
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000aeec  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001a8  20000000  0000aeec  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002d60  200001a8  0000b094  000181a8  2**2
                  ALLOC
  3 .stack        00002000  20002f08  0000ddf4  000181a8  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000181a8  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000181d0  2**0
                  CONTENTS, READONLY
  6 .debug_info   0005c463  00000000  00000000  0001822b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000079b4  00000000  00000000  0007468e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000d478  00000000  00000000  0007c042  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ba8  00000000  00000000  000894ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000f10  00000000  00000000  0008a062  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000230b2  00000000  00000000  0008af72  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00023a00  00000000  00000000  000ae024  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008e141  00000000  00000000  000d1a24  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002ba8  00000000  00000000  0015fb68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
//Include glue file
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
       0:	20004f08 	.word	0x20004f08
       4:	00003da1 	.word	0x00003da1
       8:	00003d9d 	.word	0x00003d9d
       c:	00003d9d 	.word	0x00003d9d
	...
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
      2c:	00003d9d 	.word	0x00003d9d
	...
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
	
	//zero reading
	volt -= zero_point;
      38:	00003d9d 	.word	0x00003d9d
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
      3c:	00003d9d 	.word	0x00003d9d

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
      40:	00003d9d 	.word	0x00003d9d
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
      44:	00003d9d 	.word	0x00003d9d
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
      48:	00003d9d 	.word	0x00003d9d
	
	//zero reading
	volt -= zero_point;
      4c:	000014c9 	.word	0x000014c9
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
      50:	00000e99 	.word	0x00000e99
      54:	00003d9d 	.word	0x00003d9d
//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
      58:	00003d9d 	.word	0x00003d9d
	//Also add angle
	accelerometer.angle_x = atan( accelerometer.scaled_gforce.y / sqrt( pow(accelerometer.scaled_gforce.x,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
      5c:	00003d9d 	.word	0x00003d9d
      60:	00003d9d 	.word	0x00003d9d
      64:	0000320d 	.word	0x0000320d
      68:	0000321d 	.word	0x0000321d
      6c:	0000322d 	.word	0x0000322d
      70:	0000323d 	.word	0x0000323d
	...
      7c:	00003d9d 	.word	0x00003d9d
      80:	00003d9d 	.word	0x00003d9d
      84:	00003d9d 	.word	0x00003d9d
      88:	00003d6d 	.word	0x00003d6d
      8c:	00003d7d 	.word	0x00003d7d
      90:	00003d8d 	.word	0x00003d8d
	...
      9c:	00002781 	.word	0x00002781
      a0:	00003d9d 	.word	0x00003d9d
      a4:	00003d9d 	.word	0x00003d9d
      a8:	00003d9d 	.word	0x00003d9d
      ac:	00003d9d 	.word	0x00003d9d

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200001a8 	.word	0x200001a8
      d0:	00000000 	.word	0x00000000
      d4:	0000aeec 	.word	0x0000aeec

000000d8 <frame_dummy>:
	accelerometer.angle_y = atan( accelerometer.scaled_gforce.x / sqrt( pow(accelerometer.scaled_gforce.y,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	0000aeec 	.word	0x0000aeec
     104:	200001ac 	.word	0x200001ac
     108:	0000aeec 	.word	0x0000aeec
     10c:	00000000 	.word	0x00000000

00000110 <adc_complete_callback>:
     110:	b510      	push	{r4, lr}
     112:	4c14      	ldr	r4, [pc, #80]	; (164 <adc_complete_callback+0x54>)
     114:	7822      	ldrb	r2, [r4, #0]
     116:	4b14      	ldr	r3, [pc, #80]	; (168 <adc_complete_callback+0x58>)
     118:	681b      	ldr	r3, [r3, #0]
     11a:	0092      	lsls	r2, r2, #2
     11c:	4913      	ldr	r1, [pc, #76]	; (16c <adc_complete_callback+0x5c>)
     11e:	8808      	ldrh	r0, [r1, #0]
     120:	58d3      	ldr	r3, [r2, r3]
     122:	4798      	blx	r3
     124:	7820      	ldrb	r0, [r4, #0]
     126:	3001      	adds	r0, #1
     128:	b2c0      	uxtb	r0, r0
     12a:	4b11      	ldr	r3, [pc, #68]	; (170 <adc_complete_callback+0x60>)
     12c:	7819      	ldrb	r1, [r3, #0]
     12e:	4b11      	ldr	r3, [pc, #68]	; (174 <adc_complete_callback+0x64>)
     130:	4798      	blx	r3
     132:	b2c9      	uxtb	r1, r1
     134:	7021      	strb	r1, [r4, #0]
     136:	4b10      	ldr	r3, [pc, #64]	; (178 <adc_complete_callback+0x68>)
     138:	5c59      	ldrb	r1, [r3, r1]
     13a:	4b10      	ldr	r3, [pc, #64]	; (17c <adc_complete_callback+0x6c>)
     13c:	681b      	ldr	r3, [r3, #0]
     13e:	7e5a      	ldrb	r2, [r3, #25]
     140:	b252      	sxtb	r2, r2
     142:	2a00      	cmp	r2, #0
     144:	dbfb      	blt.n	13e <adc_complete_callback+0x2e>
     146:	691a      	ldr	r2, [r3, #16]
     148:	201f      	movs	r0, #31
     14a:	4382      	bics	r2, r0
	
}
     14c:	430a      	orrs	r2, r1
     14e:	611a      	str	r2, [r3, #16]
     150:	7e5a      	ldrb	r2, [r3, #25]
     152:	b252      	sxtb	r2, r2
     154:	2a00      	cmp	r2, #0
     156:	dbfb      	blt.n	150 <adc_complete_callback+0x40>
     158:	4808      	ldr	r0, [pc, #32]	; (17c <adc_complete_callback+0x6c>)
     15a:	4904      	ldr	r1, [pc, #16]	; (16c <adc_complete_callback+0x5c>)
     15c:	2201      	movs	r2, #1
     15e:	4b08      	ldr	r3, [pc, #32]	; (180 <adc_complete_callback+0x70>)
     160:	4798      	blx	r3
     162:	bd10      	pop	{r4, pc}
     164:	200001c4 	.word	0x200001c4
     168:	20002dd4 	.word	0x20002dd4
     16c:	20000224 	.word	0x20000224
     170:	20000000 	.word	0x20000000
     174:	00006bbd 	.word	0x00006bbd
     178:	00009024 	.word	0x00009024
     17c:	20002d64 	.word	0x20002d64
     180:	00002851 	.word	0x00002851

00000184 <configure_adc>:
     184:	b5f0      	push	{r4, r5, r6, r7, lr}
     186:	b08f      	sub	sp, #60	; 0x3c
     188:	1c05      	adds	r5, r0, #0
     18a:	1c0e      	adds	r6, r1, #0
     18c:	ac02      	add	r4, sp, #8
     18e:	1c20      	adds	r0, r4, #0
     190:	4b32      	ldr	r3, [pc, #200]	; (25c <configure_adc+0xd8>)
     192:	4798      	blx	r3
     194:	2300      	movs	r3, #0
     196:	60a3      	str	r3, [r4, #8]
     198:	22e0      	movs	r2, #224	; 0xe0
     19a:	00d2      	lsls	r2, r2, #3
{
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
     19c:	8062      	strh	r2, [r4, #2]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
     19e:	2203      	movs	r2, #3
     1a0:	7062      	strb	r2, [r4, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     1a2:	7323      	strb	r3, [r4, #12]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
     1a4:	2310      	movs	r3, #16
     1a6:	7123      	strb	r3, [r4, #4]
	
	adc_init(&adc_instance, ADC, &config_adc);
     1a8:	4f2d      	ldr	r7, [pc, #180]	; (260 <configure_adc+0xdc>)
     1aa:	1c38      	adds	r0, r7, #0
     1ac:	492d      	ldr	r1, [pc, #180]	; (264 <configure_adc+0xe0>)
     1ae:	1c22      	adds	r2, r4, #0
     1b0:	4b2d      	ldr	r3, [pc, #180]	; (268 <configure_adc+0xe4>)
     1b2:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     1b4:	683b      	ldr	r3, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1b6:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     1b8:	b252      	sxtb	r2, r2
     1ba:	2a00      	cmp	r2, #0
     1bc:	dbfb      	blt.n	1b6 <configure_adc+0x32>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1be:	2180      	movs	r1, #128	; 0x80
     1c0:	0409      	lsls	r1, r1, #16
     1c2:	4a2a      	ldr	r2, [pc, #168]	; (26c <configure_adc+0xe8>)
     1c4:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     1c6:	7819      	ldrb	r1, [r3, #0]
     1c8:	2202      	movs	r2, #2
     1ca:	430a      	orrs	r2, r1
     1cc:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     1ce:	4b24      	ldr	r3, [pc, #144]	; (260 <configure_adc+0xdc>)
     1d0:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1d2:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     1d4:	b25b      	sxtb	r3, r3
     1d6:	2b00      	cmp	r3, #0
     1d8:	dbfb      	blt.n	1d2 <configure_adc+0x4e>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
     1da:	4c21      	ldr	r4, [pc, #132]	; (260 <configure_adc+0xdc>)
     1dc:	1c20      	adds	r0, r4, #0
     1de:	4924      	ldr	r1, [pc, #144]	; (270 <configure_adc+0xec>)
     1e0:	2200      	movs	r2, #0
     1e2:	4b24      	ldr	r3, [pc, #144]	; (274 <configure_adc+0xf0>)
     1e4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
     1e6:	7ee2      	ldrb	r2, [r4, #27]
     1e8:	2301      	movs	r3, #1
     1ea:	4313      	orrs	r3, r2
     1ec:	76e3      	strb	r3, [r4, #27]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     1ee:	a901      	add	r1, sp, #4
     1f0:	2200      	movs	r2, #0
     1f2:	704a      	strb	r2, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     1f4:	70ca      	strb	r2, [r1, #3]
	/* Configure the rest of the analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     1f6:	708a      	strb	r2, [r1, #2]
	
	//Set up vref to pin 3
	config.mux_position = MUX_PA03B_DAC_VREFP;
     1f8:	2201      	movs	r2, #1
     1fa:	700a      	strb	r2, [r1, #0]
	system_pinmux_pin_set_config(PIN_PA03, &config);
     1fc:	2003      	movs	r0, #3
     1fe:	4b1e      	ldr	r3, [pc, #120]	; (278 <configure_adc+0xf4>)
     200:	4798      	blx	r3
	
	//Todo: add switch case here for setting up number of channels: check!
	switch(no_channels)
     202:	2d03      	cmp	r5, #3
     204:	d013      	beq.n	22e <configure_adc+0xaa>
     206:	d802      	bhi.n	20e <configure_adc+0x8a>
     208:	2d02      	cmp	r5, #2
     20a:	d016      	beq.n	23a <configure_adc+0xb6>
     20c:	e01b      	b.n	246 <configure_adc+0xc2>
     20e:	2d04      	cmp	r5, #4
     210:	d007      	beq.n	222 <configure_adc+0x9e>
     212:	2d05      	cmp	r5, #5
     214:	d117      	bne.n	246 <configure_adc+0xc2>
	{
		//No breaks
		case 5:
			config.mux_position = MUX_PA07B_ADC_AIN7;
     216:	a901      	add	r1, sp, #4
     218:	2301      	movs	r3, #1
     21a:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     21c:	2004      	movs	r0, #4
     21e:	4b16      	ldr	r3, [pc, #88]	; (278 <configure_adc+0xf4>)
     220:	4798      	blx	r3
		case 4:
			config.mux_position = MUX_PA06B_ADC_AIN6;
     222:	a901      	add	r1, sp, #4
     224:	2301      	movs	r3, #1
     226:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA06, &config);
     228:	2006      	movs	r0, #6
     22a:	4b13      	ldr	r3, [pc, #76]	; (278 <configure_adc+0xf4>)
     22c:	4798      	blx	r3
		case 3:
			config.mux_position = MUX_PA05B_ADC_AIN5;
     22e:	a901      	add	r1, sp, #4
     230:	2301      	movs	r3, #1
     232:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA05, &config);
     234:	2005      	movs	r0, #5
     236:	4b10      	ldr	r3, [pc, #64]	; (278 <configure_adc+0xf4>)
     238:	4798      	blx	r3
		case 2:
			config.mux_position = MUX_PA04B_ADC_AIN4;
     23a:	a901      	add	r1, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     240:	2004      	movs	r0, #4
     242:	4b0d      	ldr	r3, [pc, #52]	; (278 <configure_adc+0xf4>)
     244:	4798      	blx	r3
			//No extra pins needed
		break;
	}
	
	//Set up callbacks and num channels
	num_channels = no_channels;
     246:	4b0d      	ldr	r3, [pc, #52]	; (27c <configure_adc+0xf8>)
     248:	701d      	strb	r5, [r3, #0]
	callbacks = register_callbacks;
     24a:	4b0d      	ldr	r3, [pc, #52]	; (280 <configure_adc+0xfc>)
     24c:	601e      	str	r6, [r3, #0]
	
	//Start reading
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
     24e:	4804      	ldr	r0, [pc, #16]	; (260 <configure_adc+0xdc>)
     250:	490c      	ldr	r1, [pc, #48]	; (284 <configure_adc+0x100>)
     252:	2201      	movs	r2, #1
     254:	4b0c      	ldr	r3, [pc, #48]	; (288 <configure_adc+0x104>)
     256:	4798      	blx	r3
}
     258:	b00f      	add	sp, #60	; 0x3c
     25a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     25c:	00002301 	.word	0x00002301
     260:	20002d64 	.word	0x20002d64
     264:	42004000 	.word	0x42004000
     268:	00002349 	.word	0x00002349
     26c:	e000e100 	.word	0xe000e100
     270:	00000111 	.word	0x00000111
     274:	0000283d 	.word	0x0000283d
     278:	000039a5 	.word	0x000039a5
     27c:	20000000 	.word	0x20000000
     280:	20002dd4 	.word	0x20002dd4
     284:	20000224 	.word	0x20000224
     288:	00002851 	.word	0x00002851

0000028c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     28c:	b5f0      	push	{r4, r5, r6, r7, lr}
     28e:	b083      	sub	sp, #12
     290:	466f      	mov	r7, sp
     292:	71f8      	strb	r0, [r7, #7]
     294:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     296:	4c0b      	ldr	r4, [pc, #44]	; (2c4 <ssd1306_write_command+0x38>)
     298:	4e0b      	ldr	r6, [pc, #44]	; (2c8 <ssd1306_write_command+0x3c>)
     29a:	1c20      	adds	r0, r4, #0
     29c:	1c31      	adds	r1, r6, #0
     29e:	2201      	movs	r2, #1
     2a0:	4d0a      	ldr	r5, [pc, #40]	; (2cc <ssd1306_write_command+0x40>)
     2a2:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     2a4:	2280      	movs	r2, #128	; 0x80
     2a6:	03d2      	lsls	r2, r2, #15
     2a8:	4b09      	ldr	r3, [pc, #36]	; (2d0 <ssd1306_write_command+0x44>)
     2aa:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     2ac:	1c20      	adds	r0, r4, #0
     2ae:	1c39      	adds	r1, r7, #0
     2b0:	2201      	movs	r2, #1
     2b2:	4b08      	ldr	r3, [pc, #32]	; (2d4 <ssd1306_write_command+0x48>)
     2b4:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     2b6:	1c20      	adds	r0, r4, #0
     2b8:	1c31      	adds	r1, r6, #0
     2ba:	2200      	movs	r2, #0
     2bc:	47a8      	blx	r5
}
     2be:	b003      	add	sp, #12
     2c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2c2:	46c0      	nop			; (mov r8, r8)
     2c4:	20002dd8 	.word	0x20002dd8
     2c8:	20002e14 	.word	0x20002e14
     2cc:	00002c9d 	.word	0x00002c9d
     2d0:	41004400 	.word	0x41004400
     2d4:	00002d89 	.word	0x00002d89

000002d8 <ssd1306_init>:

	ssd1306_display_on();
}*/

void ssd1306_init(void)
{
     2d8:	b5f0      	push	{r4, r5, r6, r7, lr}
     2da:	b091      	sub	sp, #68	; 0x44
	// Initialize delay routine
	delay_init();
     2dc:	4b64      	ldr	r3, [pc, #400]	; (470 <ssd1306_init+0x198>)
     2de:	4798      	blx	r3
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     2e0:	2000      	movs	r0, #0
     2e2:	4b64      	ldr	r3, [pc, #400]	; (474 <ssd1306_init+0x19c>)
     2e4:	4798      	blx	r3
     2e6:	4964      	ldr	r1, [pc, #400]	; (478 <ssd1306_init+0x1a0>)
     2e8:	4b64      	ldr	r3, [pc, #400]	; (47c <ssd1306_init+0x1a4>)
     2ea:	4798      	blx	r3
     2ec:	0083      	lsls	r3, r0, #2
     2ee:	1818      	adds	r0, r3, r0
     2f0:	0040      	lsls	r0, r0, #1
     2f2:	2280      	movs	r2, #128	; 0x80
     2f4:	0412      	lsls	r2, r2, #16
     2f6:	4b62      	ldr	r3, [pc, #392]	; (480 <ssd1306_init+0x1a8>)
     2f8:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     2fa:	2800      	cmp	r0, #0
     2fc:	d100      	bne.n	300 <ssd1306_init+0x28>
     2fe:	e0a3      	b.n	448 <ssd1306_init+0x170>
		SysTick->LOAD = n;
     300:	4b60      	ldr	r3, [pc, #384]	; (484 <ssd1306_init+0x1ac>)
     302:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     304:	2200      	movs	r2, #0
     306:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     308:	1c19      	adds	r1, r3, #0
     30a:	2280      	movs	r2, #128	; 0x80
     30c:	0252      	lsls	r2, r2, #9
     30e:	680b      	ldr	r3, [r1, #0]
     310:	4213      	tst	r3, r2
     312:	d0fc      	beq.n	30e <ssd1306_init+0x36>
     314:	e09d      	b.n	452 <ssd1306_init+0x17a>
     316:	680b      	ldr	r3, [r1, #0]
     318:	4213      	tst	r3, r2
     31a:	d0fc      	beq.n	316 <ssd1306_init+0x3e>
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     31c:	4c5a      	ldr	r4, [pc, #360]	; (488 <ssd1306_init+0x1b0>)
     31e:	2318      	movs	r3, #24
     320:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     322:	2300      	movs	r3, #0
     324:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     326:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     328:	a902      	add	r1, sp, #8
     32a:	2201      	movs	r2, #1
     32c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     32e:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     330:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     332:	2018      	movs	r0, #24
     334:	4b55      	ldr	r3, [pc, #340]	; (48c <ssd1306_init+0x1b4>)
     336:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     338:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     33a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     33c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     33e:	2900      	cmp	r1, #0
     340:	d103      	bne.n	34a <ssd1306_init+0x72>
		return &(ports[port_index]->Group[group_index]);
     342:	095a      	lsrs	r2, r3, #5
     344:	01d2      	lsls	r2, r2, #7
     346:	494e      	ldr	r1, [pc, #312]	; (480 <ssd1306_init+0x1a8>)
     348:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     34a:	271f      	movs	r7, #31
     34c:	403b      	ands	r3, r7
     34e:	2401      	movs	r4, #1
     350:	1c21      	adds	r1, r4, #0
     352:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     354:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     356:	aa02      	add	r2, sp, #8
     358:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     35a:	2300      	movs	r3, #0
     35c:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     35e:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_E;	//do pad 1, di pad 0
     360:	2180      	movs	r1, #128	; 0x80
     362:	0249      	lsls	r1, r1, #9
     364:	60d1      	str	r1, [r2, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     366:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     368:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     36a:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     36c:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     36e:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     370:	2124      	movs	r1, #36	; 0x24
     372:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     374:	9309      	str	r3, [sp, #36]	; 0x24
     376:	930a      	str	r3, [sp, #40]	; 0x28

	/* Master config defaults */
	config->mode_specific.master.baudrate = 1000000;
     378:	4b3f      	ldr	r3, [pc, #252]	; (478 <ssd1306_init+0x1a0>)
     37a:	6193      	str	r3, [r2, #24]
	spi_attach_slave(&ssd1306_slave, &slave_config);

	spi_get_config_defaults(&config);

	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     37c:	4b44      	ldr	r3, [pc, #272]	; (490 <ssd1306_init+0x1b8>)
     37e:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     380:	4b44      	ldr	r3, [pc, #272]	; (494 <ssd1306_init+0x1bc>)
     382:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     384:	4b44      	ldr	r3, [pc, #272]	; (498 <ssd1306_init+0x1c0>)
     386:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     388:	4b44      	ldr	r3, [pc, #272]	; (49c <ssd1306_init+0x1c4>)
     38a:	6353      	str	r3, [r2, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;

	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     38c:	4e44      	ldr	r6, [pc, #272]	; (4a0 <ssd1306_init+0x1c8>)
     38e:	1c30      	adds	r0, r6, #0
     390:	4944      	ldr	r1, [pc, #272]	; (4a4 <ssd1306_init+0x1cc>)
     392:	4b45      	ldr	r3, [pc, #276]	; (4a8 <ssd1306_init+0x1d0>)
     394:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     396:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     398:	1c28      	adds	r0, r5, #0
     39a:	4b44      	ldr	r3, [pc, #272]	; (4ac <ssd1306_init+0x1d4>)
     39c:	4798      	blx	r3
     39e:	4007      	ands	r7, r0
     3a0:	40bc      	lsls	r4, r7
     3a2:	4b43      	ldr	r3, [pc, #268]	; (4b0 <ssd1306_init+0x1d8>)
     3a4:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     3a6:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     3a8:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     3aa:	2b00      	cmp	r3, #0
     3ac:	d1fc      	bne.n	3a8 <ssd1306_init+0xd0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     3ae:	682a      	ldr	r2, [r5, #0]
     3b0:	2302      	movs	r3, #2
     3b2:	4313      	orrs	r3, r2
     3b4:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     3b6:	ac01      	add	r4, sp, #4
     3b8:	2301      	movs	r3, #1
     3ba:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     3bc:	2200      	movs	r2, #0
     3be:	70a2      	strb	r2, [r4, #2]
	spi_enable(&ssd1306_master);

	struct port_config pin;
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
     3c0:	7023      	strb	r3, [r4, #0]

	port_pin_set_config(SSD1306_DC_PIN, &pin);
     3c2:	2016      	movs	r0, #22
     3c4:	1c21      	adds	r1, r4, #0
     3c6:	4d31      	ldr	r5, [pc, #196]	; (48c <ssd1306_init+0x1b4>)
     3c8:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     3ca:	2017      	movs	r0, #23
     3cc:	1c21      	adds	r1, r4, #0
     3ce:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     3d0:	2280      	movs	r2, #128	; 0x80
     3d2:	0412      	lsls	r2, r2, #16
     3d4:	4b2a      	ldr	r3, [pc, #168]	; (480 <ssd1306_init+0x1a8>)
     3d6:	619a      	str	r2, [r3, #24]

	// Set the reset pin to the default state
	port_pin_set_output_level(SSD1306_RES_PIN, true);
	
	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     3d8:	20d5      	movs	r0, #213	; 0xd5
     3da:	4c36      	ldr	r4, [pc, #216]	; (4b4 <ssd1306_init+0x1dc>)
     3dc:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     3de:	2080      	movs	r0, #128	; 0x80
     3e0:	47a0      	blx	r4

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     3e2:	20a8      	movs	r0, #168	; 0xa8
     3e4:	47a0      	blx	r4
	ssd1306_write_command(0x3F);
     3e6:	203f      	movs	r0, #63	; 0x3f
     3e8:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     3ea:	20d3      	movs	r0, #211	; 0xd3
     3ec:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     3ee:	2000      	movs	r0, #0
     3f0:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     3f2:	2040      	movs	r0, #64	; 0x40
     3f4:	47a0      	blx	r4
	
	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     3f6:	208d      	movs	r0, #141	; 0x8d
     3f8:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     3fa:	2014      	movs	r0, #20
     3fc:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	//ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
	
	
	ssd1306_write_command(SSD1306_CMD_SET_MEMORY_ADDRESSING_MODE);
     3fe:	2020      	movs	r0, #32
     400:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     402:	2000      	movs	r0, #0
     404:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL0_SEG0 | 0x01);
     406:	20a1      	movs	r0, #161	; 0xa1
     408:	47a0      	blx	r4
	
	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     40a:	20c8      	movs	r0, #200	; 0xc8
     40c:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     40e:	20da      	movs	r0, #218	; 0xda
     410:	47a0      	blx	r4
	ssd1306_write_command(0x12); //Annars kastas linjerna om fel, kolla upp varför
     412:	2012      	movs	r0, #18
     414:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     416:	2081      	movs	r0, #129	; 0x81
     418:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     41a:	20ff      	movs	r0, #255	; 0xff
     41c:	47a0      	blx	r4

	ssd1306_set_contrast(0xFF);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     41e:	20a4      	movs	r0, #164	; 0xa4
     420:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     422:	20a6      	movs	r0, #166	; 0xa6
     424:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     426:	20db      	movs	r0, #219	; 0xdb
     428:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     42a:	2040      	movs	r0, #64	; 0x40
     42c:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     42e:	20d9      	movs	r0, #217	; 0xd9
     430:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     432:	20f1      	movs	r0, #241	; 0xf1
     434:	47a0      	blx	r4
	
	//Clear display buffer:
	memset(&ssd1306_buffer[0], 0, sizeof(ssd1306_buffer));
     436:	4820      	ldr	r0, [pc, #128]	; (4b8 <ssd1306_init+0x1e0>)
     438:	2100      	movs	r1, #0
     43a:	2280      	movs	r2, #128	; 0x80
     43c:	00d2      	lsls	r2, r2, #3
     43e:	4b1f      	ldr	r3, [pc, #124]	; (4bc <ssd1306_init+0x1e4>)
     440:	4798      	blx	r3
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     442:	20af      	movs	r0, #175	; 0xaf
     444:	47a0      	blx	r4
     446:	e010      	b.n	46a <ssd1306_init+0x192>
     448:	2280      	movs	r2, #128	; 0x80
     44a:	0412      	lsls	r2, r2, #16
     44c:	4b0c      	ldr	r3, [pc, #48]	; (480 <ssd1306_init+0x1a8>)
     44e:	619a      	str	r2, [r3, #24]
     450:	e764      	b.n	31c <ssd1306_init+0x44>
     452:	2280      	movs	r2, #128	; 0x80
     454:	0412      	lsls	r2, r2, #16
     456:	4b0a      	ldr	r3, [pc, #40]	; (480 <ssd1306_init+0x1a8>)
     458:	619a      	str	r2, [r3, #24]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     45a:	4b0a      	ldr	r3, [pc, #40]	; (484 <ssd1306_init+0x1ac>)
     45c:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     45e:	2200      	movs	r2, #0
     460:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     462:	1c19      	adds	r1, r3, #0
     464:	2280      	movs	r2, #128	; 0x80
     466:	0252      	lsls	r2, r2, #9
     468:	e755      	b.n	316 <ssd1306_init+0x3e>

	ssd1306_display_on();
}
     46a:	b011      	add	sp, #68	; 0x44
     46c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     46e:	46c0      	nop			; (mov r8, r8)
     470:	00002299 	.word	0x00002299
     474:	000037b1 	.word	0x000037b1
     478:	000f4240 	.word	0x000f4240
     47c:	00006b35 	.word	0x00006b35
     480:	41004400 	.word	0x41004400
     484:	e000e010 	.word	0xe000e010
     488:	20002e14 	.word	0x20002e14
     48c:	0000289d 	.word	0x0000289d
     490:	00100002 	.word	0x00100002
     494:	00110002 	.word	0x00110002
     498:	00120002 	.word	0x00120002
     49c:	00130002 	.word	0x00130002
     4a0:	20002dd8 	.word	0x20002dd8
     4a4:	42000c00 	.word	0x42000c00
     4a8:	00002a85 	.word	0x00002a85
     4ac:	000031e1 	.word	0x000031e1
     4b0:	e000e100 	.word	0xe000e100
     4b4:	0000028d 	.word	0x0000028d
     4b8:	20000268 	.word	0x20000268
     4bc:	0000412b 	.word	0x0000412b

000004c0 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     4c0:	b5f0      	push	{r4, r5, r6, r7, lr}
     4c2:	b083      	sub	sp, #12
     4c4:	466f      	mov	r7, sp
     4c6:	71f8      	strb	r0, [r7, #7]
     4c8:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     4ca:	4c0b      	ldr	r4, [pc, #44]	; (4f8 <ssd1306_write_data+0x38>)
     4cc:	4e0b      	ldr	r6, [pc, #44]	; (4fc <ssd1306_write_data+0x3c>)
     4ce:	1c20      	adds	r0, r4, #0
     4d0:	1c31      	adds	r1, r6, #0
     4d2:	2201      	movs	r2, #1
     4d4:	4d0a      	ldr	r5, [pc, #40]	; (500 <ssd1306_write_data+0x40>)
     4d6:	47a8      	blx	r5
     4d8:	2280      	movs	r2, #128	; 0x80
     4da:	03d2      	lsls	r2, r2, #15
     4dc:	4b09      	ldr	r3, [pc, #36]	; (504 <ssd1306_write_data+0x44>)
     4de:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     4e0:	1c20      	adds	r0, r4, #0
     4e2:	1c39      	adds	r1, r7, #0
     4e4:	2201      	movs	r2, #1
     4e6:	4b08      	ldr	r3, [pc, #32]	; (508 <ssd1306_write_data+0x48>)
     4e8:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     4ea:	1c20      	adds	r0, r4, #0
     4ec:	1c31      	adds	r1, r6, #0
     4ee:	2200      	movs	r2, #0
     4f0:	47a8      	blx	r5
}
     4f2:	b003      	add	sp, #12
     4f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     4f6:	46c0      	nop			; (mov r8, r8)
     4f8:	20002dd8 	.word	0x20002dd8
     4fc:	20002e14 	.word	0x20002e14
     500:	00002c9d 	.word	0x00002c9d
     504:	41004400 	.word	0x41004400
     508:	00002d89 	.word	0x00002d89

0000050c <ssd1306_write_display>:





void ssd1306_write_display() {
     50c:	b570      	push	{r4, r5, r6, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     50e:	480e      	ldr	r0, [pc, #56]	; (548 <ssd1306_write_display+0x3c>)
     510:	490e      	ldr	r1, [pc, #56]	; (54c <ssd1306_write_display+0x40>)
     512:	2201      	movs	r2, #1
     514:	4b0e      	ldr	r3, [pc, #56]	; (550 <ssd1306_write_display+0x44>)
     516:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     518:	2021      	movs	r0, #33	; 0x21
     51a:	4c0e      	ldr	r4, [pc, #56]	; (554 <ssd1306_write_display+0x48>)
     51c:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     51e:	2000      	movs	r0, #0
     520:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     522:	207f      	movs	r0, #127	; 0x7f
     524:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     526:	2022      	movs	r0, #34	; 0x22
     528:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     52a:	2000      	movs	r0, #0
     52c:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     52e:	2007      	movs	r0, #7
     530:	47a0      	blx	r4
     532:	4c09      	ldr	r4, [pc, #36]	; (558 <ssd1306_write_display+0x4c>)
     534:	2380      	movs	r3, #128	; 0x80
     536:	00db      	lsls	r3, r3, #3
     538:	18e6      	adds	r6, r4, r3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
     53a:	4d08      	ldr	r5, [pc, #32]	; (55c <ssd1306_write_display+0x50>)
     53c:	7820      	ldrb	r0, [r4, #0]
     53e:	47a8      	blx	r5
     540:	3401      	adds	r4, #1
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
     542:	42b4      	cmp	r4, r6
     544:	d1fa      	bne.n	53c <ssd1306_write_display+0x30>
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
	}
}
     546:	bd70      	pop	{r4, r5, r6, pc}
     548:	20002dd8 	.word	0x20002dd8
     54c:	20002e14 	.word	0x20002e14
     550:	00002c9d 	.word	0x00002c9d
     554:	0000028d 	.word	0x0000028d
     558:	200006e0 	.word	0x200006e0
     55c:	000004c1 	.word	0x000004c1

00000560 <ssd1306_clear_display>:


void ssd1306_clear_display() {
     560:	b538      	push	{r3, r4, r5, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     562:	480e      	ldr	r0, [pc, #56]	; (59c <ssd1306_clear_display+0x3c>)
     564:	490e      	ldr	r1, [pc, #56]	; (5a0 <ssd1306_clear_display+0x40>)
     566:	2201      	movs	r2, #1
     568:	4b0e      	ldr	r3, [pc, #56]	; (5a4 <ssd1306_clear_display+0x44>)
     56a:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     56c:	2021      	movs	r0, #33	; 0x21
     56e:	4c0e      	ldr	r4, [pc, #56]	; (5a8 <ssd1306_clear_display+0x48>)
     570:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     572:	2000      	movs	r0, #0
     574:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     576:	207f      	movs	r0, #127	; 0x7f
     578:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     57a:	2022      	movs	r0, #34	; 0x22
     57c:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     57e:	2000      	movs	r0, #0
     580:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     582:	2007      	movs	r0, #7
     584:	47a0      	blx	r4
     586:	2480      	movs	r4, #128	; 0x80
     588:	00e4      	lsls	r4, r4, #3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(0);
     58a:	4d08      	ldr	r5, [pc, #32]	; (5ac <ssd1306_clear_display+0x4c>)
     58c:	2000      	movs	r0, #0
     58e:	47a8      	blx	r5
     590:	3c01      	subs	r4, #1
     592:	b2a4      	uxth	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     594:	2c00      	cmp	r4, #0
     596:	d1f9      	bne.n	58c <ssd1306_clear_display+0x2c>
		ssd1306_write_data(0);
	}
	
}
     598:	bd38      	pop	{r3, r4, r5, pc}
     59a:	46c0      	nop			; (mov r8, r8)
     59c:	20002dd8 	.word	0x20002dd8
     5a0:	20002e14 	.word	0x20002e14
     5a4:	00002c9d 	.word	0x00002c9d
     5a8:	0000028d 	.word	0x0000028d
     5ac:	000004c1 	.word	0x000004c1

000005b0 <ssd1306_set_coordinate>:
	
	
}

void ssd1306_set_coordinate(unsigned char x, unsigned char y)
{
     5b0:	b538      	push	{r3, r4, r5, lr}
     5b2:	1c05      	adds	r5, r0, #0
	ssd1306_write_command(0xB0 + y);					//Page start address
     5b4:	1c08      	adds	r0, r1, #0
     5b6:	3850      	subs	r0, #80	; 0x50
     5b8:	b2c0      	uxtb	r0, r0
     5ba:	4c06      	ldr	r4, [pc, #24]	; (5d4 <ssd1306_set_coordinate+0x24>)
     5bc:	47a0      	blx	r4
	ssd1306_write_command(((x & 0xF0) >> 4) | 0x10);
     5be:	0928      	lsrs	r0, r5, #4
     5c0:	2310      	movs	r3, #16
     5c2:	4318      	orrs	r0, r3
     5c4:	47a0      	blx	r4
	ssd1306_write_command((x & 0x0F) | 0x01);
     5c6:	200e      	movs	r0, #14
     5c8:	4005      	ands	r5, r0
     5ca:	2301      	movs	r3, #1
     5cc:	1c28      	adds	r0, r5, #0
     5ce:	4318      	orrs	r0, r3
     5d0:	47a0      	blx	r4
}
     5d2:	bd38      	pop	{r3, r4, r5, pc}
     5d4:	0000028d 	.word	0x0000028d

000005d8 <ssd1306_draw_huge_number>:
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     5d8:	b5f0      	push	{r4, r5, r6, r7, lr}
     5da:	465f      	mov	r7, fp
     5dc:	4656      	mov	r6, sl
     5de:	464d      	mov	r5, r9
     5e0:	4644      	mov	r4, r8
     5e2:	b4f0      	push	{r4, r5, r6, r7}
     5e4:	b085      	sub	sp, #20
     5e6:	4683      	mov	fp, r0
     5e8:	9101      	str	r1, [sp, #4]
     5ea:	1c14      	adds	r4, r2, #0
     5ec:	2a63      	cmp	r2, #99	; 0x63
     5ee:	d900      	bls.n	5f2 <ssd1306_draw_huge_number+0x1a>
     5f0:	2463      	movs	r4, #99	; 0x63
     5f2:	b2e4      	uxtb	r4, r4
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
     5f4:	1c20      	adds	r0, r4, #0
     5f6:	210a      	movs	r1, #10
     5f8:	4b24      	ldr	r3, [pc, #144]	; (68c <ssd1306_draw_huge_number+0xb4>)
     5fa:	4798      	blx	r3
     5fc:	b2c9      	uxtb	r1, r1
     5fe:	ab03      	add	r3, sp, #12
     600:	7059      	strb	r1, [r3, #1]
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
     602:	2c09      	cmp	r4, #9
     604:	d82c      	bhi.n	660 <ssd1306_draw_huge_number+0x88>
     606:	2200      	movs	r2, #0
     608:	701a      	strb	r2, [r3, #0]
     60a:	e02f      	b.n	66c <ssd1306_draw_huge_number+0x94>
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
     60c:	4658      	mov	r0, fp
     60e:	4651      	mov	r1, sl
     610:	4b1f      	ldr	r3, [pc, #124]	; (690 <ssd1306_draw_huge_number+0xb8>)
     612:	4798      	blx	r3
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     614:	464d      	mov	r5, r9
     616:	2400      	movs	r4, #0
     618:	ab03      	add	r3, sp, #12
     61a:	5cf3      	ldrb	r3, [r6, r3]
     61c:	011a      	lsls	r2, r3, #4
     61e:	18d2      	adds	r2, r2, r3
     620:	0112      	lsls	r2, r2, #4
     622:	18d3      	adds	r3, r2, r3
     624:	4443      	add	r3, r8
     626:	191b      	adds	r3, r3, r4
     628:	5d58      	ldrb	r0, [r3, r5]
     62a:	47b8      	blx	r7
     62c:	3401      	adds	r4, #1
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
     62e:	2c27      	cmp	r4, #39	; 0x27
     630:	d1f2      	bne.n	618 <ssd1306_draw_huge_number+0x40>
     632:	4653      	mov	r3, sl
     634:	3301      	adds	r3, #1
     636:	b2db      	uxtb	r3, r3
     638:	469a      	mov	sl, r3
     63a:	2327      	movs	r3, #39	; 0x27
     63c:	4499      	add	r9, r3
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
     63e:	2312      	movs	r3, #18
     640:	33ff      	adds	r3, #255	; 0xff
     642:	4599      	cmp	r9, r3
     644:	d1e2      	bne.n	60c <ssd1306_draw_huge_number+0x34>
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
			}
		}
		x += 52;
     646:	465b      	mov	r3, fp
     648:	3334      	adds	r3, #52	; 0x34
     64a:	b2db      	uxtb	r3, r3
     64c:	469b      	mov	fp, r3
     64e:	3601      	adds	r6, #1
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
     650:	9b00      	ldr	r3, [sp, #0]
     652:	459b      	cmp	fp, r3
     654:	d013      	beq.n	67e <ssd1306_draw_huge_number+0xa6>
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     656:	9b01      	ldr	r3, [sp, #4]
     658:	469a      	mov	sl, r3
     65a:	2300      	movs	r3, #0
     65c:	4699      	mov	r9, r3
     65e:	e7d5      	b.n	60c <ssd1306_draw_huge_number+0x34>
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
     660:	1a60      	subs	r0, r4, r1
     662:	210a      	movs	r1, #10
     664:	4b0b      	ldr	r3, [pc, #44]	; (694 <ssd1306_draw_huge_number+0xbc>)
     666:	4798      	blx	r3
     668:	ab03      	add	r3, sp, #12
     66a:	7018      	strb	r0, [r3, #0]
     66c:	465b      	mov	r3, fp
     66e:	3368      	adds	r3, #104	; 0x68
     670:	b2db      	uxtb	r3, r3
     672:	9300      	str	r3, [sp, #0]
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     674:	2600      	movs	r6, #0
     676:	4b08      	ldr	r3, [pc, #32]	; (698 <ssd1306_draw_huge_number+0xc0>)
     678:	4698      	mov	r8, r3
     67a:	4f08      	ldr	r7, [pc, #32]	; (69c <ssd1306_draw_huge_number+0xc4>)
     67c:	e7eb      	b.n	656 <ssd1306_draw_huge_number+0x7e>
		}
		x += 52;
	}
	
	
}
     67e:	b005      	add	sp, #20
     680:	bc3c      	pop	{r2, r3, r4, r5}
     682:	4690      	mov	r8, r2
     684:	4699      	mov	r9, r3
     686:	46a2      	mov	sl, r4
     688:	46ab      	mov	fp, r5
     68a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     68c:	00006bbd 	.word	0x00006bbd
     690:	000005b1 	.word	0x000005b1
     694:	00006bd1 	.word	0x00006bd1
     698:	00009028 	.word	0x00009028
     69c:	000004c1 	.word	0x000004c1

000006a0 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
     6a0:	4b01      	ldr	r3, [pc, #4]	; (6a8 <gfx_mono_set_framebuffer+0x8>)
     6a2:	6018      	str	r0, [r3, #0]
}
     6a4:	4770      	bx	lr
     6a6:	46c0      	nop			; (mov r8, r8)
     6a8:	200001c8 	.word	0x200001c8

000006ac <gfx_mono_framebuffer_put_page>:
	gfx_mono_framebuffer_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
     6ac:	b510      	push	{r4, lr}
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
     6ae:	01c9      	lsls	r1, r1, #7
     6b0:	188a      	adds	r2, r1, r2
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
     6b2:	4906      	ldr	r1, [pc, #24]	; (6cc <gfx_mono_framebuffer_put_page+0x20>)
     6b4:	6809      	ldr	r1, [r1, #0]
     6b6:	188a      	adds	r2, r1, r2
     6b8:	1e5c      	subs	r4, r3, #1
     6ba:	b2e4      	uxtb	r4, r4
     6bc:	3401      	adds	r4, #1
     6be:	2300      	movs	r3, #0
			((page * GFX_MONO_LCD_WIDTH) + column);

	do {
		*framebuffer_pt++ = *data_pt++;
     6c0:	5cc1      	ldrb	r1, [r0, r3]
     6c2:	54d1      	strb	r1, [r2, r3]
     6c4:	3301      	adds	r3, #1
	} while (--width > 0);
     6c6:	42a3      	cmp	r3, r4
     6c8:	d1fa      	bne.n	6c0 <gfx_mono_framebuffer_put_page+0x14>
}
     6ca:	bd10      	pop	{r4, pc}
     6cc:	200001c8 	.word	0x200001c8

000006d0 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     6d0:	4b02      	ldr	r3, [pc, #8]	; (6dc <gfx_mono_framebuffer_put_byte+0xc>)
     6d2:	681b      	ldr	r3, [r3, #0]
     6d4:	01c0      	lsls	r0, r0, #7
     6d6:	1841      	adds	r1, r0, r1
     6d8:	54ca      	strb	r2, [r1, r3]
}
     6da:	4770      	bx	lr
     6dc:	200001c8 	.word	0x200001c8

000006e0 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
     6e0:	4b02      	ldr	r3, [pc, #8]	; (6ec <gfx_mono_framebuffer_get_byte+0xc>)
     6e2:	681b      	ldr	r3, [r3, #0]
     6e4:	01c0      	lsls	r0, r0, #7
     6e6:	1840      	adds	r0, r0, r1
     6e8:	5c18      	ldrb	r0, [r3, r0]
}
     6ea:	4770      	bx	lr
     6ec:	200001c8 	.word	0x200001c8

000006f0 <gfx_mono_framebuffer_draw_pixel>:
 * \param[in] color     Pixel operation
 *
 */
void gfx_mono_framebuffer_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_mono_color_t color)
{
     6f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     6f2:	4647      	mov	r7, r8
     6f4:	b480      	push	{r7}
     6f6:	1c04      	adds	r4, r0, #0
     6f8:	1c15      	adds	r5, r2, #0
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     6fa:	b243      	sxtb	r3, r0
     6fc:	2b00      	cmp	r3, #0
     6fe:	db22      	blt.n	746 <gfx_mono_framebuffer_draw_pixel+0x56>
     700:	293f      	cmp	r1, #63	; 0x3f
     702:	d820      	bhi.n	746 <gfx_mono_framebuffer_draw_pixel+0x56>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     704:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
     706:	00f7      	lsls	r7, r6, #3
     708:	1bc9      	subs	r1, r1, r7
     70a:	2701      	movs	r7, #1
     70c:	408f      	lsls	r7, r1
     70e:	b2fb      	uxtb	r3, r7
     710:	4698      	mov	r8, r3
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_framebuffer_get_byte(page, x);
     712:	1c30      	adds	r0, r6, #0
     714:	1c21      	adds	r1, r4, #0
     716:	4b0d      	ldr	r3, [pc, #52]	; (74c <gfx_mono_framebuffer_draw_pixel+0x5c>)
     718:	4798      	blx	r3
     71a:	1c02      	adds	r2, r0, #0

	switch (color) {
     71c:	2d01      	cmp	r5, #1
     71e:	d004      	beq.n	72a <gfx_mono_framebuffer_draw_pixel+0x3a>
     720:	2d00      	cmp	r5, #0
     722:	d006      	beq.n	732 <gfx_mono_framebuffer_draw_pixel+0x42>
     724:	2d02      	cmp	r5, #2
     726:	d007      	beq.n	738 <gfx_mono_framebuffer_draw_pixel+0x48>
     728:	e009      	b.n	73e <gfx_mono_framebuffer_draw_pixel+0x4e>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
     72a:	4643      	mov	r3, r8
     72c:	4318      	orrs	r0, r3
     72e:	b2c2      	uxtb	r2, r0
		break;
     730:	e005      	b.n	73e <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     732:	43b8      	bics	r0, r7
     734:	b2c2      	uxtb	r2, r0
		break;
     736:	e002      	b.n	73e <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     738:	4643      	mov	r3, r8
     73a:	4058      	eors	r0, r3
     73c:	b2c2      	uxtb	r2, r0

	default:
		break;
	}

	gfx_mono_framebuffer_put_byte(page, x, pixel_value);
     73e:	1c30      	adds	r0, r6, #0
     740:	1c21      	adds	r1, r4, #0
     742:	4b03      	ldr	r3, [pc, #12]	; (750 <gfx_mono_framebuffer_draw_pixel+0x60>)
     744:	4798      	blx	r3
}
     746:	bc04      	pop	{r2}
     748:	4690      	mov	r8, r2
     74a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     74c:	000006e1 	.word	0x000006e1
     750:	000006d1 	.word	0x000006d1

00000754 <gfx_mono_framebuffer_mask_byte>:
	gfx_mono_framebuffer_mask_byte(0,0,0xAA,GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_framebuffer_mask_byte(gfx_coord_t page, gfx_coord_t column,
		gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
     754:	b5f0      	push	{r4, r5, r6, r7, lr}
     756:	4647      	mov	r7, r8
     758:	b480      	push	{r7}
     75a:	1c06      	adds	r6, r0, #0
     75c:	1c0d      	adds	r5, r1, #0
     75e:	4690      	mov	r8, r2
     760:	1c1c      	adds	r4, r3, #0
	gfx_mono_color_t temp;

	temp = gfx_mono_get_byte(page, column);
     762:	4f0e      	ldr	r7, [pc, #56]	; (79c <gfx_mono_framebuffer_mask_byte+0x48>)
     764:	47b8      	blx	r7
     766:	1c02      	adds	r2, r0, #0

	switch (color) {
     768:	2c01      	cmp	r4, #1
     76a:	d004      	beq.n	776 <gfx_mono_framebuffer_mask_byte+0x22>
     76c:	2c00      	cmp	r4, #0
     76e:	d006      	beq.n	77e <gfx_mono_framebuffer_mask_byte+0x2a>
     770:	2c02      	cmp	r4, #2
     772:	d008      	beq.n	786 <gfx_mono_framebuffer_mask_byte+0x32>
     774:	e00a      	b.n	78c <gfx_mono_framebuffer_mask_byte+0x38>
	case GFX_PIXEL_SET:
		temp |= pixel_mask;
     776:	4643      	mov	r3, r8
     778:	4318      	orrs	r0, r3
     77a:	b2c2      	uxtb	r2, r0
		break;
     77c:	e006      	b.n	78c <gfx_mono_framebuffer_mask_byte+0x38>

	case GFX_PIXEL_CLR:
		temp &= ~pixel_mask;
     77e:	4643      	mov	r3, r8
     780:	4398      	bics	r0, r3
     782:	b2c2      	uxtb	r2, r0
		break;
     784:	e002      	b.n	78c <gfx_mono_framebuffer_mask_byte+0x38>

	case GFX_PIXEL_XOR:
		temp ^= pixel_mask;
     786:	4643      	mov	r3, r8
     788:	4058      	eors	r0, r3
     78a:	b2c2      	uxtb	r2, r0
		break;
	}

	gfx_mono_put_byte(page, column, temp);
     78c:	1c30      	adds	r0, r6, #0
     78e:	1c29      	adds	r1, r5, #0
     790:	4b03      	ldr	r3, [pc, #12]	; (7a0 <gfx_mono_framebuffer_mask_byte+0x4c>)
     792:	4798      	blx	r3
}
     794:	bc04      	pop	{r2}
     796:	4690      	mov	r8, r2
     798:	bdf0      	pop	{r4, r5, r6, r7, pc}
     79a:	46c0      	nop			; (mov r8, r8)
     79c:	000006e1 	.word	0x000006e1
     7a0:	000006d1 	.word	0x000006d1

000007a4 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     7a4:	b5f0      	push	{r4, r5, r6, r7, lr}
     7a6:	4657      	mov	r7, sl
     7a8:	464e      	mov	r6, r9
     7aa:	4645      	mov	r5, r8
     7ac:	b4e0      	push	{r5, r6, r7}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     7ae:	1884      	adds	r4, r0, r2
     7b0:	2c80      	cmp	r4, #128	; 0x80
     7b2:	dd03      	ble.n	7bc <gfx_mono_generic_draw_horizontal_line+0x18>
		length = GFX_MONO_LCD_WIDTH - x;
     7b4:	2280      	movs	r2, #128	; 0x80
     7b6:	4252      	negs	r2, r2
     7b8:	1a12      	subs	r2, r2, r0
     7ba:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     7bc:	2a00      	cmp	r2, #0
     7be:	d053      	beq.n	868 <gfx_mono_generic_draw_horizontal_line+0xc4>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
     7c0:	08cc      	lsrs	r4, r1, #3
	pixelmask = (1 << (y - (page * 8)));
     7c2:	00e5      	lsls	r5, r4, #3
     7c4:	1b49      	subs	r1, r1, r5
     7c6:	2501      	movs	r5, #1
     7c8:	408d      	lsls	r5, r1
     7ca:	46a8      	mov	r8, r5
     7cc:	b2ef      	uxtb	r7, r5
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     7ce:	2b01      	cmp	r3, #1
     7d0:	d00b      	beq.n	7ea <gfx_mono_generic_draw_horizontal_line+0x46>
     7d2:	2b00      	cmp	r3, #0
     7d4:	d011      	beq.n	7fa <gfx_mono_generic_draw_horizontal_line+0x56>
     7d6:	2b02      	cmp	r3, #2
     7d8:	d146      	bne.n	868 <gfx_mono_generic_draw_horizontal_line+0xc4>
     7da:	1c15      	adds	r5, r2, #0
     7dc:	3801      	subs	r0, #1
     7de:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     7e0:	4b24      	ldr	r3, [pc, #144]	; (874 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     7e2:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     7e4:	4924      	ldr	r1, [pc, #144]	; (878 <gfx_mono_generic_draw_horizontal_line+0xd4>)
     7e6:	4688      	mov	r8, r1
     7e8:	e02f      	b.n	84a <gfx_mono_generic_draw_horizontal_line+0xa6>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     7ea:	1c15      	adds	r5, r2, #0
     7ec:	3801      	subs	r0, #1
     7ee:	4682      	mov	sl, r0
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     7f0:	4b20      	ldr	r3, [pc, #128]	; (874 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     7f2:	4699      	mov	r9, r3
			temp |= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     7f4:	4920      	ldr	r1, [pc, #128]	; (878 <gfx_mono_generic_draw_horizontal_line+0xd4>)
     7f6:	4688      	mov	r8, r1
     7f8:	e006      	b.n	808 <gfx_mono_generic_draw_horizontal_line+0x64>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     7fa:	1c15      	adds	r5, r2, #0
     7fc:	3801      	subs	r0, #1
     7fe:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     800:	4b1c      	ldr	r3, [pc, #112]	; (874 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     802:	4699      	mov	r9, r3
			temp &= ~pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     804:	4f1c      	ldr	r7, [pc, #112]	; (878 <gfx_mono_generic_draw_horizontal_line+0xd4>)
     806:	e00f      	b.n	828 <gfx_mono_generic_draw_horizontal_line+0x84>
     808:	4651      	mov	r1, sl
     80a:	186e      	adds	r6, r5, r1
     80c:	b2f6      	uxtb	r6, r6
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     80e:	1c20      	adds	r0, r4, #0
     810:	1c31      	adds	r1, r6, #0
     812:	47c8      	blx	r9
			temp |= pixelmask;
     814:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     816:	b2c2      	uxtb	r2, r0
     818:	1c20      	adds	r0, r4, #0
     81a:	1c31      	adds	r1, r6, #0
     81c:	47c0      	blx	r8
     81e:	3d01      	subs	r5, #1
     820:	b2ed      	uxtb	r5, r5
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
     822:	2d00      	cmp	r5, #0
     824:	d1f0      	bne.n	808 <gfx_mono_generic_draw_horizontal_line+0x64>
     826:	e01f      	b.n	868 <gfx_mono_generic_draw_horizontal_line+0xc4>
     828:	4653      	mov	r3, sl
     82a:	18ee      	adds	r6, r5, r3
     82c:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     82e:	1c20      	adds	r0, r4, #0
     830:	1c31      	adds	r1, r6, #0
     832:	47c8      	blx	r9
			temp &= ~pixelmask;
     834:	4641      	mov	r1, r8
     836:	4388      	bics	r0, r1
			gfx_mono_put_byte(page, x + length, temp);
     838:	b2c2      	uxtb	r2, r0
     83a:	1c20      	adds	r0, r4, #0
     83c:	1c31      	adds	r1, r6, #0
     83e:	47b8      	blx	r7
     840:	3d01      	subs	r5, #1
     842:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
     844:	2d00      	cmp	r5, #0
     846:	d1ef      	bne.n	828 <gfx_mono_generic_draw_horizontal_line+0x84>
     848:	e00e      	b.n	868 <gfx_mono_generic_draw_horizontal_line+0xc4>
     84a:	4653      	mov	r3, sl
     84c:	18ee      	adds	r6, r5, r3
     84e:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     850:	1c20      	adds	r0, r4, #0
     852:	1c31      	adds	r1, r6, #0
     854:	47c8      	blx	r9
			temp ^= pixelmask;
     856:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     858:	b2c2      	uxtb	r2, r0
     85a:	1c20      	adds	r0, r4, #0
     85c:	1c31      	adds	r1, r6, #0
     85e:	47c0      	blx	r8
     860:	3d01      	subs	r5, #1
     862:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
     864:	2d00      	cmp	r5, #0
     866:	d1f0      	bne.n	84a <gfx_mono_generic_draw_horizontal_line+0xa6>
		break;

	default:
		break;
	}
}
     868:	bc1c      	pop	{r2, r3, r4}
     86a:	4690      	mov	r8, r2
     86c:	4699      	mov	r9, r3
     86e:	46a2      	mov	sl, r4
     870:	bdf0      	pop	{r4, r5, r6, r7, pc}
     872:	46c0      	nop			; (mov r8, r8)
     874:	000006e1 	.word	0x000006e1
     878:	000006d1 	.word	0x000006d1

0000087c <gfx_mono_generic_draw_vertical_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     87c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     87e:	464f      	mov	r7, r9
     880:	4646      	mov	r6, r8
     882:	b4c0      	push	{r6, r7}
     884:	1c06      	adds	r6, r0, #0
     886:	1c1d      	adds	r5, r3, #0
	if (length == 0) {
     888:	2a00      	cmp	r2, #0
     88a:	d03f      	beq.n	90c <gfx_mono_generic_draw_vertical_line+0x90>
		return;
	}

	gfx_coord_t y2 = y + length - 1;
     88c:	1e4b      	subs	r3, r1, #1
     88e:	18d3      	adds	r3, r2, r3
     890:	b2db      	uxtb	r3, r3

	if (y == y2) {
     892:	4299      	cmp	r1, r3
     894:	d103      	bne.n	89e <gfx_mono_generic_draw_vertical_line+0x22>
		gfx_mono_draw_pixel(x, y, color);
     896:	1c2a      	adds	r2, r5, #0
     898:	4b1e      	ldr	r3, [pc, #120]	; (914 <gfx_mono_generic_draw_vertical_line+0x98>)
     89a:	4798      	blx	r3
		return;
     89c:	e036      	b.n	90c <gfx_mono_generic_draw_vertical_line+0x90>
	}

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
     89e:	2b3e      	cmp	r3, #62	; 0x3e
     8a0:	d900      	bls.n	8a4 <gfx_mono_generic_draw_vertical_line+0x28>
		y2 = GFX_MONO_LCD_HEIGHT - 1;
     8a2:	233f      	movs	r3, #63	; 0x3f
	}

	gfx_coord_t y1page = y / 8;
     8a4:	08ca      	lsrs	r2, r1, #3
     8a6:	4690      	mov	r8, r2
	gfx_coord_t y2page = y2 / 8;
     8a8:	08df      	lsrs	r7, r3, #3

	uint8_t y1bitpos = y & 0x07;
     8aa:	2207      	movs	r2, #7
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
     8ac:	1c0c      	adds	r4, r1, #0
     8ae:	4014      	ands	r4, r2
     8b0:	20ff      	movs	r0, #255	; 0xff
     8b2:	1c01      	adds	r1, r0, #0
     8b4:	40a1      	lsls	r1, r4
     8b6:	b2cc      	uxtb	r4, r1
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
     8b8:	4013      	ands	r3, r2
     8ba:	1ad3      	subs	r3, r2, r3
     8bc:	4118      	asrs	r0, r3
     8be:	b2c0      	uxtb	r0, r0
     8c0:	4681      	mov	r9, r0

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
     8c2:	45b8      	cmp	r8, r7
     8c4:	d107      	bne.n	8d6 <gfx_mono_generic_draw_vertical_line+0x5a>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
     8c6:	1c22      	adds	r2, r4, #0
     8c8:	4002      	ands	r2, r0
     8ca:	4640      	mov	r0, r8
     8cc:	1c31      	adds	r1, r6, #0
     8ce:	1c2b      	adds	r3, r5, #0
     8d0:	4c11      	ldr	r4, [pc, #68]	; (918 <gfx_mono_generic_draw_vertical_line+0x9c>)
     8d2:	47a0      	blx	r4
     8d4:	e01a      	b.n	90c <gfx_mono_generic_draw_vertical_line+0x90>
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
     8d6:	4640      	mov	r0, r8
     8d8:	1c31      	adds	r1, r6, #0
     8da:	1c22      	adds	r2, r4, #0
     8dc:	1c2b      	adds	r3, r5, #0
     8de:	4c0e      	ldr	r4, [pc, #56]	; (918 <gfx_mono_generic_draw_vertical_line+0x9c>)
     8e0:	47a0      	blx	r4

		while (++y1page < y2page) {
     8e2:	4644      	mov	r4, r8
     8e4:	3401      	adds	r4, #1
     8e6:	42a7      	cmp	r7, r4
     8e8:	d90a      	bls.n	900 <gfx_mono_generic_draw_vertical_line+0x84>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
     8ea:	490b      	ldr	r1, [pc, #44]	; (918 <gfx_mono_generic_draw_vertical_line+0x9c>)
     8ec:	4688      	mov	r8, r1
     8ee:	1c20      	adds	r0, r4, #0
     8f0:	1c31      	adds	r1, r6, #0
     8f2:	22ff      	movs	r2, #255	; 0xff
     8f4:	1c2b      	adds	r3, r5, #0
     8f6:	47c0      	blx	r8
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);

		while (++y1page < y2page) {
     8f8:	3401      	adds	r4, #1
     8fa:	b2e4      	uxtb	r4, r4
     8fc:	42a7      	cmp	r7, r4
     8fe:	d8f6      	bhi.n	8ee <gfx_mono_generic_draw_vertical_line+0x72>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
     900:	1c38      	adds	r0, r7, #0
     902:	1c31      	adds	r1, r6, #0
     904:	464a      	mov	r2, r9
     906:	1c2b      	adds	r3, r5, #0
     908:	4c03      	ldr	r4, [pc, #12]	; (918 <gfx_mono_generic_draw_vertical_line+0x9c>)
     90a:	47a0      	blx	r4
	}
}
     90c:	bc0c      	pop	{r2, r3}
     90e:	4690      	mov	r8, r2
     910:	4699      	mov	r9, r3
     912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     914:	000006f1 	.word	0x000006f1
     918:	00000755 	.word	0x00000755

0000091c <gfx_mono_generic_draw_rect>:
 * \param[in] color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     91c:	b5f0      	push	{r4, r5, r6, r7, lr}
     91e:	4657      	mov	r7, sl
     920:	464e      	mov	r6, r9
     922:	4645      	mov	r5, r8
     924:	b4e0      	push	{r5, r6, r7}
     926:	1c06      	adds	r6, r0, #0
     928:	1c0d      	adds	r5, r1, #0
     92a:	4690      	mov	r8, r2
     92c:	469a      	mov	sl, r3
     92e:	ab08      	add	r3, sp, #32
     930:	781c      	ldrb	r4, [r3, #0]
	gfx_mono_draw_horizontal_line(x, y, width, color);
     932:	1c23      	adds	r3, r4, #0
     934:	4f0e      	ldr	r7, [pc, #56]	; (970 <gfx_mono_generic_draw_rect+0x54>)
     936:	47b8      	blx	r7
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);
     938:	4651      	mov	r1, sl
     93a:	3901      	subs	r1, #1
     93c:	1869      	adds	r1, r5, r1
     93e:	b2c9      	uxtb	r1, r1
     940:	1c30      	adds	r0, r6, #0
     942:	4642      	mov	r2, r8
     944:	1c23      	adds	r3, r4, #0
     946:	47b8      	blx	r7

	gfx_mono_draw_vertical_line(x, y, height, color);
     948:	1c30      	adds	r0, r6, #0
     94a:	1c29      	adds	r1, r5, #0
     94c:	4652      	mov	r2, sl
     94e:	1c23      	adds	r3, r4, #0
     950:	4f08      	ldr	r7, [pc, #32]	; (974 <gfx_mono_generic_draw_rect+0x58>)
     952:	47b8      	blx	r7
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
     954:	4640      	mov	r0, r8
     956:	3801      	subs	r0, #1
     958:	1836      	adds	r6, r6, r0
     95a:	b2f0      	uxtb	r0, r6
     95c:	1c29      	adds	r1, r5, #0
     95e:	4652      	mov	r2, sl
     960:	1c23      	adds	r3, r4, #0
     962:	47b8      	blx	r7
}
     964:	bc1c      	pop	{r2, r3, r4}
     966:	4690      	mov	r8, r2
     968:	4699      	mov	r9, r3
     96a:	46a2      	mov	sl, r4
     96c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     96e:	46c0      	nop			; (mov r8, r8)
     970:	000007a5 	.word	0x000007a5
     974:	0000087d 	.word	0x0000087d

00000978 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     97a:	464f      	mov	r7, r9
     97c:	4646      	mov	r6, r8
     97e:	b4c0      	push	{r6, r7}
     980:	1c05      	adds	r5, r0, #0
     982:	1c16      	adds	r6, r2, #0
     984:	aa08      	add	r2, sp, #32
     986:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
     988:	2b00      	cmp	r3, #0
     98a:	d00f      	beq.n	9ac <gfx_mono_generic_draw_filled_rect+0x34>
     98c:	1c1c      	adds	r4, r3, #0
     98e:	3901      	subs	r1, #1
     990:	4689      	mov	r9, r1
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     992:	4b08      	ldr	r3, [pc, #32]	; (9b4 <gfx_mono_generic_draw_filled_rect+0x3c>)
     994:	4698      	mov	r8, r3
     996:	464b      	mov	r3, r9
     998:	18e1      	adds	r1, r4, r3
     99a:	b2c9      	uxtb	r1, r1
     99c:	1c28      	adds	r0, r5, #0
     99e:	1c32      	adds	r2, r6, #0
     9a0:	1c3b      	adds	r3, r7, #0
     9a2:	47c0      	blx	r8
     9a4:	3c01      	subs	r4, #1
     9a6:	b2e4      	uxtb	r4, r4
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
     9a8:	2c00      	cmp	r4, #0
     9aa:	d1f4      	bne.n	996 <gfx_mono_generic_draw_filled_rect+0x1e>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
     9ac:	bc0c      	pop	{r2, r3}
     9ae:	4690      	mov	r8, r2
     9b0:	4699      	mov	r9, r3
     9b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     9b4:	000007a5 	.word	0x000007a5

000009b8 <gfx_mono_generic_put_bitmap>:
 * placing a bitmap at x = 10, y = 10 will put the bitmap at x = 10, y = 8
 *
 */
void gfx_mono_generic_put_bitmap(struct gfx_mono_bitmap *bitmap, gfx_coord_t x,
		gfx_coord_t y)
{
     9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     9ba:	465f      	mov	r7, fp
     9bc:	4656      	mov	r6, sl
     9be:	464d      	mov	r5, r9
     9c0:	4644      	mov	r4, r8
     9c2:	b4f0      	push	{r4, r5, r6, r7}
     9c4:	1c05      	adds	r5, r0, #0
     9c6:	1c0f      	adds	r7, r1, #0
	gfx_coord_t num_pages = bitmap->height / 8;
     9c8:	7843      	ldrb	r3, [r0, #1]
     9ca:	08db      	lsrs	r3, r3, #3
     9cc:	469a      	mov	sl, r3
	gfx_coord_t page = y / 8;
     9ce:	08d2      	lsrs	r2, r2, #3
     9d0:	4693      	mov	fp, r2
	gfx_coord_t column;
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
     9d2:	7883      	ldrb	r3, [r0, #2]
     9d4:	2b00      	cmp	r3, #0
     9d6:	d008      	beq.n	9ea <gfx_mono_generic_put_bitmap+0x32>
     9d8:	2b01      	cmp	r3, #1
     9da:	d134      	bne.n	a46 <gfx_mono_generic_put_bitmap+0x8e>
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
     9dc:	4650      	mov	r0, sl
     9de:	2800      	cmp	r0, #0
     9e0:	d031      	beq.n	a46 <gfx_mono_generic_put_bitmap+0x8e>
     9e2:	2600      	movs	r6, #0
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     9e4:	491b      	ldr	r1, [pc, #108]	; (a54 <gfx_mono_generic_put_bitmap+0x9c>)
     9e6:	4689      	mov	r9, r1
     9e8:	e015      	b.n	a16 <gfx_mono_generic_put_bitmap+0x5e>
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
     9ea:	2400      	movs	r4, #0
     9ec:	4652      	mov	r2, sl
     9ee:	2a00      	cmp	r2, #0
     9f0:	d11a      	bne.n	a28 <gfx_mono_generic_put_bitmap+0x70>
     9f2:	e028      	b.n	a46 <gfx_mono_generic_put_bitmap+0x8e>
     9f4:	19e1      	adds	r1, r4, r7
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     9f6:	b2c9      	uxtb	r1, r1

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
     9f8:	4373      	muls	r3, r6
     9fa:	6868      	ldr	r0, [r5, #4]
     9fc:	1902      	adds	r2, r0, r4
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     9fe:	5cd2      	ldrb	r2, [r2, r3]
     a00:	4640      	mov	r0, r8
     a02:	47c8      	blx	r9
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
     a04:	3401      	adds	r4, #1
     a06:	b2e4      	uxtb	r4, r4
     a08:	782b      	ldrb	r3, [r5, #0]
     a0a:	42a3      	cmp	r3, r4
     a0c:	d8f2      	bhi.n	9f4 <gfx_mono_generic_put_bitmap+0x3c>
     a0e:	3601      	adds	r6, #1
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
     a10:	b2f3      	uxtb	r3, r6
     a12:	4553      	cmp	r3, sl
     a14:	d217      	bcs.n	a46 <gfx_mono_generic_put_bitmap+0x8e>
			for (column = 0; column < bitmap->width; column++) {
     a16:	782b      	ldrb	r3, [r5, #0]
     a18:	2b00      	cmp	r3, #0
     a1a:	d0f8      	beq.n	a0e <gfx_mono_generic_put_bitmap+0x56>
     a1c:	2400      	movs	r4, #0
     a1e:	4659      	mov	r1, fp
     a20:	198a      	adds	r2, r1, r6
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     a22:	b2d2      	uxtb	r2, r2
     a24:	4690      	mov	r8, r2
     a26:	e7e5      	b.n	9f4 <gfx_mono_generic_put_bitmap+0x3c>
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
			gfx_mono_put_page(bitmap->data.pixmap
     a28:	4e0b      	ldr	r6, [pc, #44]	; (a58 <gfx_mono_generic_put_bitmap+0xa0>)
     a2a:	782b      	ldrb	r3, [r5, #0]
     a2c:	1c18      	adds	r0, r3, #0
     a2e:	4360      	muls	r0, r4
     a30:	686a      	ldr	r2, [r5, #4]
     a32:	1810      	adds	r0, r2, r0
     a34:	465a      	mov	r2, fp
     a36:	1911      	adds	r1, r2, r4
     a38:	b2c9      	uxtb	r1, r1
     a3a:	1c3a      	adds	r2, r7, #0
     a3c:	47b0      	blx	r6
     a3e:	3401      	adds	r4, #1
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
     a40:	b2e3      	uxtb	r3, r4
     a42:	459a      	cmp	sl, r3
     a44:	d8f1      	bhi.n	a2a <gfx_mono_generic_put_bitmap+0x72>
		break;

	default:
		break;
	}
}
     a46:	bc3c      	pop	{r2, r3, r4, r5}
     a48:	4690      	mov	r8, r2
     a4a:	4699      	mov	r9, r3
     a4c:	46a2      	mov	sl, r4
     a4e:	46ab      	mov	fp, r5
     a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     a52:	46c0      	nop			; (mov r8, r8)
     a54:	000006d1 	.word	0x000006d1
     a58:	000006ad 	.word	0x000006ad

00000a5c <menu_draw>:
 *
 * \param[in] menu     a menu struct with menu settings
 * \param[in] redraw   clear screen before drawing menu
 */
static void menu_draw(struct gfx_mono_menu *menu, bool redraw)
{
     a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
     a5e:	464f      	mov	r7, r9
     a60:	4646      	mov	r6, r8
     a62:	b4c0      	push	{r6, r7}
     a64:	b083      	sub	sp, #12
     a66:	1c06      	adds	r6, r0, #0
     a68:	1c0c      	adds	r4, r1, #0
	static bool redraw_state;
	uint8_t i;
	uint8_t line = 1;
	uint8_t menu_page = menu->current_selection /
     a6a:	7c40      	ldrb	r0, [r0, #17]
     a6c:	2103      	movs	r1, #3
     a6e:	4b2a      	ldr	r3, [pc, #168]	; (b18 <menu_draw+0xbc>)
     a70:	4798      	blx	r3
     a72:	b2c7      	uxtb	r7, r0
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN;

	if (menu->current_page != menu_page || redraw == true) {
     a74:	7cb3      	ldrb	r3, [r6, #18]
     a76:	42bb      	cmp	r3, r7
     a78:	d101      	bne.n	a7e <menu_draw+0x22>
     a7a:	2c00      	cmp	r4, #0
     a7c:	d00a      	beq.n	a94 <menu_draw+0x38>
		/* clear screen if we have changed the page or menu and prepare
		 * redraw */
		gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
     a7e:	2300      	movs	r3, #0
     a80:	9300      	str	r3, [sp, #0]
     a82:	2000      	movs	r0, #0
     a84:	2110      	movs	r1, #16
     a86:	2280      	movs	r2, #128	; 0x80
     a88:	2330      	movs	r3, #48	; 0x30
     a8a:	4c24      	ldr	r4, [pc, #144]	; (b1c <menu_draw+0xc0>)
     a8c:	47a0      	blx	r4
				GFX_MONO_LCD_WIDTH,
				GFX_MONO_LCD_HEIGHT - SYSFONT_LINESPACING,
				GFX_PIXEL_CLR);
		redraw_state = true;
     a8e:	2201      	movs	r2, #1
     a90:	4b23      	ldr	r3, [pc, #140]	; (b20 <menu_draw+0xc4>)
     a92:	701a      	strb	r2, [r3, #0]
	}

	menu->current_page = menu_page;
     a94:	74b7      	strb	r7, [r6, #18]

	/* Clear old indicator icon */
	gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
     a96:	2300      	movs	r3, #0
     a98:	9300      	str	r3, [sp, #0]
     a9a:	2000      	movs	r0, #0
     a9c:	2110      	movs	r1, #16
     a9e:	2206      	movs	r2, #6
     aa0:	2330      	movs	r3, #48	; 0x30
     aa2:	4c1e      	ldr	r4, [pc, #120]	; (b1c <menu_draw+0xc0>)
     aa4:	47a0      	blx	r4
			GFX_MONO_MENU_INDICATOR_WIDTH, GFX_MONO_LCD_HEIGHT -
			SYSFONT_LINESPACING, GFX_PIXEL_CLR);

	/* Put indicator icon on current selection */
	gfx_mono_put_bitmap(&menu_bitmap_indicator, 0,
     aa6:	7c70      	ldrb	r0, [r6, #17]
     aa8:	2103      	movs	r1, #3
     aaa:	4b1e      	ldr	r3, [pc, #120]	; (b24 <menu_draw+0xc8>)
     aac:	4798      	blx	r3
     aae:	b2ca      	uxtb	r2, r1
     ab0:	3201      	adds	r2, #1
     ab2:	0112      	lsls	r2, r2, #4
     ab4:	b2d2      	uxtb	r2, r2
     ab6:	481c      	ldr	r0, [pc, #112]	; (b28 <menu_draw+0xcc>)
     ab8:	2100      	movs	r1, #0
     aba:	4b1c      	ldr	r3, [pc, #112]	; (b2c <menu_draw+0xd0>)
     abc:	4798      	blx	r3
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
     abe:	4b18      	ldr	r3, [pc, #96]	; (b20 <menu_draw+0xc4>)
     ac0:	781b      	ldrb	r3, [r3, #0]
     ac2:	2b00      	cmp	r3, #0
     ac4:	d022      	beq.n	b0c <menu_draw+0xb0>
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     ac6:	007c      	lsls	r4, r7, #1
     ac8:	193c      	adds	r4, r7, r4
     aca:	b2e4      	uxtb	r4, r4
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
     acc:	3701      	adds	r7, #1
     ace:	007b      	lsls	r3, r7, #1
     ad0:	19df      	adds	r7, r3, r7
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     ad2:	42bc      	cmp	r4, r7
     ad4:	da17      	bge.n	b06 <menu_draw+0xaa>
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
     ad6:	7a33      	ldrb	r3, [r6, #8]
     ad8:	42a3      	cmp	r3, r4
     ada:	d914      	bls.n	b06 <menu_draw+0xaa>
     adc:	2510      	movs	r5, #16
				i < menu->num_elements; i++) {
			gfx_mono_draw_progmem_string(
     ade:	4a14      	ldr	r2, [pc, #80]	; (b30 <menu_draw+0xd4>)
     ae0:	4691      	mov	r9, r2
     ae2:	4b14      	ldr	r3, [pc, #80]	; (b34 <menu_draw+0xd8>)
     ae4:	4698      	mov	r8, r3
     ae6:	00a3      	lsls	r3, r4, #2
     ae8:	6872      	ldr	r2, [r6, #4]
     aea:	5898      	ldr	r0, [r3, r2]
     aec:	2107      	movs	r1, #7
     aee:	1c2a      	adds	r2, r5, #0
     af0:	464b      	mov	r3, r9
     af2:	47c0      	blx	r8
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
				i < menu->num_elements; i++) {
     af4:	3401      	adds	r4, #1
     af6:	b2e4      	uxtb	r4, r4
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     af8:	42bc      	cmp	r4, r7
     afa:	da04      	bge.n	b06 <menu_draw+0xaa>
     afc:	3510      	adds	r5, #16
     afe:	b2ed      	uxtb	r5, r5
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
     b00:	7a33      	ldrb	r3, [r6, #8]
     b02:	42a3      	cmp	r3, r4
     b04:	d8ef      	bhi.n	ae6 <menu_draw+0x8a>
					(char PROGMEM_PTR_T)menu->strings[i],
					GFX_MONO_MENU_INDICATOR_WIDTH + 1,
					line * SYSFONT_LINESPACING, &sysfont);
			line++;
		}
		redraw_state = false;
     b06:	2200      	movs	r2, #0
     b08:	4b05      	ldr	r3, [pc, #20]	; (b20 <menu_draw+0xc4>)
     b0a:	701a      	strb	r2, [r3, #0]
	}
}
     b0c:	b003      	add	sp, #12
     b0e:	bc0c      	pop	{r2, r3}
     b10:	4690      	mov	r8, r2
     b12:	4699      	mov	r9, r3
     b14:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b16:	46c0      	nop			; (mov r8, r8)
     b18:	00006b35 	.word	0x00006b35
     b1c:	00000979 	.word	0x00000979
     b20:	200001cc 	.word	0x200001cc
     b24:	00006bbd 	.word	0x00006bbd
     b28:	20000004 	.word	0x20000004
     b2c:	000009b9 	.word	0x000009b9
     b30:	2000000c 	.word	0x2000000c
     b34:	00000cf5 	.word	0x00000cf5

00000b38 <gfx_mono_menu_init>:
 *
 * \param[in] menu  menu struct with menu options
 *
 */
void gfx_mono_menu_init(struct gfx_mono_menu *menu)
{
     b38:	b530      	push	{r4, r5, lr}
     b3a:	b083      	sub	sp, #12
     b3c:	1c04      	adds	r4, r0, #0
	/* Clear screen */
	gfx_mono_draw_filled_rect(0, 0,
     b3e:	2300      	movs	r3, #0
     b40:	9300      	str	r3, [sp, #0]
     b42:	2000      	movs	r0, #0
     b44:	2100      	movs	r1, #0
     b46:	2280      	movs	r2, #128	; 0x80
     b48:	2340      	movs	r3, #64	; 0x40
     b4a:	4d07      	ldr	r5, [pc, #28]	; (b68 <gfx_mono_menu_init+0x30>)
     b4c:	47a8      	blx	r5
			GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);

	/* Draw the menu title on the top of the screen */
	gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)menu->title,
     b4e:	6820      	ldr	r0, [r4, #0]
     b50:	2100      	movs	r1, #0
     b52:	2200      	movs	r2, #0
     b54:	4b05      	ldr	r3, [pc, #20]	; (b6c <gfx_mono_menu_init+0x34>)
     b56:	4d06      	ldr	r5, [pc, #24]	; (b70 <gfx_mono_menu_init+0x38>)
     b58:	47a8      	blx	r5
			0, 0, &sysfont);

	/* Draw menu options below */
	menu_draw(menu, true);
     b5a:	1c20      	adds	r0, r4, #0
     b5c:	2101      	movs	r1, #1
     b5e:	4b05      	ldr	r3, [pc, #20]	; (b74 <gfx_mono_menu_init+0x3c>)
     b60:	4798      	blx	r3
}
     b62:	b003      	add	sp, #12
     b64:	bd30      	pop	{r4, r5, pc}
     b66:	46c0      	nop			; (mov r8, r8)
     b68:	00000979 	.word	0x00000979
     b6c:	2000000c 	.word	0x2000000c
     b70:	00000cf5 	.word	0x00000cf5
     b74:	00000a5d 	.word	0x00000a5d

00000b78 <gfx_mono_menu_process_key>:
 * \param[in] keycode  keycode to process
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
     b78:	b508      	push	{r3, lr}
	switch (keycode) {
     b7a:	290d      	cmp	r1, #13
     b7c:	d025      	beq.n	bca <gfx_mono_menu_process_key+0x52>
     b7e:	d803      	bhi.n	b88 <gfx_mono_menu_process_key+0x10>
		/* Got what we want. Return selection. */
		return menu->current_selection;

	case GFX_MONO_MENU_KEYCODE_BACK:
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;
     b80:	20fe      	movs	r0, #254	; 0xfe
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
	switch (keycode) {
     b82:	2908      	cmp	r1, #8
     b84:	d024      	beq.n	bd0 <gfx_mono_menu_process_key+0x58>
     b86:	e022      	b.n	bce <gfx_mono_menu_process_key+0x56>
     b88:	2926      	cmp	r1, #38	; 0x26
     b8a:	d010      	beq.n	bae <gfx_mono_menu_process_key+0x36>
     b8c:	2928      	cmp	r1, #40	; 0x28
     b8e:	d11e      	bne.n	bce <gfx_mono_menu_process_key+0x56>
	case GFX_MONO_MENU_KEYCODE_DOWN:
		if (menu->current_selection == menu->num_elements - 1) {
     b90:	7c43      	ldrb	r3, [r0, #17]
     b92:	7a02      	ldrb	r2, [r0, #8]
     b94:	3a01      	subs	r2, #1
     b96:	4293      	cmp	r3, r2
     b98:	d102      	bne.n	ba0 <gfx_mono_menu_process_key+0x28>
			menu->current_selection = 0;
     b9a:	2300      	movs	r3, #0
     b9c:	7443      	strb	r3, [r0, #17]
     b9e:	e001      	b.n	ba4 <gfx_mono_menu_process_key+0x2c>
		} else {
			menu->current_selection++;
     ba0:	3301      	adds	r3, #1
     ba2:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
     ba4:	2100      	movs	r1, #0
     ba6:	4b0b      	ldr	r3, [pc, #44]	; (bd4 <gfx_mono_menu_process_key+0x5c>)
     ba8:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
     baa:	20ff      	movs	r0, #255	; 0xff
     bac:	e010      	b.n	bd0 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_UP:
		if (menu->current_selection) {
     bae:	7c43      	ldrb	r3, [r0, #17]
     bb0:	2b00      	cmp	r3, #0
     bb2:	d002      	beq.n	bba <gfx_mono_menu_process_key+0x42>
			menu->current_selection--;
     bb4:	3b01      	subs	r3, #1
     bb6:	7443      	strb	r3, [r0, #17]
     bb8:	e002      	b.n	bc0 <gfx_mono_menu_process_key+0x48>
		} else {
			menu->current_selection = menu->num_elements - 1;
     bba:	7a03      	ldrb	r3, [r0, #8]
     bbc:	3b01      	subs	r3, #1
     bbe:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
     bc0:	2100      	movs	r1, #0
     bc2:	4b04      	ldr	r3, [pc, #16]	; (bd4 <gfx_mono_menu_process_key+0x5c>)
     bc4:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
     bc6:	20ff      	movs	r0, #255	; 0xff
     bc8:	e002      	b.n	bd0 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_ENTER:
		/* Got what we want. Return selection. */
		return menu->current_selection;
     bca:	7c40      	ldrb	r0, [r0, #17]
     bcc:	e000      	b.n	bd0 <gfx_mono_menu_process_key+0x58>
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;

	default:
		/* Unknown key event */
		return GFX_MONO_MENU_EVENT_IDLE;
     bce:	20ff      	movs	r0, #255	; 0xff
	}
}
     bd0:	bd08      	pop	{r3, pc}
     bd2:	46c0      	nop			; (mov r8, r8)
     bd4:	00000a5d 	.word	0x00000a5d

00000bd8 <gfx_mono_null_init>:

/**
 * \brief Initialize NULL driver.
 */
void gfx_mono_null_init(void)
{
     bd8:	b508      	push	{r3, lr}
	gfx_mono_set_framebuffer(gfx_framebuffer);
     bda:	4802      	ldr	r0, [pc, #8]	; (be4 <gfx_mono_null_init+0xc>)
     bdc:	4b02      	ldr	r3, [pc, #8]	; (be8 <gfx_mono_null_init+0x10>)
     bde:	4798      	blx	r3
}
     be0:	bd08      	pop	{r3, pc}
     be2:	46c0      	nop			; (mov r8, r8)
     be4:	200006e0 	.word	0x200006e0
     be8:	000006a1 	.word	0x000006a1

00000bec <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
     bec:	b5f0      	push	{r4, r5, r6, r7, lr}
     bee:	465f      	mov	r7, fp
     bf0:	4656      	mov	r6, sl
     bf2:	464d      	mov	r5, r9
     bf4:	4644      	mov	r4, r8
     bf6:	b4f0      	push	{r4, r5, r6, r7}
     bf8:	b085      	sub	sp, #20
     bfa:	1c06      	adds	r6, r0, #0
     bfc:	4688      	mov	r8, r1
     bfe:	1c14      	adds	r4, r2, #0
     c00:	9303      	str	r3, [sp, #12]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
     c02:	7a1a      	ldrb	r2, [r3, #8]
     c04:	7a5b      	ldrb	r3, [r3, #9]
     c06:	2100      	movs	r1, #0
     c08:	9100      	str	r1, [sp, #0]
     c0a:	4640      	mov	r0, r8
     c0c:	1c21      	adds	r1, r4, #0
     c0e:	4d23      	ldr	r5, [pc, #140]	; (c9c <gfx_mono_draw_char+0xb0>)
     c10:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
     c12:	9903      	ldr	r1, [sp, #12]
     c14:	780b      	ldrb	r3, [r1, #0]
     c16:	2b00      	cmp	r3, #0
     c18:	d139      	bne.n	c8e <gfx_mono_draw_char+0xa2>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     c1a:	7a0a      	ldrb	r2, [r1, #8]
     c1c:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     c1e:	0751      	lsls	r1, r2, #29
     c20:	d000      	beq.n	c24 <gfx_mono_draw_char+0x38>
		char_row_size++;
     c22:	3301      	adds	r3, #1
	}

	glyph_data_offset = char_row_size * font->height *
     c24:	9a03      	ldr	r2, [sp, #12]
     c26:	7a52      	ldrb	r2, [r2, #9]
     c28:	4693      	mov	fp, r2
			((uint8_t)ch - font->first_char);
     c2a:	9903      	ldr	r1, [sp, #12]
     c2c:	7a8a      	ldrb	r2, [r1, #10]
     c2e:	1ab6      	subs	r6, r6, r2
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
     c30:	465a      	mov	r2, fp
     c32:	4356      	muls	r6, r2
     c34:	435e      	muls	r6, r3
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
     c36:	b2b6      	uxth	r6, r6
     c38:	684b      	ldr	r3, [r1, #4]
     c3a:	199e      	adds	r6, r3, r6

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;
     c3c:	46a2      	mov	sl, r4
	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     c3e:	2107      	movs	r1, #7
     c40:	4689      	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
     c42:	9a03      	ldr	r2, [sp, #12]
     c44:	7a17      	ldrb	r7, [r2, #8]

		for (i = 0; i < pixelsToDraw; i++) {
     c46:	2f00      	cmp	r7, #0
     c48:	d017      	beq.n	c7a <gfx_mono_draw_char+0x8e>
     c4a:	2400      	movs	r4, #0
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
     c4c:	2500      	movs	r5, #0
     c4e:	b2e3      	uxtb	r3, r4
     c50:	4641      	mov	r1, r8
     c52:	1858      	adds	r0, r3, r1
     c54:	b2c0      	uxtb	r0, r0
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     c56:	464a      	mov	r2, r9
     c58:	421a      	tst	r2, r3
     c5a:	d101      	bne.n	c60 <gfx_mono_draw_char+0x74>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     c5c:	7835      	ldrb	r5, [r6, #0]
				glyph_data++;
     c5e:	3601      	adds	r6, #1
			}

			if ((glyph_byte & 0x80)) {
     c60:	b26b      	sxtb	r3, r5
     c62:	2b00      	cmp	r3, #0
     c64:	da03      	bge.n	c6e <gfx_mono_draw_char+0x82>
				gfx_mono_draw_pixel(inc_x, inc_y,
     c66:	4651      	mov	r1, sl
     c68:	2201      	movs	r2, #1
     c6a:	4b0d      	ldr	r3, [pc, #52]	; (ca0 <gfx_mono_draw_char+0xb4>)
     c6c:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
     c6e:	006d      	lsls	r5, r5, #1
     c70:	b2ed      	uxtb	r5, r5
     c72:	3401      	adds	r4, #1

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     c74:	b2e3      	uxtb	r3, r4
     c76:	429f      	cmp	r7, r3
     c78:	d8e9      	bhi.n	c4e <gfx_mono_draw_char+0x62>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
     c7a:	4653      	mov	r3, sl
     c7c:	3301      	adds	r3, #1
     c7e:	b2db      	uxtb	r3, r3
     c80:	469a      	mov	sl, r3
		inc_x = x;
		rows_left--;
     c82:	465b      	mov	r3, fp
     c84:	3b01      	subs	r3, #1
     c86:	b2db      	uxtb	r3, r3
     c88:	469b      	mov	fp, r3
	} while (rows_left > 0);
     c8a:	2b00      	cmp	r3, #0
     c8c:	d1d9      	bne.n	c42 <gfx_mono_draw_char+0x56>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
     c8e:	b005      	add	sp, #20
     c90:	bc3c      	pop	{r2, r3, r4, r5}
     c92:	4690      	mov	r8, r2
     c94:	4699      	mov	r9, r3
     c96:	46a2      	mov	sl, r4
     c98:	46ab      	mov	fp, r5
     c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c9c:	00000979 	.word	0x00000979
     ca0:	000006f1 	.word	0x000006f1

00000ca4 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
     ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     ca6:	464f      	mov	r7, r9
     ca8:	4646      	mov	r6, r8
     caa:	b4c0      	push	{r6, r7}
     cac:	1c04      	adds	r4, r0, #0
     cae:	4688      	mov	r8, r1
     cb0:	4691      	mov	r9, r2
     cb2:	1c1f      	adds	r7, r3, #0
     cb4:	1c0e      	adds	r6, r1, #0
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
     cb6:	7820      	ldrb	r0, [r4, #0]
     cb8:	280a      	cmp	r0, #10
     cba:	d106      	bne.n	cca <gfx_mono_draw_string+0x26>
			x = start_of_string_position_x;
			y += font->height + 1;
     cbc:	7a7b      	ldrb	r3, [r7, #9]
     cbe:	3301      	adds	r3, #1
     cc0:	444b      	add	r3, r9
     cc2:	b2db      	uxtb	r3, r3
     cc4:	4699      	mov	r9, r3

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     cc6:	4646      	mov	r6, r8
     cc8:	e009      	b.n	cde <gfx_mono_draw_string+0x3a>
			y += font->height + 1;
		} else if (*str == '\r') {
     cca:	280d      	cmp	r0, #13
     ccc:	d007      	beq.n	cde <gfx_mono_draw_string+0x3a>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
     cce:	1c31      	adds	r1, r6, #0
     cd0:	464a      	mov	r2, r9
     cd2:	1c3b      	adds	r3, r7, #0
     cd4:	4d06      	ldr	r5, [pc, #24]	; (cf0 <gfx_mono_draw_string+0x4c>)
     cd6:	47a8      	blx	r5
			x += font->width;
     cd8:	7a3b      	ldrb	r3, [r7, #8]
     cda:	18f6      	adds	r6, r6, r3
     cdc:	b2f6      	uxtb	r6, r6
		}
	} while (*(++str));
     cde:	3401      	adds	r4, #1
     ce0:	7820      	ldrb	r0, [r4, #0]
     ce2:	2800      	cmp	r0, #0
     ce4:	d1e7      	bne.n	cb6 <gfx_mono_draw_string+0x12>
}
     ce6:	bc0c      	pop	{r2, r3}
     ce8:	4690      	mov	r8, r2
     cea:	4699      	mov	r9, r3
     cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     cee:	46c0      	nop			; (mov r8, r8)
     cf0:	00000bed 	.word	0x00000bed

00000cf4 <gfx_mono_draw_progmem_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_progmem_string(char PROGMEM_PTR_T str, gfx_coord_t x,
		gfx_coord_t y, const struct font *font)
{
     cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     cf6:	464f      	mov	r7, r9
     cf8:	4646      	mov	r6, r8
     cfa:	b4c0      	push	{r6, r7}
     cfc:	1c04      	adds	r4, r0, #0
     cfe:	4688      	mov	r8, r1
     d00:	4691      	mov	r9, r2
     d02:	1c1f      	adds	r7, r3, #0

	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);
     d04:	7800      	ldrb	r0, [r0, #0]

	while (temp_char) {
     d06:	2800      	cmp	r0, #0
     d08:	d017      	beq.n	d3a <gfx_mono_draw_progmem_string+0x46>
     d0a:	1c0d      	adds	r5, r1, #0
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
     d0c:	280a      	cmp	r0, #10
     d0e:	d106      	bne.n	d1e <gfx_mono_draw_progmem_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
     d10:	7a7b      	ldrb	r3, [r7, #9]
     d12:	3301      	adds	r3, #1
     d14:	444b      	add	r3, r9
     d16:	b2db      	uxtb	r3, r3
     d18:	4699      	mov	r9, r3
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
			x = start_of_string_position_x;
     d1a:	4645      	mov	r5, r8
     d1c:	e009      	b.n	d32 <gfx_mono_draw_progmem_string+0x3e>
			y += font->height + 1;
		} else if (temp_char == '\r') {
     d1e:	280d      	cmp	r0, #13
     d20:	d007      	beq.n	d32 <gfx_mono_draw_progmem_string+0x3e>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(temp_char, x, y, font);
     d22:	1c29      	adds	r1, r5, #0
     d24:	464a      	mov	r2, r9
     d26:	1c3b      	adds	r3, r7, #0
     d28:	4e06      	ldr	r6, [pc, #24]	; (d44 <gfx_mono_draw_progmem_string+0x50>)
     d2a:	47b0      	blx	r6
			x += font->width;
     d2c:	7a3b      	ldrb	r3, [r7, #8]
     d2e:	18ed      	adds	r5, r5, r3
     d30:	b2ed      	uxtb	r5, r5
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
     d32:	3401      	adds	r4, #1
     d34:	7820      	ldrb	r0, [r4, #0]
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
     d36:	2800      	cmp	r0, #0
     d38:	d1e8      	bne.n	d0c <gfx_mono_draw_progmem_string+0x18>
			x += font->width;
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
	}
}
     d3a:	bc0c      	pop	{r2, r3}
     d3c:	4690      	mov	r8, r2
     d3e:	4699      	mov	r9, r3
     d40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     d42:	46c0      	nop			; (mov r8, r8)
     d44:	00000bed 	.word	0x00000bed

00000d48 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     d48:	4b05      	ldr	r3, [pc, #20]	; (d60 <_extint_enable+0x18>)
     d4a:	7819      	ldrb	r1, [r3, #0]
     d4c:	2202      	movs	r2, #2
     d4e:	430a      	orrs	r2, r1
     d50:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     d52:	1c1a      	adds	r2, r3, #0
     d54:	7853      	ldrb	r3, [r2, #1]
     d56:	b25b      	sxtb	r3, r3
     d58:	2b00      	cmp	r3, #0
     d5a:	dbfb      	blt.n	d54 <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     d5c:	4770      	bx	lr
     d5e:	46c0      	nop			; (mov r8, r8)
     d60:	40001800 	.word	0x40001800

00000d64 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     d64:	b500      	push	{lr}
     d66:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     d68:	4b12      	ldr	r3, [pc, #72]	; (db4 <_system_extint_init+0x50>)
     d6a:	6999      	ldr	r1, [r3, #24]
     d6c:	2240      	movs	r2, #64	; 0x40
     d6e:	430a      	orrs	r2, r1
     d70:	619a      	str	r2, [r3, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     d72:	a901      	add	r1, sp, #4
     d74:	2300      	movs	r3, #0
     d76:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     d78:	2005      	movs	r0, #5
     d7a:	4b0f      	ldr	r3, [pc, #60]	; (db8 <_system_extint_init+0x54>)
     d7c:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     d7e:	2005      	movs	r0, #5
     d80:	4b0e      	ldr	r3, [pc, #56]	; (dbc <_system_extint_init+0x58>)
     d82:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     d84:	4b0e      	ldr	r3, [pc, #56]	; (dc0 <_system_extint_init+0x5c>)
     d86:	7819      	ldrb	r1, [r3, #0]
     d88:	2201      	movs	r2, #1
     d8a:	430a      	orrs	r2, r1
     d8c:	701a      	strb	r2, [r3, #0]
     d8e:	1c1a      	adds	r2, r3, #0
     d90:	7853      	ldrb	r3, [r2, #1]
     d92:	b25b      	sxtb	r3, r3
     d94:	2b00      	cmp	r3, #0
     d96:	dbfb      	blt.n	d90 <_system_extint_init+0x2c>
     d98:	4b0a      	ldr	r3, [pc, #40]	; (dc4 <_system_extint_init+0x60>)
     d9a:	1c19      	adds	r1, r3, #0
     d9c:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     d9e:	2200      	movs	r2, #0
     da0:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     da2:	428b      	cmp	r3, r1
     da4:	d1fc      	bne.n	da0 <_system_extint_init+0x3c>
     da6:	2210      	movs	r2, #16
     da8:	4b07      	ldr	r3, [pc, #28]	; (dc8 <_system_extint_init+0x64>)
     daa:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     dac:	4b07      	ldr	r3, [pc, #28]	; (dcc <_system_extint_init+0x68>)
     dae:	4798      	blx	r3
}
     db0:	b003      	add	sp, #12
     db2:	bd00      	pop	{pc}
     db4:	40000400 	.word	0x40000400
     db8:	000038c9 	.word	0x000038c9
     dbc:	0000383d 	.word	0x0000383d
     dc0:	40001800 	.word	0x40001800
     dc4:	20002e18 	.word	0x20002e18
     dc8:	e000e100 	.word	0xe000e100
     dcc:	00000d49 	.word	0x00000d49

00000dd0 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
     dd2:	b083      	sub	sp, #12
     dd4:	1c05      	adds	r5, r0, #0
     dd6:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     dd8:	a901      	add	r1, sp, #4
     dda:	2300      	movs	r3, #0
     ddc:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     dde:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     de0:	6863      	ldr	r3, [r4, #4]
     de2:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     de4:	7a23      	ldrb	r3, [r4, #8]
     de6:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     de8:	7820      	ldrb	r0, [r4, #0]
     dea:	4b15      	ldr	r3, [pc, #84]	; (e40 <extint_chan_set_config+0x70>)
     dec:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     dee:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     df0:	2d1f      	cmp	r5, #31
     df2:	d800      	bhi.n	df6 <extint_chan_set_config+0x26>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     df4:	4b13      	ldr	r3, [pc, #76]	; (e44 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     df6:	2107      	movs	r1, #7
     df8:	4029      	ands	r1, r5
     dfa:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     dfc:	7ae0      	ldrb	r0, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     dfe:	7aa2      	ldrb	r2, [r4, #10]
     e00:	2a00      	cmp	r2, #0
     e02:	d001      	beq.n	e08 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
     e04:	2208      	movs	r2, #8
     e06:	4310      	orrs	r0, r2
     e08:	08ea      	lsrs	r2, r5, #3
     e0a:	0092      	lsls	r2, r2, #2
     e0c:	189a      	adds	r2, r3, r2
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     e0e:	6996      	ldr	r6, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);
     e10:	4088      	lsls	r0, r1
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     e12:	270f      	movs	r7, #15
     e14:	408f      	lsls	r7, r1
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     e16:	43be      	bics	r6, r7
     e18:	1c31      	adds	r1, r6, #0
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     e1a:	4301      	orrs	r1, r0
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     e1c:	6191      	str	r1, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     e1e:	7a62      	ldrb	r2, [r4, #9]
     e20:	2a00      	cmp	r2, #0
     e22:	d006      	beq.n	e32 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     e24:	695a      	ldr	r2, [r3, #20]
     e26:	2101      	movs	r1, #1
     e28:	40a9      	lsls	r1, r5
     e2a:	1c0d      	adds	r5, r1, #0
     e2c:	4315      	orrs	r5, r2
     e2e:	615d      	str	r5, [r3, #20]
     e30:	e004      	b.n	e3c <extint_chan_set_config+0x6c>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     e32:	695a      	ldr	r2, [r3, #20]
     e34:	2101      	movs	r1, #1
     e36:	40a9      	lsls	r1, r5
     e38:	438a      	bics	r2, r1
     e3a:	615a      	str	r2, [r3, #20]
	}
}
     e3c:	b003      	add	sp, #12
     e3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e40:	000039a5 	.word	0x000039a5
     e44:	40001800 	.word	0x40001800

00000e48 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     e48:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     e4a:	2a00      	cmp	r2, #0
     e4c:	d10f      	bne.n	e6e <extint_register_callback+0x26>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
     e4e:	008b      	lsls	r3, r1, #2
     e50:	4a08      	ldr	r2, [pc, #32]	; (e74 <extint_register_callback+0x2c>)
     e52:	589a      	ldr	r2, [r3, r2]
     e54:	2a00      	cmp	r2, #0
     e56:	d104      	bne.n	e62 <extint_register_callback+0x1a>
		_extint_dev.callbacks[channel] = callback;
     e58:	1c19      	adds	r1, r3, #0
     e5a:	4b06      	ldr	r3, [pc, #24]	; (e74 <extint_register_callback+0x2c>)
     e5c:	50c8      	str	r0, [r1, r3]
		return STATUS_OK;
     e5e:	2300      	movs	r3, #0
     e60:	e005      	b.n	e6e <extint_register_callback+0x26>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
     e62:	231d      	movs	r3, #29

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
     e64:	1a12      	subs	r2, r2, r0
     e66:	1e50      	subs	r0, r2, #1
     e68:	4182      	sbcs	r2, r0
     e6a:	4252      	negs	r2, r2
     e6c:	4013      	ands	r3, r2
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     e6e:	1c18      	adds	r0, r3, #0
     e70:	4770      	bx	lr
     e72:	46c0      	nop			; (mov r8, r8)
     e74:	20002e18 	.word	0x20002e18

00000e78 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     e78:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     e7a:	2900      	cmp	r1, #0
     e7c:	d107      	bne.n	e8e <extint_chan_enable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
     e7e:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     e80:	281f      	cmp	r0, #31
     e82:	d800      	bhi.n	e86 <extint_chan_enable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     e84:	4b03      	ldr	r3, [pc, #12]	; (e94 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
     e86:	2201      	movs	r2, #1
     e88:	4082      	lsls	r2, r0
     e8a:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     e8c:	2300      	movs	r3, #0
}
     e8e:	1c18      	adds	r0, r3, #0
     e90:	4770      	bx	lr
     e92:	46c0      	nop			; (mov r8, r8)
     e94:	40001800 	.word	0x40001800

00000e98 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     e98:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     e9a:	2200      	movs	r2, #0
     e9c:	4b16      	ldr	r3, [pc, #88]	; (ef8 <EIC_Handler+0x60>)
     e9e:	701a      	strb	r2, [r3, #0]
     ea0:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     ea2:	261f      	movs	r6, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     ea4:	4d15      	ldr	r5, [pc, #84]	; (efc <EIC_Handler+0x64>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     ea6:	4c14      	ldr	r4, [pc, #80]	; (ef8 <EIC_Handler+0x60>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     ea8:	2b1f      	cmp	r3, #31
     eaa:	d910      	bls.n	ece <EIC_Handler+0x36>
     eac:	e019      	b.n	ee2 <EIC_Handler+0x4a>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     eae:	4914      	ldr	r1, [pc, #80]	; (f00 <EIC_Handler+0x68>)
     eb0:	e000      	b.n	eb4 <EIC_Handler+0x1c>
	} else {
		Assert(false);
		return NULL;
     eb2:	2100      	movs	r1, #0
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     eb4:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     eb6:	009b      	lsls	r3, r3, #2
     eb8:	595b      	ldr	r3, [r3, r5]
     eba:	2b00      	cmp	r3, #0
     ebc:	d000      	beq.n	ec0 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     ebe:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     ec0:	7823      	ldrb	r3, [r4, #0]
     ec2:	3301      	adds	r3, #1
     ec4:	b2db      	uxtb	r3, r3
     ec6:	7023      	strb	r3, [r4, #0]
     ec8:	2b0f      	cmp	r3, #15
     eca:	d814      	bhi.n	ef6 <EIC_Handler+0x5e>
     ecc:	e7ec      	b.n	ea8 <EIC_Handler+0x10>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     ece:	1c32      	adds	r2, r6, #0
     ed0:	401a      	ands	r2, r3
     ed2:	2101      	movs	r1, #1
     ed4:	4091      	lsls	r1, r2
     ed6:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     ed8:	4909      	ldr	r1, [pc, #36]	; (f00 <EIC_Handler+0x68>)
     eda:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     edc:	4211      	tst	r1, r2
     ede:	d1e6      	bne.n	eae <EIC_Handler+0x16>
     ee0:	e7ee      	b.n	ec0 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     ee2:	1c32      	adds	r2, r6, #0
     ee4:	401a      	ands	r2, r3
     ee6:	2101      	movs	r1, #1
     ee8:	4091      	lsls	r1, r2
     eea:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     eec:	2100      	movs	r1, #0
     eee:	6909      	ldr	r1, [r1, #16]
     ef0:	4211      	tst	r1, r2
     ef2:	d1de      	bne.n	eb2 <EIC_Handler+0x1a>
     ef4:	e7e4      	b.n	ec0 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     ef6:	bd70      	pop	{r4, r5, r6, pc}
     ef8:	20002e58 	.word	0x20002e58
     efc:	20002e18 	.word	0x20002e18
     f00:	40001800 	.word	0x40001800

00000f04 <cadence_sensor_extint_setup>:
	
	delay_ms(500);
	cadence_sensor_update();
}

void cadence_sensor_extint_setup() {
     f04:	b500      	push	{lr}
     f06:	b085      	sub	sp, #20
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
	config->gpio_pin_mux        = 0;
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     f08:	a901      	add	r1, sp, #4
     f0a:	2301      	movs	r3, #1
     f0c:	720b      	strb	r3, [r1, #8]
	config->wake_if_sleeping    = true;
     f0e:	724b      	strb	r3, [r1, #9]
	config->filter_input_signal = false;
     f10:	2300      	movs	r3, #0
     f12:	728b      	strb	r3, [r1, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     f14:	2302      	movs	r3, #2
     f16:	72cb      	strb	r3, [r1, #11]
	struct extint_chan_conf config_extint_chan;	
	extint_chan_get_config_defaults(&config_extint_chan);
	
	config_extint_chan.gpio_pin           = PIN_PA07;
     f18:	2307      	movs	r3, #7
     f1a:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux		  = PINMUX_PA07A_EIC_EXTINT7;
     f1c:	23e0      	movs	r3, #224	; 0xe0
     f1e:	02db      	lsls	r3, r3, #11
     f20:	604b      	str	r3, [r1, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_UP;
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;

	extint_chan_set_config(PA07_EIC_LINE, &config_extint_chan);
     f22:	2007      	movs	r0, #7
     f24:	4b06      	ldr	r3, [pc, #24]	; (f40 <cadence_sensor_extint_setup+0x3c>)
     f26:	4798      	blx	r3
	
	// Configure callback
	extint_register_callback(cadence_interrupt_callback, PA07_EIC_LINE, EXTINT_CALLBACK_TYPE_DETECT);
     f28:	4806      	ldr	r0, [pc, #24]	; (f44 <cadence_sensor_extint_setup+0x40>)
     f2a:	2107      	movs	r1, #7
     f2c:	2200      	movs	r2, #0
     f2e:	4b06      	ldr	r3, [pc, #24]	; (f48 <cadence_sensor_extint_setup+0x44>)
     f30:	4798      	blx	r3
	extint_chan_enable_callback(PA07_EIC_LINE, EXTINT_CALLBACK_TYPE_DETECT);
     f32:	2007      	movs	r0, #7
     f34:	2100      	movs	r1, #0
     f36:	4b05      	ldr	r3, [pc, #20]	; (f4c <cadence_sensor_extint_setup+0x48>)
     f38:	4798      	blx	r3
}
     f3a:	b005      	add	sp, #20
     f3c:	bd00      	pop	{pc}
     f3e:	46c0      	nop			; (mov r8, r8)
     f40:	00000dd1 	.word	0x00000dd1
     f44:	00001061 	.word	0x00001061
     f48:	00000e49 	.word	0x00000e49
     f4c:	00000e79 	.word	0x00000e79

00000f50 <cadence_sensor_calculate_rpm>:
		
		cadence_sensor.lastTime = timerVal;			
	}
}

uint8_t cadence_sensor_calculate_rpm(uint16_t timerVal) {
     f50:	b510      	push	{r4, lr}
	uint16_t dt = timerVal - cadence_sensor.lastTime;	// Millisecs since last interrupt
     f52:	4b0d      	ldr	r3, [pc, #52]	; (f88 <cadence_sensor_calculate_rpm+0x38>)
     f54:	889b      	ldrh	r3, [r3, #4]
     f56:	1ac1      	subs	r1, r0, r3
	uint16_t cadence = ((60000/dt)+0.5);
     f58:	b289      	uxth	r1, r1
     f5a:	480c      	ldr	r0, [pc, #48]	; (f8c <cadence_sensor_calculate_rpm+0x3c>)
     f5c:	4b0c      	ldr	r3, [pc, #48]	; (f90 <cadence_sensor_calculate_rpm+0x40>)
     f5e:	4798      	blx	r3
     f60:	4b0c      	ldr	r3, [pc, #48]	; (f94 <cadence_sensor_calculate_rpm+0x44>)
     f62:	4798      	blx	r3
     f64:	4b07      	ldr	r3, [pc, #28]	; (f84 <cadence_sensor_calculate_rpm+0x34>)
     f66:	4a06      	ldr	r2, [pc, #24]	; (f80 <cadence_sensor_calculate_rpm+0x30>)
     f68:	4c0b      	ldr	r4, [pc, #44]	; (f98 <cadence_sensor_calculate_rpm+0x48>)
     f6a:	47a0      	blx	r4
     f6c:	4b0b      	ldr	r3, [pc, #44]	; (f9c <cadence_sensor_calculate_rpm+0x4c>)
     f6e:	4798      	blx	r3
     f70:	b283      	uxth	r3, r0
     f72:	1c18      	adds	r0, r3, #0
     f74:	2bff      	cmp	r3, #255	; 0xff
     f76:	d900      	bls.n	f7a <cadence_sensor_calculate_rpm+0x2a>
     f78:	20ff      	movs	r0, #255	; 0xff
	if(cadence > 255) {
		cadence = 255;
	}
	return cadence;
     f7a:	b2c0      	uxtb	r0, r0
     f7c:	bd10      	pop	{r4, pc}
     f7e:	46c0      	nop			; (mov r8, r8)
     f80:	00000000 	.word	0x00000000
     f84:	3fe00000 	.word	0x3fe00000
     f88:	20000be0 	.word	0x20000be0
     f8c:	0000ea60 	.word	0x0000ea60
     f90:	00006bd1 	.word	0x00006bd1
     f94:	00008e61 	.word	0x00008e61
     f98:	00007359 	.word	0x00007359
     f9c:	00006db9 	.word	0x00006db9

00000fa0 <cadence_sensor_update>:
void cadence_interrupt_callback(void)
{
	cadence_sensor_update();
}

void cadence_sensor_update() {
     fa0:	b538      	push	{r3, r4, r5, lr}
	uint16_t timerVal = tc_get_count_value(&cadence_timer_instance);
     fa2:	4817      	ldr	r0, [pc, #92]	; (1000 <cadence_sensor_update+0x60>)
     fa4:	4b17      	ldr	r3, [pc, #92]	; (1004 <cadence_sensor_update+0x64>)
     fa6:	4798      	blx	r3
     fa8:	b284      	uxth	r4, r0
	uint16_t dt = timerVal - cadence_sensor.lastTime;
     faa:	4b17      	ldr	r3, [pc, #92]	; (1008 <cadence_sensor_update+0x68>)
     fac:	8899      	ldrh	r1, [r3, #4]
     fae:	1a61      	subs	r1, r4, r1
	if(dt > cadence_sensor.debounce) {
     fb0:	885a      	ldrh	r2, [r3, #2]
     fb2:	b28b      	uxth	r3, r1
     fb4:	429a      	cmp	r2, r3
     fb6:	d21c      	bcs.n	ff2 <cadence_sensor_update+0x52>
		if(cadence_sensor.cadence == 0) {
     fb8:	4b13      	ldr	r3, [pc, #76]	; (1008 <cadence_sensor_update+0x68>)
     fba:	781d      	ldrb	r5, [r3, #0]
     fbc:	2d00      	cmp	r5, #0
     fbe:	d105      	bne.n	fcc <cadence_sensor_update+0x2c>
			cadence_sensor.cadence = cadence_sensor_calculate_rpm(timerVal);
     fc0:	1c20      	adds	r0, r4, #0
     fc2:	4b12      	ldr	r3, [pc, #72]	; (100c <cadence_sensor_update+0x6c>)
     fc4:	4798      	blx	r3
     fc6:	4b10      	ldr	r3, [pc, #64]	; (1008 <cadence_sensor_update+0x68>)
     fc8:	7018      	strb	r0, [r3, #0]
     fca:	e010      	b.n	fee <cadence_sensor_update+0x4e>
		}
		else {
			cadence_sensor.cadence = ((cadence_sensor.cadence + cadence_sensor_calculate_rpm(timerVal))/2)+0.5;
     fcc:	1c20      	adds	r0, r4, #0
     fce:	4b0f      	ldr	r3, [pc, #60]	; (100c <cadence_sensor_update+0x6c>)
     fd0:	4798      	blx	r3
     fd2:	182d      	adds	r5, r5, r0
     fd4:	0fe8      	lsrs	r0, r5, #31
     fd6:	1945      	adds	r5, r0, r5
     fd8:	1068      	asrs	r0, r5, #1
     fda:	4b0d      	ldr	r3, [pc, #52]	; (1010 <cadence_sensor_update+0x70>)
     fdc:	4798      	blx	r3
     fde:	4b07      	ldr	r3, [pc, #28]	; (ffc <cadence_sensor_update+0x5c>)
     fe0:	4a05      	ldr	r2, [pc, #20]	; (ff8 <cadence_sensor_update+0x58>)
     fe2:	4d0c      	ldr	r5, [pc, #48]	; (1014 <cadence_sensor_update+0x74>)
     fe4:	47a8      	blx	r5
     fe6:	4b0c      	ldr	r3, [pc, #48]	; (1018 <cadence_sensor_update+0x78>)
     fe8:	4798      	blx	r3
     fea:	4b07      	ldr	r3, [pc, #28]	; (1008 <cadence_sensor_update+0x68>)
     fec:	7018      	strb	r0, [r3, #0]
		}
		
		cadence_sensor.lastTime = timerVal;			
     fee:	4b06      	ldr	r3, [pc, #24]	; (1008 <cadence_sensor_update+0x68>)
     ff0:	809c      	strh	r4, [r3, #4]
	}
}
     ff2:	bd38      	pop	{r3, r4, r5, pc}
     ff4:	46c0      	nop			; (mov r8, r8)
     ff6:	46c0      	nop			; (mov r8, r8)
     ff8:	00000000 	.word	0x00000000
     ffc:	3fe00000 	.word	0x3fe00000
    1000:	20002db8 	.word	0x20002db8
    1004:	00003cad 	.word	0x00003cad
    1008:	20000be0 	.word	0x20000be0
    100c:	00000f51 	.word	0x00000f51
    1010:	00008e61 	.word	0x00008e61
    1014:	00007359 	.word	0x00007359
    1018:	00006db9 	.word	0x00006db9
    101c:	46c0      	nop			; (mov r8, r8)
    101e:	46c0      	nop			; (mov r8, r8)

00001020 <cadence_sensor_init>:
 *  Author: jiut0001
 */ 

#include "cadence_sensor.h"

void cadence_sensor_init() {
    1020:	b510      	push	{r4, lr}
	cadence_sensor.cadence = 0;
    1022:	4c09      	ldr	r4, [pc, #36]	; (1048 <cadence_sensor_init+0x28>)
    1024:	2300      	movs	r3, #0
    1026:	7023      	strb	r3, [r4, #0]
	cadence_sensor.lastTime = tc_get_count_value(&cadence_timer_instance);
    1028:	4808      	ldr	r0, [pc, #32]	; (104c <cadence_sensor_init+0x2c>)
    102a:	4b09      	ldr	r3, [pc, #36]	; (1050 <cadence_sensor_init+0x30>)
    102c:	4798      	blx	r3
    102e:	80a0      	strh	r0, [r4, #4]
	cadence_sensor.debounce = 300;
    1030:	2396      	movs	r3, #150	; 0x96
    1032:	005b      	lsls	r3, r3, #1
    1034:	8063      	strh	r3, [r4, #2]
	
	//TODO: initiate external interrupt on cadence pin
	cadence_sensor_extint_setup();
    1036:	4b07      	ldr	r3, [pc, #28]	; (1054 <cadence_sensor_init+0x34>)
    1038:	4798      	blx	r3
	
	delay_ms(500);
    103a:	20fa      	movs	r0, #250	; 0xfa
    103c:	0040      	lsls	r0, r0, #1
    103e:	4b06      	ldr	r3, [pc, #24]	; (1058 <cadence_sensor_init+0x38>)
    1040:	4798      	blx	r3
	cadence_sensor_update();
    1042:	4b06      	ldr	r3, [pc, #24]	; (105c <cadence_sensor_init+0x3c>)
    1044:	4798      	blx	r3
}
    1046:	bd10      	pop	{r4, pc}
    1048:	20000be0 	.word	0x20000be0
    104c:	20002db8 	.word	0x20002db8
    1050:	00003cad 	.word	0x00003cad
    1054:	00000f05 	.word	0x00000f05
    1058:	000022d5 	.word	0x000022d5
    105c:	00000fa1 	.word	0x00000fa1

00001060 <cadence_interrupt_callback>:
	extint_register_callback(cadence_interrupt_callback, PA07_EIC_LINE, EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(PA07_EIC_LINE, EXTINT_CALLBACK_TYPE_DETECT);
}

void cadence_interrupt_callback(void)
{
    1060:	b508      	push	{r3, lr}
	cadence_sensor_update();
    1062:	4b01      	ldr	r3, [pc, #4]	; (1068 <cadence_interrupt_callback+0x8>)
    1064:	4798      	blx	r3
}
    1066:	bd08      	pop	{r3, pc}
    1068:	00000fa1 	.word	0x00000fa1
    106c:	00000000 	.word	0x00000000

00001070 <draw_speed_view>:
	gfx_mono_draw_string("Waiting for",10, 18, &sysfont);
	gfx_mono_draw_string("GPS fix",30, 32, &sysfont);
	ssd1306_write_display();
}

void draw_speed_view(uint8_t refresh) {
    1070:	b510      	push	{r4, lr}
	//if(gps_data.status != 'A') {
	//display_view(NO_GPS_VIEW);
	//}
	
	// On first draw.
	if(!refresh) {
    1072:	2800      	cmp	r0, #0
    1074:	d114      	bne.n	10a0 <draw_speed_view+0x30>
		device.speed = gps_data.ground_speed;
    1076:	4b1c      	ldr	r3, [pc, #112]	; (10e8 <draw_speed_view+0x78>)
    1078:	69d8      	ldr	r0, [r3, #28]
    107a:	4b1c      	ldr	r3, [pc, #112]	; (10ec <draw_speed_view+0x7c>)
    107c:	4798      	blx	r3
    107e:	b2c0      	uxtb	r0, r0
    1080:	4b1b      	ldr	r3, [pc, #108]	; (10f0 <draw_speed_view+0x80>)
    1082:	7018      	strb	r0, [r3, #0]
		ssd1306_draw_huge_number(15,1,(uint8_t)(device.speed +0.5));	
    1084:	4b1b      	ldr	r3, [pc, #108]	; (10f4 <draw_speed_view+0x84>)
    1086:	4798      	blx	r3
    1088:	4b16      	ldr	r3, [pc, #88]	; (10e4 <draw_speed_view+0x74>)
    108a:	4a15      	ldr	r2, [pc, #84]	; (10e0 <draw_speed_view+0x70>)
    108c:	4c1a      	ldr	r4, [pc, #104]	; (10f8 <draw_speed_view+0x88>)
    108e:	47a0      	blx	r4
    1090:	4b1a      	ldr	r3, [pc, #104]	; (10fc <draw_speed_view+0x8c>)
    1092:	4798      	blx	r3
    1094:	b2c2      	uxtb	r2, r0
    1096:	200f      	movs	r0, #15
    1098:	2101      	movs	r1, #1
    109a:	4b19      	ldr	r3, [pc, #100]	; (1100 <draw_speed_view+0x90>)
    109c:	4798      	blx	r3
    109e:	e01e      	b.n	10de <draw_speed_view+0x6e>
	}
	else {
		if(gps_data.ground_speed != device.speed) {
    10a0:	4b11      	ldr	r3, [pc, #68]	; (10e8 <draw_speed_view+0x78>)
    10a2:	69dc      	ldr	r4, [r3, #28]
    10a4:	4b12      	ldr	r3, [pc, #72]	; (10f0 <draw_speed_view+0x80>)
    10a6:	7818      	ldrb	r0, [r3, #0]
    10a8:	4b16      	ldr	r3, [pc, #88]	; (1104 <draw_speed_view+0x94>)
    10aa:	4798      	blx	r3
    10ac:	1c01      	adds	r1, r0, #0
    10ae:	1c20      	adds	r0, r4, #0
    10b0:	4b15      	ldr	r3, [pc, #84]	; (1108 <draw_speed_view+0x98>)
    10b2:	4798      	blx	r3
    10b4:	2800      	cmp	r0, #0
    10b6:	d112      	bne.n	10de <draw_speed_view+0x6e>
			device.speed = gps_data.ground_speed;
    10b8:	1c20      	adds	r0, r4, #0
    10ba:	4b0c      	ldr	r3, [pc, #48]	; (10ec <draw_speed_view+0x7c>)
    10bc:	4798      	blx	r3
    10be:	b2c0      	uxtb	r0, r0
    10c0:	4b0b      	ldr	r3, [pc, #44]	; (10f0 <draw_speed_view+0x80>)
    10c2:	7018      	strb	r0, [r3, #0]
			ssd1306_draw_huge_number(15,1,(uint8_t)(device.speed + 0.5));
    10c4:	4b0b      	ldr	r3, [pc, #44]	; (10f4 <draw_speed_view+0x84>)
    10c6:	4798      	blx	r3
    10c8:	4b06      	ldr	r3, [pc, #24]	; (10e4 <draw_speed_view+0x74>)
    10ca:	4a05      	ldr	r2, [pc, #20]	; (10e0 <draw_speed_view+0x70>)
    10cc:	4c0a      	ldr	r4, [pc, #40]	; (10f8 <draw_speed_view+0x88>)
    10ce:	47a0      	blx	r4
    10d0:	4b0a      	ldr	r3, [pc, #40]	; (10fc <draw_speed_view+0x8c>)
    10d2:	4798      	blx	r3
    10d4:	b2c2      	uxtb	r2, r0
    10d6:	200f      	movs	r0, #15
    10d8:	2101      	movs	r1, #1
    10da:	4b09      	ldr	r3, [pc, #36]	; (1100 <draw_speed_view+0x90>)
    10dc:	4798      	blx	r3
		}	
	}

}
    10de:	bd10      	pop	{r4, pc}
    10e0:	00000000 	.word	0x00000000
    10e4:	3fe00000 	.word	0x3fe00000
    10e8:	20000b20 	.word	0x20000b20
    10ec:	00006d85 	.word	0x00006d85
    10f0:	20002d5c 	.word	0x20002d5c
    10f4:	00008e61 	.word	0x00008e61
    10f8:	00007359 	.word	0x00007359
    10fc:	00006db9 	.word	0x00006db9
    1100:	000005d9 	.word	0x000005d9
    1104:	000072a1 	.word	0x000072a1
    1108:	00006d29 	.word	0x00006d29
    110c:	46c0      	nop			; (mov r8, r8)
    110e:	46c0      	nop			; (mov r8, r8)

00001110 <draw_cadence_view>:

void draw_cadence_view(uint8_t refresh) {
    1110:	b530      	push	{r4, r5, lr}
    1112:	b083      	sub	sp, #12
	
	// On first draw.
	if(!refresh) {
    1114:	2800      	cmp	r0, #0
    1116:	d123      	bne.n	1160 <draw_cadence_view+0x50>
				
		ssd1306_clear_buffer();
    1118:	4b1f      	ldr	r3, [pc, #124]	; (1198 <draw_cadence_view+0x88>)
    111a:	4798      	blx	r3
		gfx_mono_draw_rect(0,0, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_SET);
    111c:	2501      	movs	r5, #1
    111e:	9500      	str	r5, [sp, #0]
    1120:	2000      	movs	r0, #0
    1122:	2100      	movs	r1, #0
    1124:	2280      	movs	r2, #128	; 0x80
    1126:	2340      	movs	r3, #64	; 0x40
    1128:	4c1c      	ldr	r4, [pc, #112]	; (119c <draw_cadence_view+0x8c>)
    112a:	47a0      	blx	r4
		gfx_mono_draw_rect(1,1, GFX_MONO_LCD_WIDTH-2, GFX_MONO_LCD_HEIGHT-2, GFX_PIXEL_SET);
    112c:	9500      	str	r5, [sp, #0]
    112e:	2001      	movs	r0, #1
    1130:	2101      	movs	r1, #1
    1132:	227e      	movs	r2, #126	; 0x7e
    1134:	233e      	movs	r3, #62	; 0x3e
    1136:	47a0      	blx	r4
		ssd1306_write_display();
    1138:	4b19      	ldr	r3, [pc, #100]	; (11a0 <draw_cadence_view+0x90>)
    113a:	4798      	blx	r3
		device.cadence = cadence_sensor.cadence;
    113c:	4b19      	ldr	r3, [pc, #100]	; (11a4 <draw_cadence_view+0x94>)
    113e:	7818      	ldrb	r0, [r3, #0]
    1140:	4b19      	ldr	r3, [pc, #100]	; (11a8 <draw_cadence_view+0x98>)
    1142:	7058      	strb	r0, [r3, #1]
		ssd1306_draw_huge_number(15,1,device.cadence + 0.5);
    1144:	4b19      	ldr	r3, [pc, #100]	; (11ac <draw_cadence_view+0x9c>)
    1146:	4798      	blx	r3
    1148:	4b12      	ldr	r3, [pc, #72]	; (1194 <draw_cadence_view+0x84>)
    114a:	4a11      	ldr	r2, [pc, #68]	; (1190 <draw_cadence_view+0x80>)
    114c:	4c18      	ldr	r4, [pc, #96]	; (11b0 <draw_cadence_view+0xa0>)
    114e:	47a0      	blx	r4
    1150:	4b18      	ldr	r3, [pc, #96]	; (11b4 <draw_cadence_view+0xa4>)
    1152:	4798      	blx	r3
    1154:	b2c2      	uxtb	r2, r0
    1156:	200f      	movs	r0, #15
    1158:	2101      	movs	r1, #1
    115a:	4b17      	ldr	r3, [pc, #92]	; (11b8 <draw_cadence_view+0xa8>)
    115c:	4798      	blx	r3
    115e:	e014      	b.n	118a <draw_cadence_view+0x7a>

	}
	else {
		if(device.cadence != cadence_sensor.cadence) {
    1160:	4b10      	ldr	r3, [pc, #64]	; (11a4 <draw_cadence_view+0x94>)
    1162:	7818      	ldrb	r0, [r3, #0]
    1164:	4b10      	ldr	r3, [pc, #64]	; (11a8 <draw_cadence_view+0x98>)
    1166:	785b      	ldrb	r3, [r3, #1]
    1168:	4283      	cmp	r3, r0
    116a:	d00e      	beq.n	118a <draw_cadence_view+0x7a>
			device.cadence = cadence_sensor.cadence;
    116c:	4b0e      	ldr	r3, [pc, #56]	; (11a8 <draw_cadence_view+0x98>)
    116e:	7058      	strb	r0, [r3, #1]
			ssd1306_draw_huge_number(15,1,device.cadence + 0.5);
    1170:	4b0e      	ldr	r3, [pc, #56]	; (11ac <draw_cadence_view+0x9c>)
    1172:	4798      	blx	r3
    1174:	4b07      	ldr	r3, [pc, #28]	; (1194 <draw_cadence_view+0x84>)
    1176:	4a06      	ldr	r2, [pc, #24]	; (1190 <draw_cadence_view+0x80>)
    1178:	4c0d      	ldr	r4, [pc, #52]	; (11b0 <draw_cadence_view+0xa0>)
    117a:	47a0      	blx	r4
    117c:	4b0d      	ldr	r3, [pc, #52]	; (11b4 <draw_cadence_view+0xa4>)
    117e:	4798      	blx	r3
    1180:	b2c2      	uxtb	r2, r0
    1182:	200f      	movs	r0, #15
    1184:	2101      	movs	r1, #1
    1186:	4b0c      	ldr	r3, [pc, #48]	; (11b8 <draw_cadence_view+0xa8>)
    1188:	4798      	blx	r3
		}
	}
    118a:	b003      	add	sp, #12
    118c:	bd30      	pop	{r4, r5, pc}
    118e:	46c0      	nop			; (mov r8, r8)
    1190:	00000000 	.word	0x00000000
    1194:	3fe00000 	.word	0x3fe00000
    1198:	00002151 	.word	0x00002151
    119c:	0000091d 	.word	0x0000091d
    11a0:	0000050d 	.word	0x0000050d
    11a4:	20000be0 	.word	0x20000be0
    11a8:	20002d5c 	.word	0x20002d5c
    11ac:	00008e61 	.word	0x00008e61
    11b0:	00007359 	.word	0x00007359
    11b4:	00006db9 	.word	0x00006db9
    11b8:	000005d9 	.word	0x000005d9
    11bc:	46c0      	nop			; (mov r8, r8)
    11be:	46c0      	nop			; (mov r8, r8)

000011c0 <draw_view>:
// Called when current view should be updated/redrawn.
void refresh_view() {
	draw_view(gfx_mono_active_menu, 1);
}

void draw_view(menu_link view, uint8_t refresh) {
    11c0:	b508      	push	{r3, lr}
	switch(view) {
    11c2:	2801      	cmp	r0, #1
    11c4:	d00c      	beq.n	11e0 <draw_view+0x20>
    11c6:	2800      	cmp	r0, #0
    11c8:	d002      	beq.n	11d0 <draw_view+0x10>
    11ca:	2804      	cmp	r0, #4
    11cc:	d004      	beq.n	11d8 <draw_view+0x18>
    11ce:	e00a      	b.n	11e6 <draw_view+0x26>
		case SPEED_VIEW:
			draw_speed_view(refresh);
    11d0:	1c08      	adds	r0, r1, #0
    11d2:	4b05      	ldr	r3, [pc, #20]	; (11e8 <draw_view+0x28>)
    11d4:	4798      	blx	r3
			break;
    11d6:	e006      	b.n	11e6 <draw_view+0x26>
		
		case NO_GPS_VIEW:
			draw_no_gps_view(refresh);
    11d8:	1c08      	adds	r0, r1, #0
    11da:	4b04      	ldr	r3, [pc, #16]	; (11ec <draw_view+0x2c>)
    11dc:	4798      	blx	r3
			break;
    11de:	e002      	b.n	11e6 <draw_view+0x26>
		
		case CADENCE_VIEW:
			draw_cadence_view(refresh);
    11e0:	1c08      	adds	r0, r1, #0
    11e2:	4b03      	ldr	r3, [pc, #12]	; (11f0 <draw_view+0x30>)
    11e4:	4798      	blx	r3
			break;
	}
}
    11e6:	bd08      	pop	{r3, pc}
    11e8:	00001071 	.word	0x00001071
    11ec:	00001251 	.word	0x00001251
    11f0:	00001111 	.word	0x00001111

000011f4 <display_view>:
#include "menus.h"
#include "views.h"
#include "cadence_sensor.h"

// Called when changing from one menu/view to display a new one.
void display_view(menu_link view) {
    11f4:	b510      	push	{r4, lr}
    11f6:	1c04      	adds	r4, r0, #0
	gfx_mono_prev_menu = gfx_mono_active_menu;
    11f8:	4b05      	ldr	r3, [pc, #20]	; (1210 <display_view+0x1c>)
    11fa:	7819      	ldrb	r1, [r3, #0]
    11fc:	4a05      	ldr	r2, [pc, #20]	; (1214 <display_view+0x20>)
    11fe:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = view;
    1200:	7018      	strb	r0, [r3, #0]
	
	ssd1306_clear_display();
    1202:	4b05      	ldr	r3, [pc, #20]	; (1218 <display_view+0x24>)
    1204:	4798      	blx	r3
	draw_view(view, 0);
    1206:	1c20      	adds	r0, r4, #0
    1208:	2100      	movs	r1, #0
    120a:	4b04      	ldr	r3, [pc, #16]	; (121c <display_view+0x28>)
    120c:	4798      	blx	r3
}
    120e:	bd10      	pop	{r4, pc}
    1210:	20000265 	.word	0x20000265
    1214:	20000ae0 	.word	0x20000ae0
    1218:	00000561 	.word	0x00000561
    121c:	000011c1 	.word	0x000011c1

00001220 <display_next_view>:
			draw_cadence_view(refresh);
			break;
	}
}

void display_next_view() {
    1220:	b510      	push	{r4, lr}
	menu_link next_view;
	if(is_view(gfx_mono_active_menu) && gfx_mono_active_menu != NO_GPS_VIEW) {
    1222:	4b08      	ldr	r3, [pc, #32]	; (1244 <display_next_view+0x24>)
    1224:	7818      	ldrb	r0, [r3, #0]
    1226:	4b08      	ldr	r3, [pc, #32]	; (1248 <display_next_view+0x28>)
    1228:	4798      	blx	r3
    122a:	2800      	cmp	r0, #0
    122c:	d005      	beq.n	123a <display_next_view+0x1a>
    122e:	4b05      	ldr	r3, [pc, #20]	; (1244 <display_next_view+0x24>)
    1230:	781b      	ldrb	r3, [r3, #0]
    1232:	2b04      	cmp	r3, #4
    1234:	d001      	beq.n	123a <display_next_view+0x1a>
		if(gfx_mono_active_menu == VIEW_MAX_INDEX) {
			next_view = 0;
		}
		else {
			next_view = gfx_mono_active_menu + 1;
    1236:	3301      	adds	r3, #1
    1238:	b2dc      	uxtb	r4, r3
		}
	}
	
	display_view(next_view);
    123a:	1c20      	adds	r0, r4, #0
    123c:	4b03      	ldr	r3, [pc, #12]	; (124c <display_next_view+0x2c>)
    123e:	4798      	blx	r3
}
    1240:	bd10      	pop	{r4, pc}
    1242:	46c0      	nop			; (mov r8, r8)
    1244:	20000265 	.word	0x20000265
    1248:	00001bad 	.word	0x00001bad
    124c:	000011f5 	.word	0x000011f5

00001250 <draw_no_gps_view>:



void draw_no_gps_view(uint8_t refresh) {
    1250:	b538      	push	{r3, r4, r5, lr}
	if(gps_data.status == 'A') {
    1252:	4b0c      	ldr	r3, [pc, #48]	; (1284 <draw_no_gps_view+0x34>)
    1254:	7b1b      	ldrb	r3, [r3, #12]
    1256:	2b41      	cmp	r3, #65	; 0x41
    1258:	d102      	bne.n	1260 <draw_no_gps_view+0x10>
		display_view(SPEED_VIEW);
    125a:	2000      	movs	r0, #0
    125c:	4b0a      	ldr	r3, [pc, #40]	; (1288 <draw_no_gps_view+0x38>)
    125e:	4798      	blx	r3
	}
	
	ssd1306_clear_buffer();
    1260:	4b0a      	ldr	r3, [pc, #40]	; (128c <draw_no_gps_view+0x3c>)
    1262:	4798      	blx	r3
	gfx_mono_draw_string("Waiting for",10, 18, &sysfont);
    1264:	4d0a      	ldr	r5, [pc, #40]	; (1290 <draw_no_gps_view+0x40>)
    1266:	480b      	ldr	r0, [pc, #44]	; (1294 <draw_no_gps_view+0x44>)
    1268:	210a      	movs	r1, #10
    126a:	2212      	movs	r2, #18
    126c:	1c2b      	adds	r3, r5, #0
    126e:	4c0a      	ldr	r4, [pc, #40]	; (1298 <draw_no_gps_view+0x48>)
    1270:	47a0      	blx	r4
	gfx_mono_draw_string("GPS fix",30, 32, &sysfont);
    1272:	480a      	ldr	r0, [pc, #40]	; (129c <draw_no_gps_view+0x4c>)
    1274:	211e      	movs	r1, #30
    1276:	2220      	movs	r2, #32
    1278:	1c2b      	adds	r3, r5, #0
    127a:	47a0      	blx	r4
	ssd1306_write_display();
    127c:	4b08      	ldr	r3, [pc, #32]	; (12a0 <draw_no_gps_view+0x50>)
    127e:	4798      	blx	r3
}
    1280:	bd38      	pop	{r3, r4, r5, pc}
    1282:	46c0      	nop			; (mov r8, r8)
    1284:	20000b20 	.word	0x20000b20
    1288:	000011f5 	.word	0x000011f5
    128c:	00002151 	.word	0x00002151
    1290:	2000000c 	.word	0x2000000c
    1294:	0000a7b0 	.word	0x0000a7b0
    1298:	00000ca5 	.word	0x00000ca5
    129c:	0000a7bc 	.word	0x0000a7bc
    12a0:	0000050d 	.word	0x0000050d

000012a4 <refresh_view>:
	ssd1306_clear_display();
	draw_view(view, 0);
}

// Called when current view should be updated/redrawn.
void refresh_view() {
    12a4:	b508      	push	{r3, lr}
	draw_view(gfx_mono_active_menu, 1);
    12a6:	4b03      	ldr	r3, [pc, #12]	; (12b4 <refresh_view+0x10>)
    12a8:	7818      	ldrb	r0, [r3, #0]
    12aa:	2101      	movs	r1, #1
    12ac:	4b02      	ldr	r3, [pc, #8]	; (12b8 <refresh_view+0x14>)
    12ae:	4798      	blx	r3
}
    12b0:	bd08      	pop	{r3, pc}
    12b2:	46c0      	nop			; (mov r8, r8)
    12b4:	20000265 	.word	0x20000265
    12b8:	000011c1 	.word	0x000011c1

000012bc <_rtc_calendar_time_to_register_value>:
 * \internal Convert time structure to register_value.
 */
static uint32_t _rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
    12bc:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
    12be:	88ca      	ldrh	r2, [r1, #6]
    12c0:	88c3      	ldrh	r3, [r0, #6]
    12c2:	1ad2      	subs	r2, r2, r3
    12c4:	0692      	lsls	r2, r2, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
    12c6:	790c      	ldrb	r4, [r1, #4]
    12c8:	0464      	lsls	r4, r4, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
    12ca:	794b      	ldrb	r3, [r1, #5]
    12cc:	059b      	lsls	r3, r3, #22
    12ce:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
    12d0:	788c      	ldrb	r4, [r1, #2]
    12d2:	0324      	lsls	r4, r4, #12

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
    12d4:	4323      	orrs	r3, r4

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
    12d6:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
    12d8:	7902      	ldrb	r2, [r0, #4]
    12da:	2a00      	cmp	r2, #0
    12dc:	d105      	bne.n	12ea <_rtc_calendar_time_to_register_value+0x2e>
    12de:	78ca      	ldrb	r2, [r1, #3]
    12e0:	2a00      	cmp	r2, #0
    12e2:	d002      	beq.n	12ea <_rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
    12e4:	2280      	movs	r2, #128	; 0x80
    12e6:	0252      	lsls	r2, r2, #9
    12e8:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
    12ea:	7848      	ldrb	r0, [r1, #1]
    12ec:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
    12ee:	780a      	ldrb	r2, [r1, #0]
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
    12f0:	4310      	orrs	r0, r2

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
    12f2:	4318      	orrs	r0, r3

	return register_value;
}
    12f4:	bd10      	pop	{r4, pc}
    12f6:	46c0      	nop			; (mov r8, r8)

000012f8 <_rtc_calendar_register_value_to_time>:
 */
static void _rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
    12f8:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
    12fa:	0e8c      	lsrs	r4, r1, #26
    12fc:	88c3      	ldrh	r3, [r0, #6]
    12fe:	18e3      	adds	r3, r4, r3
    1300:	80d3      	strh	r3, [r2, #6]
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
    1302:	018b      	lsls	r3, r1, #6
    1304:	0f1b      	lsrs	r3, r3, #28
    1306:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
    1308:	028b      	lsls	r3, r1, #10
    130a:	0edb      	lsrs	r3, r3, #27
    130c:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
    130e:	7903      	ldrb	r3, [r0, #4]
    1310:	2b00      	cmp	r3, #0
    1312:	d003      	beq.n	131c <_rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
    1314:	03cb      	lsls	r3, r1, #15
    1316:	0edb      	lsrs	r3, r3, #27
    1318:	7093      	strb	r3, [r2, #2]
    131a:	e005      	b.n	1328 <_rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
    131c:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
    131e:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
    1320:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
    1322:	03cb      	lsls	r3, r1, #15
    1324:	0fdb      	lsrs	r3, r3, #31
    1326:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
    1328:	050b      	lsls	r3, r1, #20
    132a:	0e9b      	lsrs	r3, r3, #26
    132c:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
    132e:	233f      	movs	r3, #63	; 0x3f
    1330:	4019      	ands	r1, r3
    1332:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
    1334:	bd10      	pop	{r4, pc}
    1336:	46c0      	nop			; (mov r8, r8)

00001338 <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
    1338:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    133a:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    133c:	2408      	movs	r4, #8
    133e:	2380      	movs	r3, #128	; 0x80
    1340:	490b      	ldr	r1, [pc, #44]	; (1370 <rtc_calendar_reset+0x38>)
    1342:	50cc      	str	r4, [r1, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1344:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    1346:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    1348:	b25b      	sxtb	r3, r3
    134a:	2b00      	cmp	r3, #0
    134c:	dbfb      	blt.n	1346 <rtc_calendar_reset+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
    134e:	8813      	ldrh	r3, [r2, #0]
    1350:	2102      	movs	r1, #2
    1352:	438b      	bics	r3, r1
    1354:	8013      	strh	r3, [r2, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
    1356:	2300      	movs	r3, #0
    1358:	7403      	strb	r3, [r0, #16]
	module->enabled_callback    = 0;
    135a:	7443      	strb	r3, [r0, #17]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    135c:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    135e:	7a8b      	ldrb	r3, [r1, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
    1360:	b25b      	sxtb	r3, r3
    1362:	2b00      	cmp	r3, #0
    1364:	dbfb      	blt.n	135e <rtc_calendar_reset+0x26>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
    1366:	8811      	ldrh	r1, [r2, #0]
    1368:	2301      	movs	r3, #1
    136a:	430b      	orrs	r3, r1
    136c:	8013      	strh	r3, [r2, #0]
}
    136e:	bd10      	pop	{r4, pc}
    1370:	e000e100 	.word	0xe000e100

00001374 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar.
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
    1374:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1376:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);
    1378:	4b03      	ldr	r3, [pc, #12]	; (1388 <rtc_calendar_set_time+0x14>)
    137a:	4798      	blx	r3
    137c:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
    137e:	b25b      	sxtb	r3, r3
    1380:	2b00      	cmp	r3, #0
    1382:	dbfb      	blt.n	137c <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
    1384:	6120      	str	r0, [r4, #16]
}
    1386:	bd10      	pop	{r4, pc}
    1388:	000012bd 	.word	0x000012bd

0000138c <rtc_calendar_get_time>:
 * \param[out] time  Pointer to value that will be filled with current time.
 */
void rtc_calendar_get_time(
		struct rtc_module *const module,
		struct rtc_calendar_time *const time)
{
    138c:	b510      	push	{r4, lr}
    138e:	1c0a      	adds	r2, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1390:	6803      	ldr	r3, [r0, #0]

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if (!(module->continuously_update)) {
    1392:	7941      	ldrb	r1, [r0, #5]
    1394:	2900      	cmp	r1, #0
    1396:	d106      	bne.n	13a6 <rtc_calendar_get_time+0x1a>
		/* Request read on CLOCK register. */
		rtc_module->MODE2.READREQ.reg = RTC_READREQ_RREQ;
    1398:	4905      	ldr	r1, [pc, #20]	; (13b0 <rtc_calendar_get_time+0x24>)
    139a:	8059      	strh	r1, [r3, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    139c:	6804      	ldr	r4, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    139e:	7aa1      	ldrb	r1, [r4, #10]

		while (rtc_calendar_is_syncing(module)) {
    13a0:	b249      	sxtb	r1, r1
    13a2:	2900      	cmp	r1, #0
    13a4:	dbfb      	blt.n	139e <rtc_calendar_get_time+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value. */
	uint32_t register_value = rtc_module->MODE2.CLOCK.reg;
    13a6:	6919      	ldr	r1, [r3, #16]

	/* Convert value to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, time);
    13a8:	4b02      	ldr	r3, [pc, #8]	; (13b4 <rtc_calendar_get_time+0x28>)
    13aa:	4798      	blx	r3
}
    13ac:	bd10      	pop	{r4, pc}
    13ae:	46c0      	nop			; (mov r8, r8)
    13b0:	ffff8000 	.word	0xffff8000
    13b4:	000012f9 	.word	0x000012f9

000013b8 <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
    13b8:	b570      	push	{r4, r5, r6, lr}
    13ba:	1c0e      	adds	r6, r1, #0
    13bc:	1c14      	adds	r4, r2, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    13be:	6805      	ldr	r5, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
    13c0:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
    13c2:	2a01      	cmp	r2, #1
    13c4:	d80d      	bhi.n	13e2 <rtc_calendar_set_alarm+0x2a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));
    13c6:	4b08      	ldr	r3, [pc, #32]	; (13e8 <rtc_calendar_set_alarm+0x30>)
    13c8:	4798      	blx	r3
    13ca:	7aab      	ldrb	r3, [r5, #10]

	while (rtc_calendar_is_syncing(module)) {
    13cc:	b25b      	sxtb	r3, r3
    13ce:	2b00      	cmp	r3, #0
    13d0:	dbfb      	blt.n	13ca <rtc_calendar_set_alarm+0x12>
    13d2:	00e4      	lsls	r4, r4, #3
    13d4:	192d      	adds	r5, r5, r4
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
    13d6:	61a8      	str	r0, [r5, #24]

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
    13d8:	7a32      	ldrb	r2, [r6, #8]
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
	}
	

	return STATUS_OK;
    13da:	2300      	movs	r3, #0
	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
    13dc:	2a06      	cmp	r2, #6
    13de:	d800      	bhi.n	13e2 <rtc_calendar_set_alarm+0x2a>
	{
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
    13e0:	772a      	strb	r2, [r5, #28]
	}
	

	return STATUS_OK;
}
    13e2:	1c18      	adds	r0, r3, #0
    13e4:	bd70      	pop	{r4, r5, r6, pc}
    13e6:	46c0      	nop			; (mov r8, r8)
    13e8:	000012bd 	.word	0x000012bd

000013ec <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
    13ec:	b530      	push	{r4, r5, lr}
    13ee:	b083      	sub	sp, #12
    13f0:	1c04      	adds	r4, r0, #0
    13f2:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    13f4:	6001      	str	r1, [r0, #0]
    13f6:	4b1c      	ldr	r3, [pc, #112]	; (1468 <rtc_calendar_init+0x7c>)
    13f8:	6999      	ldr	r1, [r3, #24]
    13fa:	2220      	movs	r2, #32
    13fc:	430a      	orrs	r2, r1
    13fe:	619a      	str	r2, [r3, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
    1400:	a901      	add	r1, sp, #4
    1402:	2302      	movs	r3, #2
    1404:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
    1406:	2004      	movs	r0, #4
    1408:	4b18      	ldr	r3, [pc, #96]	; (146c <rtc_calendar_init+0x80>)
    140a:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
    140c:	2004      	movs	r0, #4
    140e:	4b18      	ldr	r3, [pc, #96]	; (1470 <rtc_calendar_init+0x84>)
    1410:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
    1412:	1c20      	adds	r0, r4, #0
    1414:	4b17      	ldr	r3, [pc, #92]	; (1474 <rtc_calendar_init+0x88>)
    1416:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
    1418:	792b      	ldrb	r3, [r5, #4]
    141a:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
    141c:	78eb      	ldrb	r3, [r5, #3]
    141e:	7163      	strb	r3, [r4, #5]
	module->year_init_value     = config->year_init_value;
    1420:	88eb      	ldrh	r3, [r5, #6]
    1422:	80e3      	strh	r3, [r4, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
    1424:	4b14      	ldr	r3, [pc, #80]	; (1478 <rtc_calendar_init+0x8c>)
    1426:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1428:	6823      	ldr	r3, [r4, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
    142a:	882a      	ldrh	r2, [r5, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
    142c:	7929      	ldrb	r1, [r5, #4]
    142e:	2900      	cmp	r1, #0
    1430:	d002      	beq.n	1438 <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
    1432:	2108      	movs	r1, #8
    1434:	430a      	orrs	r2, r1
    1436:	e001      	b.n	143c <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
    1438:	2148      	movs	r1, #72	; 0x48
    143a:	430a      	orrs	r2, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
    143c:	78a9      	ldrb	r1, [r5, #2]
    143e:	2900      	cmp	r1, #0
    1440:	d001      	beq.n	1446 <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
    1442:	2180      	movs	r1, #128	; 0x80
    1444:	430a      	orrs	r2, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
    1446:	801a      	strh	r2, [r3, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
    1448:	78ea      	ldrb	r2, [r5, #3]
    144a:	2a00      	cmp	r2, #0
    144c:	d004      	beq.n	1458 <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
    144e:	8859      	ldrh	r1, [r3, #2]
    1450:	2280      	movs	r2, #128	; 0x80
    1452:	01d2      	lsls	r2, r2, #7
    1454:	430a      	orrs	r2, r1
    1456:	805a      	strh	r2, [r3, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
    1458:	1c29      	adds	r1, r5, #0
    145a:	3108      	adds	r1, #8
    145c:	1c20      	adds	r0, r4, #0
    145e:	2200      	movs	r2, #0
    1460:	4b06      	ldr	r3, [pc, #24]	; (147c <rtc_calendar_init+0x90>)
    1462:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
    1464:	b003      	add	sp, #12
    1466:	bd30      	pop	{r4, r5, pc}
    1468:	40000400 	.word	0x40000400
    146c:	000038c9 	.word	0x000038c9
    1470:	0000383d 	.word	0x0000383d
    1474:	00001339 	.word	0x00001339
    1478:	20002e5c 	.word	0x20002e5c
    147c:	000013b9 	.word	0x000013b9

00001480 <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
    1480:	2a01      	cmp	r2, #1
    1482:	d901      	bls.n	1488 <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
    1484:	2017      	movs	r0, #23
    1486:	e00a      	b.n	149e <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
    1488:	1c93      	adds	r3, r2, #2
    148a:	009b      	lsls	r3, r3, #2
    148c:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
    148e:	7c03      	ldrb	r3, [r0, #16]
    1490:	2101      	movs	r1, #1
    1492:	4091      	lsls	r1, r2
    1494:	1c0a      	adds	r2, r1, #0
    1496:	431a      	orrs	r2, r3
    1498:	b2d2      	uxtb	r2, r2
    149a:	7402      	strb	r2, [r0, #16]
		struct rtc_module *const module,
		rtc_calendar_callback_t callback,
		enum rtc_calendar_callback callback_type)
{

	enum status_code status = STATUS_OK;
    149c:	2000      	movs	r0, #0
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
    149e:	4770      	bx	lr

000014a0 <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
    14a0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    14a2:	6803      	ldr	r3, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
    14a4:	2901      	cmp	r1, #1
    14a6:	d102      	bne.n	14ae <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
    14a8:	2280      	movs	r2, #128	; 0x80
    14aa:	71da      	strb	r2, [r3, #7]
    14ac:	e004      	b.n	14b8 <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
    14ae:	2201      	movs	r2, #1
    14b0:	408a      	lsls	r2, r1
    14b2:	2401      	movs	r4, #1
    14b4:	4022      	ands	r2, r4
    14b6:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
    14b8:	7c43      	ldrb	r3, [r0, #17]
    14ba:	2201      	movs	r2, #1
    14bc:	408a      	lsls	r2, r1
    14be:	1c11      	adds	r1, r2, #0
    14c0:	4319      	orrs	r1, r3
    14c2:	b2c9      	uxtb	r1, r1
    14c4:	7441      	strb	r1, [r0, #17]
}
    14c6:	bd10      	pop	{r4, pc}

000014c8 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    14c8:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
    14ca:	4b0e      	ldr	r3, [pc, #56]	; (1504 <RTC_Handler+0x3c>)
    14cc:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
    14ce:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    14d0:	7c5a      	ldrb	r2, [r3, #17]
	callback_mask &= module->registered_callback;
    14d2:	7c19      	ldrb	r1, [r3, #16]
    14d4:	1c08      	adds	r0, r1, #0
    14d6:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
    14d8:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
    14da:	79e1      	ldrb	r1, [r4, #7]
    14dc:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
    14de:	09d1      	lsrs	r1, r2, #7
    14e0:	d006      	beq.n	14f0 <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
    14e2:	0781      	lsls	r1, r0, #30
    14e4:	d501      	bpl.n	14ea <RTC_Handler+0x22>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
    14e6:	68db      	ldr	r3, [r3, #12]
    14e8:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
    14ea:	2380      	movs	r3, #128	; 0x80
    14ec:	7223      	strb	r3, [r4, #8]
    14ee:	e007      	b.n	1500 <RTC_Handler+0x38>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
    14f0:	07d1      	lsls	r1, r2, #31
    14f2:	d505      	bpl.n	1500 <RTC_Handler+0x38>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
    14f4:	07c2      	lsls	r2, r0, #31
    14f6:	d501      	bpl.n	14fc <RTC_Handler+0x34>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
    14f8:	689b      	ldr	r3, [r3, #8]
    14fa:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
    14fc:	2301      	movs	r3, #1
    14fe:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
    1500:	bd10      	pop	{r4, pc}
    1502:	46c0      	nop			; (mov r8, r8)
    1504:	20002e5c 	.word	0x20002e5c

00001508 <main_platform>:
void sim808_fail_to_connect_platform() {
	//TODO: Write message to display
	volatile uint8_t result = 0;
}

void main_platform() {
    1508:	b530      	push	{r4, r5, lr}
    150a:	b083      	sub	sp, #12
	
	if(button_read_button(&down_btn)) {
    150c:	4838      	ldr	r0, [pc, #224]	; (15f0 <main_platform+0xe8>)
    150e:	4b39      	ldr	r3, [pc, #228]	; (15f4 <main_platform+0xec>)
    1510:	4798      	blx	r3
    1512:	2800      	cmp	r0, #0
    1514:	d015      	beq.n	1542 <main_platform+0x3a>
		if(is_view(gfx_mono_active_menu)) {
    1516:	4b38      	ldr	r3, [pc, #224]	; (15f8 <main_platform+0xf0>)
    1518:	7818      	ldrb	r0, [r3, #0]
    151a:	4b38      	ldr	r3, [pc, #224]	; (15fc <main_platform+0xf4>)
    151c:	4798      	blx	r3
    151e:	2800      	cmp	r0, #0
    1520:	d002      	beq.n	1528 <main_platform+0x20>
			display_next_view();
    1522:	4b37      	ldr	r3, [pc, #220]	; (1600 <main_platform+0xf8>)
    1524:	4798      	blx	r3
    1526:	e00c      	b.n	1542 <main_platform+0x3a>
		}
		else {
			gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_DOWN);
    1528:	4b33      	ldr	r3, [pc, #204]	; (15f8 <main_platform+0xf0>)
    152a:	781b      	ldrb	r3, [r3, #0]
    152c:	3b05      	subs	r3, #5
    152e:	0098      	lsls	r0, r3, #2
    1530:	18c3      	adds	r3, r0, r3
    1532:	009b      	lsls	r3, r3, #2
    1534:	4833      	ldr	r0, [pc, #204]	; (1604 <main_platform+0xfc>)
    1536:	18c0      	adds	r0, r0, r3
    1538:	2128      	movs	r1, #40	; 0x28
    153a:	4b33      	ldr	r3, [pc, #204]	; (1608 <main_platform+0x100>)
    153c:	4798      	blx	r3
			ssd1306_write_display();	
    153e:	4b33      	ldr	r3, [pc, #204]	; (160c <main_platform+0x104>)
    1540:	4798      	blx	r3
		}

	}

	if(button_read_button(&select_btn)) {
    1542:	4833      	ldr	r0, [pc, #204]	; (1610 <main_platform+0x108>)
    1544:	4b2b      	ldr	r3, [pc, #172]	; (15f4 <main_platform+0xec>)
    1546:	4798      	blx	r3
    1548:	2800      	cmp	r0, #0
    154a:	d04f      	beq.n	15ec <main_platform+0xe4>
		if(is_view(gfx_mono_active_menu)) {
    154c:	4b2a      	ldr	r3, [pc, #168]	; (15f8 <main_platform+0xf0>)
    154e:	7818      	ldrb	r0, [r3, #0]
    1550:	4b2a      	ldr	r3, [pc, #168]	; (15fc <main_platform+0xf4>)
    1552:	4798      	blx	r3
    1554:	2800      	cmp	r0, #0
    1556:	d005      	beq.n	1564 <main_platform+0x5c>
			ssd1306_clear_display();
    1558:	4b2e      	ldr	r3, [pc, #184]	; (1614 <main_platform+0x10c>)
    155a:	4798      	blx	r3
			display_menu(MAIN_MENU);
    155c:	2005      	movs	r0, #5
    155e:	4b2e      	ldr	r3, [pc, #184]	; (1618 <main_platform+0x110>)
    1560:	4798      	blx	r3
    1562:	e043      	b.n	15ec <main_platform+0xe4>
		}
		else {
			volatile uint8_t menuChoice = gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_ENTER);
    1564:	4c27      	ldr	r4, [pc, #156]	; (1604 <main_platform+0xfc>)
    1566:	4d24      	ldr	r5, [pc, #144]	; (15f8 <main_platform+0xf0>)
    1568:	782b      	ldrb	r3, [r5, #0]
    156a:	3b05      	subs	r3, #5
    156c:	0098      	lsls	r0, r3, #2
    156e:	18c0      	adds	r0, r0, r3
    1570:	0080      	lsls	r0, r0, #2
    1572:	1820      	adds	r0, r4, r0
    1574:	210d      	movs	r1, #13
    1576:	4b24      	ldr	r3, [pc, #144]	; (1608 <main_platform+0x100>)
    1578:	4798      	blx	r3
    157a:	466a      	mov	r2, sp
    157c:	71d0      	strb	r0, [r2, #7]
    157e:	3207      	adds	r2, #7
			menu_link menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].element_links[menuChoice];
    1580:	782b      	ldrb	r3, [r5, #0]
    1582:	3b05      	subs	r3, #5
    1584:	7812      	ldrb	r2, [r2, #0]
    1586:	b2d2      	uxtb	r2, r2
    1588:	0099      	lsls	r1, r3, #2
    158a:	18c9      	adds	r1, r1, r3
    158c:	0089      	lsls	r1, r1, #2
    158e:	1864      	adds	r4, r4, r1
    1590:	68e1      	ldr	r1, [r4, #12]
    1592:	5c88      	ldrb	r0, [r1, r2]
		
			// TODO: Skriv om snyggare
			if(menu == EXIT_MENU) {
    1594:	280c      	cmp	r0, #12
    1596:	d127      	bne.n	15e8 <main_platform+0xe0>
				menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_page = 0;
    1598:	4a1a      	ldr	r2, [pc, #104]	; (1604 <main_platform+0xfc>)
    159a:	0099      	lsls	r1, r3, #2
    159c:	18c8      	adds	r0, r1, r3
    159e:	0080      	lsls	r0, r0, #2
    15a0:	1810      	adds	r0, r2, r0
    15a2:	2400      	movs	r4, #0
    15a4:	7484      	strb	r4, [r0, #18]
				menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_selection = 0;
    15a6:	7444      	strb	r4, [r0, #17]
			
			
				if(is_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent)) {
    15a8:	18cb      	adds	r3, r1, r3
    15aa:	009b      	lsls	r3, r3, #2
    15ac:	18d2      	adds	r2, r2, r3
    15ae:	7c10      	ldrb	r0, [r2, #16]
    15b0:	4b12      	ldr	r3, [pc, #72]	; (15fc <main_platform+0xf4>)
    15b2:	4798      	blx	r3
    15b4:	2800      	cmp	r0, #0
    15b6:	d00b      	beq.n	15d0 <main_platform+0xc8>
					display_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent);
    15b8:	4b0f      	ldr	r3, [pc, #60]	; (15f8 <main_platform+0xf0>)
    15ba:	781b      	ldrb	r3, [r3, #0]
    15bc:	3b05      	subs	r3, #5
    15be:	009a      	lsls	r2, r3, #2
    15c0:	18d3      	adds	r3, r2, r3
    15c2:	009b      	lsls	r3, r3, #2
    15c4:	4a0f      	ldr	r2, [pc, #60]	; (1604 <main_platform+0xfc>)
    15c6:	18d3      	adds	r3, r2, r3
    15c8:	7c18      	ldrb	r0, [r3, #16]
    15ca:	4b14      	ldr	r3, [pc, #80]	; (161c <main_platform+0x114>)
    15cc:	4798      	blx	r3
    15ce:	e00d      	b.n	15ec <main_platform+0xe4>
				}
				else {
					menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent;
    15d0:	4b09      	ldr	r3, [pc, #36]	; (15f8 <main_platform+0xf0>)
    15d2:	781b      	ldrb	r3, [r3, #0]
    15d4:	3b05      	subs	r3, #5
    15d6:	009a      	lsls	r2, r3, #2
    15d8:	18d3      	adds	r3, r2, r3
    15da:	009b      	lsls	r3, r3, #2
    15dc:	4a09      	ldr	r2, [pc, #36]	; (1604 <main_platform+0xfc>)
    15de:	18d3      	adds	r3, r2, r3
					display_menu(menu);
    15e0:	7c18      	ldrb	r0, [r3, #16]
    15e2:	4b0d      	ldr	r3, [pc, #52]	; (1618 <main_platform+0x110>)
    15e4:	4798      	blx	r3
    15e6:	e001      	b.n	15ec <main_platform+0xe4>
				}
			
			}
			else {
				display_menu(menu);
    15e8:	4b0b      	ldr	r3, [pc, #44]	; (1618 <main_platform+0x110>)
    15ea:	4798      	blx	r3
			}
		}
	
	}
}
    15ec:	b003      	add	sp, #12
    15ee:	bd30      	pop	{r4, r5, pc}
    15f0:	20002cd4 	.word	0x20002cd4
    15f4:	00001705 	.word	0x00001705
    15f8:	20000265 	.word	0x20000265
    15fc:	00001bad 	.word	0x00001bad
    1600:	00001221 	.word	0x00001221
    1604:	20000088 	.word	0x20000088
    1608:	00000b79 	.word	0x00000b79
    160c:	0000050d 	.word	0x0000050d
    1610:	20000228 	.word	0x20000228
    1614:	00000561 	.word	0x00000561
    1618:	00001b75 	.word	0x00001b75
    161c:	000011f5 	.word	0x000011f5

00001620 <init_platform>:

void init_platform() {
    1620:	b538      	push	{r3, r4, r5, lr}
	button_init(&select_btn, PIN_PA14);
    1622:	4813      	ldr	r0, [pc, #76]	; (1670 <init_platform+0x50>)
    1624:	210e      	movs	r1, #14
    1626:	4c13      	ldr	r4, [pc, #76]	; (1674 <init_platform+0x54>)
    1628:	47a0      	blx	r4
	button_init(&down_btn, PIN_PA15);
    162a:	4813      	ldr	r0, [pc, #76]	; (1678 <init_platform+0x58>)
    162c:	210f      	movs	r1, #15
    162e:	47a0      	blx	r4
	device.speed = 255;
    1630:	22ff      	movs	r2, #255	; 0xff
    1632:	4b12      	ldr	r3, [pc, #72]	; (167c <init_platform+0x5c>)
    1634:	701a      	strb	r2, [r3, #0]
	
	gfx_mono_init();
    1636:	4b12      	ldr	r3, [pc, #72]	; (1680 <init_platform+0x60>)
    1638:	4798      	blx	r3
	ssd1306_init();
    163a:	4b12      	ldr	r3, [pc, #72]	; (1684 <init_platform+0x64>)
    163c:	4798      	blx	r3
	configure_tc_cadence();
    163e:	4b12      	ldr	r3, [pc, #72]	; (1688 <init_platform+0x68>)
    1640:	4798      	blx	r3
	cadence_sensor_init();
    1642:	4b12      	ldr	r3, [pc, #72]	; (168c <init_platform+0x6c>)
    1644:	4798      	blx	r3
	// The page address to write to
	uint8_t page_address = 0;
	// The column address, or the X pixel.
	uint8_t column_address = 0;
	
	ssd1306_clear_buffer();
    1646:	4b12      	ldr	r3, [pc, #72]	; (1690 <init_platform+0x70>)
    1648:	4798      	blx	r3
	gfx_mono_draw_string("Enabling",23, 18, &sysfont);
    164a:	4d12      	ldr	r5, [pc, #72]	; (1694 <init_platform+0x74>)
    164c:	4812      	ldr	r0, [pc, #72]	; (1698 <init_platform+0x78>)
    164e:	2117      	movs	r1, #23
    1650:	2212      	movs	r2, #18
    1652:	1c2b      	adds	r3, r5, #0
    1654:	4c11      	ldr	r4, [pc, #68]	; (169c <init_platform+0x7c>)
    1656:	47a0      	blx	r4
	gfx_mono_draw_string("GPRS",44, 32, &sysfont);
    1658:	4811      	ldr	r0, [pc, #68]	; (16a0 <init_platform+0x80>)
    165a:	212c      	movs	r1, #44	; 0x2c
    165c:	2220      	movs	r2, #32
    165e:	1c2b      	adds	r3, r5, #0
    1660:	47a0      	blx	r4
	ssd1306_write_display();
    1662:	4b10      	ldr	r3, [pc, #64]	; (16a4 <init_platform+0x84>)
    1664:	4798      	blx	r3
	
	gfx_mono_active_menu = SPEED_VIEW;
    1666:	2200      	movs	r2, #0
    1668:	4b0f      	ldr	r3, [pc, #60]	; (16a8 <init_platform+0x88>)
    166a:	701a      	strb	r2, [r3, #0]
	
}
    166c:	bd38      	pop	{r3, r4, r5, pc}
    166e:	46c0      	nop			; (mov r8, r8)
    1670:	20000228 	.word	0x20000228
    1674:	000016d5 	.word	0x000016d5
    1678:	20002cd4 	.word	0x20002cd4
    167c:	20002d5c 	.word	0x20002d5c
    1680:	00000bd9 	.word	0x00000bd9
    1684:	000002d9 	.word	0x000002d9
    1688:	0000216d 	.word	0x0000216d
    168c:	00001021 	.word	0x00001021
    1690:	00002151 	.word	0x00002151
    1694:	2000000c 	.word	0x2000000c
    1698:	0000a7c4 	.word	0x0000a7c4
    169c:	00000ca5 	.word	0x00000ca5
    16a0:	0000a7d0 	.word	0x0000a7d0
    16a4:	0000050d 	.word	0x0000050d
    16a8:	20000265 	.word	0x20000265

000016ac <run_every_second_platform>:

void run_every_second_platform() {
    16ac:	b508      	push	{r3, lr}
	refresh_view();
    16ae:	4b01      	ldr	r3, [pc, #4]	; (16b4 <run_every_second_platform+0x8>)
    16b0:	4798      	blx	r3
}
    16b2:	bd08      	pop	{r3, pc}
    16b4:	000012a5 	.word	0x000012a5

000016b8 <background_service_platform>:

void background_service_platform() {
    16b8:	b510      	push	{r4, lr}
	button_handler(&select_btn);
    16ba:	4803      	ldr	r0, [pc, #12]	; (16c8 <background_service_platform+0x10>)
    16bc:	4c03      	ldr	r4, [pc, #12]	; (16cc <background_service_platform+0x14>)
    16be:	47a0      	blx	r4
	button_handler(&down_btn);
    16c0:	4803      	ldr	r0, [pc, #12]	; (16d0 <background_service_platform+0x18>)
    16c2:	47a0      	blx	r4
}
    16c4:	bd10      	pop	{r4, pc}
    16c6:	46c0      	nop			; (mov r8, r8)
    16c8:	20000228 	.word	0x20000228
    16cc:	00001721 	.word	0x00001721
    16d0:	20002cd4 	.word	0x20002cd4

000016d4 <button_init>:
 */ 
#include <asf.h>
#include "button_lib.h"

void button_init(button_lib_t * make_me_normal, uint8_t pin)
{
    16d4:	b530      	push	{r4, r5, lr}
    16d6:	b083      	sub	sp, #12
    16d8:	1c05      	adds	r5, r0, #0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    16da:	ab01      	add	r3, sp, #4
    16dc:	2280      	movs	r2, #128	; 0x80
    16de:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    16e0:	2400      	movs	r4, #0
    16e2:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    16e4:	2201      	movs	r2, #1
    16e6:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    16e8:	70dc      	strb	r4, [r3, #3]
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	
	make_me_normal->gpio_pin = pin;
    16ea:	7081      	strb	r1, [r0, #2]
	system_pinmux_pin_set_config(make_me_normal->gpio_pin, &config);	//Todo, set this to read from struct
    16ec:	1c08      	adds	r0, r1, #0
    16ee:	1c19      	adds	r1, r3, #0
    16f0:	4b03      	ldr	r3, [pc, #12]	; (1700 <button_init+0x2c>)
    16f2:	4798      	blx	r3

	make_me_normal->pressed = false;
    16f4:	702c      	strb	r4, [r5, #0]
	make_me_normal->read = false;
    16f6:	706c      	strb	r4, [r5, #1]
	make_me_normal->active_high = false;
    16f8:	72ac      	strb	r4, [r5, #10]
	make_me_normal->button_debounce = false;
    16fa:	80ac      	strh	r4, [r5, #4]
	

}
    16fc:	b003      	add	sp, #12
    16fe:	bd30      	pop	{r4, r5, pc}
    1700:	000039a5 	.word	0x000039a5

00001704 <button_read_button>:

//Read and handle buttonpress
bool button_read_button(button_lib_t * read_me)
{
    1704:	1c03      	adds	r3, r0, #0
	if (read_me->pressed && !read_me->read)
    1706:	7800      	ldrb	r0, [r0, #0]
    1708:	b2c0      	uxtb	r0, r0
    170a:	2800      	cmp	r0, #0
    170c:	d006      	beq.n	171c <button_read_button+0x18>
    170e:	785a      	ldrb	r2, [r3, #1]
    1710:	2a00      	cmp	r2, #0
    1712:	d102      	bne.n	171a <button_read_button+0x16>
	{
		read_me->read = true;
    1714:	2201      	movs	r2, #1
    1716:	705a      	strb	r2, [r3, #1]
		return true;
    1718:	e000      	b.n	171c <button_read_button+0x18>
	}
	return false;
    171a:	2000      	movs	r0, #0
}
    171c:	4770      	bx	lr
    171e:	46c0      	nop			; (mov r8, r8)

00001720 <button_handler>:
//Handler for button 
inline void button_handler(button_lib_t * btn_to_read)
{
	//Read button! Handle debounce and scroll
	//Read.?
	if (port_pin_get_input_level(btn_to_read->gpio_pin) == btn_to_read->active_high)
    1720:	7883      	ldrb	r3, [r0, #2]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1722:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1724:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1726:	2900      	cmp	r1, #0
    1728:	d103      	bne.n	1732 <button_handler+0x12>
		return &(ports[port_index]->Group[group_index]);
    172a:	095a      	lsrs	r2, r3, #5
    172c:	01d2      	lsls	r2, r2, #7
    172e:	4912      	ldr	r1, [pc, #72]	; (1778 <button_handler+0x58>)
    1730:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    1732:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1734:	211f      	movs	r1, #31
    1736:	400b      	ands	r3, r1
    1738:	2101      	movs	r1, #1
    173a:	4099      	lsls	r1, r3
    173c:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
    173e:	4013      	ands	r3, r2
    1740:	1e5a      	subs	r2, r3, #1
    1742:	4193      	sbcs	r3, r2
    1744:	7a82      	ldrb	r2, [r0, #10]
    1746:	429a      	cmp	r2, r3
    1748:	d10d      	bne.n	1766 <button_handler+0x46>
	{
		btn_to_read->button_debounce++;
    174a:	8883      	ldrh	r3, [r0, #4]
    174c:	3301      	adds	r3, #1
    174e:	b29b      	uxth	r3, r3
    1750:	8083      	strh	r3, [r0, #4]
		if (btn_to_read->button_debounce >= 35 && !btn_to_read->pressed)
    1752:	2b22      	cmp	r3, #34	; 0x22
    1754:	d90e      	bls.n	1774 <button_handler+0x54>
    1756:	7803      	ldrb	r3, [r0, #0]
    1758:	2b00      	cmp	r3, #0
    175a:	d10b      	bne.n	1774 <button_handler+0x54>
		{
			btn_to_read->pressed = true;
    175c:	2301      	movs	r3, #1
    175e:	7003      	strb	r3, [r0, #0]
			btn_to_read->read = false;
    1760:	2300      	movs	r3, #0
    1762:	7043      	strb	r3, [r0, #1]
    1764:	e006      	b.n	1774 <button_handler+0x54>
		}
		
		}else{
		if (btn_to_read->read)
    1766:	7843      	ldrb	r3, [r0, #1]
    1768:	2b00      	cmp	r3, #0
    176a:	d001      	beq.n	1770 <button_handler+0x50>
		{
			btn_to_read->pressed = false;
    176c:	2300      	movs	r3, #0
    176e:	7003      	strb	r3, [r0, #0]
		}
		btn_to_read->button_debounce = 0;
    1770:	2300      	movs	r3, #0
    1772:	8083      	strh	r3, [r0, #4]
	}
    1774:	4770      	bx	lr
    1776:	46c0      	nop			; (mov r8, r8)
    1778:	41004400 	.word	0x41004400

0000177c <json_add_variable>:
		gprs_send_data_log();
	}
}

// Add json variable to string.
void json_add_variable(char *target, uint16_t *target_pos, const char *variable, char *value, uint8_t first) {
    177c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    177e:	1c06      	adds	r6, r0, #0
    1780:	1c0c      	adds	r4, r1, #0
    1782:	1c17      	adds	r7, r2, #0
    1784:	1c1d      	adds	r5, r3, #0
    1786:	ab06      	add	r3, sp, #24
    1788:	781b      	ldrb	r3, [r3, #0]
	
	if(first != 1) {
    178a:	2b01      	cmp	r3, #1
    178c:	d007      	beq.n	179e <json_add_variable+0x22>
		sprintf((target + (*target_pos)++), ",");
    178e:	8808      	ldrh	r0, [r1, #0]
    1790:	1c43      	adds	r3, r0, #1
    1792:	800b      	strh	r3, [r1, #0]
    1794:	1830      	adds	r0, r6, r0
    1796:	490f      	ldr	r1, [pc, #60]	; (17d4 <json_add_variable+0x58>)
    1798:	2202      	movs	r2, #2
    179a:	4b0f      	ldr	r3, [pc, #60]	; (17d8 <json_add_variable+0x5c>)
    179c:	4798      	blx	r3
	}
	
	sprintf((target + (*target_pos)), "\"%s\":", variable);
    179e:	8820      	ldrh	r0, [r4, #0]
    17a0:	1830      	adds	r0, r6, r0
    17a2:	490e      	ldr	r1, [pc, #56]	; (17dc <json_add_variable+0x60>)
    17a4:	1c3a      	adds	r2, r7, #0
    17a6:	4b0e      	ldr	r3, [pc, #56]	; (17e0 <json_add_variable+0x64>)
    17a8:	4798      	blx	r3
	*target_pos += 3 + strlen(variable);
    17aa:	1c38      	adds	r0, r7, #0
    17ac:	4b0d      	ldr	r3, [pc, #52]	; (17e4 <json_add_variable+0x68>)
    17ae:	4798      	blx	r3
    17b0:	8823      	ldrh	r3, [r4, #0]
    17b2:	3303      	adds	r3, #3
    17b4:	1818      	adds	r0, r3, r0
    17b6:	b280      	uxth	r0, r0
    17b8:	8020      	strh	r0, [r4, #0]
	
	if(value != '\0') {
    17ba:	2d00      	cmp	r5, #0
    17bc:	d009      	beq.n	17d2 <json_add_variable+0x56>
		sprintf((target + (*target_pos)), "%s", value);
    17be:	1830      	adds	r0, r6, r0
    17c0:	1c29      	adds	r1, r5, #0
    17c2:	4b09      	ldr	r3, [pc, #36]	; (17e8 <json_add_variable+0x6c>)
    17c4:	4798      	blx	r3
		*target_pos += strlen(value);
    17c6:	1c28      	adds	r0, r5, #0
    17c8:	4b06      	ldr	r3, [pc, #24]	; (17e4 <json_add_variable+0x68>)
    17ca:	4798      	blx	r3
    17cc:	8823      	ldrh	r3, [r4, #0]
    17ce:	18c0      	adds	r0, r0, r3
    17d0:	8020      	strh	r0, [r4, #0]
	}

}
    17d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    17d4:	0000a894 	.word	0x0000a894
    17d8:	00004119 	.word	0x00004119
    17dc:	0000a898 	.word	0x0000a898
    17e0:	00004171 	.word	0x00004171
    17e4:	000041d9 	.word	0x000041d9
    17e8:	000041c9 	.word	0x000041c9

000017ec <gprs_buf_temp_pull>:
	if(buf->head == buf->len) buf->head = 0;
}

// Pull log entry but only increment temp_tail. Makes it possible to 
// regret the pull if the transfer does not succeed later on. 
log_entry gprs_buf_temp_pull(gprs_send_buffer *buf) {
    17ec:	b5f0      	push	{r4, r5, r6, r7, lr}
	log_entry entry2 = buf->data.entries[buf->temp_tail];
    17ee:	4a0d      	ldr	r2, [pc, #52]	; (1824 <gprs_buf_temp_pull+0x38>)
    17f0:	4694      	mov	ip, r2
    17f2:	5a8c      	ldrh	r4, [r1, r2]
    17f4:	00e2      	lsls	r2, r4, #3
    17f6:	1b12      	subs	r2, r2, r4
    17f8:	0092      	lsls	r2, r2, #2
    17fa:	188a      	adds	r2, r1, r2
    17fc:	3210      	adds	r2, #16
    17fe:	1c03      	adds	r3, r0, #0
    1800:	cae0      	ldmia	r2!, {r5, r6, r7}
    1802:	c3e0      	stmia	r3!, {r5, r6, r7}
    1804:	cae0      	ldmia	r2!, {r5, r6, r7}
    1806:	c3e0      	stmia	r3!, {r5, r6, r7}
    1808:	6812      	ldr	r2, [r2, #0]
    180a:	601a      	str	r2, [r3, #0]
	buf->temp_tail++;
    180c:	3401      	adds	r4, #1
    180e:	b2a4      	uxth	r4, r4
    1810:	4662      	mov	r2, ip
    1812:	528c      	strh	r4, [r1, r2]
	if(buf->temp_tail == buf->len) buf->temp_tail = 0;
    1814:	4b04      	ldr	r3, [pc, #16]	; (1828 <gprs_buf_temp_pull+0x3c>)
    1816:	5acb      	ldrh	r3, [r1, r3]
    1818:	42a3      	cmp	r3, r4
    181a:	d102      	bne.n	1822 <gprs_buf_temp_pull+0x36>
    181c:	2200      	movs	r2, #0
    181e:	4663      	mov	r3, ip
    1820:	52ca      	strh	r2, [r1, r3]
	
	return entry2;
}
    1822:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1824:	000020e4 	.word	0x000020e4
    1828:	000020e0 	.word	0x000020e0

0000182c <gprs_send_data_log>:
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
}

void gprs_send_data_log() {
    182c:	b5f0      	push	{r4, r5, r6, r7, lr}
    182e:	465f      	mov	r7, fp
    1830:	4656      	mov	r6, sl
    1832:	464d      	mov	r5, r9
    1834:	4644      	mov	r4, r8
    1836:	b4f0      	push	{r4, r5, r6, r7}
    1838:	4c95      	ldr	r4, [pc, #596]	; (1a90 <gprs_send_data_log+0x264>)
    183a:	44a5      	add	sp, r4
	
	if(gprs_log_buf.head != gprs_log_buf.temp_tail) {
    183c:	4b95      	ldr	r3, [pc, #596]	; (1a94 <gprs_send_data_log+0x268>)
    183e:	4a96      	ldr	r2, [pc, #600]	; (1a98 <gprs_send_data_log+0x26c>)
    1840:	5a9a      	ldrh	r2, [r3, r2]
    1842:	4996      	ldr	r1, [pc, #600]	; (1a9c <gprs_send_data_log+0x270>)
    1844:	5a5b      	ldrh	r3, [r3, r1]
    1846:	b292      	uxth	r2, r2
    1848:	429a      	cmp	r2, r3
    184a:	d100      	bne.n	184e <gprs_send_data_log+0x22>
    184c:	e118      	b.n	1a80 <gprs_send_data_log+0x254>
		gps_logging_enabled = 0;	//Disable gps request commands, enabled again in post request callback.
    184e:	2700      	movs	r7, #0
    1850:	4b93      	ldr	r3, [pc, #588]	; (1aa0 <gprs_send_data_log+0x274>)
    1852:	701f      	strb	r7, [r3, #0]
		gprs_log_buf.ready = 0;
    1854:	4d8f      	ldr	r5, [pc, #572]	; (1a94 <gprs_send_data_log+0x268>)
    1856:	4b93      	ldr	r3, [pc, #588]	; (1aa4 <gprs_send_data_log+0x278>)
    1858:	54ef      	strb	r7, [r5, r3]
		uint16_t pos = 0;
		log_entry entry;
		char tempVar[15];
		uint8_t i = 0;

		memset(send_string, '\0', HTTP_PACKAGE_STRING_LENGTH);	//Clear buffer
    185a:	ac1c      	add	r4, sp, #112	; 0x70
    185c:	1c20      	adds	r0, r4, #0
    185e:	2100      	movs	r1, #0
    1860:	4a91      	ldr	r2, [pc, #580]	; (1aa8 <gprs_send_data_log+0x27c>)
    1862:	4b92      	ldr	r3, [pc, #584]	; (1aac <gprs_send_data_log+0x280>)
    1864:	4798      	blx	r3
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
    1866:	2201      	movs	r2, #1
    1868:	4690      	mov	r8, r2
    186a:	466b      	mov	r3, sp
    186c:	829a      	strh	r2, [r3, #20]
    186e:	237b      	movs	r3, #123	; 0x7b
    1870:	8023      	strh	r3, [r4, #0]

		memset(send_string, '\0', HTTP_PACKAGE_STRING_LENGTH);	//Clear buffer
	
		json_begin_object(send_string, &pos, !i);
	
		sprintf(tempVar, "%d", gprs_log_buf.data.device);
    1872:	68ea      	ldr	r2, [r5, #12]
    1874:	a806      	add	r0, sp, #24
    1876:	498e      	ldr	r1, [pc, #568]	; (1ab0 <gprs_send_data_log+0x284>)
    1878:	4b8e      	ldr	r3, [pc, #568]	; (1ab4 <gprs_send_data_log+0x288>)
    187a:	4798      	blx	r3
		json_add_variable(send_string, &pos, "Device", tempVar, 1);
    187c:	4642      	mov	r2, r8
    187e:	9200      	str	r2, [sp, #0]
    1880:	1c20      	adds	r0, r4, #0
    1882:	a905      	add	r1, sp, #20
    1884:	4a8c      	ldr	r2, [pc, #560]	; (1ab8 <gprs_send_data_log+0x28c>)
    1886:	ab06      	add	r3, sp, #24
    1888:	4e8c      	ldr	r6, [pc, #560]	; (1abc <gprs_send_data_log+0x290>)
    188a:	47b0      	blx	r6
	
		json_add_variable(send_string, &pos, "Entries", '\0', 0);
    188c:	9700      	str	r7, [sp, #0]
    188e:	1c20      	adds	r0, r4, #0
    1890:	a905      	add	r1, sp, #20
    1892:	4a8b      	ldr	r2, [pc, #556]	; (1ac0 <gprs_send_data_log+0x294>)
    1894:	2300      	movs	r3, #0
    1896:	47b0      	blx	r6

}

static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
    1898:	466a      	mov	r2, sp
    189a:	8a90      	ldrh	r0, [r2, #20]
    189c:	1c43      	adds	r3, r0, #1
    189e:	8293      	strh	r3, [r2, #20]
    18a0:	1820      	adds	r0, r4, r0
    18a2:	4988      	ldr	r1, [pc, #544]	; (1ac4 <gprs_send_data_log+0x298>)
    18a4:	2202      	movs	r2, #2
    18a6:	4b88      	ldr	r3, [pc, #544]	; (1ac8 <gprs_send_data_log+0x29c>)
    18a8:	4798      	blx	r3
	
		json_add_variable(send_string, &pos, "Entries", '\0', 0);
	
		json_begin_array(send_string, &pos, 1);
	
		while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
    18aa:	4b7b      	ldr	r3, [pc, #492]	; (1a98 <gprs_send_data_log+0x26c>)
    18ac:	5aea      	ldrh	r2, [r5, r3]
    18ae:	4b7b      	ldr	r3, [pc, #492]	; (1a9c <gprs_send_data_log+0x270>)
    18b0:	5aeb      	ldrh	r3, [r5, r3]
    18b2:	b292      	uxth	r2, r2
    18b4:	429a      	cmp	r2, r3
    18b6:	d000      	beq.n	18ba <gprs_send_data_log+0x8e>
    18b8:	e0d9      	b.n	1a6e <gprs_send_data_log+0x242>
    18ba:	e0a0      	b.n	19fe <gprs_send_data_log+0x1d2>
		
			entry = gprs_buf_temp_pull(&gprs_log_buf);
    18bc:	a815      	add	r0, sp, #84	; 0x54
    18be:	4975      	ldr	r1, [pc, #468]	; (1a94 <gprs_send_data_log+0x268>)
    18c0:	4b82      	ldr	r3, [pc, #520]	; (1acc <gprs_send_data_log+0x2a0>)
    18c2:	4798      	blx	r3
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
    18c4:	9e03      	ldr	r6, [sp, #12]
    18c6:	2e00      	cmp	r6, #0
    18c8:	d009      	beq.n	18de <gprs_send_data_log+0xb2>
    18ca:	466a      	mov	r2, sp
    18cc:	8a90      	ldrh	r0, [r2, #20]
    18ce:	1c43      	adds	r3, r0, #1
    18d0:	8293      	strh	r3, [r2, #20]
    18d2:	aa1c      	add	r2, sp, #112	; 0x70
    18d4:	1810      	adds	r0, r2, r0
    18d6:	497e      	ldr	r1, [pc, #504]	; (1ad0 <gprs_send_data_log+0x2a4>)
    18d8:	2202      	movs	r2, #2
    18da:	4b7b      	ldr	r3, [pc, #492]	; (1ac8 <gprs_send_data_log+0x29c>)
    18dc:	4798      	blx	r3
	sprintf((target + (*target_pos)++), "{");
    18de:	af05      	add	r7, sp, #20
    18e0:	8838      	ldrh	r0, [r7, #0]
    18e2:	1c43      	adds	r3, r0, #1
    18e4:	803b      	strh	r3, [r7, #0]
    18e6:	ab1c      	add	r3, sp, #112	; 0x70
    18e8:	1818      	adds	r0, r3, r0
    18ea:	497a      	ldr	r1, [pc, #488]	; (1ad4 <gprs_send_data_log+0x2a8>)
    18ec:	2202      	movs	r2, #2
    18ee:	4e76      	ldr	r6, [pc, #472]	; (1ac8 <gprs_send_data_log+0x29c>)
    18f0:	47b0      	blx	r6
		
			entry = gprs_buf_temp_pull(&gprs_log_buf);
		
			json_begin_object(send_string, &pos, !i);
		
			sprintf(tempVar, "%d", entry.time);
    18f2:	ae15      	add	r6, sp, #84	; 0x54
    18f4:	a806      	add	r0, sp, #24
    18f6:	4651      	mov	r1, sl
    18f8:	9a15      	ldr	r2, [sp, #84]	; 0x54
    18fa:	4d6e      	ldr	r5, [pc, #440]	; (1ab4 <gprs_send_data_log+0x288>)
    18fc:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "t", tempVar, 1);
    18fe:	2301      	movs	r3, #1
    1900:	9300      	str	r3, [sp, #0]
    1902:	a81c      	add	r0, sp, #112	; 0x70
    1904:	a905      	add	r1, sp, #20
    1906:	4a74      	ldr	r2, [pc, #464]	; (1ad8 <gprs_send_data_log+0x2ac>)
    1908:	ab06      	add	r3, sp, #24
    190a:	4c6c      	ldr	r4, [pc, #432]	; (1abc <gprs_send_data_log+0x290>)
    190c:	47a0      	blx	r4
		
			sprintf(tempVar, "%.5f", entry.lat);
    190e:	4a73      	ldr	r2, [pc, #460]	; (1adc <gprs_send_data_log+0x2b0>)
    1910:	4693      	mov	fp, r2
    1912:	4b73      	ldr	r3, [pc, #460]	; (1ae0 <gprs_send_data_log+0x2b4>)
    1914:	4699      	mov	r9, r3
    1916:	6870      	ldr	r0, [r6, #4]
    1918:	4798      	blx	r3
    191a:	1c02      	adds	r2, r0, #0
    191c:	1c0b      	adds	r3, r1, #0
    191e:	a806      	add	r0, sp, #24
    1920:	4659      	mov	r1, fp
    1922:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "la", tempVar, 0);
    1924:	2200      	movs	r2, #0
    1926:	4690      	mov	r8, r2
    1928:	9200      	str	r2, [sp, #0]
    192a:	a81c      	add	r0, sp, #112	; 0x70
    192c:	a905      	add	r1, sp, #20
    192e:	4a6d      	ldr	r2, [pc, #436]	; (1ae4 <gprs_send_data_log+0x2b8>)
    1930:	ab06      	add	r3, sp, #24
    1932:	47a0      	blx	r4
		
			sprintf(tempVar, "%.5f", entry.lng);
    1934:	68b0      	ldr	r0, [r6, #8]
    1936:	47c8      	blx	r9
    1938:	1c02      	adds	r2, r0, #0
    193a:	1c0b      	adds	r3, r1, #0
    193c:	a806      	add	r0, sp, #24
    193e:	4659      	mov	r1, fp
    1940:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "ln", tempVar, 0);
    1942:	4642      	mov	r2, r8
    1944:	9200      	str	r2, [sp, #0]
    1946:	a81c      	add	r0, sp, #112	; 0x70
    1948:	a905      	add	r1, sp, #20
    194a:	4a67      	ldr	r2, [pc, #412]	; (1ae8 <gprs_send_data_log+0x2bc>)
    194c:	ab06      	add	r3, sp, #24
    194e:	47a0      	blx	r4
		
			sprintf(tempVar, "%.1f", entry.speed);
    1950:	4b66      	ldr	r3, [pc, #408]	; (1aec <gprs_send_data_log+0x2c0>)
    1952:	469b      	mov	fp, r3
    1954:	68f0      	ldr	r0, [r6, #12]
    1956:	47c8      	blx	r9
    1958:	1c02      	adds	r2, r0, #0
    195a:	1c0b      	adds	r3, r1, #0
    195c:	a806      	add	r0, sp, #24
    195e:	4659      	mov	r1, fp
    1960:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "s", tempVar, 0);
    1962:	4642      	mov	r2, r8
    1964:	9200      	str	r2, [sp, #0]
    1966:	a81c      	add	r0, sp, #112	; 0x70
    1968:	a905      	add	r1, sp, #20
    196a:	4a61      	ldr	r2, [pc, #388]	; (1af0 <gprs_send_data_log+0x2c4>)
    196c:	ab06      	add	r3, sp, #24
    196e:	47a0      	blx	r4
		
			sprintf(tempVar, "%d", entry.cadence);
    1970:	7c32      	ldrb	r2, [r6, #16]
    1972:	a806      	add	r0, sp, #24
    1974:	4651      	mov	r1, sl
    1976:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "c", tempVar, 0);
    1978:	4643      	mov	r3, r8
    197a:	9300      	str	r3, [sp, #0]
    197c:	a81c      	add	r0, sp, #112	; 0x70
    197e:	a905      	add	r1, sp, #20
    1980:	4a5c      	ldr	r2, [pc, #368]	; (1af4 <gprs_send_data_log+0x2c8>)
    1982:	ab06      	add	r3, sp, #24
    1984:	47a0      	blx	r4
		
			sprintf(tempVar, "%d", entry.inclination);
    1986:	7c72      	ldrb	r2, [r6, #17]
    1988:	a806      	add	r0, sp, #24
    198a:	4651      	mov	r1, sl
    198c:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "i", tempVar, 0);
    198e:	4642      	mov	r2, r8
    1990:	9200      	str	r2, [sp, #0]
    1992:	a81c      	add	r0, sp, #112	; 0x70
    1994:	a905      	add	r1, sp, #20
    1996:	4a58      	ldr	r2, [pc, #352]	; (1af8 <gprs_send_data_log+0x2cc>)
    1998:	ab06      	add	r3, sp, #24
    199a:	47a0      	blx	r4
		
			sprintf(tempVar, "%.1f", entry.g_force);
    199c:	6970      	ldr	r0, [r6, #20]
    199e:	47c8      	blx	r9
    19a0:	1c02      	adds	r2, r0, #0
    19a2:	1c0b      	adds	r3, r1, #0
    19a4:	a806      	add	r0, sp, #24
    19a6:	4659      	mov	r1, fp
    19a8:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "g", tempVar, 0);
    19aa:	4643      	mov	r3, r8
    19ac:	9300      	str	r3, [sp, #0]
    19ae:	a81c      	add	r0, sp, #112	; 0x70
    19b0:	a905      	add	r1, sp, #20
    19b2:	4a52      	ldr	r2, [pc, #328]	; (1afc <gprs_send_data_log+0x2d0>)
    19b4:	ab06      	add	r3, sp, #24
    19b6:	47a0      	blx	r4
		
			sprintf(tempVar, "%d", entry.upload_interval);
    19b8:	8b32      	ldrh	r2, [r6, #24]
    19ba:	a806      	add	r0, sp, #24
    19bc:	4651      	mov	r1, sl
    19be:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "f", tempVar, 0);
    19c0:	4646      	mov	r6, r8
    19c2:	9600      	str	r6, [sp, #0]
    19c4:	a81c      	add	r0, sp, #112	; 0x70
    19c6:	a905      	add	r1, sp, #20
    19c8:	4a4d      	ldr	r2, [pc, #308]	; (1b00 <gprs_send_data_log+0x2d4>)
    19ca:	ab06      	add	r3, sp, #24
    19cc:	47a0      	blx	r4
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
    19ce:	8838      	ldrh	r0, [r7, #0]
    19d0:	1c43      	adds	r3, r0, #1
    19d2:	803b      	strh	r3, [r7, #0]
    19d4:	aa1c      	add	r2, sp, #112	; 0x70
    19d6:	1810      	adds	r0, r2, r0
    19d8:	494a      	ldr	r1, [pc, #296]	; (1b04 <gprs_send_data_log+0x2d8>)
    19da:	2202      	movs	r2, #2
    19dc:	4e3a      	ldr	r6, [pc, #232]	; (1ac8 <gprs_send_data_log+0x29c>)
    19de:	47b0      	blx	r6
			sprintf(tempVar, "%d", entry.upload_interval);
			json_add_variable(send_string, &pos, "f", tempVar, 0);
		
			json_close_object(send_string, &pos);
		
			i++;
    19e0:	9b03      	ldr	r3, [sp, #12]
    19e2:	3301      	adds	r3, #1
    19e4:	b2db      	uxtb	r3, r3
    19e6:	9303      	str	r3, [sp, #12]
	
		json_add_variable(send_string, &pos, "Entries", '\0', 0);
	
		json_begin_array(send_string, &pos, 1);
	
		while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
    19e8:	2b28      	cmp	r3, #40	; 0x28
    19ea:	d008      	beq.n	19fe <gprs_send_data_log+0x1d2>
    19ec:	4b29      	ldr	r3, [pc, #164]	; (1a94 <gprs_send_data_log+0x268>)
    19ee:	4a2a      	ldr	r2, [pc, #168]	; (1a98 <gprs_send_data_log+0x26c>)
    19f0:	5a9a      	ldrh	r2, [r3, r2]
    19f2:	492a      	ldr	r1, [pc, #168]	; (1a9c <gprs_send_data_log+0x270>)
    19f4:	5a5b      	ldrh	r3, [r3, r1]
    19f6:	b292      	uxth	r2, r2
    19f8:	429a      	cmp	r2, r3
    19fa:	d000      	beq.n	19fe <gprs_send_data_log+0x1d2>
    19fc:	e75e      	b.n	18bc <gprs_send_data_log+0x90>
static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
    19fe:	466a      	mov	r2, sp
    1a00:	8a94      	ldrh	r4, [r2, #20]
    1a02:	ab1c      	add	r3, sp, #112	; 0x70
    1a04:	1918      	adds	r0, r3, r4
    1a06:	4940      	ldr	r1, [pc, #256]	; (1b08 <gprs_send_data_log+0x2dc>)
    1a08:	2202      	movs	r2, #2
    1a0a:	4d2f      	ldr	r5, [pc, #188]	; (1ac8 <gprs_send_data_log+0x29c>)
    1a0c:	47a8      	blx	r5
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
    1a0e:	1ca3      	adds	r3, r4, #2
    1a10:	466e      	mov	r6, sp
    1a12:	82b3      	strh	r3, [r6, #20]
static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
    1a14:	1c60      	adds	r0, r4, #1
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
    1a16:	b280      	uxth	r0, r0
    1a18:	aa1c      	add	r2, sp, #112	; 0x70
    1a1a:	1810      	adds	r0, r2, r0
    1a1c:	4939      	ldr	r1, [pc, #228]	; (1b04 <gprs_send_data_log+0x2d8>)
    1a1e:	2202      	movs	r2, #2
    1a20:	47a8      	blx	r5
	
		// ONLY FOR DEBUG:
		char *completeString;
		volatile uint16_t len;
		completeString = &send_string;
		len = strlen(completeString);
    1a22:	a81c      	add	r0, sp, #112	; 0x70
    1a24:	4c39      	ldr	r4, [pc, #228]	; (1b0c <gprs_send_data_log+0x2e0>)
    1a26:	47a0      	blx	r4
    1a28:	b280      	uxth	r0, r0
    1a2a:	82f0      	strh	r0, [r6, #22]
	
		// TODO: Send post request to server:
		command cmd;
		char cmd_name[25];
	
		sprintf(cmd_name, "AT+HTTPDATA=%d,30000", strlen(send_string));
    1a2c:	a81c      	add	r0, sp, #112	; 0x70
    1a2e:	47a0      	blx	r4
    1a30:	1c02      	adds	r2, r0, #0
    1a32:	a80e      	add	r0, sp, #56	; 0x38
    1a34:	4936      	ldr	r1, [pc, #216]	; (1b10 <gprs_send_data_log+0x2e4>)
    1a36:	4b1f      	ldr	r3, [pc, #124]	; (1ab4 <gprs_send_data_log+0x288>)
    1a38:	4798      	blx	r3
		cmd.cmd = cmd_name;
    1a3a:	ab0a      	add	r3, sp, #40	; 0x28
		cmd.expected_response = "DOWNLOAD";
		cmd.callback_enabled = 0;
    1a3c:	2200      	movs	r2, #0
    1a3e:	721a      	strb	r2, [r3, #8]
	
		sim808_send_command(cmd);
    1a40:	a80e      	add	r0, sp, #56	; 0x38
    1a42:	4934      	ldr	r1, [pc, #208]	; (1b14 <gprs_send_data_log+0x2e8>)
    1a44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    1a46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    1a48:	4c33      	ldr	r4, [pc, #204]	; (1b18 <gprs_send_data_log+0x2ec>)
    1a4a:	47a0      	blx	r4
		if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL)) {
    1a4c:	20fa      	movs	r0, #250	; 0xfa
    1a4e:	0040      	lsls	r0, r0, #1
    1a50:	4b32      	ldr	r3, [pc, #200]	; (1b1c <gprs_send_data_log+0x2f0>)
    1a52:	4798      	blx	r3
    1a54:	2800      	cmp	r0, #0
    1a56:	d013      	beq.n	1a80 <gprs_send_data_log+0x254>
			printf(send_string);
    1a58:	a81c      	add	r0, sp, #112	; 0x70
    1a5a:	4b31      	ldr	r3, [pc, #196]	; (1b20 <gprs_send_data_log+0x2f4>)
    1a5c:	4798      	blx	r3
			last_command.expected_response = "OK";
    1a5e:	4b31      	ldr	r3, [pc, #196]	; (1b24 <gprs_send_data_log+0x2f8>)
    1a60:	4a31      	ldr	r2, [pc, #196]	; (1b28 <gprs_send_data_log+0x2fc>)
    1a62:	605a      	str	r2, [r3, #4]
			last_command.callback_enabled = 1;
    1a64:	2201      	movs	r2, #1
    1a66:	721a      	strb	r2, [r3, #8]
			last_command.response_cb = SIM808_response_gprs_send_post_request;
    1a68:	4a30      	ldr	r2, [pc, #192]	; (1b2c <gprs_send_data_log+0x300>)
    1a6a:	60da      	str	r2, [r3, #12]
    1a6c:	e008      	b.n	1a80 <gprs_send_data_log+0x254>
	
		json_begin_array(send_string, &pos, 1);
	
		while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
		
			entry = gprs_buf_temp_pull(&gprs_log_buf);
    1a6e:	a815      	add	r0, sp, #84	; 0x54
    1a70:	4908      	ldr	r1, [pc, #32]	; (1a94 <gprs_send_data_log+0x268>)
    1a72:	4b16      	ldr	r3, [pc, #88]	; (1acc <gprs_send_data_log+0x2a0>)
    1a74:	4798      	blx	r3
	
		char send_string[HTTP_PACKAGE_STRING_LENGTH];
		uint16_t pos = 0;
		log_entry entry;
		char tempVar[15];
		uint8_t i = 0;
    1a76:	2600      	movs	r6, #0
    1a78:	9603      	str	r6, [sp, #12]
		
			entry = gprs_buf_temp_pull(&gprs_log_buf);
		
			json_begin_object(send_string, &pos, !i);
		
			sprintf(tempVar, "%d", entry.time);
    1a7a:	4a0d      	ldr	r2, [pc, #52]	; (1ab0 <gprs_send_data_log+0x284>)
    1a7c:	4692      	mov	sl, r2
    1a7e:	e72e      	b.n	18de <gprs_send_data_log+0xb2>
			last_command.callback_enabled = 1;
			last_command.response_cb = SIM808_response_gprs_send_post_request;
			//sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
		}		
	}
}
    1a80:	4b2b      	ldr	r3, [pc, #172]	; (1b30 <gprs_send_data_log+0x304>)
    1a82:	449d      	add	sp, r3
    1a84:	bc3c      	pop	{r2, r3, r4, r5}
    1a86:	4690      	mov	r8, r2
    1a88:	4699      	mov	r9, r3
    1a8a:	46a2      	mov	sl, r4
    1a8c:	46ab      	mov	fp, r5
    1a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1a90:	fffff294 	.word	0xfffff294
    1a94:	20000be8 	.word	0x20000be8
    1a98:	000020e2 	.word	0x000020e2
    1a9c:	000020e4 	.word	0x000020e4
    1aa0:	200006bc 	.word	0x200006bc
    1aa4:	000020e8 	.word	0x000020e8
    1aa8:	00000cf8 	.word	0x00000cf8
    1aac:	0000412b 	.word	0x0000412b
    1ab0:	0000a8a0 	.word	0x0000a8a0
    1ab4:	00004171 	.word	0x00004171
    1ab8:	0000a8a4 	.word	0x0000a8a4
    1abc:	0000177d 	.word	0x0000177d
    1ac0:	0000a8ac 	.word	0x0000a8ac
    1ac4:	0000a8b4 	.word	0x0000a8b4
    1ac8:	00004119 	.word	0x00004119
    1acc:	000017ed 	.word	0x000017ed
    1ad0:	0000a894 	.word	0x0000a894
    1ad4:	0000a8b8 	.word	0x0000a8b8
    1ad8:	0000a8bc 	.word	0x0000a8bc
    1adc:	0000a8c0 	.word	0x0000a8c0
    1ae0:	00008f45 	.word	0x00008f45
    1ae4:	0000a8c8 	.word	0x0000a8c8
    1ae8:	0000a8cc 	.word	0x0000a8cc
    1aec:	0000a8d0 	.word	0x0000a8d0
    1af0:	0000a8d8 	.word	0x0000a8d8
    1af4:	0000a8dc 	.word	0x0000a8dc
    1af8:	0000a8e0 	.word	0x0000a8e0
    1afc:	0000a8e4 	.word	0x0000a8e4
    1b00:	0000a8e8 	.word	0x0000a8e8
    1b04:	0000a8ec 	.word	0x0000a8ec
    1b08:	0000a8f0 	.word	0x0000a8f0
    1b0c:	000041d9 	.word	0x000041d9
    1b10:	0000a8f4 	.word	0x0000a8f4
    1b14:	0000a90c 	.word	0x0000a90c
    1b18:	00002009 	.word	0x00002009
    1b1c:	000020ed 	.word	0x000020ed
    1b20:	0000413d 	.word	0x0000413d
    1b24:	200006d0 	.word	0x200006d0
    1b28:	0000a918 	.word	0x0000a918
    1b2c:	00001bb9 	.word	0x00001bb9
    1b30:	00000d6c 	.word	0x00000d6c

00001b34 <SIM808_handle_data_transfer>:
#include "platform.h"
#include "sim808_uart.h"
#include "response_actions.h"

// Called in main loop to handle data transfer.
void SIM808_handle_data_transfer() {
    1b34:	b508      	push	{r3, lr}
	
	// Continue sending remaining packages if any.
	if(!gps_logging_enabled && gprs_log_buf.ready) {
    1b36:	4b0a      	ldr	r3, [pc, #40]	; (1b60 <SIM808_handle_data_transfer+0x2c>)
    1b38:	781b      	ldrb	r3, [r3, #0]
    1b3a:	2b00      	cmp	r3, #0
    1b3c:	d106      	bne.n	1b4c <SIM808_handle_data_transfer+0x18>
    1b3e:	4b09      	ldr	r3, [pc, #36]	; (1b64 <SIM808_handle_data_transfer+0x30>)
    1b40:	4a09      	ldr	r2, [pc, #36]	; (1b68 <SIM808_handle_data_transfer+0x34>)
    1b42:	5cd3      	ldrb	r3, [r2, r3]
    1b44:	2b00      	cmp	r3, #0
    1b46:	d001      	beq.n	1b4c <SIM808_handle_data_transfer+0x18>
		gprs_send_data_log();	
    1b48:	4b08      	ldr	r3, [pc, #32]	; (1b6c <SIM808_handle_data_transfer+0x38>)
    1b4a:	4798      	blx	r3
	}
	
	// TODO: Should be taken care of by an alarm:
	if(gps_counter >= 40) {
    1b4c:	4b08      	ldr	r3, [pc, #32]	; (1b70 <SIM808_handle_data_transfer+0x3c>)
    1b4e:	781b      	ldrb	r3, [r3, #0]
    1b50:	2b27      	cmp	r3, #39	; 0x27
    1b52:	d904      	bls.n	1b5e <SIM808_handle_data_transfer+0x2a>
		gps_counter = 0;
    1b54:	2200      	movs	r2, #0
    1b56:	4b06      	ldr	r3, [pc, #24]	; (1b70 <SIM808_handle_data_transfer+0x3c>)
    1b58:	701a      	strb	r2, [r3, #0]
		gprs_send_data_log();
    1b5a:	4b04      	ldr	r3, [pc, #16]	; (1b6c <SIM808_handle_data_transfer+0x38>)
    1b5c:	4798      	blx	r3
	}
}
    1b5e:	bd08      	pop	{r3, pc}
    1b60:	200006bc 	.word	0x200006bc
    1b64:	000020e8 	.word	0x000020e8
    1b68:	20000be8 	.word	0x20000be8
    1b6c:	0000182d 	.word	0x0000182d
    1b70:	20000226 	.word	0x20000226

00001b74 <display_menu>:
#include "menus.h"

extern struct gfx_mono_menu menu_list[];

//TODO: Flytta?
void display_menu(menu_link menu) {
    1b74:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
    1b76:	4b08      	ldr	r3, [pc, #32]	; (1b98 <display_menu+0x24>)
    1b78:	7819      	ldrb	r1, [r3, #0]
    1b7a:	4a08      	ldr	r2, [pc, #32]	; (1b9c <display_menu+0x28>)
    1b7c:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = menu;
    1b7e:	7018      	strb	r0, [r3, #0]
	gfx_mono_menu_init(&menu_list[menu-(VIEW_MAX_INDEX+1)]);
    1b80:	3805      	subs	r0, #5
    1b82:	0083      	lsls	r3, r0, #2
    1b84:	1818      	adds	r0, r3, r0
    1b86:	0080      	lsls	r0, r0, #2
    1b88:	4b05      	ldr	r3, [pc, #20]	; (1ba0 <display_menu+0x2c>)
    1b8a:	18c0      	adds	r0, r0, r3
    1b8c:	4b05      	ldr	r3, [pc, #20]	; (1ba4 <display_menu+0x30>)
    1b8e:	4798      	blx	r3
	ssd1306_write_display();
    1b90:	4b05      	ldr	r3, [pc, #20]	; (1ba8 <display_menu+0x34>)
    1b92:	4798      	blx	r3
}
    1b94:	bd08      	pop	{r3, pc}
    1b96:	46c0      	nop			; (mov r8, r8)
    1b98:	20000265 	.word	0x20000265
    1b9c:	20000ae0 	.word	0x20000ae0
    1ba0:	20000088 	.word	0x20000088
    1ba4:	00000b39 	.word	0x00000b39
    1ba8:	0000050d 	.word	0x0000050d

00001bac <is_view>:

//TODO: Flytta till views?
uint8_t is_view(menu_link l) {
	if(l <= VIEW_MAX_INDEX) return 1;
    1bac:	2300      	movs	r3, #0
    1bae:	2204      	movs	r2, #4
    1bb0:	4282      	cmp	r2, r0
    1bb2:	415b      	adcs	r3, r3
    1bb4:	b2d8      	uxtb	r0, r3
	return 0;
    1bb6:	4770      	bx	lr

00001bb8 <SIM808_response_gprs_send_post_request>:
 *  Author: jiut0001
 */ 
#include "response_actions.h"

// Send previously added JSON POST data to web server.
void SIM808_response_gprs_send_post_request(volatile uint8_t success, volatile char *cmd) {
    1bb8:	b510      	push	{r4, lr}
    1bba:	b084      	sub	sp, #16
    1bbc:	466b      	mov	r3, sp
    1bbe:	71d8      	strb	r0, [r3, #7]
    1bc0:	3307      	adds	r3, #7
	if(success == 1) {
    1bc2:	781b      	ldrb	r3, [r3, #0]
    1bc4:	2b01      	cmp	r3, #1
    1bc6:	d111      	bne.n	1bec <SIM808_response_gprs_send_post_request+0x34>
		sim808_send_command(CMD_GPRS_POST_REQ);	
    1bc8:	4b09      	ldr	r3, [pc, #36]	; (1bf0 <SIM808_response_gprs_send_post_request+0x38>)
    1bca:	6818      	ldr	r0, [r3, #0]
    1bcc:	6859      	ldr	r1, [r3, #4]
    1bce:	689a      	ldr	r2, [r3, #8]
    1bd0:	68db      	ldr	r3, [r3, #12]
    1bd2:	4c08      	ldr	r4, [pc, #32]	; (1bf4 <SIM808_response_gprs_send_post_request+0x3c>)
    1bd4:	47a0      	blx	r4
		volatile uint8_t res = sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL); // Perhaps make asynchronous.
    1bd6:	20fa      	movs	r0, #250	; 0xfa
    1bd8:	0040      	lsls	r0, r0, #1
    1bda:	4b07      	ldr	r3, [pc, #28]	; (1bf8 <SIM808_response_gprs_send_post_request+0x40>)
    1bdc:	4798      	blx	r3
    1bde:	466b      	mov	r3, sp
    1be0:	73d8      	strb	r0, [r3, #15]
		last_command.callback_enabled = 1;
    1be2:	4b06      	ldr	r3, [pc, #24]	; (1bfc <SIM808_response_gprs_send_post_request+0x44>)
    1be4:	2201      	movs	r2, #1
    1be6:	721a      	strb	r2, [r3, #8]
		last_command.expected_response = "+HTTPACTION";
    1be8:	4a05      	ldr	r2, [pc, #20]	; (1c00 <SIM808_response_gprs_send_post_request+0x48>)
    1bea:	605a      	str	r2, [r3, #4]
	}
}
    1bec:	b004      	add	sp, #16
    1bee:	bd10      	pop	{r4, pc}
    1bf0:	20000bd0 	.word	0x20000bd0
    1bf4:	00002009 	.word	0x00002009
    1bf8:	000020ed 	.word	0x000020ed
    1bfc:	200006d0 	.word	0x200006d0
    1c00:	0000a91c 	.word	0x0000a91c

00001c04 <rtc_lib_soft_alarm_handler>:
	return false;
}
//handle soft alarms! This should be registered as alarm 0
//This could also be added as an invisible extension to the normal alarms
static void rtc_lib_soft_alarm_handler(void)
{
    1c04:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c06:	465f      	mov	r7, fp
    1c08:	4656      	mov	r6, sl
    1c0a:	464d      	mov	r5, r9
    1c0c:	4644      	mov	r4, r8
    1c0e:	b4f0      	push	{r4, r5, r6, r7}
    1c10:	b085      	sub	sp, #20
	soft_alarm_t * curr_alarm = soft_alarm_conf;
	//Get current time
	struct rtc_calendar_time now;
	rtc_calendar_get_time(&rtc_instance, &now);
    1c12:	482c      	ldr	r0, [pc, #176]	; (1cc4 <rtc_lib_soft_alarm_handler+0xc0>)
    1c14:	a902      	add	r1, sp, #8
    1c16:	4b2c      	ldr	r3, [pc, #176]	; (1cc8 <rtc_lib_soft_alarm_handler+0xc4>)
    1c18:	4798      	blx	r3
	//Loop through soft alarms
	while(curr_alarm->alarm_settings.active)
    1c1a:	4b2c      	ldr	r3, [pc, #176]	; (1ccc <rtc_lib_soft_alarm_handler+0xc8>)
    1c1c:	7a1b      	ldrb	r3, [r3, #8]
    1c1e:	2b00      	cmp	r3, #0
    1c20:	d048      	beq.n	1cb4 <rtc_lib_soft_alarm_handler+0xb0>
    1c22:	4c2b      	ldr	r4, [pc, #172]	; (1cd0 <rtc_lib_soft_alarm_handler+0xcc>)
}
//handle soft alarms! This should be registered as alarm 0
//This could also be added as an invisible extension to the normal alarms
static void rtc_lib_soft_alarm_handler(void)
{
	soft_alarm_t * curr_alarm = soft_alarm_conf;
    1c24:	1c25      	adds	r5, r4, #0
    1c26:	3d0e      	subs	r5, #14
		time->hour %= 24;
}
static inline bool rtc_lib_compare_time(struct rtc_calendar_time* time1, struct rtc_calendar_time* time2)
{
	//Normalize am/pm
	time1->hour %= 12;
    1c28:	4f2a      	ldr	r7, [pc, #168]	; (1cd4 <rtc_lib_soft_alarm_handler+0xd0>)
    1c2a:	466a      	mov	r2, sp
    1c2c:	7a90      	ldrb	r0, [r2, #10]
    1c2e:	210c      	movs	r1, #12
    1c30:	47b8      	blx	r7
    1c32:	b2ce      	uxtb	r6, r1
    1c34:	466b      	mov	r3, sp
    1c36:	729e      	strb	r6, [r3, #10]
    1c38:	46a1      	mov	r9, r4
	time2->hour %= 12;	
    1c3a:	7820      	ldrb	r0, [r4, #0]
    1c3c:	210c      	movs	r1, #12
    1c3e:	47b8      	blx	r7
    1c40:	b2c9      	uxtb	r1, r1
    1c42:	7021      	strb	r1, [r4, #0]
	
	if ((time1->second == time2->second) &&
    1c44:	4668      	mov	r0, sp
    1c46:	7a03      	ldrb	r3, [r0, #8]
    1c48:	1ea2      	subs	r2, r4, #2
    1c4a:	4690      	mov	r8, r2
    1c4c:	7812      	ldrb	r2, [r2, #0]
    1c4e:	429a      	cmp	r2, r3
    1c50:	d10b      	bne.n	1c6a <rtc_lib_soft_alarm_handler+0x66>
    1c52:	428e      	cmp	r6, r1
    1c54:	d109      	bne.n	1c6a <rtc_lib_soft_alarm_handler+0x66>
    1c56:	2001      	movs	r0, #1
    1c58:	4240      	negs	r0, r0
    1c5a:	4682      	mov	sl, r0
    1c5c:	44ca      	add	sl, r9
		(time1->hour == time2->hour) &&
    1c5e:	466a      	mov	r2, sp
    1c60:	7a51      	ldrb	r1, [r2, #9]
    1c62:	4650      	mov	r0, sl
    1c64:	7802      	ldrb	r2, [r0, #0]
    1c66:	4291      	cmp	r1, r2
    1c68:	d005      	beq.n	1c76 <rtc_lib_soft_alarm_handler+0x72>
			//Alarm has gone off, handle!
			rtc_lib_update_alarm_time(&curr_alarm->next_alarm, curr_alarm->alarm_settings);
			curr_alarm->alarm_settings.external_callback_func();
		}
		//Move on to the next one
		curr_alarm++;
    1c6a:	3514      	adds	r5, #20
    1c6c:	3414      	adds	r4, #20
	soft_alarm_t * curr_alarm = soft_alarm_conf;
	//Get current time
	struct rtc_calendar_time now;
	rtc_calendar_get_time(&rtc_instance, &now);
	//Loop through soft alarms
	while(curr_alarm->alarm_settings.active)
    1c6e:	7a2b      	ldrb	r3, [r5, #8]
    1c70:	2b00      	cmp	r3, #0
    1c72:	d1da      	bne.n	1c2a <rtc_lib_soft_alarm_handler+0x26>
    1c74:	e01e      	b.n	1cb4 <rtc_lib_soft_alarm_handler+0xb0>
    1c76:	786a      	ldrb	r2, [r5, #1]
    1c78:	4693      	mov	fp, r2
    1c7a:	78a8      	ldrb	r0, [r5, #2]
    1c7c:	9001      	str	r0, [sp, #4]

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
    1c7e:	7828      	ldrb	r0, [r5, #0]
    1c80:	181b      	adds	r3, r3, r0
		time->second %= 60;
    1c82:	b2d8      	uxtb	r0, r3
    1c84:	213c      	movs	r1, #60	; 0x3c
    1c86:	4a13      	ldr	r2, [pc, #76]	; (1cd4 <rtc_lib_soft_alarm_handler+0xd0>)
    1c88:	4790      	blx	r2
    1c8a:	4643      	mov	r3, r8
    1c8c:	7019      	strb	r1, [r3, #0]
		time->minute += active_alarm.alarm_interval_min;
    1c8e:	4652      	mov	r2, sl
    1c90:	7810      	ldrb	r0, [r2, #0]
    1c92:	4458      	add	r0, fp
		time->minute %= 60;
    1c94:	b2c0      	uxtb	r0, r0
    1c96:	213c      	movs	r1, #60	; 0x3c
    1c98:	4b0e      	ldr	r3, [pc, #56]	; (1cd4 <rtc_lib_soft_alarm_handler+0xd0>)
    1c9a:	4798      	blx	r3
    1c9c:	4650      	mov	r0, sl
    1c9e:	7001      	strb	r1, [r0, #0]
		time->hour += active_alarm.alarm_interval_hour;
    1ca0:	9a01      	ldr	r2, [sp, #4]
    1ca2:	18b0      	adds	r0, r6, r2
		time->hour %= 24;
    1ca4:	b2c0      	uxtb	r0, r0
    1ca6:	2118      	movs	r1, #24
    1ca8:	4b0a      	ldr	r3, [pc, #40]	; (1cd4 <rtc_lib_soft_alarm_handler+0xd0>)
    1caa:	4798      	blx	r3
    1cac:	7021      	strb	r1, [r4, #0]
	{
		if (rtc_lib_compare_time(&now, &curr_alarm->next_alarm))
		{
			//Alarm has gone off, handle!
			rtc_lib_update_alarm_time(&curr_alarm->next_alarm, curr_alarm->alarm_settings);
			curr_alarm->alarm_settings.external_callback_func();
    1cae:	686a      	ldr	r2, [r5, #4]
    1cb0:	4790      	blx	r2
    1cb2:	e7da      	b.n	1c6a <rtc_lib_soft_alarm_handler+0x66>
		}
		//Move on to the next one
		curr_alarm++;
	}
	
}
    1cb4:	b005      	add	sp, #20
    1cb6:	bc3c      	pop	{r2, r3, r4, r5}
    1cb8:	4690      	mov	r8, r2
    1cba:	4699      	mov	r9, r3
    1cbc:	46a2      	mov	sl, r4
    1cbe:	46ab      	mov	fp, r5
    1cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1cc2:	46c0      	nop			; (mov r8, r8)
    1cc4:	20002e6c 	.word	0x20002e6c
    1cc8:	0000138d 	.word	0x0000138d
    1ccc:	20002e80 	.word	0x20002e80
    1cd0:	20002e8e 	.word	0x20002e8e
    1cd4:	00006bbd 	.word	0x00006bbd

00001cd8 <rtc_match_callback0>:
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan är %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}
//Wrappers
static void rtc_match_callback0(void)
{
    1cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cda:	464f      	mov	r7, r9
    1cdc:	4646      	mov	r6, r8
    1cde:	b4c0      	push	{r6, r7}
    1ce0:	b083      	sub	sp, #12
	/* Set new alarm in alarm_interval_sec seconds */
	static struct rtc_calendar_alarm_time alarm;
	
	//Get current time to not mess with am/pm bull
	struct rtc_calendar_time now;
	rtc_calendar_get_time(&rtc_instance, &now);
    1ce2:	4f19      	ldr	r7, [pc, #100]	; (1d48 <rtc_match_callback0+0x70>)
    1ce4:	466d      	mov	r5, sp
    1ce6:	1c38      	adds	r0, r7, #0
    1ce8:	4669      	mov	r1, sp
    1cea:	4b18      	ldr	r3, [pc, #96]	; (1d4c <rtc_match_callback0+0x74>)
    1cec:	4798      	blx	r3
	
	alarm.time = now;
    1cee:	4c18      	ldr	r4, [pc, #96]	; (1d50 <rtc_match_callback0+0x78>)
    1cf0:	1c23      	adds	r3, r4, #0
    1cf2:	cd06      	ldmia	r5!, {r1, r2}
    1cf4:	c306      	stmia	r3!, {r1, r2}
	
	//Disable updating mask
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
    1cf6:	2307      	movs	r3, #7
    1cf8:	7223      	strb	r3, [r4, #8]
    1cfa:	4d16      	ldr	r5, [pc, #88]	; (1d54 <rtc_match_callback0+0x7c>)
    1cfc:	786b      	ldrb	r3, [r5, #1]
    1cfe:	4699      	mov	r9, r3
    1d00:	78a9      	ldrb	r1, [r5, #2]
    1d02:	4688      	mov	r8, r1

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
    1d04:	7820      	ldrb	r0, [r4, #0]
    1d06:	782b      	ldrb	r3, [r5, #0]
    1d08:	18c0      	adds	r0, r0, r3
		time->second %= 60;
    1d0a:	b2c0      	uxtb	r0, r0
    1d0c:	4e12      	ldr	r6, [pc, #72]	; (1d58 <rtc_match_callback0+0x80>)
    1d0e:	213c      	movs	r1, #60	; 0x3c
    1d10:	47b0      	blx	r6
    1d12:	7021      	strb	r1, [r4, #0]
		time->minute += active_alarm.alarm_interval_min;
    1d14:	7860      	ldrb	r0, [r4, #1]
    1d16:	4448      	add	r0, r9
		time->minute %= 60;
    1d18:	b2c0      	uxtb	r0, r0
    1d1a:	213c      	movs	r1, #60	; 0x3c
    1d1c:	47b0      	blx	r6
    1d1e:	7061      	strb	r1, [r4, #1]
		time->hour += active_alarm.alarm_interval_hour;
    1d20:	78a0      	ldrb	r0, [r4, #2]
    1d22:	4440      	add	r0, r8
		time->hour %= 24;
    1d24:	b2c0      	uxtb	r0, r0
    1d26:	2118      	movs	r1, #24
    1d28:	47b0      	blx	r6
    1d2a:	70a1      	strb	r1, [r4, #2]
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
	
	//Update and normalize alarm time
	rtc_lib_update_alarm_time(&alarm.time, alarm_conf[alarm_number]);
	
	rtc_calendar_set_alarm(&rtc_instance, &alarm, alarm_number);
    1d2c:	1c38      	adds	r0, r7, #0
    1d2e:	1c21      	adds	r1, r4, #0
    1d30:	2200      	movs	r2, #0
    1d32:	4b0a      	ldr	r3, [pc, #40]	; (1d5c <rtc_match_callback0+0x84>)
    1d34:	4798      	blx	r3
	
	//Do we have a valid callback? 
	if (*alarm_conf[alarm_number].external_callback_func)
    1d36:	686b      	ldr	r3, [r5, #4]
    1d38:	2b00      	cmp	r3, #0
    1d3a:	d000      	beq.n	1d3e <rtc_match_callback0+0x66>
	{
		//Call it then
		alarm_conf[alarm_number].external_callback_func();
    1d3c:	4798      	blx	r3
}
//Wrappers
static void rtc_match_callback0(void)
{
	rtc_match_callback(RTC_CALENDAR_ALARM_0);
}
    1d3e:	b003      	add	sp, #12
    1d40:	bc0c      	pop	{r2, r3}
    1d42:	4690      	mov	r8, r2
    1d44:	4699      	mov	r9, r3
    1d46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d48:	20002e6c 	.word	0x20002e6c
    1d4c:	0000138d 	.word	0x0000138d
    1d50:	200001d0 	.word	0x200001d0
    1d54:	20002e60 	.word	0x20002e60
    1d58:	00006bbd 	.word	0x00006bbd
    1d5c:	000013b9 	.word	0x000013b9

00001d60 <rtc_lib_configure_calendar>:
soft_alarm_t soft_alarm_conf[NO_SOFT_RTC_ALARMS];

uint8_t no_active_alarms;

 void rtc_lib_configure_calendar(void)
{
    1d60:	b510      	push	{r4, lr}
    1d62:	b088      	sub	sp, #32
	/* Initialize and set time structure to default. */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
    1d64:	aa03      	add	r2, sp, #12
    1d66:	23a0      	movs	r3, #160	; 0xa0
    1d68:	011b      	lsls	r3, r3, #4
    1d6a:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
    1d6c:	2300      	movs	r3, #0
    1d6e:	7093      	strb	r3, [r2, #2]
	config->continuously_update = false;
    1d70:	70d3      	strb	r3, [r2, #3]
	config->clock_24h           = false;
    1d72:	7113      	strb	r3, [r2, #4]
	config->year_init_value     = 2000;
    1d74:	21fa      	movs	r1, #250	; 0xfa
    1d76:	00c9      	lsls	r1, r1, #3
    1d78:	80d1      	strh	r1, [r2, #6]
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		config->alarm[i].time = time;
    1d7a:	a805      	add	r0, sp, #20
    1d7c:	7003      	strb	r3, [r0, #0]
    1d7e:	4668      	mov	r0, sp
    1d80:	7543      	strb	r3, [r0, #21]
    1d82:	4668      	mov	r0, sp
    1d84:	7583      	strb	r3, [r0, #22]
    1d86:	4668      	mov	r0, sp
    1d88:	75c3      	strb	r3, [r0, #23]
    1d8a:	2301      	movs	r3, #1
    1d8c:	a806      	add	r0, sp, #24
    1d8e:	7003      	strb	r3, [r0, #0]
    1d90:	4668      	mov	r0, sp
    1d92:	7643      	strb	r3, [r0, #25]
    1d94:	466b      	mov	r3, sp
    1d96:	8359      	strh	r1, [r3, #26]
		config->alarm[i].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
    1d98:	2306      	movs	r3, #6
    1d9a:	7413      	strb	r3, [r2, #16]
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar2;
	rtc_calendar_get_config_defaults(&config_rtc_calendar2);
	
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
    1d9c:	4c11      	ldr	r4, [pc, #68]	; (1de4 <rtc_lib_configure_calendar+0x84>)
    1d9e:	1c20      	adds	r0, r4, #0
    1da0:	4911      	ldr	r1, [pc, #68]	; (1de8 <rtc_lib_configure_calendar+0x88>)
    1da2:	4b12      	ldr	r3, [pc, #72]	; (1dec <rtc_lib_configure_calendar+0x8c>)
    1da4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1da6:	6821      	ldr	r1, [r4, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1da8:	2208      	movs	r2, #8
    1daa:	4b11      	ldr	r3, [pc, #68]	; (1df0 <rtc_lib_configure_calendar+0x90>)
    1dac:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1dae:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    1db0:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    1db2:	b25b      	sxtb	r3, r3
    1db4:	2b00      	cmp	r3, #0
    1db6:	dbfb      	blt.n	1db0 <rtc_lib_configure_calendar+0x50>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
    1db8:	880a      	ldrh	r2, [r1, #0]
    1dba:	2302      	movs	r3, #2
    1dbc:	4313      	orrs	r3, r2
    1dbe:	800b      	strh	r3, [r1, #0]
 * \param[out] time  Time structure to initialize.
 */
static inline void rtc_calendar_get_time_defaults(
		struct rtc_calendar_time *const time)
{
	time->second = 0;
    1dc0:	a901      	add	r1, sp, #4
    1dc2:	2300      	movs	r3, #0
    1dc4:	700b      	strb	r3, [r1, #0]
	time->minute = 0;
    1dc6:	704b      	strb	r3, [r1, #1]
	time->hour   = 0;
    1dc8:	708b      	strb	r3, [r1, #2]
	time->pm     = 0;
    1dca:	70cb      	strb	r3, [r1, #3]
	time->day 	 = 1;
    1dcc:	2301      	movs	r3, #1
    1dce:	710b      	strb	r3, [r1, #4]
	rtc_calendar_enable(&rtc_instance);
	
	//Set time to something more recent
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year = 2015;
    1dd0:	4b08      	ldr	r3, [pc, #32]	; (1df4 <rtc_lib_configure_calendar+0x94>)
    1dd2:	80cb      	strh	r3, [r1, #6]
	time.month = 10;
    1dd4:	230a      	movs	r3, #10
    1dd6:	714b      	strb	r3, [r1, #5]
	time.day = 1;
	time.hour = 0;
	time.minute = 0;
	time.second = 0;
	/* Set current time. */
	rtc_calendar_set_time(&rtc_instance, &time);
    1dd8:	4802      	ldr	r0, [pc, #8]	; (1de4 <rtc_lib_configure_calendar+0x84>)
    1dda:	4b07      	ldr	r3, [pc, #28]	; (1df8 <rtc_lib_configure_calendar+0x98>)
    1ddc:	4798      	blx	r3

}
    1dde:	b008      	add	sp, #32
    1de0:	bd10      	pop	{r4, pc}
    1de2:	46c0      	nop			; (mov r8, r8)
    1de4:	20002e6c 	.word	0x20002e6c
    1de8:	40001400 	.word	0x40001400
    1dec:	000013ed 	.word	0x000013ed
    1df0:	e000e100 	.word	0xe000e100
    1df4:	000007df 	.word	0x000007df
    1df8:	00001375 	.word	0x00001375

00001dfc <rtc_lib_set_alarm>:
	
	alarm_number++;
}
	
void rtc_lib_set_alarm(uint16_t interval, void(*callback_func)(void), enum rtc_calendar_alarm alarm_number)
{
    1dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1dfe:	465f      	mov	r7, fp
    1e00:	4656      	mov	r6, sl
    1e02:	464d      	mov	r5, r9
    1e04:	4644      	mov	r4, r8
    1e06:	b4f0      	push	{r4, r5, r6, r7}
    1e08:	b087      	sub	sp, #28
    1e0a:	1c04      	adds	r4, r0, #0
    1e0c:	1c0e      	adds	r6, r1, #0
	//Validate arguments
	if (alarm_number >= NO_RTC_ALARMS || !callback_func )
    1e0e:	2a00      	cmp	r2, #0
    1e10:	d14b      	bne.n	1eaa <rtc_lib_set_alarm+0xae>
    1e12:	2900      	cmp	r1, #0
    1e14:	d049      	beq.n	1eaa <rtc_lib_set_alarm+0xae>
	{
		return;	//Fail
	}
	
	//Set all parts of the alarm struct. (This is to speed up the interrupt)
	alarm_conf[alarm_number].alarm_interval_hour = interval / (60 * 60);
    1e16:	4d28      	ldr	r5, [pc, #160]	; (1eb8 <rtc_lib_set_alarm+0xbc>)
    1e18:	4f28      	ldr	r7, [pc, #160]	; (1ebc <rtc_lib_set_alarm+0xc0>)
    1e1a:	21e1      	movs	r1, #225	; 0xe1
    1e1c:	0109      	lsls	r1, r1, #4
    1e1e:	47b8      	blx	r7
    1e20:	70a8      	strb	r0, [r5, #2]
	alarm_conf[alarm_number].alarm_interval_min = interval % (60 * 60) / 60;
    1e22:	4827      	ldr	r0, [pc, #156]	; (1ec0 <rtc_lib_set_alarm+0xc4>)
    1e24:	4680      	mov	r8, r0
    1e26:	1c20      	adds	r0, r4, #0
    1e28:	21e1      	movs	r1, #225	; 0xe1
    1e2a:	0109      	lsls	r1, r1, #4
    1e2c:	47c0      	blx	r8
    1e2e:	b288      	uxth	r0, r1
    1e30:	213c      	movs	r1, #60	; 0x3c
    1e32:	47b8      	blx	r7
    1e34:	7068      	strb	r0, [r5, #1]
	alarm_conf[alarm_number].alarm_interval_sec = interval % 60;
    1e36:	1c20      	adds	r0, r4, #0
    1e38:	213c      	movs	r1, #60	; 0x3c
    1e3a:	47c0      	blx	r8
    1e3c:	7029      	strb	r1, [r5, #0]
	
	//Set to active, for future generations
	alarm_conf[alarm_number].active = true;
    1e3e:	2301      	movs	r3, #1
    1e40:	722b      	strb	r3, [r5, #8]
	
	//Get current time to sync alarm and time
	struct rtc_calendar_time time;
	/* Get current time. */
	rtc_calendar_get_time(&rtc_instance, &time);
    1e42:	4920      	ldr	r1, [pc, #128]	; (1ec4 <rtc_lib_set_alarm+0xc8>)
    1e44:	4689      	mov	r9, r1
    1e46:	ac04      	add	r4, sp, #16
    1e48:	1c08      	adds	r0, r1, #0
    1e4a:	1c21      	adds	r1, r4, #0
    1e4c:	4b1e      	ldr	r3, [pc, #120]	; (1ec8 <rtc_lib_set_alarm+0xcc>)
    1e4e:	4798      	blx	r3
	
	struct rtc_calendar_alarm_time alarm;
	
	alarm.time = time;
    1e50:	af01      	add	r7, sp, #4
    1e52:	1c3b      	adds	r3, r7, #0
    1e54:	1c22      	adds	r2, r4, #0
    1e56:	ca03      	ldmia	r2!, {r0, r1}
    1e58:	c303      	stmia	r3!, {r0, r1}
	alarm.mask = RTC_CALENDAR_ALARM_MASK_HOUR;	//Match on HH:MM:SS
    1e5a:	2303      	movs	r3, #3
    1e5c:	723b      	strb	r3, [r7, #8]
    1e5e:	786b      	ldrb	r3, [r5, #1]
    1e60:	469b      	mov	fp, r3
    1e62:	78a8      	ldrb	r0, [r5, #2]
    1e64:	4682      	mov	sl, r0

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
    1e66:	7828      	ldrb	r0, [r5, #0]
    1e68:	7823      	ldrb	r3, [r4, #0]
    1e6a:	18c0      	adds	r0, r0, r3
		time->second %= 60;
    1e6c:	b2c0      	uxtb	r0, r0
    1e6e:	213c      	movs	r1, #60	; 0x3c
    1e70:	47c0      	blx	r8
    1e72:	7021      	strb	r1, [r4, #0]
		time->minute += active_alarm.alarm_interval_min;
    1e74:	7860      	ldrb	r0, [r4, #1]
    1e76:	4458      	add	r0, fp
		time->minute %= 60;
    1e78:	b2c0      	uxtb	r0, r0
    1e7a:	213c      	movs	r1, #60	; 0x3c
    1e7c:	47c0      	blx	r8
    1e7e:	7061      	strb	r1, [r4, #1]
		time->hour += active_alarm.alarm_interval_hour;
    1e80:	78a0      	ldrb	r0, [r4, #2]
    1e82:	4450      	add	r0, sl
		time->hour %= 24;
    1e84:	b2c0      	uxtb	r0, r0
    1e86:	2118      	movs	r1, #24
    1e88:	47c0      	blx	r8
    1e8a:	70a1      	strb	r1, [r4, #2]
	
	//Update alarm time to next time
	rtc_lib_update_alarm_time(&time, alarm_conf[alarm_number]);
	
	//Update alarm
	rtc_calendar_set_alarm(&rtc_instance, &alarm, alarm_number);		
    1e8c:	4648      	mov	r0, r9
    1e8e:	1c39      	adds	r1, r7, #0
    1e90:	2200      	movs	r2, #0
    1e92:	4b0e      	ldr	r3, [pc, #56]	; (1ecc <rtc_lib_set_alarm+0xd0>)
    1e94:	4798      	blx	r3
// 	rtc_match_callback(RTC_CALENDAR_ALARM_3);
// }
//Set upp a callback for an alarm
 static void configure_rtc_callbacks( void(*callback_func)(void), enum rtc_calendar_alarm alarm_number)
{
	alarm_conf[alarm_number].external_callback_func = callback_func;
    1e96:	606e      	str	r6, [r5, #4]
	void(*callback_wrappers[NO_RTC_ALARMS])(void) = {rtc_match_callback0};
	//const void(*callback_wrappers[NO_RTC_ALARMS])(void) = {rtc_match_callback0, rtc_match_callback1, rtc_match_callback2, rtc_match_callback3 };
		
	
	//And register callback
	rtc_calendar_register_callback(	&rtc_instance, callback_wrappers[alarm_number], alarm_number);
    1e98:	4648      	mov	r0, r9
    1e9a:	490d      	ldr	r1, [pc, #52]	; (1ed0 <rtc_lib_set_alarm+0xd4>)
    1e9c:	2200      	movs	r2, #0
    1e9e:	4b0d      	ldr	r3, [pc, #52]	; (1ed4 <rtc_lib_set_alarm+0xd8>)
    1ea0:	4798      	blx	r3
	rtc_calendar_enable_callback(&rtc_instance, alarm_number);
    1ea2:	4648      	mov	r0, r9
    1ea4:	2100      	movs	r1, #0
    1ea6:	4b0c      	ldr	r3, [pc, #48]	; (1ed8 <rtc_lib_set_alarm+0xdc>)
    1ea8:	4798      	blx	r3
	//Update alarm
	rtc_calendar_set_alarm(&rtc_instance, &alarm, alarm_number);		
	
	/* Configure and enable callback */
	configure_rtc_callbacks(callback_func, alarm_number);
}
    1eaa:	b007      	add	sp, #28
    1eac:	bc3c      	pop	{r2, r3, r4, r5}
    1eae:	4690      	mov	r8, r2
    1eb0:	4699      	mov	r9, r3
    1eb2:	46a2      	mov	sl, r4
    1eb4:	46ab      	mov	fp, r5
    1eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1eb8:	20002e60 	.word	0x20002e60
    1ebc:	00006b35 	.word	0x00006b35
    1ec0:	00006bbd 	.word	0x00006bbd
    1ec4:	20002e6c 	.word	0x20002e6c
    1ec8:	0000138d 	.word	0x0000138d
    1ecc:	000013b9 	.word	0x000013b9
    1ed0:	00001cd9 	.word	0x00001cd9
    1ed4:	00001481 	.word	0x00001481
    1ed8:	000014a1 	.word	0x000014a1

00001edc <rtc_lib_set_alarm_simple>:
}

//Set RTC from arguments and do cleanup relevant to this project
//void rtc_simple_configuration(uint16_t interval, void(*callback_func)(void), enum rtc_calendar_alarm alarm_number)
void rtc_lib_set_alarm_simple(uint16_t interval, void(*callback_func)(void))
{
    1edc:	b510      	push	{r4, lr}
	//Slight hack to keep it SIMPLE
	static enum rtc_calendar_alarm alarm_number = 0;
	
	//And then set the alarm!
	rtc_lib_set_alarm(interval, callback_func, alarm_number);
    1ede:	4c04      	ldr	r4, [pc, #16]	; (1ef0 <rtc_lib_set_alarm_simple+0x14>)
    1ee0:	7822      	ldrb	r2, [r4, #0]
    1ee2:	4b04      	ldr	r3, [pc, #16]	; (1ef4 <rtc_lib_set_alarm_simple+0x18>)
    1ee4:	4798      	blx	r3
	
	alarm_number++;
    1ee6:	7823      	ldrb	r3, [r4, #0]
    1ee8:	3301      	adds	r3, #1
    1eea:	7023      	strb	r3, [r4, #0]
}
    1eec:	bd10      	pop	{r4, pc}
    1eee:	46c0      	nop			; (mov r8, r8)
    1ef0:	200001dd 	.word	0x200001dd
    1ef4:	00001dfd 	.word	0x00001dfd

00001ef8 <rtc_lib_configure_soft_alarms>:
	configure_rtc_callbacks(callback_func, alarm_number);
}

//Set up handler for soft alarms
void rtc_lib_configure_soft_alarms(void)
{
    1ef8:	b508      	push	{r3, lr}
	//Set up calendar and register handler for soft alarms
	rtc_lib_configure_calendar();
    1efa:	4b07      	ldr	r3, [pc, #28]	; (1f18 <rtc_lib_configure_soft_alarms+0x20>)
    1efc:	4798      	blx	r3
	//init items
	for (int i = 0; i < NO_SOFT_RTC_ALARMS;i++)
	{
		soft_alarm_conf[i].alarm_settings.active = false;
    1efe:	4b07      	ldr	r3, [pc, #28]	; (1f1c <rtc_lib_configure_soft_alarms+0x24>)
    1f00:	2200      	movs	r2, #0
    1f02:	721a      	strb	r2, [r3, #8]
    1f04:	771a      	strb	r2, [r3, #28]
    1f06:	2130      	movs	r1, #48	; 0x30
    1f08:	545a      	strb	r2, [r3, r1]
    1f0a:	2144      	movs	r1, #68	; 0x44
    1f0c:	545a      	strb	r2, [r3, r1]
	}
	rtc_lib_set_alarm_simple(0, rtc_lib_soft_alarm_handler);
    1f0e:	2000      	movs	r0, #0
    1f10:	4903      	ldr	r1, [pc, #12]	; (1f20 <rtc_lib_configure_soft_alarms+0x28>)
    1f12:	4b04      	ldr	r3, [pc, #16]	; (1f24 <rtc_lib_configure_soft_alarms+0x2c>)
    1f14:	4798      	blx	r3
}
    1f16:	bd08      	pop	{r3, pc}
    1f18:	00001d61 	.word	0x00001d61
    1f1c:	20002e80 	.word	0x20002e80
    1f20:	00001c05 	.word	0x00001c05
    1f24:	00001edd 	.word	0x00001edd

00001f28 <rtc_lib_set_soft_alarm_simple>:
//Simple way to set up a soft alarm
void rtc_lib_set_soft_alarm_simple(uint16_t interval, void(*callback_func)(void))
{
    1f28:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f2a:	465f      	mov	r7, fp
    1f2c:	4656      	mov	r6, sl
    1f2e:	464d      	mov	r5, r9
    1f30:	4644      	mov	r4, r8
    1f32:	b4f0      	push	{r4, r5, r6, r7}
    1f34:	b085      	sub	sp, #20
    1f36:	4681      	mov	r9, r0
    1f38:	9101      	str	r1, [sp, #4]
	//Slight hack to keep it SIMPLE
	static uint8_t alarm_number = 0;
	
	//TODO: Write code here
	//Set all parts of the alarm struct. (This is to speed up the interrupt)
	soft_alarm_conf[alarm_number].alarm_settings.alarm_interval_hour = interval / (60 * 60);
    1f3a:	4f2d      	ldr	r7, [pc, #180]	; (1ff0 <rtc_lib_set_soft_alarm_simple+0xc8>)
    1f3c:	783e      	ldrb	r6, [r7, #0]
    1f3e:	4c2d      	ldr	r4, [pc, #180]	; (1ff4 <rtc_lib_set_soft_alarm_simple+0xcc>)
    1f40:	00b1      	lsls	r1, r6, #2
    1f42:	4688      	mov	r8, r1
    1f44:	198d      	adds	r5, r1, r6
    1f46:	00ad      	lsls	r5, r5, #2
    1f48:	4a2b      	ldr	r2, [pc, #172]	; (1ff8 <rtc_lib_set_soft_alarm_simple+0xd0>)
    1f4a:	4693      	mov	fp, r2
    1f4c:	21e1      	movs	r1, #225	; 0xe1
    1f4e:	0109      	lsls	r1, r1, #4
    1f50:	4790      	blx	r2
    1f52:	192d      	adds	r5, r5, r4
    1f54:	46aa      	mov	sl, r5
    1f56:	70a8      	strb	r0, [r5, #2]
	soft_alarm_conf[alarm_number].alarm_settings.alarm_interval_min = interval % (60 * 60) / 60;
    1f58:	4d28      	ldr	r5, [pc, #160]	; (1ffc <rtc_lib_set_soft_alarm_simple+0xd4>)
    1f5a:	4648      	mov	r0, r9
    1f5c:	21e1      	movs	r1, #225	; 0xe1
    1f5e:	0109      	lsls	r1, r1, #4
    1f60:	47a8      	blx	r5
    1f62:	b288      	uxth	r0, r1
    1f64:	213c      	movs	r1, #60	; 0x3c
    1f66:	47d8      	blx	fp
    1f68:	4653      	mov	r3, sl
    1f6a:	7058      	strb	r0, [r3, #1]
	soft_alarm_conf[alarm_number].alarm_settings.alarm_interval_sec = interval % 60;
    1f6c:	4641      	mov	r1, r8
    1f6e:	198b      	adds	r3, r1, r6
    1f70:	009b      	lsls	r3, r3, #2
    1f72:	469a      	mov	sl, r3
    1f74:	4648      	mov	r0, r9
    1f76:	213c      	movs	r1, #60	; 0x3c
    1f78:	47a8      	blx	r5
    1f7a:	4652      	mov	r2, sl
    1f7c:	5511      	strb	r1, [r2, r4]
		
	//Set to active, for future generations
	soft_alarm_conf[alarm_number].alarm_settings.active = true;
    1f7e:	18a6      	adds	r6, r4, r2
    1f80:	2301      	movs	r3, #1
    1f82:	7233      	strb	r3, [r6, #8]
		
	//Get current time to sync alarm and time
	struct rtc_calendar_time time;
	/* Get current time. */
	rtc_calendar_get_time(&rtc_instance, &time);
    1f84:	ae02      	add	r6, sp, #8
    1f86:	481e      	ldr	r0, [pc, #120]	; (2000 <STACK_SIZE>)
    1f88:	1c31      	adds	r1, r6, #0
    1f8a:	4b1e      	ldr	r3, [pc, #120]	; (2004 <STACK_SIZE+0x4>)
    1f8c:	4798      	blx	r3
	
	//Update alarm time to next time
	rtc_lib_update_alarm_time(&time, soft_alarm_conf[alarm_number].alarm_settings);
    1f8e:	783b      	ldrb	r3, [r7, #0]
    1f90:	4698      	mov	r8, r3
    1f92:	009b      	lsls	r3, r3, #2
    1f94:	4443      	add	r3, r8
    1f96:	009b      	lsls	r3, r3, #2
    1f98:	191b      	adds	r3, r3, r4
    1f9a:	4699      	mov	r9, r3
    1f9c:	785a      	ldrb	r2, [r3, #1]
    1f9e:	4693      	mov	fp, r2
    1fa0:	789b      	ldrb	r3, [r3, #2]
    1fa2:	9300      	str	r3, [sp, #0]

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
    1fa4:	4649      	mov	r1, r9
    1fa6:	7808      	ldrb	r0, [r1, #0]
    1fa8:	7833      	ldrb	r3, [r6, #0]
    1faa:	18c0      	adds	r0, r0, r3
		time->second %= 60;
    1fac:	b2c0      	uxtb	r0, r0
    1fae:	213c      	movs	r1, #60	; 0x3c
    1fb0:	47a8      	blx	r5
    1fb2:	7031      	strb	r1, [r6, #0]
		time->minute += active_alarm.alarm_interval_min;
    1fb4:	7870      	ldrb	r0, [r6, #1]
    1fb6:	4458      	add	r0, fp
		time->minute %= 60;
    1fb8:	b2c0      	uxtb	r0, r0
    1fba:	213c      	movs	r1, #60	; 0x3c
    1fbc:	47a8      	blx	r5
    1fbe:	7071      	strb	r1, [r6, #1]
		time->hour += active_alarm.alarm_interval_hour;
    1fc0:	78b0      	ldrb	r0, [r6, #2]
    1fc2:	9a00      	ldr	r2, [sp, #0]
    1fc4:	1810      	adds	r0, r2, r0
		time->hour %= 24;
    1fc6:	b2c0      	uxtb	r0, r0
    1fc8:	2118      	movs	r1, #24
    1fca:	47a8      	blx	r5
    1fcc:	70b1      	strb	r1, [r6, #2]
	
	//Update alarm time to next time
	rtc_lib_update_alarm_time(&time, soft_alarm_conf[alarm_number].alarm_settings);
	
	//Set alarm time to that time
	soft_alarm_conf[alarm_number].next_alarm = time;
    1fce:	464b      	mov	r3, r9
    1fd0:	330c      	adds	r3, #12
    1fd2:	ce06      	ldmia	r6!, {r1, r2}
    1fd4:	c306      	stmia	r3!, {r1, r2}
		
	/* Configure and enable callback */
	soft_alarm_conf[alarm_number].alarm_settings.external_callback_func = callback_func;
    1fd6:	464c      	mov	r4, r9
    1fd8:	9a01      	ldr	r2, [sp, #4]
    1fda:	6062      	str	r2, [r4, #4]
	
	alarm_number++;
    1fdc:	4643      	mov	r3, r8
    1fde:	3301      	adds	r3, #1
    1fe0:	703b      	strb	r3, [r7, #0]
    1fe2:	b005      	add	sp, #20
    1fe4:	bc3c      	pop	{r2, r3, r4, r5}
    1fe6:	4690      	mov	r8, r2
    1fe8:	4699      	mov	r9, r3
    1fea:	46a2      	mov	sl, r4
    1fec:	46ab      	mov	fp, r5
    1fee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ff0:	200001dc 	.word	0x200001dc
    1ff4:	20002e80 	.word	0x20002e80
    1ff8:	00006b35 	.word	0x00006b35
    1ffc:	00006bbd 	.word	0x00006bbd
    2000:	20002e6c 	.word	0x20002e6c
    2004:	0000138d 	.word	0x0000138d

00002008 <sim808_send_command>:
	delay_ms(500);		

	return res;
}

void sim808_send_command(command cmd) {
    2008:	b570      	push	{r4, r5, r6, lr}
    200a:	b084      	sub	sp, #16
    200c:	466c      	mov	r4, sp
    200e:	9000      	str	r0, [sp, #0]
    2010:	9101      	str	r1, [sp, #4]
    2012:	9202      	str	r2, [sp, #8]
	//uint8_t send_string_len = strlen(cmd.cmd)+2;
	//char send_string[50];
	last_command = cmd;
    2014:	4a05      	ldr	r2, [pc, #20]	; (202c <sim808_send_command+0x24>)
    2016:	1c11      	adds	r1, r2, #0
    2018:	cc61      	ldmia	r4!, {r0, r5, r6}
    201a:	c161      	stmia	r1!, {r0, r5, r6}
    201c:	600b      	str	r3, [r1, #0]
	printf("%s\r\n", cmd.cmd);
    201e:	4804      	ldr	r0, [pc, #16]	; (2030 <sim808_send_command+0x28>)
    2020:	9900      	ldr	r1, [sp, #0]
    2022:	4b04      	ldr	r3, [pc, #16]	; (2034 <sim808_send_command+0x2c>)
    2024:	4798      	blx	r3
}
    2026:	b004      	add	sp, #16
    2028:	bd70      	pop	{r4, r5, r6, pc}
    202a:	46c0      	nop			; (mov r8, r8)
    202c:	200006d0 	.word	0x200006d0
    2030:	0000a928 	.word	0x0000a928
    2034:	0000413d 	.word	0x0000413d

00002038 <sim808_parse_response>:
	
	return 0;
	
}

uint8_t sim808_parse_response() {
    2038:	b570      	push	{r4, r5, r6, lr}
    203a:	b082      	sub	sp, #8
	volatile uint8_t result = 0;
    203c:	2200      	movs	r2, #0
    203e:	466b      	mov	r3, sp
    2040:	71da      	strb	r2, [r3, #7]
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
    2042:	4e25      	ldr	r6, [pc, #148]	; (20d8 <sim808_parse_response+0xa0>)
    2044:	2380      	movs	r3, #128	; 0x80
    2046:	5cf3      	ldrb	r3, [r6, r3]
    2048:	b2db      	uxtb	r3, r3
    204a:	466c      	mov	r4, sp
    204c:	71a3      	strb	r3, [r4, #6]
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    204e:	4b23      	ldr	r3, [pc, #140]	; (20dc <sim808_parse_response+0xa4>)
    2050:	685d      	ldr	r5, [r3, #4]
    2052:	1c28      	adds	r0, r5, #0
    2054:	4b22      	ldr	r3, [pc, #136]	; (20e0 <sim808_parse_response+0xa8>)
    2056:	4798      	blx	r3
    2058:	b2c0      	uxtb	r0, r0
    205a:	466b      	mov	r3, sp
    205c:	7160      	strb	r0, [r4, #5]
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    205e:	7962      	ldrb	r2, [r4, #5]
}

uint8_t sim808_parse_response() {
	volatile uint8_t result = 0;
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    2060:	3305      	adds	r3, #5
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    2062:	b2d2      	uxtb	r2, r2
    2064:	5cb1      	ldrb	r1, [r6, r2]
    2066:	b2c9      	uxtb	r1, r1
    2068:	aa01      	add	r2, sp, #4
    206a:	7011      	strb	r1, [r2, #0]
	if(cmp_cmd_len > resp_len) {
    206c:	79a2      	ldrb	r2, [r4, #6]
    206e:	781b      	ldrb	r3, [r3, #0]
    2070:	b2d2      	uxtb	r2, r2
    2072:	429a      	cmp	r2, r3
    2074:	d905      	bls.n	2082 <sim808_parse_response+0x4a>
		SIM808_buf.command[resp_len] = '\0';
    2076:	466b      	mov	r3, sp
    2078:	3305      	adds	r3, #5
    207a:	781b      	ldrb	r3, [r3, #0]
    207c:	b2db      	uxtb	r3, r3
    207e:	2100      	movs	r1, #0
    2080:	54f1      	strb	r1, [r6, r3]
	}
	
	if(strcmp(SIM808_buf.command, last_command.expected_response) == 0) {
    2082:	4815      	ldr	r0, [pc, #84]	; (20d8 <sim808_parse_response+0xa0>)
    2084:	1c29      	adds	r1, r5, #0
    2086:	4b17      	ldr	r3, [pc, #92]	; (20e4 <sim808_parse_response+0xac>)
    2088:	4798      	blx	r3
    208a:	2800      	cmp	r0, #0
    208c:	d102      	bne.n	2094 <sim808_parse_response+0x5c>
		result = 1;
    208e:	2201      	movs	r2, #1
    2090:	466b      	mov	r3, sp
    2092:	71da      	strb	r2, [r3, #7]
	}
	
	SIM808_buf.command[resp_len] = originalChar;	//Reset to original state after comparison
    2094:	466b      	mov	r3, sp
    2096:	3305      	adds	r3, #5
    2098:	781b      	ldrb	r3, [r3, #0]
    209a:	b2db      	uxtb	r3, r3
    209c:	aa01      	add	r2, sp, #4
    209e:	7811      	ldrb	r1, [r2, #0]
    20a0:	b2c9      	uxtb	r1, r1
    20a2:	4a0d      	ldr	r2, [pc, #52]	; (20d8 <sim808_parse_response+0xa0>)
    20a4:	54d1      	strb	r1, [r2, r3]
	
	if(last_command.callback_enabled) {
    20a6:	4b0d      	ldr	r3, [pc, #52]	; (20dc <sim808_parse_response+0xa4>)
    20a8:	7a1b      	ldrb	r3, [r3, #8]
    20aa:	2b00      	cmp	r3, #0
    20ac:	d006      	beq.n	20bc <sim808_parse_response+0x84>
		(*last_command.response_cb)(result, SIM808_buf.command);	
    20ae:	466b      	mov	r3, sp
    20b0:	79d8      	ldrb	r0, [r3, #7]
    20b2:	b2c0      	uxtb	r0, r0
    20b4:	4b09      	ldr	r3, [pc, #36]	; (20dc <sim808_parse_response+0xa4>)
    20b6:	68db      	ldr	r3, [r3, #12]
    20b8:	1c11      	adds	r1, r2, #0
    20ba:	4798      	blx	r3
	}
	
	SIM808_buf.available = 0;
    20bc:	4806      	ldr	r0, [pc, #24]	; (20d8 <sim808_parse_response+0xa0>)
    20be:	2300      	movs	r3, #0
    20c0:	2281      	movs	r2, #129	; 0x81
    20c2:	5483      	strb	r3, [r0, r2]
	SIM808_buf.position = 0;
    20c4:	2280      	movs	r2, #128	; 0x80
    20c6:	5483      	strb	r3, [r0, r2]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
    20c8:	2100      	movs	r1, #0
    20ca:	4b07      	ldr	r3, [pc, #28]	; (20e8 <sim808_parse_response+0xb0>)
    20cc:	4798      	blx	r3
	
	return result;
    20ce:	466b      	mov	r3, sp
    20d0:	79d8      	ldrb	r0, [r3, #7]
    20d2:	b2c0      	uxtb	r0, r0
}
    20d4:	b002      	add	sp, #8
    20d6:	bd70      	pop	{r4, r5, r6, pc}
    20d8:	20000b4c 	.word	0x20000b4c
    20dc:	200006d0 	.word	0x200006d0
    20e0:	000041d9 	.word	0x000041d9
    20e4:	000041b5 	.word	0x000041b5
    20e8:	0000412b 	.word	0x0000412b

000020ec <sim808_parse_response_wait>:
	//char send_string[50];
	last_command = cmd;
	printf("%s\r\n", cmd.cmd);
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
    20ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    20ee:	b083      	sub	sp, #12
    20f0:	1c05      	adds	r5, r0, #0
	volatile uint16_t i = 0;
    20f2:	466b      	mov	r3, sp
    20f4:	2200      	movs	r2, #0
    20f6:	80da      	strh	r2, [r3, #6]
    20f8:	3306      	adds	r3, #6
	
	while(i < timeout) {
    20fa:	881b      	ldrh	r3, [r3, #0]
    20fc:	b29b      	uxth	r3, r3
    20fe:	4298      	cmp	r0, r3
    2100:	d91c      	bls.n	213c <sim808_parse_response_wait+0x50>
		if(SIM808_buf.available == 1) {
    2102:	2381      	movs	r3, #129	; 0x81
    2104:	4a0f      	ldr	r2, [pc, #60]	; (2144 <sim808_parse_response_wait+0x58>)
    2106:	5cd3      	ldrb	r3, [r2, r3]
    2108:	2b01      	cmp	r3, #1
    210a:	d107      	bne.n	211c <sim808_parse_response_wait+0x30>
    210c:	e003      	b.n	2116 <sim808_parse_response_wait+0x2a>
    210e:	2381      	movs	r3, #129	; 0x81
    2110:	5cfb      	ldrb	r3, [r7, r3]
    2112:	2b01      	cmp	r3, #1
    2114:	d106      	bne.n	2124 <sim808_parse_response_wait+0x38>
			return sim808_parse_response();
    2116:	4b0c      	ldr	r3, [pc, #48]	; (2148 <sim808_parse_response_wait+0x5c>)
    2118:	4798      	blx	r3
    211a:	e010      	b.n	213e <sim808_parse_response_wait+0x52>
		}
		delay_ms(1);
    211c:	4e0b      	ldr	r6, [pc, #44]	; (214c <sim808_parse_response_wait+0x60>)
		i++;
    211e:	466c      	mov	r4, sp
    2120:	3406      	adds	r4, #6

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
		if(SIM808_buf.available == 1) {
    2122:	4f08      	ldr	r7, [pc, #32]	; (2144 <sim808_parse_response_wait+0x58>)
			return sim808_parse_response();
		}
		delay_ms(1);
    2124:	2001      	movs	r0, #1
    2126:	47b0      	blx	r6
		i++;
    2128:	8823      	ldrh	r3, [r4, #0]
    212a:	3301      	adds	r3, #1
    212c:	b29b      	uxth	r3, r3
    212e:	8023      	strh	r3, [r4, #0]
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
    2130:	8823      	ldrh	r3, [r4, #0]
    2132:	b29b      	uxth	r3, r3
    2134:	42ab      	cmp	r3, r5
    2136:	d3ea      	bcc.n	210e <sim808_parse_response_wait+0x22>
		}
		delay_ms(1);
		i++;
	}
	
	return 0;
    2138:	2000      	movs	r0, #0
    213a:	e000      	b.n	213e <sim808_parse_response_wait+0x52>
    213c:	2000      	movs	r0, #0
	
}
    213e:	b003      	add	sp, #12
    2140:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2142:	46c0      	nop			; (mov r8, r8)
    2144:	20000b4c 	.word	0x20000b4c
    2148:	00002039 	.word	0x00002039
    214c:	000022d5 	.word	0x000022d5

00002150 <ssd1306_clear_buffer>:
 *  Author: jiut0001
 */ 

#include "spi_display.h"

void ssd1306_clear_buffer() {
    2150:	b510      	push	{r4, lr}
    2152:	b082      	sub	sp, #8
	gfx_mono_draw_filled_rect(0, 0, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);
    2154:	2300      	movs	r3, #0
    2156:	9300      	str	r3, [sp, #0]
    2158:	2000      	movs	r0, #0
    215a:	2100      	movs	r1, #0
    215c:	2280      	movs	r2, #128	; 0x80
    215e:	2340      	movs	r3, #64	; 0x40
    2160:	4c01      	ldr	r4, [pc, #4]	; (2168 <ssd1306_clear_buffer+0x18>)
    2162:	47a0      	blx	r4
    2164:	b002      	add	sp, #8
    2166:	bd10      	pop	{r4, pc}
    2168:	00000979 	.word	0x00000979

0000216c <configure_tc_cadence>:
#include <asf.h>
#include "timer_subsystem.h"

//Set up timer for cadence sensor
void configure_tc_cadence(void )
{
    216c:	b510      	push	{r4, lr}
    216e:	b08e      	sub	sp, #56	; 0x38
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    2170:	aa01      	add	r2, sp, #4
    2172:	2300      	movs	r3, #0
    2174:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    2176:	2100      	movs	r1, #0
    2178:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    217a:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    217c:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    217e:	7051      	strb	r1, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    2180:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    2182:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    2184:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    2186:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    2188:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    218a:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    218c:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    218e:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    2190:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    2192:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    2194:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    2196:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    2198:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    219a:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	
	//Set clocksource 
	config_tc.clock_source	= GCLK_GENERATOR_2;
    219c:	2302      	movs	r3, #2
    219e:	7013      	strb	r3, [r2, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1;
	
	config_tc.counter_16_bit.value = 0x00;
	

	tc_init(&cadence_timer_instance, TC4, &config_tc);
    21a0:	4c07      	ldr	r4, [pc, #28]	; (21c0 <configure_tc_cadence+0x54>)
    21a2:	1c20      	adds	r0, r4, #0
    21a4:	4907      	ldr	r1, [pc, #28]	; (21c4 <configure_tc_cadence+0x58>)
    21a6:	4b08      	ldr	r3, [pc, #32]	; (21c8 <configure_tc_cadence+0x5c>)
    21a8:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    21aa:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    21ac:	217f      	movs	r1, #127	; 0x7f
    21ae:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    21b0:	438b      	bics	r3, r1
    21b2:	d1fc      	bne.n	21ae <configure_tc_cadence+0x42>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    21b4:	8811      	ldrh	r1, [r2, #0]
    21b6:	2302      	movs	r3, #2
    21b8:	430b      	orrs	r3, r1
    21ba:	8013      	strh	r3, [r2, #0]
	tc_enable(&cadence_timer_instance);
}
    21bc:	b00e      	add	sp, #56	; 0x38
    21be:	bd10      	pop	{r4, pc}
    21c0:	20002db8 	.word	0x20002db8
    21c4:	42003000 	.word	0x42003000
    21c8:	00003a39 	.word	0x00003a39

000021cc <configure_tc_bg>:

//Set up timer, for fast periods
void configure_tc_bg(uint8_t period)
{
    21cc:	b510      	push	{r4, lr}
    21ce:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    21d0:	aa01      	add	r2, sp, #4
    21d2:	2300      	movs	r3, #0
    21d4:	2100      	movs	r1, #0
    21d6:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    21d8:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    21da:	2400      	movs	r4, #0
    21dc:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    21de:	7054      	strb	r4, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    21e0:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    21e2:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    21e4:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    21e6:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    21e8:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    21ea:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    21ec:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    21ee:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    21f0:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    21f2:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    21f4:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    21f6:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    21f8:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    21fa:	2304      	movs	r3, #4
    21fc:	7093      	strb	r3, [r2, #2]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64;
    21fe:	23a0      	movs	r3, #160	; 0xa0
    2200:	00db      	lsls	r3, r3, #3
    2202:	8093      	strh	r3, [r2, #4]
	
	config_tc.counter_8_bit.compare_capture_channel[0] = period;
    2204:	232a      	movs	r3, #42	; 0x2a
    2206:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.period = period;
    2208:	2329      	movs	r3, #41	; 0x29
    220a:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.value = 0x00;
    220c:	2328      	movs	r3, #40	; 0x28
    220e:	54d4      	strb	r4, [r2, r3]
	
	config_tc.pwm_channel[0].enabled = false;
	tc_init(&display_timer_instance, TC3, &config_tc);
    2210:	4c07      	ldr	r4, [pc, #28]	; (2230 <configure_tc_bg+0x64>)
    2212:	1c20      	adds	r0, r4, #0
    2214:	4907      	ldr	r1, [pc, #28]	; (2234 <configure_tc_bg+0x68>)
    2216:	4b08      	ldr	r3, [pc, #32]	; (2238 <configure_tc_bg+0x6c>)
    2218:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    221a:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    221c:	217f      	movs	r1, #127	; 0x7f
    221e:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    2220:	438b      	bics	r3, r1
    2222:	d1fc      	bne.n	221e <configure_tc_bg+0x52>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    2224:	8811      	ldrh	r1, [r2, #0]
    2226:	2302      	movs	r3, #2
    2228:	430b      	orrs	r3, r1
    222a:	8013      	strh	r3, [r2, #0]
	tc_enable(&display_timer_instance);
}
    222c:	b00e      	add	sp, #56	; 0x38
    222e:	bd10      	pop	{r4, pc}
    2230:	20002d40 	.word	0x20002d40
    2234:	42002c00 	.word	0x42002c00
    2238:	00003a39 	.word	0x00003a39

0000223c <configure_tc>:


//Set up timers:
void configure_tc( )
{
    223c:	b508      	push	{r3, lr}

  //configure_tc_logger( );
  configure_tc_bg( 0xff);
    223e:	20ff      	movs	r0, #255	; 0xff
    2240:	4b01      	ldr	r3, [pc, #4]	; (2248 <configure_tc+0xc>)
    2242:	4798      	blx	r3
}
    2244:	bd08      	pop	{r3, pc}
    2246:	46c0      	nop			; (mov r8, r8)
    2248:	000021cd 	.word	0x000021cd

0000224c <configure_tc_callbacks>:

//Register in callback
void configure_tc_callbacks(tc_callback_t callback_func)
{
    224c:	b510      	push	{r4, lr}
    224e:	1c01      	adds	r1, r0, #0
	tc_register_callback(	&display_timer_instance,	callback_func, TC_CALLBACK_OVERFLOW);
    2250:	4c0c      	ldr	r4, [pc, #48]	; (2284 <configure_tc_callbacks+0x38>)
    2252:	1c20      	adds	r0, r4, #0
    2254:	2200      	movs	r2, #0
    2256:	4b0c      	ldr	r3, [pc, #48]	; (2288 <configure_tc_callbacks+0x3c>)
    2258:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    225a:	6820      	ldr	r0, [r4, #0]
    225c:	4b0b      	ldr	r3, [pc, #44]	; (228c <configure_tc_callbacks+0x40>)
    225e:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    2260:	4b0b      	ldr	r3, [pc, #44]	; (2290 <configure_tc_callbacks+0x44>)
    2262:	5c1b      	ldrb	r3, [r3, r0]
    2264:	211f      	movs	r1, #31
    2266:	4019      	ands	r1, r3
    2268:	2301      	movs	r3, #1
    226a:	1c1a      	adds	r2, r3, #0
    226c:	408a      	lsls	r2, r1
    226e:	1c11      	adds	r1, r2, #0
    2270:	4a08      	ldr	r2, [pc, #32]	; (2294 <configure_tc_callbacks+0x48>)
    2272:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    2274:	7e61      	ldrb	r1, [r4, #25]
    2276:	2201      	movs	r2, #1
    2278:	430a      	orrs	r2, r1
    227a:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    227c:	6822      	ldr	r2, [r4, #0]
    227e:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&display_timer_instance, TC_CALLBACK_OVERFLOW);
}
    2280:	bd10      	pop	{r4, pc}
    2282:	46c0      	nop			; (mov r8, r8)
    2284:	20002d40 	.word	0x20002d40
    2288:	00003cdd 	.word	0x00003cdd
    228c:	00003a01 	.word	0x00003a01
    2290:	0000aaec 	.word	0x0000aaec
    2294:	e000e100 	.word	0xe000e100

00002298 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    2298:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    229a:	2000      	movs	r0, #0
    229c:	4b08      	ldr	r3, [pc, #32]	; (22c0 <delay_init+0x28>)
    229e:	4798      	blx	r3
	cycles_per_ms /= 1000;
    22a0:	4c08      	ldr	r4, [pc, #32]	; (22c4 <delay_init+0x2c>)
    22a2:	21fa      	movs	r1, #250	; 0xfa
    22a4:	0089      	lsls	r1, r1, #2
    22a6:	47a0      	blx	r4
    22a8:	4b07      	ldr	r3, [pc, #28]	; (22c8 <delay_init+0x30>)
    22aa:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    22ac:	21fa      	movs	r1, #250	; 0xfa
    22ae:	0089      	lsls	r1, r1, #2
    22b0:	47a0      	blx	r4
    22b2:	4b06      	ldr	r3, [pc, #24]	; (22cc <delay_init+0x34>)
    22b4:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    22b6:	2205      	movs	r2, #5
    22b8:	4b05      	ldr	r3, [pc, #20]	; (22d0 <delay_init+0x38>)
    22ba:	601a      	str	r2, [r3, #0]
}
    22bc:	bd10      	pop	{r4, pc}
    22be:	46c0      	nop			; (mov r8, r8)
    22c0:	000037b1 	.word	0x000037b1
    22c4:	00006b35 	.word	0x00006b35
    22c8:	20000104 	.word	0x20000104
    22cc:	20000100 	.word	0x20000100
    22d0:	e000e010 	.word	0xe000e010

000022d4 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    22d4:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    22d6:	4b08      	ldr	r3, [pc, #32]	; (22f8 <delay_cycles_ms+0x24>)
    22d8:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    22da:	4a08      	ldr	r2, [pc, #32]	; (22fc <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    22dc:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    22de:	2180      	movs	r1, #128	; 0x80
    22e0:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    22e2:	e006      	b.n	22f2 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    22e4:	2c00      	cmp	r4, #0
    22e6:	d004      	beq.n	22f2 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    22e8:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    22ea:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    22ec:	6813      	ldr	r3, [r2, #0]
    22ee:	420b      	tst	r3, r1
    22f0:	d0fc      	beq.n	22ec <delay_cycles_ms+0x18>
    22f2:	3801      	subs	r0, #1
    22f4:	d2f6      	bcs.n	22e4 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    22f6:	bd30      	pop	{r4, r5, pc}
    22f8:	20000104 	.word	0x20000104
    22fc:	e000e010 	.word	0xe000e010

00002300 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    2300:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    2302:	2200      	movs	r2, #0
    2304:	2300      	movs	r3, #0
    2306:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    2308:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    230a:	2100      	movs	r1, #0
    230c:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    230e:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    2310:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    2312:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
    2314:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    2316:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    2318:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    231a:	24c0      	movs	r4, #192	; 0xc0
    231c:	0164      	lsls	r4, r4, #5
    231e:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    2320:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    2322:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
    2324:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
    2326:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
    2328:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    232a:	242a      	movs	r4, #42	; 0x2a
    232c:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
    232e:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
    2330:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
    2332:	2424      	movs	r4, #36	; 0x24
    2334:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    2336:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    2338:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    233a:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
    233c:	232b      	movs	r3, #43	; 0x2b
    233e:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
    2340:	232c      	movs	r3, #44	; 0x2c
    2342:	54c1      	strb	r1, [r0, r3]
}
    2344:	bd10      	pop	{r4, pc}
    2346:	46c0      	nop			; (mov r8, r8)

00002348 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    2348:	b5f0      	push	{r4, r5, r6, r7, lr}
    234a:	465f      	mov	r7, fp
    234c:	4656      	mov	r6, sl
    234e:	464d      	mov	r5, r9
    2350:	4644      	mov	r4, r8
    2352:	b4f0      	push	{r4, r5, r6, r7}
    2354:	b099      	sub	sp, #100	; 0x64
    2356:	1c06      	adds	r6, r0, #0
    2358:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    235a:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    235c:	4bbc      	ldr	r3, [pc, #752]	; (2650 <adc_init+0x308>)
    235e:	6a18      	ldr	r0, [r3, #32]
    2360:	2280      	movs	r2, #128	; 0x80
    2362:	0252      	lsls	r2, r2, #9
    2364:	4302      	orrs	r2, r0
    2366:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    2368:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    236a:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    236c:	07da      	lsls	r2, r3, #31
    236e:	d500      	bpl.n	2372 <adc_init+0x2a>
    2370:	e1f6      	b.n	2760 <adc_init+0x418>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    2372:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    2374:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    2376:	0799      	lsls	r1, r3, #30
    2378:	d500      	bpl.n	237c <adc_init+0x34>
    237a:	e1f1      	b.n	2760 <adc_init+0x418>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    237c:	7863      	ldrb	r3, [r4, #1]
    237e:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    2380:	2b00      	cmp	r3, #0
    2382:	d000      	beq.n	2386 <adc_init+0x3e>
    2384:	e1dc      	b.n	2740 <adc_init+0x3f8>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    2386:	4bb3      	ldr	r3, [pc, #716]	; (2654 <adc_init+0x30c>)
    2388:	6c19      	ldr	r1, [r3, #64]	; 0x40
    238a:	2204      	movs	r2, #4
    238c:	430a      	orrs	r2, r1
    238e:	641a      	str	r2, [r3, #64]	; 0x40
    2390:	e1d6      	b.n	2740 <adc_init+0x3f8>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    2392:	7d23      	ldrb	r3, [r4, #20]
    2394:	2b00      	cmp	r3, #0
    2396:	d102      	bne.n	239e <adc_init+0x56>
			!config->freerunning) {
		module_inst->software_trigger = true;
    2398:	2301      	movs	r3, #1
    239a:	7773      	strb	r3, [r6, #29]
    239c:	e001      	b.n	23a2 <adc_init+0x5a>
	} else {
		module_inst->software_trigger = false;
    239e:	2300      	movs	r3, #0
    23a0:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    23a2:	6832      	ldr	r2, [r6, #0]
    23a4:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    23a6:	7823      	ldrb	r3, [r4, #0]
    23a8:	4668      	mov	r0, sp
    23aa:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    23ac:	201e      	movs	r0, #30
    23ae:	a902      	add	r1, sp, #8
    23b0:	4ba9      	ldr	r3, [pc, #676]	; (2658 <adc_init+0x310>)
    23b2:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    23b4:	201e      	movs	r0, #30
    23b6:	4ba9      	ldr	r3, [pc, #676]	; (265c <adc_init+0x314>)
    23b8:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    23ba:	232c      	movs	r3, #44	; 0x2c
    23bc:	5ce3      	ldrb	r3, [r4, r3]
    23be:	2b00      	cmp	r3, #0
    23c0:	d042      	beq.n	2448 <adc_init+0x100>
		uint8_t offset = config->pin_scan.offset_start_scan;
    23c2:	222b      	movs	r2, #43	; 0x2b
    23c4:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    23c6:	7b21      	ldrb	r1, [r4, #12]
    23c8:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
    23ca:	194a      	adds	r2, r1, r5
    23cc:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
    23ce:	18d3      	adds	r3, r2, r3
    23d0:	b2db      	uxtb	r3, r3
    23d2:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    23d4:	429a      	cmp	r2, r3
    23d6:	d221      	bcs.n	241c <adc_init+0xd4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    23d8:	4aa1      	ldr	r2, [pc, #644]	; (2660 <adc_init+0x318>)
    23da:	4693      	mov	fp, r2
    23dc:	4ba1      	ldr	r3, [pc, #644]	; (2664 <adc_init+0x31c>)
    23de:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    23e0:	270f      	movs	r7, #15
    23e2:	402f      	ands	r7, r5
    23e4:	7b23      	ldrb	r3, [r4, #12]
    23e6:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    23e8:	a804      	add	r0, sp, #16
    23ea:	4659      	mov	r1, fp
    23ec:	2250      	movs	r2, #80	; 0x50
    23ee:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    23f0:	2f13      	cmp	r7, #19
    23f2:	d80c      	bhi.n	240e <adc_init+0xc6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    23f4:	00bf      	lsls	r7, r7, #2
    23f6:	ab04      	add	r3, sp, #16
    23f8:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    23fa:	a903      	add	r1, sp, #12
    23fc:	2300      	movs	r3, #0
    23fe:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2400:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    2402:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    2404:	2301      	movs	r3, #1
    2406:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    2408:	b2c0      	uxtb	r0, r0
    240a:	4a97      	ldr	r2, [pc, #604]	; (2668 <adc_init+0x320>)
    240c:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
    240e:	3501      	adds	r5, #1
    2410:	b2ed      	uxtb	r5, r5
    2412:	4640      	mov	r0, r8
    2414:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    2416:	b2db      	uxtb	r3, r3
    2418:	454b      	cmp	r3, r9
    241a:	d3e1      	bcc.n	23e0 <adc_init+0x98>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
    241c:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    241e:	a804      	add	r0, sp, #16
    2420:	498f      	ldr	r1, [pc, #572]	; (2660 <adc_init+0x318>)
    2422:	2250      	movs	r2, #80	; 0x50
    2424:	4b8f      	ldr	r3, [pc, #572]	; (2664 <adc_init+0x31c>)
    2426:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    2428:	2d13      	cmp	r5, #19
    242a:	d837      	bhi.n	249c <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    242c:	00ad      	lsls	r5, r5, #2
    242e:	ab04      	add	r3, sp, #16
    2430:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2432:	a903      	add	r1, sp, #12
    2434:	2300      	movs	r3, #0
    2436:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2438:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    243a:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    243c:	2301      	movs	r3, #1
    243e:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    2440:	b2c0      	uxtb	r0, r0
    2442:	4b89      	ldr	r3, [pc, #548]	; (2668 <adc_init+0x320>)
    2444:	4798      	blx	r3
    2446:	e029      	b.n	249c <adc_init+0x154>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
    2448:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    244a:	a804      	add	r0, sp, #16
    244c:	4984      	ldr	r1, [pc, #528]	; (2660 <adc_init+0x318>)
    244e:	2250      	movs	r2, #80	; 0x50
    2450:	4b84      	ldr	r3, [pc, #528]	; (2664 <adc_init+0x31c>)
    2452:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    2454:	2d13      	cmp	r5, #19
    2456:	d80c      	bhi.n	2472 <adc_init+0x12a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    2458:	00ad      	lsls	r5, r5, #2
    245a:	ab04      	add	r3, sp, #16
    245c:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    245e:	a903      	add	r1, sp, #12
    2460:	2300      	movs	r3, #0
    2462:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2464:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    2466:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    2468:	2301      	movs	r3, #1
    246a:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    246c:	b2c0      	uxtb	r0, r0
    246e:	4b7e      	ldr	r3, [pc, #504]	; (2668 <adc_init+0x320>)
    2470:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
    2472:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    2474:	a804      	add	r0, sp, #16
    2476:	497a      	ldr	r1, [pc, #488]	; (2660 <adc_init+0x318>)
    2478:	2250      	movs	r2, #80	; 0x50
    247a:	4b7a      	ldr	r3, [pc, #488]	; (2664 <adc_init+0x31c>)
    247c:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    247e:	2d13      	cmp	r5, #19
    2480:	d80c      	bhi.n	249c <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    2482:	00ad      	lsls	r5, r5, #2
    2484:	ab04      	add	r3, sp, #16
    2486:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2488:	a903      	add	r1, sp, #12
    248a:	2300      	movs	r3, #0
    248c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    248e:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    2490:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    2492:	2301      	movs	r3, #1
    2494:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    2496:	b2c0      	uxtb	r0, r0
    2498:	4b73      	ldr	r3, [pc, #460]	; (2668 <adc_init+0x320>)
    249a:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    249c:	7d63      	ldrb	r3, [r4, #21]
    249e:	009b      	lsls	r3, r3, #2
    24a0:	b2db      	uxtb	r3, r3
    24a2:	9901      	ldr	r1, [sp, #4]
    24a4:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    24a6:	7da3      	ldrb	r3, [r4, #22]
    24a8:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
    24aa:	7862      	ldrb	r2, [r4, #1]
    24ac:	4313      	orrs	r3, r2
    24ae:	b2db      	uxtb	r3, r3
    24b0:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    24b2:	7923      	ldrb	r3, [r4, #4]
    24b4:	2b34      	cmp	r3, #52	; 0x34
    24b6:	d900      	bls.n	24ba <adc_init+0x172>
    24b8:	e140      	b.n	273c <adc_init+0x3f4>
    24ba:	009b      	lsls	r3, r3, #2
    24bc:	4a6b      	ldr	r2, [pc, #428]	; (266c <adc_init+0x324>)
    24be:	58d3      	ldr	r3, [r2, r3]
    24c0:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    24c2:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    24c4:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    24c6:	2301      	movs	r3, #1
    24c8:	e01a      	b.n	2500 <adc_init+0x1b8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    24ca:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
    24cc:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    24ce:	2510      	movs	r5, #16
    24d0:	e016      	b.n	2500 <adc_init+0x1b8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    24d2:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    24d4:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    24d6:	2301      	movs	r3, #1
    24d8:	e012      	b.n	2500 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    24da:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    24dc:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    24de:	2300      	movs	r3, #0
    24e0:	e00e      	b.n	2500 <adc_init+0x1b8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    24e2:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    24e4:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    24e6:	2300      	movs	r3, #0
    24e8:	e00a      	b.n	2500 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    24ea:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    24ec:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    24ee:	2300      	movs	r3, #0
    24f0:	e006      	b.n	2500 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    24f2:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    24f4:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    24f6:	2300      	movs	r3, #0
    24f8:	e002      	b.n	2500 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    24fa:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    24fc:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    24fe:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    2500:	011b      	lsls	r3, r3, #4
    2502:	2170      	movs	r1, #112	; 0x70
    2504:	400b      	ands	r3, r1
    2506:	4313      	orrs	r3, r2
    2508:	9a01      	ldr	r2, [sp, #4]
    250a:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    250c:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
    250e:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    2510:	2b3f      	cmp	r3, #63	; 0x3f
    2512:	d900      	bls.n	2516 <adc_init+0x1ce>
    2514:	e124      	b.n	2760 <adc_init+0x418>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    2516:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2518:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    251a:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    251c:	b25b      	sxtb	r3, r3
    251e:	2b00      	cmp	r3, #0
    2520:	dbfb      	blt.n	251a <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    2522:	7ce2      	ldrb	r2, [r4, #19]
    2524:	8863      	ldrh	r3, [r4, #2]
    2526:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    2528:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    252a:	5ca2      	ldrb	r2, [r4, r2]
    252c:	00d2      	lsls	r2, r2, #3
    252e:	4313      	orrs	r3, r2
    2530:	7d22      	ldrb	r2, [r4, #20]
    2532:	0092      	lsls	r2, r2, #2
    2534:	4313      	orrs	r3, r2
    2536:	7ca2      	ldrb	r2, [r4, #18]
    2538:	0052      	lsls	r2, r2, #1
    253a:	4313      	orrs	r3, r2
    253c:	432b      	orrs	r3, r5
    253e:	9801      	ldr	r0, [sp, #4]
    2540:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    2542:	7e23      	ldrb	r3, [r4, #24]
    2544:	2b00      	cmp	r3, #0
    2546:	d101      	bne.n	254c <adc_init+0x204>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2548:	6831      	ldr	r1, [r6, #0]
    254a:	e097      	b.n	267c <adc_init+0x334>
		switch (resolution) {
    254c:	2d10      	cmp	r5, #16
    254e:	d05f      	beq.n	2610 <adc_init+0x2c8>
    2550:	d802      	bhi.n	2558 <adc_init+0x210>
    2552:	2d00      	cmp	r5, #0
    2554:	d03c      	beq.n	25d0 <adc_init+0x288>
    2556:	e7f7      	b.n	2548 <adc_init+0x200>
    2558:	2d20      	cmp	r5, #32
    255a:	d019      	beq.n	2590 <adc_init+0x248>
    255c:	2d30      	cmp	r5, #48	; 0x30
    255e:	d1f3      	bne.n	2548 <adc_init+0x200>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    2560:	7ce2      	ldrb	r2, [r4, #19]
    2562:	2a00      	cmp	r2, #0
    2564:	d00a      	beq.n	257c <adc_init+0x234>
					(config->window.window_lower_value > 127 ||
    2566:	69e2      	ldr	r2, [r4, #28]
    2568:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    256a:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    256c:	2aff      	cmp	r2, #255	; 0xff
    256e:	d900      	bls.n	2572 <adc_init+0x22a>
    2570:	e0f6      	b.n	2760 <adc_init+0x418>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    2572:	6a22      	ldr	r2, [r4, #32]
    2574:	3280      	adds	r2, #128	; 0x80
    2576:	2aff      	cmp	r2, #255	; 0xff
    2578:	d900      	bls.n	257c <adc_init+0x234>
    257a:	e0f1      	b.n	2760 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    257c:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    257e:	69e1      	ldr	r1, [r4, #28]
    2580:	29ff      	cmp	r1, #255	; 0xff
    2582:	dd00      	ble.n	2586 <adc_init+0x23e>
    2584:	e0ec      	b.n	2760 <adc_init+0x418>
    2586:	6a22      	ldr	r2, [r4, #32]
    2588:	2aff      	cmp	r2, #255	; 0xff
    258a:	dd00      	ble.n	258e <adc_init+0x246>
    258c:	e0e8      	b.n	2760 <adc_init+0x418>
    258e:	e7db      	b.n	2548 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    2590:	7ce2      	ldrb	r2, [r4, #19]
    2592:	2a00      	cmp	r2, #0
    2594:	d011      	beq.n	25ba <adc_init+0x272>
					(config->window.window_lower_value > 511 ||
    2596:	69e0      	ldr	r0, [r4, #28]
    2598:	2280      	movs	r2, #128	; 0x80
    259a:	0092      	lsls	r2, r2, #2
    259c:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    259e:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    25a0:	4a33      	ldr	r2, [pc, #204]	; (2670 <adc_init+0x328>)
    25a2:	4291      	cmp	r1, r2
    25a4:	d900      	bls.n	25a8 <adc_init+0x260>
    25a6:	e0db      	b.n	2760 <adc_init+0x418>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    25a8:	6a20      	ldr	r0, [r4, #32]
    25aa:	2280      	movs	r2, #128	; 0x80
    25ac:	0092      	lsls	r2, r2, #2
    25ae:	1881      	adds	r1, r0, r2
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    25b0:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    25b2:	4a2f      	ldr	r2, [pc, #188]	; (2670 <adc_init+0x328>)
    25b4:	4291      	cmp	r1, r2
    25b6:	d900      	bls.n	25ba <adc_init+0x272>
    25b8:	e0d2      	b.n	2760 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    25ba:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    25bc:	4a2c      	ldr	r2, [pc, #176]	; (2670 <adc_init+0x328>)
    25be:	69e1      	ldr	r1, [r4, #28]
    25c0:	4291      	cmp	r1, r2
    25c2:	dd00      	ble.n	25c6 <adc_init+0x27e>
    25c4:	e0cc      	b.n	2760 <adc_init+0x418>
    25c6:	6a21      	ldr	r1, [r4, #32]
    25c8:	4291      	cmp	r1, r2
    25ca:	dd00      	ble.n	25ce <adc_init+0x286>
    25cc:	e0c8      	b.n	2760 <adc_init+0x418>
    25ce:	e7bb      	b.n	2548 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    25d0:	7ce2      	ldrb	r2, [r4, #19]
    25d2:	2a00      	cmp	r2, #0
    25d4:	d011      	beq.n	25fa <adc_init+0x2b2>
					(config->window.window_lower_value > 2047 ||
    25d6:	69e2      	ldr	r2, [r4, #28]
    25d8:	2080      	movs	r0, #128	; 0x80
    25da:	0100      	lsls	r0, r0, #4
    25dc:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    25de:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    25e0:	4a24      	ldr	r2, [pc, #144]	; (2674 <adc_init+0x32c>)
    25e2:	4291      	cmp	r1, r2
    25e4:	d900      	bls.n	25e8 <adc_init+0x2a0>
    25e6:	e0bb      	b.n	2760 <adc_init+0x418>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    25e8:	6a22      	ldr	r2, [r4, #32]
    25ea:	2080      	movs	r0, #128	; 0x80
    25ec:	0100      	lsls	r0, r0, #4
    25ee:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    25f0:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    25f2:	4a20      	ldr	r2, [pc, #128]	; (2674 <adc_init+0x32c>)
    25f4:	4291      	cmp	r1, r2
    25f6:	d900      	bls.n	25fa <adc_init+0x2b2>
    25f8:	e0b2      	b.n	2760 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    25fa:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    25fc:	4a1d      	ldr	r2, [pc, #116]	; (2674 <adc_init+0x32c>)
    25fe:	69e1      	ldr	r1, [r4, #28]
    2600:	4291      	cmp	r1, r2
    2602:	dd00      	ble.n	2606 <adc_init+0x2be>
    2604:	e0ac      	b.n	2760 <adc_init+0x418>
    2606:	6a21      	ldr	r1, [r4, #32]
    2608:	4291      	cmp	r1, r2
    260a:	dd00      	ble.n	260e <adc_init+0x2c6>
    260c:	e0a8      	b.n	2760 <adc_init+0x418>
    260e:	e79b      	b.n	2548 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    2610:	7ce2      	ldrb	r2, [r4, #19]
    2612:	2a00      	cmp	r2, #0
    2614:	d011      	beq.n	263a <adc_init+0x2f2>
					(config->window.window_lower_value > 32767 ||
    2616:	69e2      	ldr	r2, [r4, #28]
    2618:	2080      	movs	r0, #128	; 0x80
    261a:	0200      	lsls	r0, r0, #8
    261c:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    261e:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    2620:	4a15      	ldr	r2, [pc, #84]	; (2678 <adc_init+0x330>)
    2622:	4291      	cmp	r1, r2
    2624:	d900      	bls.n	2628 <adc_init+0x2e0>
    2626:	e09b      	b.n	2760 <adc_init+0x418>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    2628:	6a22      	ldr	r2, [r4, #32]
    262a:	2080      	movs	r0, #128	; 0x80
    262c:	0200      	lsls	r0, r0, #8
    262e:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2630:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    2632:	4a11      	ldr	r2, [pc, #68]	; (2678 <adc_init+0x330>)
    2634:	4291      	cmp	r1, r2
    2636:	d900      	bls.n	263a <adc_init+0x2f2>
    2638:	e092      	b.n	2760 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    263a:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    263c:	4a0e      	ldr	r2, [pc, #56]	; (2678 <adc_init+0x330>)
    263e:	69e1      	ldr	r1, [r4, #28]
    2640:	4291      	cmp	r1, r2
    2642:	dd00      	ble.n	2646 <adc_init+0x2fe>
    2644:	e08c      	b.n	2760 <adc_init+0x418>
    2646:	6a21      	ldr	r1, [r4, #32]
    2648:	4291      	cmp	r1, r2
    264a:	dd00      	ble.n	264e <adc_init+0x306>
    264c:	e088      	b.n	2760 <adc_init+0x418>
    264e:	e77b      	b.n	2548 <adc_init+0x200>
    2650:	40000400 	.word	0x40000400
    2654:	40000800 	.word	0x40000800
    2658:	000038c9 	.word	0x000038c9
    265c:	0000383d 	.word	0x0000383d
    2660:	0000abc4 	.word	0x0000abc4
    2664:	00004119 	.word	0x00004119
    2668:	000039a5 	.word	0x000039a5
    266c:	0000aaf0 	.word	0x0000aaf0
    2670:	000003ff 	.word	0x000003ff
    2674:	00000fff 	.word	0x00000fff
    2678:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    267c:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
    267e:	b252      	sxtb	r2, r2
    2680:	2a00      	cmp	r2, #0
    2682:	dbfb      	blt.n	267c <adc_init+0x334>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    2684:	9a01      	ldr	r2, [sp, #4]
    2686:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2688:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    268a:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    268c:	b25b      	sxtb	r3, r3
    268e:	2b00      	cmp	r3, #0
    2690:	dbfb      	blt.n	268a <adc_init+0x342>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    2692:	8ba3      	ldrh	r3, [r4, #28]
    2694:	9801      	ldr	r0, [sp, #4]
    2696:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2698:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    269a:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    269c:	b25b      	sxtb	r3, r3
    269e:	2b00      	cmp	r3, #0
    26a0:	dbfb      	blt.n	269a <adc_init+0x352>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    26a2:	8c23      	ldrh	r3, [r4, #32]
    26a4:	9901      	ldr	r1, [sp, #4]
    26a6:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    26a8:	232c      	movs	r3, #44	; 0x2c
    26aa:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
    26ac:	2b00      	cmp	r3, #0
    26ae:	d004      	beq.n	26ba <adc_init+0x372>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    26b0:	3b01      	subs	r3, #1
    26b2:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    26b4:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    26b6:	2b0f      	cmp	r3, #15
    26b8:	d852      	bhi.n	2760 <adc_init+0x418>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    26ba:	222b      	movs	r2, #43	; 0x2b
    26bc:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    26be:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    26c0:	2a0f      	cmp	r2, #15
    26c2:	d84d      	bhi.n	2760 <adc_init+0x418>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    26c4:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    26c6:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    26c8:	b240      	sxtb	r0, r0
    26ca:	2800      	cmp	r0, #0
    26cc:	dbfb      	blt.n	26c6 <adc_init+0x37e>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    26ce:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    26d0:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
    26d2:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    26d4:	68a0      	ldr	r0, [r4, #8]
    26d6:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
    26d8:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    26da:	430a      	orrs	r2, r1
    26dc:	041b      	lsls	r3, r3, #16
			config->negative_input |
    26de:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    26e0:	9901      	ldr	r1, [sp, #4]
    26e2:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    26e4:	232a      	movs	r3, #42	; 0x2a
    26e6:	5ce3      	ldrb	r3, [r4, r3]
    26e8:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    26ea:	230f      	movs	r3, #15
    26ec:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    26ee:	2324      	movs	r3, #36	; 0x24
    26f0:	5ce3      	ldrb	r3, [r4, r3]
    26f2:	2b00      	cmp	r3, #0
    26f4:	d010      	beq.n	2718 <adc_init+0x3d0>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    26f6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    26f8:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    26fa:	4a1d      	ldr	r2, [pc, #116]	; (2770 <adc_init+0x428>)
    26fc:	4293      	cmp	r3, r2
    26fe:	d82f      	bhi.n	2760 <adc_init+0x418>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    2700:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    2702:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    2704:	2080      	movs	r0, #128	; 0x80
    2706:	0100      	lsls	r0, r0, #4
    2708:	1819      	adds	r1, r3, r0
    270a:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    270c:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    270e:	4a18      	ldr	r2, [pc, #96]	; (2770 <adc_init+0x428>)
    2710:	4291      	cmp	r1, r2
    2712:	d825      	bhi.n	2760 <adc_init+0x418>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    2714:	9901      	ldr	r1, [sp, #4]
    2716:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    2718:	4b16      	ldr	r3, [pc, #88]	; (2774 <adc_init+0x42c>)
    271a:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    271c:	0152      	lsls	r2, r2, #5
    271e:	23e0      	movs	r3, #224	; 0xe0
    2720:	00db      	lsls	r3, r3, #3
    2722:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    2724:	4b14      	ldr	r3, [pc, #80]	; (2778 <adc_init+0x430>)
    2726:	6858      	ldr	r0, [r3, #4]
    2728:	0141      	lsls	r1, r0, #5
    272a:	681b      	ldr	r3, [r3, #0]
    272c:	0edb      	lsrs	r3, r3, #27
    272e:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    2730:	b2db      	uxtb	r3, r3
    2732:	4313      	orrs	r3, r2
    2734:	9901      	ldr	r1, [sp, #4]
    2736:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    2738:	2000      	movs	r0, #0
    273a:	e011      	b.n	2760 <adc_init+0x418>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    273c:	2017      	movs	r0, #23
    273e:	e00f      	b.n	2760 <adc_init+0x418>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    2740:	2300      	movs	r3, #0
    2742:	60b3      	str	r3, [r6, #8]
    2744:	60f3      	str	r3, [r6, #12]
    2746:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
    2748:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
    274a:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
    274c:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
    274e:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
    2750:	4b0a      	ldr	r3, [pc, #40]	; (277c <adc_init+0x434>)
    2752:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    2754:	232a      	movs	r3, #42	; 0x2a
    2756:	5ce3      	ldrb	r3, [r4, r3]
    2758:	2b00      	cmp	r3, #0
    275a:	d100      	bne.n	275e <adc_init+0x416>
    275c:	e619      	b.n	2392 <adc_init+0x4a>
    275e:	e61e      	b.n	239e <adc_init+0x56>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    2760:	b019      	add	sp, #100	; 0x64
    2762:	bc3c      	pop	{r2, r3, r4, r5}
    2764:	4690      	mov	r8, r2
    2766:	4699      	mov	r9, r3
    2768:	46a2      	mov	sl, r4
    276a:	46ab      	mov	fp, r5
    276c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    276e:	46c0      	nop			; (mov r8, r8)
    2770:	00000fff 	.word	0x00000fff
    2774:	00806024 	.word	0x00806024
    2778:	00806020 	.word	0x00806020
    277c:	20002ed4 	.word	0x20002ed4

00002780 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    2780:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    2782:	4b2d      	ldr	r3, [pc, #180]	; (2838 <ADC_Handler+0xb8>)
    2784:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    2786:	6823      	ldr	r3, [r4, #0]
    2788:	7e1d      	ldrb	r5, [r3, #24]
    278a:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    278c:	07e9      	lsls	r1, r5, #31
    278e:	d535      	bpl.n	27fc <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    2790:	7ee2      	ldrb	r2, [r4, #27]
    2792:	07d1      	lsls	r1, r2, #31
    2794:	d532      	bpl.n	27fc <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    2796:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    2798:	07d1      	lsls	r1, r2, #31
    279a:	d52f      	bpl.n	27fc <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    279c:	2201      	movs	r2, #1
    279e:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    27a0:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    27a2:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    27a4:	b25b      	sxtb	r3, r3
    27a6:	2b00      	cmp	r3, #0
    27a8:	dbfb      	blt.n	27a2 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    27aa:	6963      	ldr	r3, [r4, #20]
    27ac:	1c99      	adds	r1, r3, #2
    27ae:	6161      	str	r1, [r4, #20]
    27b0:	8b52      	ldrh	r2, [r2, #26]
    27b2:	b292      	uxth	r2, r2
    27b4:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    27b6:	8b23      	ldrh	r3, [r4, #24]
    27b8:	3b01      	subs	r3, #1
    27ba:	b29b      	uxth	r3, r3
    27bc:	8323      	strh	r3, [r4, #24]
    27be:	2b00      	cmp	r3, #0
    27c0:	d011      	beq.n	27e6 <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    27c2:	7f63      	ldrb	r3, [r4, #29]
    27c4:	2b00      	cmp	r3, #0
    27c6:	d019      	beq.n	27fc <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    27c8:	6823      	ldr	r3, [r4, #0]
    27ca:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    27cc:	b252      	sxtb	r2, r2
    27ce:	2a00      	cmp	r2, #0
    27d0:	dbfb      	blt.n	27ca <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    27d2:	7b19      	ldrb	r1, [r3, #12]
    27d4:	2202      	movs	r2, #2
    27d6:	430a      	orrs	r2, r1
    27d8:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    27da:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    27dc:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    27de:	b25b      	sxtb	r3, r3
    27e0:	2b00      	cmp	r3, #0
    27e2:	dbfb      	blt.n	27dc <ADC_Handler+0x5c>
    27e4:	e00a      	b.n	27fc <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    27e6:	7f23      	ldrb	r3, [r4, #28]
    27e8:	2b05      	cmp	r3, #5
    27ea:	d107      	bne.n	27fc <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    27ec:	2300      	movs	r3, #0
    27ee:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    27f0:	2301      	movs	r3, #1
    27f2:	6822      	ldr	r2, [r4, #0]
    27f4:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    27f6:	1c20      	adds	r0, r4, #0
    27f8:	68a3      	ldr	r3, [r4, #8]
    27fa:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    27fc:	0769      	lsls	r1, r5, #29
    27fe:	d50b      	bpl.n	2818 <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    2800:	2304      	movs	r3, #4
    2802:	6822      	ldr	r2, [r4, #0]
    2804:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    2806:	7ee3      	ldrb	r3, [r4, #27]
    2808:	0799      	lsls	r1, r3, #30
    280a:	d505      	bpl.n	2818 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    280c:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    280e:	079a      	lsls	r2, r3, #30
    2810:	d502      	bpl.n	2818 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    2812:	1c20      	adds	r0, r4, #0
    2814:	68e3      	ldr	r3, [r4, #12]
    2816:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    2818:	07a9      	lsls	r1, r5, #30
    281a:	d50b      	bpl.n	2834 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    281c:	2302      	movs	r3, #2
    281e:	6822      	ldr	r2, [r4, #0]
    2820:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    2822:	7ee3      	ldrb	r3, [r4, #27]
    2824:	0759      	lsls	r1, r3, #29
    2826:	d505      	bpl.n	2834 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    2828:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    282a:	075a      	lsls	r2, r3, #29
    282c:	d502      	bpl.n	2834 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    282e:	6923      	ldr	r3, [r4, #16]
    2830:	1c20      	adds	r0, r4, #0
    2832:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    2834:	bd38      	pop	{r3, r4, r5, pc}
    2836:	46c0      	nop			; (mov r8, r8)
    2838:	20002ed4 	.word	0x20002ed4

0000283c <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    283c:	1c93      	adds	r3, r2, #2
    283e:	009b      	lsls	r3, r3, #2
    2840:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
    2842:	2301      	movs	r3, #1
    2844:	4093      	lsls	r3, r2
    2846:	1c1a      	adds	r2, r3, #0
    2848:	7e83      	ldrb	r3, [r0, #26]
    284a:	431a      	orrs	r2, r3
    284c:	7682      	strb	r2, [r0, #26]
}
    284e:	4770      	bx	lr

00002850 <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
    2850:	b510      	push	{r4, lr}
    2852:	1c03      	adds	r3, r0, #0
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    2854:	8b04      	ldrh	r4, [r0, #24]
    2856:	b2a4      	uxth	r4, r4
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
    2858:	2005      	movs	r0, #5
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    285a:	2c00      	cmp	r4, #0
    285c:	d11d      	bne.n	289a <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
    285e:	7f18      	ldrb	r0, [r3, #28]
    2860:	b2c0      	uxtb	r0, r0
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    2862:	2805      	cmp	r0, #5
    2864:	d019      	beq.n	289a <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
	}

	module_inst->job_status = STATUS_BUSY;
    2866:	2005      	movs	r0, #5
    2868:	7718      	strb	r0, [r3, #28]
	module_inst->remaining_conversions = samples;
    286a:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
    286c:	6159      	str	r1, [r3, #20]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
    286e:	2201      	movs	r2, #1
    2870:	6819      	ldr	r1, [r3, #0]
    2872:	75ca      	strb	r2, [r1, #23]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    2874:	7f5a      	ldrb	r2, [r3, #29]
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    2876:	2000      	movs	r0, #0
	module_inst->remaining_conversions = samples;
	module_inst->job_buffer = buffer;

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    2878:	2a00      	cmp	r2, #0
    287a:	d00e      	beq.n	289a <adc_read_buffer_job+0x4a>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    287c:	681a      	ldr	r2, [r3, #0]
    287e:	7e51      	ldrb	r1, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    2880:	b249      	sxtb	r1, r1
    2882:	2900      	cmp	r1, #0
    2884:	dbfb      	blt.n	287e <adc_read_buffer_job+0x2e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    2886:	7b10      	ldrb	r0, [r2, #12]
    2888:	2102      	movs	r1, #2
    288a:	4301      	orrs	r1, r0
    288c:	7311      	strb	r1, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    288e:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    2890:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    2892:	b25b      	sxtb	r3, r3
    2894:	2b00      	cmp	r3, #0
    2896:	dbfb      	blt.n	2890 <adc_read_buffer_job+0x40>
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    2898:	2000      	movs	r0, #0
}
    289a:	bd10      	pop	{r4, pc}

0000289c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    289c:	b500      	push	{lr}
    289e:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    28a0:	ab01      	add	r3, sp, #4
    28a2:	2280      	movs	r2, #128	; 0x80
    28a4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    28a6:	780a      	ldrb	r2, [r1, #0]
    28a8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    28aa:	784a      	ldrb	r2, [r1, #1]
    28ac:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    28ae:	788a      	ldrb	r2, [r1, #2]
    28b0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    28b2:	1c19      	adds	r1, r3, #0
    28b4:	4b01      	ldr	r3, [pc, #4]	; (28bc <port_pin_set_config+0x20>)
    28b6:	4798      	blx	r3
}
    28b8:	b003      	add	sp, #12
    28ba:	bd00      	pop	{pc}
    28bc:	000039a5 	.word	0x000039a5

000028c0 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    28c0:	b510      	push	{r4, lr}
    28c2:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    28c4:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    28c6:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    28c8:	4299      	cmp	r1, r3
    28ca:	d30c      	bcc.n	28e6 <_sercom_get_sync_baud_val+0x26>
    28cc:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    28ce:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    28d0:	1c60      	adds	r0, r4, #1
    28d2:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    28d4:	428b      	cmp	r3, r1
    28d6:	d801      	bhi.n	28dc <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    28d8:	1c04      	adds	r4, r0, #0
    28da:	e7f8      	b.n	28ce <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    28dc:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    28de:	2cff      	cmp	r4, #255	; 0xff
    28e0:	d801      	bhi.n	28e6 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    28e2:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    28e4:	2000      	movs	r0, #0
	}
}
    28e6:	bd10      	pop	{r4, pc}

000028e8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    28e8:	b510      	push	{r4, lr}
    28ea:	b082      	sub	sp, #8
    28ec:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    28ee:	4b0f      	ldr	r3, [pc, #60]	; (292c <sercom_set_gclk_generator+0x44>)
    28f0:	781b      	ldrb	r3, [r3, #0]
    28f2:	2b00      	cmp	r3, #0
    28f4:	d001      	beq.n	28fa <sercom_set_gclk_generator+0x12>
    28f6:	2900      	cmp	r1, #0
    28f8:	d00d      	beq.n	2916 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    28fa:	a901      	add	r1, sp, #4
    28fc:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    28fe:	2013      	movs	r0, #19
    2900:	4b0b      	ldr	r3, [pc, #44]	; (2930 <sercom_set_gclk_generator+0x48>)
    2902:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    2904:	2013      	movs	r0, #19
    2906:	4b0b      	ldr	r3, [pc, #44]	; (2934 <sercom_set_gclk_generator+0x4c>)
    2908:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    290a:	4b08      	ldr	r3, [pc, #32]	; (292c <sercom_set_gclk_generator+0x44>)
    290c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    290e:	2201      	movs	r2, #1
    2910:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    2912:	2000      	movs	r0, #0
    2914:	e007      	b.n	2926 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    2916:	4b05      	ldr	r3, [pc, #20]	; (292c <sercom_set_gclk_generator+0x44>)
    2918:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    291a:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    291c:	1b14      	subs	r4, r2, r4
    291e:	1e62      	subs	r2, r4, #1
    2920:	4194      	sbcs	r4, r2
    2922:	4264      	negs	r4, r4
    2924:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    2926:	b002      	add	sp, #8
    2928:	bd10      	pop	{r4, pc}
    292a:	46c0      	nop			; (mov r8, r8)
    292c:	200001e0 	.word	0x200001e0
    2930:	000038c9 	.word	0x000038c9
    2934:	0000383d 	.word	0x0000383d

00002938 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    2938:	4b2e      	ldr	r3, [pc, #184]	; (29f4 <_sercom_get_default_pad+0xbc>)
    293a:	4298      	cmp	r0, r3
    293c:	d01c      	beq.n	2978 <_sercom_get_default_pad+0x40>
    293e:	d803      	bhi.n	2948 <_sercom_get_default_pad+0x10>
    2940:	4b2d      	ldr	r3, [pc, #180]	; (29f8 <_sercom_get_default_pad+0xc0>)
    2942:	4298      	cmp	r0, r3
    2944:	d007      	beq.n	2956 <_sercom_get_default_pad+0x1e>
    2946:	e04a      	b.n	29de <_sercom_get_default_pad+0xa6>
    2948:	4b2c      	ldr	r3, [pc, #176]	; (29fc <_sercom_get_default_pad+0xc4>)
    294a:	4298      	cmp	r0, r3
    294c:	d025      	beq.n	299a <_sercom_get_default_pad+0x62>
    294e:	4b2c      	ldr	r3, [pc, #176]	; (2a00 <_sercom_get_default_pad+0xc8>)
    2950:	4298      	cmp	r0, r3
    2952:	d033      	beq.n	29bc <_sercom_get_default_pad+0x84>
    2954:	e043      	b.n	29de <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2956:	2901      	cmp	r1, #1
    2958:	d043      	beq.n	29e2 <_sercom_get_default_pad+0xaa>
    295a:	2900      	cmp	r1, #0
    295c:	d004      	beq.n	2968 <_sercom_get_default_pad+0x30>
    295e:	2902      	cmp	r1, #2
    2960:	d006      	beq.n	2970 <_sercom_get_default_pad+0x38>
    2962:	2903      	cmp	r1, #3
    2964:	d006      	beq.n	2974 <_sercom_get_default_pad+0x3c>
    2966:	e001      	b.n	296c <_sercom_get_default_pad+0x34>
    2968:	4826      	ldr	r0, [pc, #152]	; (2a04 <_sercom_get_default_pad+0xcc>)
    296a:	e041      	b.n	29f0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    296c:	2000      	movs	r0, #0
    296e:	e03f      	b.n	29f0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2970:	4825      	ldr	r0, [pc, #148]	; (2a08 <_sercom_get_default_pad+0xd0>)
    2972:	e03d      	b.n	29f0 <_sercom_get_default_pad+0xb8>
    2974:	4825      	ldr	r0, [pc, #148]	; (2a0c <_sercom_get_default_pad+0xd4>)
    2976:	e03b      	b.n	29f0 <_sercom_get_default_pad+0xb8>
    2978:	2901      	cmp	r1, #1
    297a:	d034      	beq.n	29e6 <_sercom_get_default_pad+0xae>
    297c:	2900      	cmp	r1, #0
    297e:	d004      	beq.n	298a <_sercom_get_default_pad+0x52>
    2980:	2902      	cmp	r1, #2
    2982:	d006      	beq.n	2992 <_sercom_get_default_pad+0x5a>
    2984:	2903      	cmp	r1, #3
    2986:	d006      	beq.n	2996 <_sercom_get_default_pad+0x5e>
    2988:	e001      	b.n	298e <_sercom_get_default_pad+0x56>
    298a:	2003      	movs	r0, #3
    298c:	e030      	b.n	29f0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    298e:	2000      	movs	r0, #0
    2990:	e02e      	b.n	29f0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2992:	481f      	ldr	r0, [pc, #124]	; (2a10 <_sercom_get_default_pad+0xd8>)
    2994:	e02c      	b.n	29f0 <_sercom_get_default_pad+0xb8>
    2996:	481f      	ldr	r0, [pc, #124]	; (2a14 <_sercom_get_default_pad+0xdc>)
    2998:	e02a      	b.n	29f0 <_sercom_get_default_pad+0xb8>
    299a:	2901      	cmp	r1, #1
    299c:	d025      	beq.n	29ea <_sercom_get_default_pad+0xb2>
    299e:	2900      	cmp	r1, #0
    29a0:	d004      	beq.n	29ac <_sercom_get_default_pad+0x74>
    29a2:	2902      	cmp	r1, #2
    29a4:	d006      	beq.n	29b4 <_sercom_get_default_pad+0x7c>
    29a6:	2903      	cmp	r1, #3
    29a8:	d006      	beq.n	29b8 <_sercom_get_default_pad+0x80>
    29aa:	e001      	b.n	29b0 <_sercom_get_default_pad+0x78>
    29ac:	481a      	ldr	r0, [pc, #104]	; (2a18 <_sercom_get_default_pad+0xe0>)
    29ae:	e01f      	b.n	29f0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    29b0:	2000      	movs	r0, #0
    29b2:	e01d      	b.n	29f0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    29b4:	4819      	ldr	r0, [pc, #100]	; (2a1c <_sercom_get_default_pad+0xe4>)
    29b6:	e01b      	b.n	29f0 <_sercom_get_default_pad+0xb8>
    29b8:	4819      	ldr	r0, [pc, #100]	; (2a20 <_sercom_get_default_pad+0xe8>)
    29ba:	e019      	b.n	29f0 <_sercom_get_default_pad+0xb8>
    29bc:	2901      	cmp	r1, #1
    29be:	d016      	beq.n	29ee <_sercom_get_default_pad+0xb6>
    29c0:	2900      	cmp	r1, #0
    29c2:	d004      	beq.n	29ce <_sercom_get_default_pad+0x96>
    29c4:	2902      	cmp	r1, #2
    29c6:	d006      	beq.n	29d6 <_sercom_get_default_pad+0x9e>
    29c8:	2903      	cmp	r1, #3
    29ca:	d006      	beq.n	29da <_sercom_get_default_pad+0xa2>
    29cc:	e001      	b.n	29d2 <_sercom_get_default_pad+0x9a>
    29ce:	4815      	ldr	r0, [pc, #84]	; (2a24 <_sercom_get_default_pad+0xec>)
    29d0:	e00e      	b.n	29f0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    29d2:	2000      	movs	r0, #0
    29d4:	e00c      	b.n	29f0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    29d6:	4814      	ldr	r0, [pc, #80]	; (2a28 <_sercom_get_default_pad+0xf0>)
    29d8:	e00a      	b.n	29f0 <_sercom_get_default_pad+0xb8>
    29da:	4814      	ldr	r0, [pc, #80]	; (2a2c <_sercom_get_default_pad+0xf4>)
    29dc:	e008      	b.n	29f0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    29de:	2000      	movs	r0, #0
    29e0:	e006      	b.n	29f0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    29e2:	4813      	ldr	r0, [pc, #76]	; (2a30 <_sercom_get_default_pad+0xf8>)
    29e4:	e004      	b.n	29f0 <_sercom_get_default_pad+0xb8>
    29e6:	4813      	ldr	r0, [pc, #76]	; (2a34 <_sercom_get_default_pad+0xfc>)
    29e8:	e002      	b.n	29f0 <_sercom_get_default_pad+0xb8>
    29ea:	4813      	ldr	r0, [pc, #76]	; (2a38 <_sercom_get_default_pad+0x100>)
    29ec:	e000      	b.n	29f0 <_sercom_get_default_pad+0xb8>
    29ee:	4813      	ldr	r0, [pc, #76]	; (2a3c <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    29f0:	4770      	bx	lr
    29f2:	46c0      	nop			; (mov r8, r8)
    29f4:	42000c00 	.word	0x42000c00
    29f8:	42000800 	.word	0x42000800
    29fc:	42001000 	.word	0x42001000
    2a00:	42001400 	.word	0x42001400
    2a04:	00040003 	.word	0x00040003
    2a08:	00060003 	.word	0x00060003
    2a0c:	00070003 	.word	0x00070003
    2a10:	001e0003 	.word	0x001e0003
    2a14:	001f0003 	.word	0x001f0003
    2a18:	00080003 	.word	0x00080003
    2a1c:	000a0003 	.word	0x000a0003
    2a20:	000b0003 	.word	0x000b0003
    2a24:	00100003 	.word	0x00100003
    2a28:	00120003 	.word	0x00120003
    2a2c:	00130003 	.word	0x00130003
    2a30:	00050003 	.word	0x00050003
    2a34:	00010003 	.word	0x00010003
    2a38:	00090003 	.word	0x00090003
    2a3c:	00110003 	.word	0x00110003

00002a40 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    2a40:	b570      	push	{r4, r5, r6, lr}
    2a42:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    2a44:	4a0e      	ldr	r2, [pc, #56]	; (2a80 <_sercom_get_sercom_inst_index+0x40>)
    2a46:	4669      	mov	r1, sp
    2a48:	ca70      	ldmia	r2!, {r4, r5, r6}
    2a4a:	c170      	stmia	r1!, {r4, r5, r6}
    2a4c:	6812      	ldr	r2, [r2, #0]
    2a4e:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2a50:	1c03      	adds	r3, r0, #0
    2a52:	9a00      	ldr	r2, [sp, #0]
    2a54:	4282      	cmp	r2, r0
    2a56:	d00f      	beq.n	2a78 <_sercom_get_sercom_inst_index+0x38>
    2a58:	9c01      	ldr	r4, [sp, #4]
    2a5a:	4284      	cmp	r4, r0
    2a5c:	d008      	beq.n	2a70 <_sercom_get_sercom_inst_index+0x30>
    2a5e:	9d02      	ldr	r5, [sp, #8]
    2a60:	4285      	cmp	r5, r0
    2a62:	d007      	beq.n	2a74 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    2a64:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2a66:	9e03      	ldr	r6, [sp, #12]
    2a68:	429e      	cmp	r6, r3
    2a6a:	d107      	bne.n	2a7c <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2a6c:	2003      	movs	r0, #3
    2a6e:	e004      	b.n	2a7a <_sercom_get_sercom_inst_index+0x3a>
    2a70:	2001      	movs	r0, #1
    2a72:	e002      	b.n	2a7a <_sercom_get_sercom_inst_index+0x3a>
    2a74:	2002      	movs	r0, #2
    2a76:	e000      	b.n	2a7a <_sercom_get_sercom_inst_index+0x3a>
    2a78:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    2a7a:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    2a7c:	b004      	add	sp, #16
    2a7e:	bd70      	pop	{r4, r5, r6, pc}
    2a80:	0000ac14 	.word	0x0000ac14

00002a84 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    2a84:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a86:	4647      	mov	r7, r8
    2a88:	b480      	push	{r7}
    2a8a:	b088      	sub	sp, #32
    2a8c:	1c05      	adds	r5, r0, #0
    2a8e:	1c0c      	adds	r4, r1, #0
    2a90:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    2a92:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    2a94:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    2a96:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    2a98:	079a      	lsls	r2, r3, #30
    2a9a:	d500      	bpl.n	2a9e <spi_init+0x1a>
    2a9c:	e0df      	b.n	2c5e <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    2a9e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    2aa0:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    2aa2:	07da      	lsls	r2, r3, #31
    2aa4:	d500      	bpl.n	2aa8 <spi_init+0x24>
    2aa6:	e0da      	b.n	2c5e <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2aa8:	1c08      	adds	r0, r1, #0
    2aaa:	4b6f      	ldr	r3, [pc, #444]	; (2c68 <spi_init+0x1e4>)
    2aac:	4798      	blx	r3
    2aae:	4b6f      	ldr	r3, [pc, #444]	; (2c6c <spi_init+0x1e8>)
    2ab0:	6a19      	ldr	r1, [r3, #32]
	}
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    2ab2:	1c82      	adds	r2, r0, #2
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2ab4:	2701      	movs	r7, #1
    2ab6:	4097      	lsls	r7, r2
    2ab8:	1c3a      	adds	r2, r7, #0
    2aba:	430a      	orrs	r2, r1
    2abc:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    2abe:	a907      	add	r1, sp, #28
    2ac0:	2724      	movs	r7, #36	; 0x24
    2ac2:	5df3      	ldrb	r3, [r6, r7]
    2ac4:	700b      	strb	r3, [r1, #0]
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2ac6:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2ac8:	b2c0      	uxtb	r0, r0
    2aca:	4680      	mov	r8, r0
    2acc:	4b68      	ldr	r3, [pc, #416]	; (2c70 <spi_init+0x1ec>)
    2ace:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2ad0:	4640      	mov	r0, r8
    2ad2:	4b68      	ldr	r3, [pc, #416]	; (2c74 <spi_init+0x1f0>)
    2ad4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2ad6:	5df0      	ldrb	r0, [r6, r7]
    2ad8:	2100      	movs	r1, #0
    2ada:	4b67      	ldr	r3, [pc, #412]	; (2c78 <spi_init+0x1f4>)
    2adc:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    2ade:	7833      	ldrb	r3, [r6, #0]
    2ae0:	2b01      	cmp	r3, #1
    2ae2:	d103      	bne.n	2aec <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    2ae4:	6822      	ldr	r2, [r4, #0]
    2ae6:	230c      	movs	r3, #12
    2ae8:	4313      	orrs	r3, r2
    2aea:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    2aec:	7833      	ldrb	r3, [r6, #0]
    2aee:	2b00      	cmp	r3, #0
    2af0:	d000      	beq.n	2af4 <spi_init+0x70>
    2af2:	e0b1      	b.n	2c58 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    2af4:	6822      	ldr	r2, [r4, #0]
    2af6:	2308      	movs	r3, #8
    2af8:	4313      	orrs	r3, r2
    2afa:	6023      	str	r3, [r4, #0]
    2afc:	e0ac      	b.n	2c58 <spi_init+0x1d4>
    2afe:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    2b00:	60d1      	str	r1, [r2, #12]
    2b02:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    2b04:	2b1c      	cmp	r3, #28
    2b06:	d1fa      	bne.n	2afe <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    2b08:	2300      	movs	r3, #0
    2b0a:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    2b0c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    2b0e:	2400      	movs	r4, #0
    2b10:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    2b12:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    2b14:	2336      	movs	r3, #54	; 0x36
    2b16:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    2b18:	2337      	movs	r3, #55	; 0x37
    2b1a:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    2b1c:	2338      	movs	r3, #56	; 0x38
    2b1e:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    2b20:	2303      	movs	r3, #3
    2b22:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    2b24:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    2b26:	6828      	ldr	r0, [r5, #0]
    2b28:	4b4f      	ldr	r3, [pc, #316]	; (2c68 <spi_init+0x1e4>)
    2b2a:	4798      	blx	r3
    2b2c:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    2b2e:	4953      	ldr	r1, [pc, #332]	; (2c7c <spi_init+0x1f8>)
    2b30:	4b53      	ldr	r3, [pc, #332]	; (2c80 <spi_init+0x1fc>)
    2b32:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    2b34:	00bf      	lsls	r7, r7, #2
    2b36:	4b53      	ldr	r3, [pc, #332]	; (2c84 <spi_init+0x200>)
    2b38:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2b3a:	682f      	ldr	r7, [r5, #0]
    2b3c:	ab02      	add	r3, sp, #8
    2b3e:	2280      	movs	r2, #128	; 0x80
    2b40:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2b42:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2b44:	2201      	movs	r2, #1
    2b46:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    2b48:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    2b4a:	7833      	ldrb	r3, [r6, #0]
    2b4c:	2b00      	cmp	r3, #0
    2b4e:	d102      	bne.n	2b56 <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    2b50:	2200      	movs	r2, #0
    2b52:	ab02      	add	r3, sp, #8
    2b54:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    2b56:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2b58:	9303      	str	r3, [sp, #12]
    2b5a:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    2b5c:	9004      	str	r0, [sp, #16]
    2b5e:	6b32      	ldr	r2, [r6, #48]	; 0x30
    2b60:	9205      	str	r2, [sp, #20]
    2b62:	6b73      	ldr	r3, [r6, #52]	; 0x34
    2b64:	9306      	str	r3, [sp, #24]
    2b66:	2400      	movs	r4, #0
    2b68:	b2e1      	uxtb	r1, r4
    2b6a:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2b6c:	aa03      	add	r2, sp, #12
    2b6e:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    2b70:	2800      	cmp	r0, #0
    2b72:	d102      	bne.n	2b7a <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2b74:	1c38      	adds	r0, r7, #0
    2b76:	4a44      	ldr	r2, [pc, #272]	; (2c88 <spi_init+0x204>)
    2b78:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    2b7a:	1c43      	adds	r3, r0, #1
    2b7c:	d006      	beq.n	2b8c <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2b7e:	466a      	mov	r2, sp
    2b80:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2b82:	0c00      	lsrs	r0, r0, #16
    2b84:	b2c0      	uxtb	r0, r0
    2b86:	a902      	add	r1, sp, #8
    2b88:	4b40      	ldr	r3, [pc, #256]	; (2c8c <spi_init+0x208>)
    2b8a:	4798      	blx	r3
    2b8c:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    2b8e:	2c04      	cmp	r4, #4
    2b90:	d1ea      	bne.n	2b68 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    2b92:	7833      	ldrb	r3, [r6, #0]
    2b94:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    2b96:	7c33      	ldrb	r3, [r6, #16]
    2b98:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    2b9a:	7cb3      	ldrb	r3, [r6, #18]
    2b9c:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    2b9e:	7d33      	ldrb	r3, [r6, #20]
    2ba0:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    2ba2:	2200      	movs	r2, #0
    2ba4:	466b      	mov	r3, sp
    2ba6:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    2ba8:	7833      	ldrb	r3, [r6, #0]
    2baa:	2b01      	cmp	r3, #1
    2bac:	d114      	bne.n	2bd8 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2bae:	6828      	ldr	r0, [r5, #0]
    2bb0:	4b2d      	ldr	r3, [pc, #180]	; (2c68 <spi_init+0x1e4>)
    2bb2:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2bb4:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    2bb6:	b2c0      	uxtb	r0, r0
    2bb8:	4b35      	ldr	r3, [pc, #212]	; (2c90 <spi_init+0x20c>)
    2bba:	4798      	blx	r3
    2bbc:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    2bbe:	69b0      	ldr	r0, [r6, #24]
    2bc0:	466a      	mov	r2, sp
    2bc2:	3206      	adds	r2, #6
    2bc4:	4b33      	ldr	r3, [pc, #204]	; (2c94 <spi_init+0x210>)
    2bc6:	4798      	blx	r3
    2bc8:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    2bca:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    2bcc:	2b00      	cmp	r3, #0
    2bce:	d146      	bne.n	2c5e <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    2bd0:	466b      	mov	r3, sp
    2bd2:	3306      	adds	r3, #6
    2bd4:	781b      	ldrb	r3, [r3, #0]
    2bd6:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    2bd8:	7833      	ldrb	r3, [r6, #0]
    2bda:	2b00      	cmp	r3, #0
    2bdc:	d10f      	bne.n	2bfe <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    2bde:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    2be0:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    2be2:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    2be4:	7ff4      	ldrb	r4, [r6, #31]
    2be6:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    2be8:	7fb2      	ldrb	r2, [r6, #30]
    2bea:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    2bec:	4302      	orrs	r2, r0
    2bee:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    2bf0:	2220      	movs	r2, #32
    2bf2:	5cb2      	ldrb	r2, [r6, r2]
    2bf4:	2a00      	cmp	r2, #0
    2bf6:	d004      	beq.n	2c02 <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    2bf8:	2240      	movs	r2, #64	; 0x40
    2bfa:	4313      	orrs	r3, r2
    2bfc:	e001      	b.n	2c02 <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    2bfe:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    2c00:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    2c02:	68b2      	ldr	r2, [r6, #8]
    2c04:	6870      	ldr	r0, [r6, #4]
    2c06:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    2c08:	68f0      	ldr	r0, [r6, #12]
    2c0a:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    2c0c:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    2c0e:	7c31      	ldrb	r1, [r6, #16]
    2c10:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    2c12:	7c71      	ldrb	r1, [r6, #17]
    2c14:	2900      	cmp	r1, #0
    2c16:	d103      	bne.n	2c20 <spi_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    2c18:	491f      	ldr	r1, [pc, #124]	; (2c98 <spi_init+0x214>)
    2c1a:	7889      	ldrb	r1, [r1, #2]
    2c1c:	0788      	lsls	r0, r1, #30
    2c1e:	d501      	bpl.n	2c24 <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    2c20:	2180      	movs	r1, #128	; 0x80
    2c22:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    2c24:	7cb1      	ldrb	r1, [r6, #18]
    2c26:	2900      	cmp	r1, #0
    2c28:	d002      	beq.n	2c30 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    2c2a:	2180      	movs	r1, #128	; 0x80
    2c2c:	0289      	lsls	r1, r1, #10
    2c2e:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    2c30:	7cf1      	ldrb	r1, [r6, #19]
    2c32:	2900      	cmp	r1, #0
    2c34:	d002      	beq.n	2c3c <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    2c36:	2180      	movs	r1, #128	; 0x80
    2c38:	0089      	lsls	r1, r1, #2
    2c3a:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    2c3c:	7d31      	ldrb	r1, [r6, #20]
    2c3e:	2900      	cmp	r1, #0
    2c40:	d002      	beq.n	2c48 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    2c42:	2180      	movs	r1, #128	; 0x80
    2c44:	0189      	lsls	r1, r1, #6
    2c46:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    2c48:	6839      	ldr	r1, [r7, #0]
    2c4a:	430a      	orrs	r2, r1
    2c4c:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    2c4e:	687a      	ldr	r2, [r7, #4]
    2c50:	4313      	orrs	r3, r2
    2c52:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    2c54:	2000      	movs	r0, #0
    2c56:	e002      	b.n	2c5e <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    2c58:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    2c5a:	2100      	movs	r1, #0
    2c5c:	e74f      	b.n	2afe <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    2c5e:	b008      	add	sp, #32
    2c60:	bc04      	pop	{r2}
    2c62:	4690      	mov	r8, r2
    2c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c66:	46c0      	nop			; (mov r8, r8)
    2c68:	00002a41 	.word	0x00002a41
    2c6c:	40000400 	.word	0x40000400
    2c70:	000038c9 	.word	0x000038c9
    2c74:	0000383d 	.word	0x0000383d
    2c78:	000028e9 	.word	0x000028e9
    2c7c:	00002fa5 	.word	0x00002fa5
    2c80:	000031a1 	.word	0x000031a1
    2c84:	20002edc 	.word	0x20002edc
    2c88:	00002939 	.word	0x00002939
    2c8c:	000039a5 	.word	0x000039a5
    2c90:	000038e5 	.word	0x000038e5
    2c94:	000028c1 	.word	0x000028c1
    2c98:	41002000 	.word	0x41002000

00002c9c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    2c9c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    2c9e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    2ca0:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    2ca2:	2c01      	cmp	r4, #1
    2ca4:	d16c      	bne.n	2d80 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    2ca6:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2ca8:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    2caa:	2c00      	cmp	r4, #0
    2cac:	d168      	bne.n	2d80 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    2cae:	2a00      	cmp	r2, #0
    2cb0:	d057      	beq.n	2d62 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    2cb2:	784b      	ldrb	r3, [r1, #1]
    2cb4:	2b00      	cmp	r3, #0
    2cb6:	d044      	beq.n	2d42 <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2cb8:	6802      	ldr	r2, [r0, #0]
    2cba:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    2cbc:	07dc      	lsls	r4, r3, #31
    2cbe:	d40f      	bmi.n	2ce0 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    2cc0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2cc2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2cc4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2cc6:	2900      	cmp	r1, #0
    2cc8:	d103      	bne.n	2cd2 <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    2cca:	095a      	lsrs	r2, r3, #5
    2ccc:	01d2      	lsls	r2, r2, #7
    2cce:	492d      	ldr	r1, [pc, #180]	; (2d84 <spi_select_slave+0xe8>)
    2cd0:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2cd2:	211f      	movs	r1, #31
    2cd4:	400b      	ands	r3, r1
    2cd6:	2101      	movs	r1, #1
    2cd8:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2cda:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    2cdc:	2305      	movs	r3, #5
    2cde:	e04f      	b.n	2d80 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    2ce0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2ce2:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2ce4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2ce6:	2c00      	cmp	r4, #0
    2ce8:	d103      	bne.n	2cf2 <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    2cea:	095a      	lsrs	r2, r3, #5
    2cec:	01d2      	lsls	r2, r2, #7
    2cee:	4c25      	ldr	r4, [pc, #148]	; (2d84 <spi_select_slave+0xe8>)
    2cf0:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2cf2:	241f      	movs	r4, #31
    2cf4:	4023      	ands	r3, r4
    2cf6:	2401      	movs	r4, #1
    2cf8:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2cfa:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    2cfc:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2cfe:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2d00:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2d02:	07d4      	lsls	r4, r2, #31
    2d04:	d500      	bpl.n	2d08 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2d06:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    2d08:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2d0a:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    2d0c:	2a00      	cmp	r2, #0
    2d0e:	d137      	bne.n	2d80 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2d10:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2d12:	2104      	movs	r1, #4
    2d14:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    2d16:	420b      	tst	r3, r1
    2d18:	d0fc      	beq.n	2d14 <spi_select_slave+0x78>
    2d1a:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2d1c:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2d1e:	074c      	lsls	r4, r1, #29
    2d20:	d52e      	bpl.n	2d80 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2d22:	8b53      	ldrh	r3, [r2, #26]
    2d24:	0759      	lsls	r1, r3, #29
    2d26:	d503      	bpl.n	2d30 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2d28:	8b51      	ldrh	r1, [r2, #26]
    2d2a:	2304      	movs	r3, #4
    2d2c:	430b      	orrs	r3, r1
    2d2e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2d30:	7983      	ldrb	r3, [r0, #6]
    2d32:	2b01      	cmp	r3, #1
    2d34:	d102      	bne.n	2d3c <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2d36:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2d38:	2300      	movs	r3, #0
    2d3a:	e021      	b.n	2d80 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2d3c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2d3e:	2300      	movs	r3, #0
    2d40:	e01e      	b.n	2d80 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    2d42:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d44:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2d46:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d48:	2900      	cmp	r1, #0
    2d4a:	d103      	bne.n	2d54 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    2d4c:	095a      	lsrs	r2, r3, #5
    2d4e:	01d2      	lsls	r2, r2, #7
    2d50:	4c0c      	ldr	r4, [pc, #48]	; (2d84 <spi_select_slave+0xe8>)
    2d52:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2d54:	211f      	movs	r1, #31
    2d56:	400b      	ands	r3, r1
    2d58:	2101      	movs	r1, #1
    2d5a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2d5c:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2d5e:	2300      	movs	r3, #0
    2d60:	e00e      	b.n	2d80 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    2d62:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d64:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2d66:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d68:	2900      	cmp	r1, #0
    2d6a:	d103      	bne.n	2d74 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    2d6c:	095a      	lsrs	r2, r3, #5
    2d6e:	01d2      	lsls	r2, r2, #7
    2d70:	4904      	ldr	r1, [pc, #16]	; (2d84 <spi_select_slave+0xe8>)
    2d72:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2d74:	211f      	movs	r1, #31
    2d76:	400b      	ands	r3, r1
    2d78:	2101      	movs	r1, #1
    2d7a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2d7c:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    2d7e:	2300      	movs	r3, #0
}
    2d80:	1c18      	adds	r0, r3, #0
    2d82:	bd10      	pop	{r4, pc}
    2d84:	41004400 	.word	0x41004400

00002d88 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    2d88:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d8a:	465f      	mov	r7, fp
    2d8c:	4656      	mov	r6, sl
    2d8e:	464d      	mov	r5, r9
    2d90:	4644      	mov	r4, r8
    2d92:	b4f0      	push	{r4, r5, r6, r7}
    2d94:	b083      	sub	sp, #12
    2d96:	1c04      	adds	r4, r0, #0
    2d98:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    2d9a:	2338      	movs	r3, #56	; 0x38
    2d9c:	5cc0      	ldrb	r0, [r0, r3]
    2d9e:	b2c0      	uxtb	r0, r0
    2da0:	2805      	cmp	r0, #5
    2da2:	d100      	bne.n	2da6 <spi_write_buffer_wait+0x1e>
    2da4:	e0f1      	b.n	2f8a <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2da6:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    2da8:	2a00      	cmp	r2, #0
    2daa:	d100      	bne.n	2dae <spi_write_buffer_wait+0x26>
    2dac:	e0ed      	b.n	2f8a <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    2dae:	7963      	ldrb	r3, [r4, #5]
    2db0:	2b00      	cmp	r3, #0
    2db2:	d105      	bne.n	2dc0 <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2db4:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2db6:	7e18      	ldrb	r0, [r3, #24]
    2db8:	0782      	lsls	r2, r0, #30
    2dba:	d501      	bpl.n	2dc0 <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2dbc:	2002      	movs	r0, #2
    2dbe:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    2dc0:	4655      	mov	r5, sl
    2dc2:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2dc4:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2dc6:	2602      	movs	r6, #2
    2dc8:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2dca:	2704      	movs	r7, #4
    2dcc:	46bb      	mov	fp, r7
    2dce:	e08f      	b.n	2ef0 <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    2dd0:	7962      	ldrb	r2, [r4, #5]
    2dd2:	2a00      	cmp	r2, #0
    2dd4:	d001      	beq.n	2dda <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2dd6:	6826      	ldr	r6, [r4, #0]
    2dd8:	e016      	b.n	2e08 <spi_write_buffer_wait+0x80>
    2dda:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2ddc:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    2dde:	421e      	tst	r6, r3
    2de0:	d106      	bne.n	2df0 <spi_write_buffer_wait+0x68>
    2de2:	4e6d      	ldr	r6, [pc, #436]	; (2f98 <spi_write_buffer_wait+0x210>)
    2de4:	7e17      	ldrb	r7, [r2, #24]
    2de6:	421f      	tst	r7, r3
    2de8:	d102      	bne.n	2df0 <spi_write_buffer_wait+0x68>
    2dea:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2dec:	2e00      	cmp	r6, #0
    2dee:	d1f9      	bne.n	2de4 <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2df0:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    2df2:	4667      	mov	r7, ip
    2df4:	423e      	tst	r6, r7
    2df6:	d003      	beq.n	2e00 <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2df8:	2302      	movs	r3, #2
    2dfa:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    2dfc:	2004      	movs	r0, #4
    2dfe:	e0c4      	b.n	2f8a <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2e00:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    2e02:	421a      	tst	r2, r3
    2e04:	d1e7      	bne.n	2dd6 <spi_write_buffer_wait+0x4e>
    2e06:	e0b3      	b.n	2f70 <spi_write_buffer_wait+0x1e8>
    2e08:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    2e0a:	421a      	tst	r2, r3
    2e0c:	d0fc      	beq.n	2e08 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    2e0e:	1c42      	adds	r2, r0, #1
    2e10:	b292      	uxth	r2, r2
    2e12:	4690      	mov	r8, r2
    2e14:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2e16:	79a2      	ldrb	r2, [r4, #6]
    2e18:	2a01      	cmp	r2, #1
    2e1a:	d001      	beq.n	2e20 <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    2e1c:	4640      	mov	r0, r8
    2e1e:	e005      	b.n	2e2c <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    2e20:	3002      	adds	r0, #2
    2e22:	b280      	uxth	r0, r0
    2e24:	4642      	mov	r2, r8
    2e26:	5c8a      	ldrb	r2, [r1, r2]
    2e28:	0212      	lsls	r2, r2, #8
    2e2a:	4317      	orrs	r7, r2
    2e2c:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2e2e:	421a      	tst	r2, r3
    2e30:	d002      	beq.n	2e38 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2e32:	05ff      	lsls	r7, r7, #23
    2e34:	0dff      	lsrs	r7, r7, #23
    2e36:	62b7      	str	r7, [r6, #40]	; 0x28
    2e38:	1e6a      	subs	r2, r5, #1
    2e3a:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    2e3c:	79e2      	ldrb	r2, [r4, #7]
    2e3e:	2a00      	cmp	r2, #0
    2e40:	d101      	bne.n	2e46 <spi_write_buffer_wait+0xbe>
    2e42:	1c35      	adds	r5, r6, #0
    2e44:	e056      	b.n	2ef4 <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    2e46:	7962      	ldrb	r2, [r4, #5]
    2e48:	2a00      	cmp	r2, #0
    2e4a:	d137      	bne.n	2ebc <spi_write_buffer_wait+0x134>
    2e4c:	4a53      	ldr	r2, [pc, #332]	; (2f9c <spi_write_buffer_wait+0x214>)
    2e4e:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2e50:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2e52:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
    2e54:	421f      	tst	r7, r3
    2e56:	d01c      	beq.n	2e92 <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
    2e58:	1c47      	adds	r7, r0, #1
    2e5a:	b2bf      	uxth	r7, r7
    2e5c:	46b9      	mov	r9, r7
    2e5e:	9901      	ldr	r1, [sp, #4]
    2e60:	5c09      	ldrb	r1, [r1, r0]
    2e62:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2e64:	79a7      	ldrb	r7, [r4, #6]
    2e66:	2f01      	cmp	r7, #1
    2e68:	d001      	beq.n	2e6e <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    2e6a:	4648      	mov	r0, r9
    2e6c:	e008      	b.n	2e80 <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    2e6e:	3002      	adds	r0, #2
    2e70:	b280      	uxth	r0, r0
    2e72:	9901      	ldr	r1, [sp, #4]
    2e74:	464f      	mov	r7, r9
    2e76:	5dc9      	ldrb	r1, [r1, r7]
    2e78:	0209      	lsls	r1, r1, #8
    2e7a:	4647      	mov	r7, r8
    2e7c:	430f      	orrs	r7, r1
    2e7e:	46b8      	mov	r8, r7
    2e80:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2e82:	421f      	tst	r7, r3
    2e84:	d003      	beq.n	2e8e <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2e86:	4647      	mov	r7, r8
    2e88:	05f9      	lsls	r1, r7, #23
    2e8a:	0dcf      	lsrs	r7, r1, #23
    2e8c:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    2e8e:	3d01      	subs	r5, #1
    2e90:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2e92:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2e94:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    2e96:	4659      	mov	r1, fp
    2e98:	420f      	tst	r7, r1
    2e9a:	d102      	bne.n	2ea2 <spi_write_buffer_wait+0x11a>
    2e9c:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2e9e:	2a00      	cmp	r2, #0
    2ea0:	d1d6      	bne.n	2e50 <spi_write_buffer_wait+0xc8>
    2ea2:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2ea4:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    2ea6:	4667      	mov	r7, ip
    2ea8:	423a      	tst	r2, r7
    2eaa:	d003      	beq.n	2eb4 <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2eac:	2302      	movs	r3, #2
    2eae:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    2eb0:	2004      	movs	r0, #4
    2eb2:	e06a      	b.n	2f8a <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2eb4:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    2eb6:	465e      	mov	r6, fp
    2eb8:	4232      	tst	r2, r6
    2eba:	d05b      	beq.n	2f74 <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2ebc:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2ebe:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    2ec0:	465f      	mov	r7, fp
    2ec2:	423a      	tst	r2, r7
    2ec4:	d0fb      	beq.n	2ebe <spi_write_buffer_wait+0x136>
    2ec6:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2ec8:	423a      	tst	r2, r7
    2eca:	d00d      	beq.n	2ee8 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2ecc:	8b72      	ldrh	r2, [r6, #26]
    2ece:	423a      	tst	r2, r7
    2ed0:	d004      	beq.n	2edc <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2ed2:	8b72      	ldrh	r2, [r6, #26]
    2ed4:	2704      	movs	r7, #4
    2ed6:	433a      	orrs	r2, r7
    2ed8:	b292      	uxth	r2, r2
    2eda:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2edc:	79a2      	ldrb	r2, [r4, #6]
    2ede:	2a01      	cmp	r2, #1
    2ee0:	d101      	bne.n	2ee6 <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2ee2:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    2ee4:	e000      	b.n	2ee8 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2ee6:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    2ee8:	4652      	mov	r2, sl
    2eea:	3a01      	subs	r2, #1
    2eec:	b292      	uxth	r2, r2
    2eee:	4692      	mov	sl, r2
    2ef0:	3d01      	subs	r5, #1
    2ef2:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    2ef4:	4a2a      	ldr	r2, [pc, #168]	; (2fa0 <spi_write_buffer_wait+0x218>)
    2ef6:	4295      	cmp	r5, r2
    2ef8:	d000      	beq.n	2efc <spi_write_buffer_wait+0x174>
    2efa:	e769      	b.n	2dd0 <spi_write_buffer_wait+0x48>
    2efc:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    2efe:	7963      	ldrb	r3, [r4, #5]
    2f00:	2b01      	cmp	r3, #1
    2f02:	d105      	bne.n	2f10 <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2f04:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2f06:	2202      	movs	r2, #2
    2f08:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    2f0a:	4213      	tst	r3, r2
    2f0c:	d0fc      	beq.n	2f08 <spi_write_buffer_wait+0x180>
    2f0e:	e033      	b.n	2f78 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    2f10:	2b00      	cmp	r3, #0
    2f12:	d133      	bne.n	2f7c <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
    2f14:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2f16:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
    2f18:	2b00      	cmp	r3, #0
    2f1a:	d036      	beq.n	2f8a <spi_write_buffer_wait+0x202>
			while (flush_length) {
    2f1c:	2900      	cmp	r1, #0
    2f1e:	d02f      	beq.n	2f80 <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2f20:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    2f22:	4e1d      	ldr	r6, [pc, #116]	; (2f98 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2f24:	2704      	movs	r7, #4
    2f26:	4650      	mov	r0, sl
    2f28:	e01c      	b.n	2f64 <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2f2a:	7e0a      	ldrb	r2, [r1, #24]
    2f2c:	422a      	tst	r2, r5
    2f2e:	d102      	bne.n	2f36 <spi_write_buffer_wait+0x1ae>
    2f30:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2f32:	2b00      	cmp	r3, #0
    2f34:	d1f9      	bne.n	2f2a <spi_write_buffer_wait+0x1a2>
    2f36:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    2f38:	422b      	tst	r3, r5
    2f3a:	d023      	beq.n	2f84 <spi_write_buffer_wait+0x1fc>
    2f3c:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2f3e:	422b      	tst	r3, r5
    2f40:	d00c      	beq.n	2f5c <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2f42:	8b4b      	ldrh	r3, [r1, #26]
    2f44:	422b      	tst	r3, r5
    2f46:	d003      	beq.n	2f50 <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2f48:	8b4b      	ldrh	r3, [r1, #26]
    2f4a:	433b      	orrs	r3, r7
    2f4c:	b29b      	uxth	r3, r3
    2f4e:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2f50:	79a3      	ldrb	r3, [r4, #6]
    2f52:	2b01      	cmp	r3, #1
    2f54:	d101      	bne.n	2f5a <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2f56:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    2f58:	e000      	b.n	2f5c <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2f5a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    2f5c:	3801      	subs	r0, #1
    2f5e:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    2f60:	2800      	cmp	r0, #0
    2f62:	d011      	beq.n	2f88 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2f64:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2f66:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    2f68:	422b      	tst	r3, r5
    2f6a:	d1e4      	bne.n	2f36 <spi_write_buffer_wait+0x1ae>
    2f6c:	1c33      	adds	r3, r6, #0
    2f6e:	e7dc      	b.n	2f2a <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    2f70:	2012      	movs	r0, #18
    2f72:	e00a      	b.n	2f8a <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    2f74:	2012      	movs	r0, #18
    2f76:	e008      	b.n	2f8a <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2f78:	2000      	movs	r0, #0
    2f7a:	e006      	b.n	2f8a <spi_write_buffer_wait+0x202>
    2f7c:	2000      	movs	r0, #0
    2f7e:	e004      	b.n	2f8a <spi_write_buffer_wait+0x202>
    2f80:	2000      	movs	r0, #0
    2f82:	e002      	b.n	2f8a <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    2f84:	2012      	movs	r0, #18
    2f86:	e000      	b.n	2f8a <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2f88:	2000      	movs	r0, #0
}
    2f8a:	b003      	add	sp, #12
    2f8c:	bc3c      	pop	{r2, r3, r4, r5}
    2f8e:	4690      	mov	r8, r2
    2f90:	4699      	mov	r9, r3
    2f92:	46a2      	mov	sl, r4
    2f94:	46ab      	mov	fp, r5
    2f96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f98:	00002710 	.word	0x00002710
    2f9c:	00002711 	.word	0x00002711
    2fa0:	0000ffff 	.word	0x0000ffff

00002fa4 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    2fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    2fa6:	0080      	lsls	r0, r0, #2
    2fa8:	4b7a      	ldr	r3, [pc, #488]	; (3194 <_spi_interrupt_handler+0x1f0>)
    2faa:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2fac:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    2fae:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    2fb0:	5ce3      	ldrb	r3, [r4, r3]
    2fb2:	2237      	movs	r2, #55	; 0x37
    2fb4:	5ca7      	ldrb	r7, [r4, r2]
    2fb6:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    2fb8:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    2fba:	7dae      	ldrb	r6, [r5, #22]
    2fbc:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    2fbe:	07f1      	lsls	r1, r6, #31
    2fc0:	d541      	bpl.n	3046 <_spi_interrupt_handler+0xa2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2fc2:	7963      	ldrb	r3, [r4, #5]
    2fc4:	2b01      	cmp	r3, #1
    2fc6:	d116      	bne.n	2ff6 <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    2fc8:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2fca:	2b00      	cmp	r3, #0
    2fcc:	d10f      	bne.n	2fee <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    2fce:	4b72      	ldr	r3, [pc, #456]	; (3198 <_spi_interrupt_handler+0x1f4>)
    2fd0:	881b      	ldrh	r3, [r3, #0]
    2fd2:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    2fd4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2fd6:	3b01      	subs	r3, #1
    2fd8:	b29b      	uxth	r3, r3
    2fda:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    2fdc:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2fde:	b29b      	uxth	r3, r3
    2fe0:	2b00      	cmp	r3, #0
    2fe2:	d101      	bne.n	2fe8 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    2fe4:	2301      	movs	r3, #1
    2fe6:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    2fe8:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    2fea:	2b01      	cmp	r3, #1
    2fec:	d103      	bne.n	2ff6 <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    2fee:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    2ff0:	2b00      	cmp	r3, #0
    2ff2:	d105      	bne.n	3000 <_spi_interrupt_handler+0x5c>
    2ff4:	e027      	b.n	3046 <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    2ff6:	2b00      	cmp	r3, #0
    2ff8:	d125      	bne.n	3046 <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
    2ffa:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    2ffc:	2b00      	cmp	r3, #0
    2ffe:	d022      	beq.n	3046 <_spi_interrupt_handler+0xa2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    3000:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    3002:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3004:	7819      	ldrb	r1, [r3, #0]
    3006:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    3008:	1c58      	adds	r0, r3, #1
    300a:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    300c:	79a0      	ldrb	r0, [r4, #6]
    300e:	2801      	cmp	r0, #1
    3010:	d104      	bne.n	301c <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    3012:	7858      	ldrb	r0, [r3, #1]
    3014:	0200      	lsls	r0, r0, #8
    3016:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    3018:	3302      	adds	r3, #2
    301a:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    301c:	05cb      	lsls	r3, r1, #23
    301e:	0ddb      	lsrs	r3, r3, #23
    3020:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    3022:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    3024:	3b01      	subs	r3, #1
    3026:	b29b      	uxth	r3, r3
    3028:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    302a:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    302c:	b29b      	uxth	r3, r3
    302e:	2b00      	cmp	r3, #0
    3030:	d109      	bne.n	3046 <_spi_interrupt_handler+0xa2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    3032:	2301      	movs	r3, #1
    3034:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    3036:	7a63      	ldrb	r3, [r4, #9]
    3038:	2b01      	cmp	r3, #1
    303a:	d104      	bne.n	3046 <_spi_interrupt_handler+0xa2>
    303c:	79e3      	ldrb	r3, [r4, #7]
    303e:	2b00      	cmp	r3, #0
    3040:	d101      	bne.n	3046 <_spi_interrupt_handler+0xa2>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    3042:	2302      	movs	r3, #2
    3044:	75ab      	strb	r3, [r5, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    3046:	0772      	lsls	r2, r6, #29
    3048:	d561      	bpl.n	310e <_spi_interrupt_handler+0x16a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    304a:	8b6b      	ldrh	r3, [r5, #26]
    304c:	0759      	lsls	r1, r3, #29
    304e:	d514      	bpl.n	307a <_spi_interrupt_handler+0xd6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    3050:	7a63      	ldrb	r3, [r4, #9]
    3052:	2b01      	cmp	r3, #1
    3054:	d00b      	beq.n	306e <_spi_interrupt_handler+0xca>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    3056:	221e      	movs	r2, #30
    3058:	2338      	movs	r3, #56	; 0x38
    305a:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    305c:	2303      	movs	r3, #3
    305e:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    3060:	2305      	movs	r3, #5
    3062:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    3064:	073a      	lsls	r2, r7, #28
    3066:	d502      	bpl.n	306e <_spi_interrupt_handler+0xca>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    3068:	1c20      	adds	r0, r4, #0
    306a:	69a3      	ldr	r3, [r4, #24]
    306c:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    306e:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    3070:	8b6a      	ldrh	r2, [r5, #26]
    3072:	2304      	movs	r3, #4
    3074:	4313      	orrs	r3, r2
    3076:	836b      	strh	r3, [r5, #26]
    3078:	e049      	b.n	310e <_spi_interrupt_handler+0x16a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    307a:	7a63      	ldrb	r3, [r4, #9]
    307c:	2b01      	cmp	r3, #1
    307e:	d116      	bne.n	30ae <_spi_interrupt_handler+0x10a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    3080:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    3082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    3084:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    3086:	3b01      	subs	r3, #1
    3088:	b29b      	uxth	r3, r3
    308a:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    308c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    308e:	b29b      	uxth	r3, r3
    3090:	2b00      	cmp	r3, #0
    3092:	d13c      	bne.n	310e <_spi_interrupt_handler+0x16a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    3094:	2304      	movs	r3, #4
    3096:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    3098:	2200      	movs	r2, #0
    309a:	2338      	movs	r3, #56	; 0x38
    309c:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    309e:	2303      	movs	r3, #3
    30a0:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    30a2:	07f9      	lsls	r1, r7, #31
    30a4:	d533      	bpl.n	310e <_spi_interrupt_handler+0x16a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    30a6:	1c20      	adds	r0, r4, #0
    30a8:	68e2      	ldr	r2, [r4, #12]
    30aa:	4790      	blx	r2
    30ac:	e02f      	b.n	310e <_spi_interrupt_handler+0x16a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    30ae:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    30b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    30b2:	05d2      	lsls	r2, r2, #23
    30b4:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    30b6:	b2d3      	uxtb	r3, r2
    30b8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    30ba:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    30bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    30be:	1c59      	adds	r1, r3, #1
    30c0:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    30c2:	79a1      	ldrb	r1, [r4, #6]
    30c4:	2901      	cmp	r1, #1
    30c6:	d104      	bne.n	30d2 <_spi_interrupt_handler+0x12e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    30c8:	0a12      	lsrs	r2, r2, #8
    30ca:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    30cc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    30ce:	3301      	adds	r3, #1
    30d0:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    30d2:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    30d4:	3b01      	subs	r3, #1
    30d6:	b29b      	uxth	r3, r3
    30d8:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    30da:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    30dc:	b29b      	uxth	r3, r3
    30de:	2b00      	cmp	r3, #0
    30e0:	d115      	bne.n	310e <_spi_interrupt_handler+0x16a>
					module->status = STATUS_OK;
    30e2:	2200      	movs	r2, #0
    30e4:	2338      	movs	r3, #56	; 0x38
    30e6:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    30e8:	2304      	movs	r3, #4
    30ea:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    30ec:	7a63      	ldrb	r3, [r4, #9]
    30ee:	2b02      	cmp	r3, #2
    30f0:	d105      	bne.n	30fe <_spi_interrupt_handler+0x15a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    30f2:	077a      	lsls	r2, r7, #29
    30f4:	d50b      	bpl.n	310e <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    30f6:	1c20      	adds	r0, r4, #0
    30f8:	6963      	ldr	r3, [r4, #20]
    30fa:	4798      	blx	r3
    30fc:	e007      	b.n	310e <_spi_interrupt_handler+0x16a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    30fe:	7a63      	ldrb	r3, [r4, #9]
    3100:	2b00      	cmp	r3, #0
    3102:	d104      	bne.n	310e <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    3104:	07b9      	lsls	r1, r7, #30
    3106:	d502      	bpl.n	310e <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    3108:	1c20      	adds	r0, r4, #0
    310a:	6922      	ldr	r2, [r4, #16]
    310c:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    310e:	07b3      	lsls	r3, r6, #30
    3110:	d528      	bpl.n	3164 <_spi_interrupt_handler+0x1c0>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    3112:	7963      	ldrb	r3, [r4, #5]
    3114:	2b00      	cmp	r3, #0
    3116:	d110      	bne.n	313a <_spi_interrupt_handler+0x196>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    3118:	2307      	movs	r3, #7
    311a:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    311c:	2302      	movs	r3, #2
    311e:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    3120:	2303      	movs	r3, #3
    3122:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    3124:	2300      	movs	r3, #0
    3126:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    3128:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    312a:	2338      	movs	r3, #56	; 0x38
    312c:	2200      	movs	r2, #0
    312e:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    3130:	06f9      	lsls	r1, r7, #27
    3132:	d502      	bpl.n	313a <_spi_interrupt_handler+0x196>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    3134:	1c20      	adds	r0, r4, #0
    3136:	69e2      	ldr	r2, [r4, #28]
    3138:	4790      	blx	r2
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    313a:	7963      	ldrb	r3, [r4, #5]
    313c:	2b01      	cmp	r3, #1
    313e:	d111      	bne.n	3164 <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    3140:	7a63      	ldrb	r3, [r4, #9]
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    3142:	2b01      	cmp	r3, #1
    3144:	d10e      	bne.n	3164 <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    3146:	79e3      	ldrb	r3, [r4, #7]
    3148:	2b00      	cmp	r3, #0
    314a:	d10b      	bne.n	3164 <_spi_interrupt_handler+0x1c0>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    314c:	2302      	movs	r3, #2
    314e:	752b      	strb	r3, [r5, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    3150:	2303      	movs	r3, #3
    3152:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    3154:	2200      	movs	r2, #0
    3156:	2338      	movs	r3, #56	; 0x38
    3158:	54e2      	strb	r2, [r4, r3]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    315a:	07fb      	lsls	r3, r7, #31
    315c:	d502      	bpl.n	3164 <_spi_interrupt_handler+0x1c0>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
						(module);
    315e:	1c20      	adds	r0, r4, #0
    3160:	68e1      	ldr	r1, [r4, #12]
    3162:	4788      	blx	r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    3164:	0732      	lsls	r2, r6, #28
    3166:	d50a      	bpl.n	317e <_spi_interrupt_handler+0x1da>
			if (module->mode == SPI_MODE_SLAVE) {
    3168:	7963      	ldrb	r3, [r4, #5]
    316a:	2b00      	cmp	r3, #0
    316c:	d107      	bne.n	317e <_spi_interrupt_handler+0x1da>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    316e:	2308      	movs	r3, #8
    3170:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    3172:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    3174:	06bb      	lsls	r3, r7, #26
    3176:	d502      	bpl.n	317e <_spi_interrupt_handler+0x1da>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    3178:	1c20      	adds	r0, r4, #0
    317a:	6a21      	ldr	r1, [r4, #32]
    317c:	4788      	blx	r1
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    317e:	09f6      	lsrs	r6, r6, #7
    3180:	d007      	beq.n	3192 <_spi_interrupt_handler+0x1ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    3182:	2380      	movs	r3, #128	; 0x80
    3184:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    3186:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    3188:	067a      	lsls	r2, r7, #25
    318a:	d502      	bpl.n	3192 <_spi_interrupt_handler+0x1ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    318c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    318e:	1c20      	adds	r0, r4, #0
    3190:	4798      	blx	r3
		}
	}
#  endif
}
    3192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3194:	20002edc 	.word	0x20002edc
    3198:	20002ed8 	.word	0x20002ed8

0000319c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    319c:	4770      	bx	lr
    319e:	46c0      	nop			; (mov r8, r8)

000031a0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    31a0:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    31a2:	4b0b      	ldr	r3, [pc, #44]	; (31d0 <_sercom_set_handler+0x30>)
    31a4:	781b      	ldrb	r3, [r3, #0]
    31a6:	2b00      	cmp	r3, #0
    31a8:	d10e      	bne.n	31c8 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    31aa:	4c0a      	ldr	r4, [pc, #40]	; (31d4 <_sercom_set_handler+0x34>)
    31ac:	4d0a      	ldr	r5, [pc, #40]	; (31d8 <_sercom_set_handler+0x38>)
    31ae:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    31b0:	4b0a      	ldr	r3, [pc, #40]	; (31dc <_sercom_set_handler+0x3c>)
    31b2:	2200      	movs	r2, #0
    31b4:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    31b6:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    31b8:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    31ba:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    31bc:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    31be:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    31c0:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    31c2:	2201      	movs	r2, #1
    31c4:	4b02      	ldr	r3, [pc, #8]	; (31d0 <_sercom_set_handler+0x30>)
    31c6:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    31c8:	0080      	lsls	r0, r0, #2
    31ca:	4b02      	ldr	r3, [pc, #8]	; (31d4 <_sercom_set_handler+0x34>)
    31cc:	50c1      	str	r1, [r0, r3]
}
    31ce:	bd30      	pop	{r4, r5, pc}
    31d0:	200001e4 	.word	0x200001e4
    31d4:	200001e8 	.word	0x200001e8
    31d8:	0000319d 	.word	0x0000319d
    31dc:	20002edc 	.word	0x20002edc

000031e0 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    31e0:	b530      	push	{r4, r5, lr}
    31e2:	b083      	sub	sp, #12
    31e4:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    31e6:	ac01      	add	r4, sp, #4
    31e8:	1c20      	adds	r0, r4, #0
    31ea:	4905      	ldr	r1, [pc, #20]	; (3200 <_sercom_get_interrupt_vector+0x20>)
    31ec:	2204      	movs	r2, #4
    31ee:	4b05      	ldr	r3, [pc, #20]	; (3204 <_sercom_get_interrupt_vector+0x24>)
    31f0:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    31f2:	1c28      	adds	r0, r5, #0
    31f4:	4b04      	ldr	r3, [pc, #16]	; (3208 <_sercom_get_interrupt_vector+0x28>)
    31f6:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    31f8:	5620      	ldrsb	r0, [r4, r0]
}
    31fa:	b003      	add	sp, #12
    31fc:	bd30      	pop	{r4, r5, pc}
    31fe:	46c0      	nop			; (mov r8, r8)
    3200:	0000ac24 	.word	0x0000ac24
    3204:	00004119 	.word	0x00004119
    3208:	00002a41 	.word	0x00002a41

0000320c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    320c:	b508      	push	{r3, lr}
    320e:	4b02      	ldr	r3, [pc, #8]	; (3218 <SERCOM0_Handler+0xc>)
    3210:	681b      	ldr	r3, [r3, #0]
    3212:	2000      	movs	r0, #0
    3214:	4798      	blx	r3
    3216:	bd08      	pop	{r3, pc}
    3218:	200001e8 	.word	0x200001e8

0000321c <SERCOM1_Handler>:
    321c:	b508      	push	{r3, lr}
    321e:	4b02      	ldr	r3, [pc, #8]	; (3228 <SERCOM1_Handler+0xc>)
    3220:	685b      	ldr	r3, [r3, #4]
    3222:	2001      	movs	r0, #1
    3224:	4798      	blx	r3
    3226:	bd08      	pop	{r3, pc}
    3228:	200001e8 	.word	0x200001e8

0000322c <SERCOM2_Handler>:
    322c:	b508      	push	{r3, lr}
    322e:	4b02      	ldr	r3, [pc, #8]	; (3238 <SERCOM2_Handler+0xc>)
    3230:	689b      	ldr	r3, [r3, #8]
    3232:	2002      	movs	r0, #2
    3234:	4798      	blx	r3
    3236:	bd08      	pop	{r3, pc}
    3238:	200001e8 	.word	0x200001e8

0000323c <SERCOM3_Handler>:
    323c:	b508      	push	{r3, lr}
    323e:	4b02      	ldr	r3, [pc, #8]	; (3248 <SERCOM3_Handler+0xc>)
    3240:	68db      	ldr	r3, [r3, #12]
    3242:	2003      	movs	r0, #3
    3244:	4798      	blx	r3
    3246:	bd08      	pop	{r3, pc}
    3248:	200001e8 	.word	0x200001e8

0000324c <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    324c:	4770      	bx	lr
    324e:	46c0      	nop			; (mov r8, r8)

00003250 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    3250:	4b0c      	ldr	r3, [pc, #48]	; (3284 <cpu_irq_enter_critical+0x34>)
    3252:	681b      	ldr	r3, [r3, #0]
    3254:	2b00      	cmp	r3, #0
    3256:	d110      	bne.n	327a <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3258:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    325c:	2b00      	cmp	r3, #0
    325e:	d109      	bne.n	3274 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3260:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    3262:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    3266:	2200      	movs	r2, #0
    3268:	4b07      	ldr	r3, [pc, #28]	; (3288 <cpu_irq_enter_critical+0x38>)
    326a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    326c:	2201      	movs	r2, #1
    326e:	4b07      	ldr	r3, [pc, #28]	; (328c <cpu_irq_enter_critical+0x3c>)
    3270:	701a      	strb	r2, [r3, #0]
    3272:	e002      	b.n	327a <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    3274:	2200      	movs	r2, #0
    3276:	4b05      	ldr	r3, [pc, #20]	; (328c <cpu_irq_enter_critical+0x3c>)
    3278:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    327a:	4b02      	ldr	r3, [pc, #8]	; (3284 <cpu_irq_enter_critical+0x34>)
    327c:	681a      	ldr	r2, [r3, #0]
    327e:	3201      	adds	r2, #1
    3280:	601a      	str	r2, [r3, #0]
}
    3282:	4770      	bx	lr
    3284:	200001f8 	.word	0x200001f8
    3288:	20000108 	.word	0x20000108
    328c:	200001fc 	.word	0x200001fc

00003290 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    3290:	4b08      	ldr	r3, [pc, #32]	; (32b4 <cpu_irq_leave_critical+0x24>)
    3292:	681a      	ldr	r2, [r3, #0]
    3294:	3a01      	subs	r2, #1
    3296:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    3298:	681b      	ldr	r3, [r3, #0]
    329a:	2b00      	cmp	r3, #0
    329c:	d109      	bne.n	32b2 <cpu_irq_leave_critical+0x22>
    329e:	4b06      	ldr	r3, [pc, #24]	; (32b8 <cpu_irq_leave_critical+0x28>)
    32a0:	781b      	ldrb	r3, [r3, #0]
    32a2:	2b00      	cmp	r3, #0
    32a4:	d005      	beq.n	32b2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    32a6:	2201      	movs	r2, #1
    32a8:	4b04      	ldr	r3, [pc, #16]	; (32bc <cpu_irq_leave_critical+0x2c>)
    32aa:	701a      	strb	r2, [r3, #0]
    32ac:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    32b0:	b662      	cpsie	i
	}
}
    32b2:	4770      	bx	lr
    32b4:	200001f8 	.word	0x200001f8
    32b8:	200001fc 	.word	0x200001fc
    32bc:	20000108 	.word	0x20000108

000032c0 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    32c0:	b508      	push	{r3, lr}
	switch (clock_source) {
    32c2:	2808      	cmp	r0, #8
    32c4:	d834      	bhi.n	3330 <system_clock_source_get_hz+0x70>
    32c6:	0080      	lsls	r0, r0, #2
    32c8:	4b1b      	ldr	r3, [pc, #108]	; (3338 <system_clock_source_get_hz+0x78>)
    32ca:	581b      	ldr	r3, [r3, r0]
    32cc:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    32ce:	2080      	movs	r0, #128	; 0x80
    32d0:	0200      	lsls	r0, r0, #8
    32d2:	e030      	b.n	3336 <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    32d4:	4b19      	ldr	r3, [pc, #100]	; (333c <system_clock_source_get_hz+0x7c>)
    32d6:	6918      	ldr	r0, [r3, #16]
    32d8:	e02d      	b.n	3336 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    32da:	4b19      	ldr	r3, [pc, #100]	; (3340 <system_clock_source_get_hz+0x80>)
    32dc:	6a18      	ldr	r0, [r3, #32]
    32de:	0580      	lsls	r0, r0, #22
    32e0:	0f80      	lsrs	r0, r0, #30
    32e2:	4b18      	ldr	r3, [pc, #96]	; (3344 <system_clock_source_get_hz+0x84>)
    32e4:	40c3      	lsrs	r3, r0
    32e6:	1c18      	adds	r0, r3, #0
    32e8:	e025      	b.n	3336 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    32ea:	4b14      	ldr	r3, [pc, #80]	; (333c <system_clock_source_get_hz+0x7c>)
    32ec:	6958      	ldr	r0, [r3, #20]
    32ee:	e022      	b.n	3336 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    32f0:	4b12      	ldr	r3, [pc, #72]	; (333c <system_clock_source_get_hz+0x7c>)
    32f2:	681b      	ldr	r3, [r3, #0]
    32f4:	2002      	movs	r0, #2
    32f6:	4018      	ands	r0, r3
    32f8:	d01d      	beq.n	3336 <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    32fa:	4911      	ldr	r1, [pc, #68]	; (3340 <system_clock_source_get_hz+0x80>)
    32fc:	2210      	movs	r2, #16
    32fe:	68cb      	ldr	r3, [r1, #12]
    3300:	421a      	tst	r2, r3
    3302:	d0fc      	beq.n	32fe <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    3304:	4b0d      	ldr	r3, [pc, #52]	; (333c <system_clock_source_get_hz+0x7c>)
    3306:	681b      	ldr	r3, [r3, #0]
    3308:	075a      	lsls	r2, r3, #29
    330a:	d513      	bpl.n	3334 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    330c:	2000      	movs	r0, #0
    330e:	4b0e      	ldr	r3, [pc, #56]	; (3348 <system_clock_source_get_hz+0x88>)
    3310:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    3312:	4b0a      	ldr	r3, [pc, #40]	; (333c <system_clock_source_get_hz+0x7c>)
    3314:	689b      	ldr	r3, [r3, #8]
    3316:	041b      	lsls	r3, r3, #16
    3318:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    331a:	4358      	muls	r0, r3
    331c:	e00b      	b.n	3336 <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    331e:	2350      	movs	r3, #80	; 0x50
    3320:	4a07      	ldr	r2, [pc, #28]	; (3340 <system_clock_source_get_hz+0x80>)
    3322:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    3324:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    3326:	075a      	lsls	r2, r3, #29
    3328:	d505      	bpl.n	3336 <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    332a:	4b04      	ldr	r3, [pc, #16]	; (333c <system_clock_source_get_hz+0x7c>)
    332c:	68d8      	ldr	r0, [r3, #12]
    332e:	e002      	b.n	3336 <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    3330:	2000      	movs	r0, #0
    3332:	e000      	b.n	3336 <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    3334:	4805      	ldr	r0, [pc, #20]	; (334c <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    3336:	bd08      	pop	{r3, pc}
    3338:	0000ac28 	.word	0x0000ac28
    333c:	20000200 	.word	0x20000200
    3340:	40000800 	.word	0x40000800
    3344:	007a1200 	.word	0x007a1200
    3348:	000038e5 	.word	0x000038e5
    334c:	02dc6c00 	.word	0x02dc6c00

00003350 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    3350:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    3352:	4b0c      	ldr	r3, [pc, #48]	; (3384 <system_clock_source_osc8m_set_config+0x34>)
    3354:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    3356:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    3358:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    335a:	7840      	ldrb	r0, [r0, #1]
    335c:	2201      	movs	r2, #1
    335e:	4010      	ands	r0, r2
    3360:	0180      	lsls	r0, r0, #6
    3362:	2640      	movs	r6, #64	; 0x40
    3364:	43b4      	bics	r4, r6
    3366:	4304      	orrs	r4, r0
    3368:	402a      	ands	r2, r5
    336a:	01d0      	lsls	r0, r2, #7
    336c:	2280      	movs	r2, #128	; 0x80
    336e:	4394      	bics	r4, r2
    3370:	1c22      	adds	r2, r4, #0
    3372:	4302      	orrs	r2, r0
    3374:	2003      	movs	r0, #3
    3376:	4001      	ands	r1, r0
    3378:	0209      	lsls	r1, r1, #8
    337a:	4803      	ldr	r0, [pc, #12]	; (3388 <system_clock_source_osc8m_set_config+0x38>)
    337c:	4002      	ands	r2, r0
    337e:	430a      	orrs	r2, r1
    3380:	621a      	str	r2, [r3, #32]
}
    3382:	bd70      	pop	{r4, r5, r6, pc}
    3384:	40000800 	.word	0x40000800
    3388:	fffffcff 	.word	0xfffffcff

0000338c <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    338c:	b5f0      	push	{r4, r5, r6, r7, lr}
    338e:	464f      	mov	r7, r9
    3390:	4646      	mov	r6, r8
    3392:	b4c0      	push	{r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    3394:	4a19      	ldr	r2, [pc, #100]	; (33fc <system_clock_source_osc32k_set_config+0x70>)
    3396:	6994      	ldr	r4, [r2, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    3398:	7841      	ldrb	r1, [r0, #1]
    339a:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    339c:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    339e:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    33a0:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    33a2:	7943      	ldrb	r3, [r0, #5]
    33a4:	4699      	mov	r9, r3

	SYSCTRL->OSC32K  = temp;
    33a6:	7880      	ldrb	r0, [r0, #2]
    33a8:	2301      	movs	r3, #1
    33aa:	4018      	ands	r0, r3
    33ac:	0080      	lsls	r0, r0, #2
    33ae:	2104      	movs	r1, #4
    33b0:	438c      	bics	r4, r1
    33b2:	4304      	orrs	r4, r0
    33b4:	4660      	mov	r0, ip
    33b6:	4018      	ands	r0, r3
    33b8:	00c0      	lsls	r0, r0, #3
    33ba:	2108      	movs	r1, #8
    33bc:	438c      	bics	r4, r1
    33be:	4304      	orrs	r4, r0
    33c0:	1c18      	adds	r0, r3, #0
    33c2:	4038      	ands	r0, r7
    33c4:	0180      	lsls	r0, r0, #6
    33c6:	2740      	movs	r7, #64	; 0x40
    33c8:	43bc      	bics	r4, r7
    33ca:	4304      	orrs	r4, r0
    33cc:	1c18      	adds	r0, r3, #0
    33ce:	4030      	ands	r0, r6
    33d0:	01c0      	lsls	r0, r0, #7
    33d2:	2680      	movs	r6, #128	; 0x80
    33d4:	43b4      	bics	r4, r6
    33d6:	4304      	orrs	r4, r0
    33d8:	2007      	movs	r0, #7
    33da:	4028      	ands	r0, r5
    33dc:	0200      	lsls	r0, r0, #8
    33de:	4d08      	ldr	r5, [pc, #32]	; (3400 <system_clock_source_osc32k_set_config+0x74>)
    33e0:	402c      	ands	r4, r5
    33e2:	4304      	orrs	r4, r0
    33e4:	4649      	mov	r1, r9
    33e6:	400b      	ands	r3, r1
    33e8:	0319      	lsls	r1, r3, #12
    33ea:	4806      	ldr	r0, [pc, #24]	; (3404 <system_clock_source_osc32k_set_config+0x78>)
    33ec:	1c23      	adds	r3, r4, #0
    33ee:	4003      	ands	r3, r0
    33f0:	430b      	orrs	r3, r1
    33f2:	6193      	str	r3, [r2, #24]
}
    33f4:	bc0c      	pop	{r2, r3}
    33f6:	4690      	mov	r8, r2
    33f8:	4699      	mov	r9, r3
    33fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    33fc:	40000800 	.word	0x40000800
    3400:	fffff8ff 	.word	0xfffff8ff
    3404:	ffffefff 	.word	0xffffefff

00003408 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    3408:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    340a:	7a02      	ldrb	r2, [r0, #8]
    340c:	0692      	lsls	r2, r2, #26
    340e:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    3410:	8943      	ldrh	r3, [r0, #10]
    3412:	059b      	lsls	r3, r3, #22
    3414:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    3416:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    3418:	4b18      	ldr	r3, [pc, #96]	; (347c <system_clock_source_dfll_set_config+0x74>)
    341a:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    341c:	8881      	ldrh	r1, [r0, #4]
    341e:	8842      	ldrh	r2, [r0, #2]
    3420:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    3422:	79c4      	ldrb	r4, [r0, #7]
    3424:	7982      	ldrb	r2, [r0, #6]
    3426:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    3428:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    342a:	7841      	ldrb	r1, [r0, #1]
    342c:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    342e:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    3430:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    3432:	7803      	ldrb	r3, [r0, #0]
    3434:	2b04      	cmp	r3, #4
    3436:	d10f      	bne.n	3458 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    3438:	7b02      	ldrb	r2, [r0, #12]
    343a:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    343c:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    343e:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    3440:	89c3      	ldrh	r3, [r0, #14]
    3442:	041b      	lsls	r3, r3, #16
    3444:	490e      	ldr	r1, [pc, #56]	; (3480 <system_clock_source_dfll_set_config+0x78>)
    3446:	400b      	ands	r3, r1
    3448:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    344a:	4b0c      	ldr	r3, [pc, #48]	; (347c <system_clock_source_dfll_set_config+0x74>)
    344c:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    344e:	6819      	ldr	r1, [r3, #0]
    3450:	2204      	movs	r2, #4
    3452:	430a      	orrs	r2, r1
    3454:	601a      	str	r2, [r3, #0]
    3456:	e010      	b.n	347a <system_clock_source_dfll_set_config+0x72>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    3458:	2b20      	cmp	r3, #32
    345a:	d10e      	bne.n	347a <system_clock_source_dfll_set_config+0x72>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    345c:	7b02      	ldrb	r2, [r0, #12]
    345e:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    3460:	8a03      	ldrh	r3, [r0, #16]
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    3462:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    3464:	89c3      	ldrh	r3, [r0, #14]
    3466:	041b      	lsls	r3, r3, #16
    3468:	4905      	ldr	r1, [pc, #20]	; (3480 <system_clock_source_dfll_set_config+0x78>)
    346a:	400b      	ands	r3, r1
    346c:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    346e:	4b03      	ldr	r3, [pc, #12]	; (347c <system_clock_source_dfll_set_config+0x74>)
    3470:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    3472:	681a      	ldr	r2, [r3, #0]
    3474:	4903      	ldr	r1, [pc, #12]	; (3484 <system_clock_source_dfll_set_config+0x7c>)
    3476:	430a      	orrs	r2, r1
    3478:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    347a:	bd10      	pop	{r4, pc}
    347c:	20000200 	.word	0x20000200
    3480:	03ff0000 	.word	0x03ff0000
    3484:	00000424 	.word	0x00000424

00003488 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    3488:	2808      	cmp	r0, #8
    348a:	d849      	bhi.n	3520 <system_clock_source_enable+0x98>
    348c:	0080      	lsls	r0, r0, #2
    348e:	4b25      	ldr	r3, [pc, #148]	; (3524 <system_clock_source_enable+0x9c>)
    3490:	581b      	ldr	r3, [r3, r0]
    3492:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    3494:	2000      	movs	r0, #0
    3496:	e044      	b.n	3522 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    3498:	4b23      	ldr	r3, [pc, #140]	; (3528 <system_clock_source_enable+0xa0>)
    349a:	6a19      	ldr	r1, [r3, #32]
    349c:	2202      	movs	r2, #2
    349e:	430a      	orrs	r2, r1
    34a0:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    34a2:	2000      	movs	r0, #0
    34a4:	e03d      	b.n	3522 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    34a6:	4b20      	ldr	r3, [pc, #128]	; (3528 <system_clock_source_enable+0xa0>)
    34a8:	6999      	ldr	r1, [r3, #24]
    34aa:	2202      	movs	r2, #2
    34ac:	430a      	orrs	r2, r1
    34ae:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    34b0:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    34b2:	e036      	b.n	3522 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    34b4:	4b1c      	ldr	r3, [pc, #112]	; (3528 <system_clock_source_enable+0xa0>)
    34b6:	8a19      	ldrh	r1, [r3, #16]
    34b8:	2202      	movs	r2, #2
    34ba:	430a      	orrs	r2, r1
    34bc:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    34be:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    34c0:	e02f      	b.n	3522 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    34c2:	4b19      	ldr	r3, [pc, #100]	; (3528 <system_clock_source_enable+0xa0>)
    34c4:	8a99      	ldrh	r1, [r3, #20]
    34c6:	2202      	movs	r2, #2
    34c8:	430a      	orrs	r2, r1
    34ca:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    34cc:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    34ce:	e028      	b.n	3522 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    34d0:	4a16      	ldr	r2, [pc, #88]	; (352c <system_clock_source_enable+0xa4>)
    34d2:	6811      	ldr	r1, [r2, #0]
    34d4:	2302      	movs	r3, #2
    34d6:	4319      	orrs	r1, r3
    34d8:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    34da:	4a13      	ldr	r2, [pc, #76]	; (3528 <system_clock_source_enable+0xa0>)
    34dc:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    34de:	1c11      	adds	r1, r2, #0
    34e0:	2210      	movs	r2, #16
    34e2:	68cb      	ldr	r3, [r1, #12]
    34e4:	421a      	tst	r2, r3
    34e6:	d0fc      	beq.n	34e2 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    34e8:	4a10      	ldr	r2, [pc, #64]	; (352c <system_clock_source_enable+0xa4>)
    34ea:	6891      	ldr	r1, [r2, #8]
    34ec:	4b0e      	ldr	r3, [pc, #56]	; (3528 <system_clock_source_enable+0xa0>)
    34ee:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    34f0:	6852      	ldr	r2, [r2, #4]
    34f2:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    34f4:	2200      	movs	r2, #0
    34f6:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    34f8:	1c19      	adds	r1, r3, #0
    34fa:	2210      	movs	r2, #16
    34fc:	68cb      	ldr	r3, [r1, #12]
    34fe:	421a      	tst	r2, r3
    3500:	d0fc      	beq.n	34fc <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    3502:	4b0a      	ldr	r3, [pc, #40]	; (352c <system_clock_source_enable+0xa4>)
    3504:	681a      	ldr	r2, [r3, #0]
    3506:	b292      	uxth	r2, r2
    3508:	4b07      	ldr	r3, [pc, #28]	; (3528 <system_clock_source_enable+0xa0>)
    350a:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    350c:	2000      	movs	r0, #0
    350e:	e008      	b.n	3522 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    3510:	4a05      	ldr	r2, [pc, #20]	; (3528 <system_clock_source_enable+0xa0>)
    3512:	2344      	movs	r3, #68	; 0x44
    3514:	5cd0      	ldrb	r0, [r2, r3]
    3516:	2102      	movs	r1, #2
    3518:	4301      	orrs	r1, r0
    351a:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    351c:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    351e:	e000      	b.n	3522 <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3520:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    3522:	4770      	bx	lr
    3524:	0000ac4c 	.word	0x0000ac4c
    3528:	40000800 	.word	0x40000800
    352c:	20000200 	.word	0x20000200

00003530 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    3530:	b5f0      	push	{r4, r5, r6, r7, lr}
    3532:	464f      	mov	r7, r9
    3534:	4646      	mov	r6, r8
    3536:	b4c0      	push	{r6, r7}
    3538:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    353a:	22c2      	movs	r2, #194	; 0xc2
    353c:	00d2      	lsls	r2, r2, #3
    353e:	4b48      	ldr	r3, [pc, #288]	; (3660 <system_clock_init+0x130>)
    3540:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    3542:	4b48      	ldr	r3, [pc, #288]	; (3664 <system_clock_init+0x134>)
    3544:	685a      	ldr	r2, [r3, #4]
    3546:	211e      	movs	r1, #30
    3548:	438a      	bics	r2, r1
    354a:	2102      	movs	r1, #2
    354c:	430a      	orrs	r2, r1
    354e:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    3550:	2201      	movs	r2, #1
    3552:	ab01      	add	r3, sp, #4
    3554:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    3556:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    3558:	4d43      	ldr	r5, [pc, #268]	; (3668 <system_clock_init+0x138>)
    355a:	b2e0      	uxtb	r0, r4
    355c:	a901      	add	r1, sp, #4
    355e:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    3560:	3401      	adds	r4, #1
    3562:	2c25      	cmp	r4, #37	; 0x25
    3564:	d1f9      	bne.n	355a <system_clock_init+0x2a>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    3566:	4d41      	ldr	r5, [pc, #260]	; (366c <system_clock_init+0x13c>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    3568:	682b      	ldr	r3, [r5, #0]
    356a:	04d9      	lsls	r1, r3, #19
    356c:	4b3c      	ldr	r3, [pc, #240]	; (3660 <system_clock_init+0x130>)
    356e:	0e49      	lsrs	r1, r1, #25
    3570:	0409      	lsls	r1, r1, #16
    3572:	6998      	ldr	r0, [r3, #24]
    3574:	4a3e      	ldr	r2, [pc, #248]	; (3670 <system_clock_init+0x140>)
    3576:	4002      	ands	r2, r0
    3578:	430a      	orrs	r2, r1
    357a:	619a      	str	r2, [r3, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    357c:	a80a      	add	r0, sp, #40	; 0x28
    357e:	2301      	movs	r3, #1
    3580:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    3582:	7083      	strb	r3, [r0, #2]
	config->run_in_standby      = false;
    3584:	2400      	movs	r4, #0
    3586:	70c4      	strb	r4, [r0, #3]
	config->on_demand           = true;
    3588:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    358a:	2307      	movs	r3, #7
    358c:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    358e:	7144      	strb	r4, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    3590:	4b38      	ldr	r3, [pc, #224]	; (3674 <system_clock_init+0x144>)
    3592:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    3594:	2004      	movs	r0, #4
    3596:	4b38      	ldr	r3, [pc, #224]	; (3678 <system_clock_init+0x148>)
    3598:	4798      	blx	r3
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    359a:	ab05      	add	r3, sp, #20
    359c:	701c      	strb	r4, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    359e:	2200      	movs	r2, #0
    35a0:	805c      	strh	r4, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    35a2:	809c      	strh	r4, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    35a4:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    35a6:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    35a8:	213f      	movs	r1, #63	; 0x3f
    35aa:	8159      	strh	r1, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    35ac:	2106      	movs	r1, #6
    35ae:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    35b0:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    35b2:	682b      	ldr	r3, [r5, #0]
    35b4:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    35b6:	2b3f      	cmp	r3, #63	; 0x3f
    35b8:	d100      	bne.n	35bc <system_clock_init+0x8c>
		coarse = 0x1f;
    35ba:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    35bc:	a805      	add	r0, sp, #20
    35be:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    35c0:	2307      	movs	r3, #7
    35c2:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    35c4:	233f      	movs	r3, #63	; 0x3f
    35c6:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    35c8:	4b2c      	ldr	r3, [pc, #176]	; (367c <system_clock_init+0x14c>)
    35ca:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    35cc:	a804      	add	r0, sp, #16
    35ce:	2500      	movs	r5, #0
    35d0:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    35d2:	2301      	movs	r3, #1
    35d4:	4699      	mov	r9, r3
    35d6:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    35d8:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    35da:	4b29      	ldr	r3, [pc, #164]	; (3680 <system_clock_init+0x150>)
    35dc:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    35de:	2006      	movs	r0, #6
    35e0:	4e25      	ldr	r6, [pc, #148]	; (3678 <system_clock_init+0x148>)
    35e2:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    35e4:	4b27      	ldr	r3, [pc, #156]	; (3684 <system_clock_init+0x154>)
    35e6:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    35e8:	ac01      	add	r4, sp, #4
    35ea:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    35ec:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    35ee:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    35f0:	2304      	movs	r3, #4
    35f2:	7023      	strb	r3, [r4, #0]
    35f4:	2320      	movs	r3, #32
    35f6:	9302      	str	r3, [sp, #8]
    35f8:	2002      	movs	r0, #2
    35fa:	1c21      	adds	r1, r4, #0
    35fc:	4b22      	ldr	r3, [pc, #136]	; (3688 <system_clock_init+0x158>)
    35fe:	4698      	mov	r8, r3
    3600:	4798      	blx	r3
    3602:	2002      	movs	r0, #2
    3604:	4f21      	ldr	r7, [pc, #132]	; (368c <system_clock_init+0x15c>)
    3606:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    3608:	464b      	mov	r3, r9
    360a:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    360c:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    360e:	2306      	movs	r3, #6
    3610:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    3612:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    3614:	7265      	strb	r5, [r4, #9]
    3616:	2003      	movs	r0, #3
    3618:	1c21      	adds	r1, r4, #0
    361a:	47c0      	blx	r8
    361c:	2003      	movs	r0, #3
    361e:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    3620:	2007      	movs	r0, #7
    3622:	47b0      	blx	r6

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    3624:	490e      	ldr	r1, [pc, #56]	; (3660 <system_clock_init+0x130>)
    3626:	2210      	movs	r2, #16
    3628:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    362a:	421a      	tst	r2, r3
    362c:	d0fc      	beq.n	3628 <system_clock_init+0xf8>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    362e:	4a18      	ldr	r2, [pc, #96]	; (3690 <system_clock_init+0x160>)
    3630:	2300      	movs	r3, #0
    3632:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    3634:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    3636:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    3638:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    363a:	a901      	add	r1, sp, #4
    363c:	2201      	movs	r2, #1
    363e:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    3640:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    3642:	2206      	movs	r2, #6
    3644:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    3646:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    3648:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    364a:	2000      	movs	r0, #0
    364c:	4b0e      	ldr	r3, [pc, #56]	; (3688 <system_clock_init+0x158>)
    364e:	4798      	blx	r3
    3650:	2000      	movs	r0, #0
    3652:	4b0e      	ldr	r3, [pc, #56]	; (368c <system_clock_init+0x15c>)
    3654:	4798      	blx	r3
#endif
}
    3656:	b00d      	add	sp, #52	; 0x34
    3658:	bc0c      	pop	{r2, r3}
    365a:	4690      	mov	r8, r2
    365c:	4699      	mov	r9, r3
    365e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3660:	40000800 	.word	0x40000800
    3664:	41004000 	.word	0x41004000
    3668:	000038c9 	.word	0x000038c9
    366c:	00806024 	.word	0x00806024
    3670:	ff80ffff 	.word	0xff80ffff
    3674:	0000338d 	.word	0x0000338d
    3678:	00003489 	.word	0x00003489
    367c:	00003409 	.word	0x00003409
    3680:	00003351 	.word	0x00003351
    3684:	00003695 	.word	0x00003695
    3688:	000036b9 	.word	0x000036b9
    368c:	0000376d 	.word	0x0000376d
    3690:	40000400 	.word	0x40000400

00003694 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    3694:	4b06      	ldr	r3, [pc, #24]	; (36b0 <system_gclk_init+0x1c>)
    3696:	6999      	ldr	r1, [r3, #24]
    3698:	2208      	movs	r2, #8
    369a:	430a      	orrs	r2, r1
    369c:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    369e:	2201      	movs	r2, #1
    36a0:	4b04      	ldr	r3, [pc, #16]	; (36b4 <system_gclk_init+0x20>)
    36a2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    36a4:	1c19      	adds	r1, r3, #0
    36a6:	780b      	ldrb	r3, [r1, #0]
    36a8:	4213      	tst	r3, r2
    36aa:	d1fc      	bne.n	36a6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    36ac:	4770      	bx	lr
    36ae:	46c0      	nop			; (mov r8, r8)
    36b0:	40000400 	.word	0x40000400
    36b4:	40000c00 	.word	0x40000c00

000036b8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    36b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    36ba:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    36bc:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    36be:	780d      	ldrb	r5, [r1, #0]
    36c0:	022d      	lsls	r5, r5, #8
    36c2:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    36c4:	784b      	ldrb	r3, [r1, #1]
    36c6:	2b00      	cmp	r3, #0
    36c8:	d002      	beq.n	36d0 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    36ca:	2380      	movs	r3, #128	; 0x80
    36cc:	02db      	lsls	r3, r3, #11
    36ce:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    36d0:	7a4b      	ldrb	r3, [r1, #9]
    36d2:	2b00      	cmp	r3, #0
    36d4:	d002      	beq.n	36dc <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    36d6:	2380      	movs	r3, #128	; 0x80
    36d8:	031b      	lsls	r3, r3, #12
    36da:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    36dc:	684c      	ldr	r4, [r1, #4]
    36de:	2c01      	cmp	r4, #1
    36e0:	d917      	bls.n	3712 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    36e2:	1e63      	subs	r3, r4, #1
    36e4:	421c      	tst	r4, r3
    36e6:	d10f      	bne.n	3708 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    36e8:	2c02      	cmp	r4, #2
    36ea:	d906      	bls.n	36fa <system_gclk_gen_set_config+0x42>
    36ec:	2302      	movs	r3, #2
    36ee:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    36f0:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    36f2:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    36f4:	429c      	cmp	r4, r3
    36f6:	d8fb      	bhi.n	36f0 <system_gclk_gen_set_config+0x38>
    36f8:	e000      	b.n	36fc <system_gclk_gen_set_config+0x44>
    36fa:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    36fc:	0217      	lsls	r7, r2, #8
    36fe:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    3700:	2380      	movs	r3, #128	; 0x80
    3702:	035b      	lsls	r3, r3, #13
    3704:	431d      	orrs	r5, r3
    3706:	e004      	b.n	3712 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    3708:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    370a:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    370c:	2380      	movs	r3, #128	; 0x80
    370e:	029b      	lsls	r3, r3, #10
    3710:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    3712:	7a0b      	ldrb	r3, [r1, #8]
    3714:	2b00      	cmp	r3, #0
    3716:	d002      	beq.n	371e <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    3718:	2380      	movs	r3, #128	; 0x80
    371a:	039b      	lsls	r3, r3, #14
    371c:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    371e:	4a0f      	ldr	r2, [pc, #60]	; (375c <system_gclk_gen_set_config+0xa4>)
    3720:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    3722:	b25b      	sxtb	r3, r3
    3724:	2b00      	cmp	r3, #0
    3726:	dbfb      	blt.n	3720 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3728:	4b0d      	ldr	r3, [pc, #52]	; (3760 <system_gclk_gen_set_config+0xa8>)
    372a:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    372c:	4b0d      	ldr	r3, [pc, #52]	; (3764 <system_gclk_gen_set_config+0xac>)
    372e:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3730:	4a0a      	ldr	r2, [pc, #40]	; (375c <system_gclk_gen_set_config+0xa4>)
    3732:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    3734:	b25b      	sxtb	r3, r3
    3736:	2b00      	cmp	r3, #0
    3738:	dbfb      	blt.n	3732 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    373a:	4b08      	ldr	r3, [pc, #32]	; (375c <system_gclk_gen_set_config+0xa4>)
    373c:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    373e:	1c1a      	adds	r2, r3, #0
    3740:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    3742:	b25b      	sxtb	r3, r3
    3744:	2b00      	cmp	r3, #0
    3746:	dbfb      	blt.n	3740 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    3748:	4b04      	ldr	r3, [pc, #16]	; (375c <system_gclk_gen_set_config+0xa4>)
    374a:	6859      	ldr	r1, [r3, #4]
    374c:	2280      	movs	r2, #128	; 0x80
    374e:	0252      	lsls	r2, r2, #9
    3750:	400a      	ands	r2, r1
    3752:	4315      	orrs	r5, r2
    3754:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3756:	4b04      	ldr	r3, [pc, #16]	; (3768 <system_gclk_gen_set_config+0xb0>)
    3758:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    375a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    375c:	40000c00 	.word	0x40000c00
    3760:	00003251 	.word	0x00003251
    3764:	40000c08 	.word	0x40000c08
    3768:	00003291 	.word	0x00003291

0000376c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    376c:	b510      	push	{r4, lr}
    376e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3770:	4a0b      	ldr	r2, [pc, #44]	; (37a0 <system_gclk_gen_enable+0x34>)
    3772:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    3774:	b25b      	sxtb	r3, r3
    3776:	2b00      	cmp	r3, #0
    3778:	dbfb      	blt.n	3772 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    377a:	4b0a      	ldr	r3, [pc, #40]	; (37a4 <system_gclk_gen_enable+0x38>)
    377c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    377e:	4b0a      	ldr	r3, [pc, #40]	; (37a8 <system_gclk_gen_enable+0x3c>)
    3780:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3782:	4a07      	ldr	r2, [pc, #28]	; (37a0 <system_gclk_gen_enable+0x34>)
    3784:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    3786:	b25b      	sxtb	r3, r3
    3788:	2b00      	cmp	r3, #0
    378a:	dbfb      	blt.n	3784 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    378c:	4b04      	ldr	r3, [pc, #16]	; (37a0 <system_gclk_gen_enable+0x34>)
    378e:	6859      	ldr	r1, [r3, #4]
    3790:	2280      	movs	r2, #128	; 0x80
    3792:	0252      	lsls	r2, r2, #9
    3794:	430a      	orrs	r2, r1
    3796:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3798:	4b04      	ldr	r3, [pc, #16]	; (37ac <system_gclk_gen_enable+0x40>)
    379a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    379c:	bd10      	pop	{r4, pc}
    379e:	46c0      	nop			; (mov r8, r8)
    37a0:	40000c00 	.word	0x40000c00
    37a4:	00003251 	.word	0x00003251
    37a8:	40000c04 	.word	0x40000c04
    37ac:	00003291 	.word	0x00003291

000037b0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    37b0:	b570      	push	{r4, r5, r6, lr}
    37b2:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    37b4:	4a1a      	ldr	r2, [pc, #104]	; (3820 <system_gclk_gen_get_hz+0x70>)
    37b6:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    37b8:	b25b      	sxtb	r3, r3
    37ba:	2b00      	cmp	r3, #0
    37bc:	dbfb      	blt.n	37b6 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    37be:	4b19      	ldr	r3, [pc, #100]	; (3824 <system_gclk_gen_get_hz+0x74>)
    37c0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    37c2:	4b19      	ldr	r3, [pc, #100]	; (3828 <system_gclk_gen_get_hz+0x78>)
    37c4:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    37c6:	4a16      	ldr	r2, [pc, #88]	; (3820 <system_gclk_gen_get_hz+0x70>)
    37c8:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    37ca:	b25b      	sxtb	r3, r3
    37cc:	2b00      	cmp	r3, #0
    37ce:	dbfb      	blt.n	37c8 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    37d0:	4e13      	ldr	r6, [pc, #76]	; (3820 <system_gclk_gen_get_hz+0x70>)
    37d2:	6870      	ldr	r0, [r6, #4]
    37d4:	04c0      	lsls	r0, r0, #19
    37d6:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    37d8:	4b14      	ldr	r3, [pc, #80]	; (382c <system_gclk_gen_get_hz+0x7c>)
    37da:	4798      	blx	r3
    37dc:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    37de:	4b12      	ldr	r3, [pc, #72]	; (3828 <system_gclk_gen_get_hz+0x78>)
    37e0:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    37e2:	6876      	ldr	r6, [r6, #4]
    37e4:	02f6      	lsls	r6, r6, #11
    37e6:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    37e8:	4b11      	ldr	r3, [pc, #68]	; (3830 <system_gclk_gen_get_hz+0x80>)
    37ea:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    37ec:	4a0c      	ldr	r2, [pc, #48]	; (3820 <system_gclk_gen_get_hz+0x70>)
    37ee:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    37f0:	b25b      	sxtb	r3, r3
    37f2:	2b00      	cmp	r3, #0
    37f4:	dbfb      	blt.n	37ee <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    37f6:	4b0a      	ldr	r3, [pc, #40]	; (3820 <system_gclk_gen_get_hz+0x70>)
    37f8:	689c      	ldr	r4, [r3, #8]
    37fa:	0a24      	lsrs	r4, r4, #8
    37fc:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    37fe:	4b0d      	ldr	r3, [pc, #52]	; (3834 <system_gclk_gen_get_hz+0x84>)
    3800:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    3802:	2e00      	cmp	r6, #0
    3804:	d107      	bne.n	3816 <system_gclk_gen_get_hz+0x66>
    3806:	2c01      	cmp	r4, #1
    3808:	d907      	bls.n	381a <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    380a:	1c28      	adds	r0, r5, #0
    380c:	1c21      	adds	r1, r4, #0
    380e:	4b0a      	ldr	r3, [pc, #40]	; (3838 <system_gclk_gen_get_hz+0x88>)
    3810:	4798      	blx	r3
    3812:	1c05      	adds	r5, r0, #0
    3814:	e001      	b.n	381a <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    3816:	3401      	adds	r4, #1
    3818:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    381a:	1c28      	adds	r0, r5, #0
    381c:	bd70      	pop	{r4, r5, r6, pc}
    381e:	46c0      	nop			; (mov r8, r8)
    3820:	40000c00 	.word	0x40000c00
    3824:	00003251 	.word	0x00003251
    3828:	40000c04 	.word	0x40000c04
    382c:	000032c1 	.word	0x000032c1
    3830:	40000c08 	.word	0x40000c08
    3834:	00003291 	.word	0x00003291
    3838:	00006b35 	.word	0x00006b35

0000383c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    383c:	b510      	push	{r4, lr}
    383e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3840:	4b06      	ldr	r3, [pc, #24]	; (385c <system_gclk_chan_enable+0x20>)
    3842:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3844:	4b06      	ldr	r3, [pc, #24]	; (3860 <system_gclk_chan_enable+0x24>)
    3846:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    3848:	4b06      	ldr	r3, [pc, #24]	; (3864 <system_gclk_chan_enable+0x28>)
    384a:	8859      	ldrh	r1, [r3, #2]
    384c:	2280      	movs	r2, #128	; 0x80
    384e:	01d2      	lsls	r2, r2, #7
    3850:	430a      	orrs	r2, r1
    3852:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3854:	4b04      	ldr	r3, [pc, #16]	; (3868 <system_gclk_chan_enable+0x2c>)
    3856:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3858:	bd10      	pop	{r4, pc}
    385a:	46c0      	nop			; (mov r8, r8)
    385c:	00003251 	.word	0x00003251
    3860:	40000c02 	.word	0x40000c02
    3864:	40000c00 	.word	0x40000c00
    3868:	00003291 	.word	0x00003291

0000386c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    386c:	b510      	push	{r4, lr}
    386e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3870:	4b0f      	ldr	r3, [pc, #60]	; (38b0 <system_gclk_chan_disable+0x44>)
    3872:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3874:	4b0f      	ldr	r3, [pc, #60]	; (38b4 <system_gclk_chan_disable+0x48>)
    3876:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    3878:	4b0f      	ldr	r3, [pc, #60]	; (38b8 <system_gclk_chan_disable+0x4c>)
    387a:	8858      	ldrh	r0, [r3, #2]
    387c:	0500      	lsls	r0, r0, #20
    387e:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    3880:	8859      	ldrh	r1, [r3, #2]
    3882:	4a0e      	ldr	r2, [pc, #56]	; (38bc <system_gclk_chan_disable+0x50>)
    3884:	400a      	ands	r2, r1
    3886:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    3888:	8859      	ldrh	r1, [r3, #2]
    388a:	4a0d      	ldr	r2, [pc, #52]	; (38c0 <system_gclk_chan_disable+0x54>)
    388c:	400a      	ands	r2, r1
    388e:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    3890:	1c19      	adds	r1, r3, #0
    3892:	2280      	movs	r2, #128	; 0x80
    3894:	01d2      	lsls	r2, r2, #7
    3896:	884b      	ldrh	r3, [r1, #2]
    3898:	4213      	tst	r3, r2
    389a:	d1fc      	bne.n	3896 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    389c:	4b06      	ldr	r3, [pc, #24]	; (38b8 <system_gclk_chan_disable+0x4c>)
    389e:	0201      	lsls	r1, r0, #8
    38a0:	8858      	ldrh	r0, [r3, #2]
    38a2:	4a06      	ldr	r2, [pc, #24]	; (38bc <system_gclk_chan_disable+0x50>)
    38a4:	4002      	ands	r2, r0
    38a6:	430a      	orrs	r2, r1
    38a8:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    38aa:	4b06      	ldr	r3, [pc, #24]	; (38c4 <system_gclk_chan_disable+0x58>)
    38ac:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    38ae:	bd10      	pop	{r4, pc}
    38b0:	00003251 	.word	0x00003251
    38b4:	40000c02 	.word	0x40000c02
    38b8:	40000c00 	.word	0x40000c00
    38bc:	fffff0ff 	.word	0xfffff0ff
    38c0:	ffffbfff 	.word	0xffffbfff
    38c4:	00003291 	.word	0x00003291

000038c8 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    38c8:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    38ca:	780c      	ldrb	r4, [r1, #0]
    38cc:	0224      	lsls	r4, r4, #8
    38ce:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    38d0:	4b02      	ldr	r3, [pc, #8]	; (38dc <system_gclk_chan_set_config+0x14>)
    38d2:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    38d4:	b2a4      	uxth	r4, r4
    38d6:	4b02      	ldr	r3, [pc, #8]	; (38e0 <system_gclk_chan_set_config+0x18>)
    38d8:	805c      	strh	r4, [r3, #2]
}
    38da:	bd10      	pop	{r4, pc}
    38dc:	0000386d 	.word	0x0000386d
    38e0:	40000c00 	.word	0x40000c00

000038e4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    38e4:	b510      	push	{r4, lr}
    38e6:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    38e8:	4b06      	ldr	r3, [pc, #24]	; (3904 <system_gclk_chan_get_hz+0x20>)
    38ea:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    38ec:	4b06      	ldr	r3, [pc, #24]	; (3908 <system_gclk_chan_get_hz+0x24>)
    38ee:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    38f0:	4b06      	ldr	r3, [pc, #24]	; (390c <system_gclk_chan_get_hz+0x28>)
    38f2:	885c      	ldrh	r4, [r3, #2]
    38f4:	0524      	lsls	r4, r4, #20
    38f6:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    38f8:	4b05      	ldr	r3, [pc, #20]	; (3910 <system_gclk_chan_get_hz+0x2c>)
    38fa:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    38fc:	1c20      	adds	r0, r4, #0
    38fe:	4b05      	ldr	r3, [pc, #20]	; (3914 <system_gclk_chan_get_hz+0x30>)
    3900:	4798      	blx	r3
}
    3902:	bd10      	pop	{r4, pc}
    3904:	00003251 	.word	0x00003251
    3908:	40000c02 	.word	0x40000c02
    390c:	40000c00 	.word	0x40000c00
    3910:	00003291 	.word	0x00003291
    3914:	000037b1 	.word	0x000037b1

00003918 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    3918:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    391a:	78d3      	ldrb	r3, [r2, #3]
    391c:	2b00      	cmp	r3, #0
    391e:	d11e      	bne.n	395e <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    3920:	7813      	ldrb	r3, [r2, #0]
    3922:	2b80      	cmp	r3, #128	; 0x80
    3924:	d004      	beq.n	3930 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    3926:	061b      	lsls	r3, r3, #24
    3928:	2480      	movs	r4, #128	; 0x80
    392a:	0264      	lsls	r4, r4, #9
    392c:	4323      	orrs	r3, r4
    392e:	e000      	b.n	3932 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3930:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    3932:	7854      	ldrb	r4, [r2, #1]
    3934:	2502      	movs	r5, #2
    3936:	43ac      	bics	r4, r5
    3938:	d10a      	bne.n	3950 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    393a:	7894      	ldrb	r4, [r2, #2]
    393c:	2c00      	cmp	r4, #0
    393e:	d103      	bne.n	3948 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    3940:	2480      	movs	r4, #128	; 0x80
    3942:	02a4      	lsls	r4, r4, #10
    3944:	4323      	orrs	r3, r4
    3946:	e002      	b.n	394e <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    3948:	24c0      	movs	r4, #192	; 0xc0
    394a:	02e4      	lsls	r4, r4, #11
    394c:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    394e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3950:	7854      	ldrb	r4, [r2, #1]
    3952:	3c01      	subs	r4, #1
    3954:	2c01      	cmp	r4, #1
    3956:	d804      	bhi.n	3962 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    3958:	4c11      	ldr	r4, [pc, #68]	; (39a0 <_system_pinmux_config+0x88>)
    395a:	4023      	ands	r3, r4
    395c:	e001      	b.n	3962 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    395e:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3960:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    3962:	040d      	lsls	r5, r1, #16
    3964:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3966:	24a0      	movs	r4, #160	; 0xa0
    3968:	05e4      	lsls	r4, r4, #23
    396a:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    396c:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    396e:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    3970:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3972:	24d0      	movs	r4, #208	; 0xd0
    3974:	0624      	lsls	r4, r4, #24
    3976:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    3978:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    397a:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    397c:	78d4      	ldrb	r4, [r2, #3]
    397e:	2c00      	cmp	r4, #0
    3980:	d10c      	bne.n	399c <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    3982:	035c      	lsls	r4, r3, #13
    3984:	d505      	bpl.n	3992 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    3986:	7893      	ldrb	r3, [r2, #2]
    3988:	2b01      	cmp	r3, #1
    398a:	d101      	bne.n	3990 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    398c:	6181      	str	r1, [r0, #24]
    398e:	e000      	b.n	3992 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    3990:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3992:	7853      	ldrb	r3, [r2, #1]
    3994:	3b01      	subs	r3, #1
    3996:	2b01      	cmp	r3, #1
    3998:	d800      	bhi.n	399c <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    399a:	6081      	str	r1, [r0, #8]
		}
	}
}
    399c:	bd30      	pop	{r4, r5, pc}
    399e:	46c0      	nop			; (mov r8, r8)
    39a0:	fffbffff 	.word	0xfffbffff

000039a4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    39a4:	b508      	push	{r3, lr}
    39a6:	1c03      	adds	r3, r0, #0
    39a8:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    39aa:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    39ac:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    39ae:	2900      	cmp	r1, #0
    39b0:	d103      	bne.n	39ba <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    39b2:	0958      	lsrs	r0, r3, #5
    39b4:	01c0      	lsls	r0, r0, #7
    39b6:	4904      	ldr	r1, [pc, #16]	; (39c8 <system_pinmux_pin_set_config+0x24>)
    39b8:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    39ba:	211f      	movs	r1, #31
    39bc:	400b      	ands	r3, r1
    39be:	2101      	movs	r1, #1
    39c0:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    39c2:	4b02      	ldr	r3, [pc, #8]	; (39cc <system_pinmux_pin_set_config+0x28>)
    39c4:	4798      	blx	r3
}
    39c6:	bd08      	pop	{r3, pc}
    39c8:	41004400 	.word	0x41004400
    39cc:	00003919 	.word	0x00003919

000039d0 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    39d0:	4770      	bx	lr
    39d2:	46c0      	nop			; (mov r8, r8)

000039d4 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    39d4:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    39d6:	4b05      	ldr	r3, [pc, #20]	; (39ec <system_init+0x18>)
    39d8:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    39da:	4b05      	ldr	r3, [pc, #20]	; (39f0 <system_init+0x1c>)
    39dc:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    39de:	4b05      	ldr	r3, [pc, #20]	; (39f4 <system_init+0x20>)
    39e0:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    39e2:	4b05      	ldr	r3, [pc, #20]	; (39f8 <system_init+0x24>)
    39e4:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    39e6:	4b05      	ldr	r3, [pc, #20]	; (39fc <system_init+0x28>)
    39e8:	4798      	blx	r3
}
    39ea:	bd08      	pop	{r3, pc}
    39ec:	00003531 	.word	0x00003531
    39f0:	0000324d 	.word	0x0000324d
    39f4:	000039d1 	.word	0x000039d1
    39f8:	00000d65 	.word	0x00000d65
    39fc:	000039d1 	.word	0x000039d1

00003a00 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    3a00:	b570      	push	{r4, r5, r6, lr}
    3a02:	b084      	sub	sp, #16
    3a04:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    3a06:	ab01      	add	r3, sp, #4
    3a08:	4a0a      	ldr	r2, [pc, #40]	; (3a34 <_tc_get_inst_index+0x34>)
    3a0a:	ca70      	ldmia	r2!, {r4, r5, r6}
    3a0c:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    3a0e:	9b01      	ldr	r3, [sp, #4]
    3a10:	4283      	cmp	r3, r0
    3a12:	d00a      	beq.n	3a2a <_tc_get_inst_index+0x2a>
    3a14:	9c02      	ldr	r4, [sp, #8]
    3a16:	4284      	cmp	r4, r0
    3a18:	d005      	beq.n	3a26 <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    3a1a:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    3a1c:	9d03      	ldr	r5, [sp, #12]
    3a1e:	428d      	cmp	r5, r1
    3a20:	d105      	bne.n	3a2e <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3a22:	2002      	movs	r0, #2
    3a24:	e002      	b.n	3a2c <_tc_get_inst_index+0x2c>
    3a26:	2001      	movs	r0, #1
    3a28:	e000      	b.n	3a2c <_tc_get_inst_index+0x2c>
    3a2a:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    3a2c:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    3a2e:	b004      	add	sp, #16
    3a30:	bd70      	pop	{r4, r5, r6, pc}
    3a32:	46c0      	nop			; (mov r8, r8)
    3a34:	0000ac70 	.word	0x0000ac70

00003a38 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    3a38:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a3a:	464f      	mov	r7, r9
    3a3c:	4646      	mov	r6, r8
    3a3e:	b4c0      	push	{r6, r7}
    3a40:	b087      	sub	sp, #28
    3a42:	1c04      	adds	r4, r0, #0
    3a44:	1c0d      	adds	r5, r1, #0
    3a46:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    3a48:	1c08      	adds	r0, r1, #0
    3a4a:	4b90      	ldr	r3, [pc, #576]	; (3c8c <tc_init+0x254>)
    3a4c:	4798      	blx	r3
    3a4e:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    3a50:	4f8f      	ldr	r7, [pc, #572]	; (3c90 <tc_init+0x258>)
    3a52:	1c39      	adds	r1, r7, #0
    3a54:	310c      	adds	r1, #12
    3a56:	a805      	add	r0, sp, #20
    3a58:	2203      	movs	r2, #3
    3a5a:	4e8e      	ldr	r6, [pc, #568]	; (3c94 <tc_init+0x25c>)
    3a5c:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    3a5e:	1c39      	adds	r1, r7, #0
    3a60:	3110      	adds	r1, #16
    3a62:	a803      	add	r0, sp, #12
    3a64:	2206      	movs	r2, #6
    3a66:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    3a68:	2300      	movs	r3, #0
    3a6a:	60a3      	str	r3, [r4, #8]
    3a6c:	60e3      	str	r3, [r4, #12]
    3a6e:	6123      	str	r3, [r4, #16]
    3a70:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    3a72:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    3a74:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    3a76:	4648      	mov	r0, r9
    3a78:	0082      	lsls	r2, r0, #2
    3a7a:	4b87      	ldr	r3, [pc, #540]	; (3c98 <tc_init+0x260>)
    3a7c:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    3a7e:	6025      	str	r5, [r4, #0]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3a80:	4641      	mov	r1, r8
    3a82:	788b      	ldrb	r3, [r1, #2]
    3a84:	2b08      	cmp	r3, #8
    3a86:	d104      	bne.n	3a92 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3a88:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3a8a:	464a      	mov	r2, r9
    3a8c:	07d2      	lsls	r2, r2, #31
    3a8e:	d400      	bmi.n	3a92 <tc_init+0x5a>
    3a90:	e0f6      	b.n	3c80 <tc_init+0x248>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    3a92:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    3a94:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    3a96:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    3a98:	07d9      	lsls	r1, r3, #31
    3a9a:	d500      	bpl.n	3a9e <tc_init+0x66>
    3a9c:	e0f0      	b.n	3c80 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3a9e:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    3aa0:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3aa2:	06da      	lsls	r2, r3, #27
    3aa4:	d500      	bpl.n	3aa8 <tc_init+0x70>
    3aa6:	e0eb      	b.n	3c80 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    3aa8:	882b      	ldrh	r3, [r5, #0]
    3aaa:	0799      	lsls	r1, r3, #30
    3aac:	d500      	bpl.n	3ab0 <tc_init+0x78>
    3aae:	e0e7      	b.n	3c80 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    3ab0:	4642      	mov	r2, r8
    3ab2:	7c13      	ldrb	r3, [r2, #16]
    3ab4:	2b00      	cmp	r3, #0
    3ab6:	d00c      	beq.n	3ad2 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3ab8:	a902      	add	r1, sp, #8
    3aba:	2301      	movs	r3, #1
    3abc:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    3abe:	2200      	movs	r2, #0
    3ac0:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    3ac2:	4640      	mov	r0, r8
    3ac4:	6980      	ldr	r0, [r0, #24]
    3ac6:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3ac8:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    3aca:	4642      	mov	r2, r8
    3acc:	7d10      	ldrb	r0, [r2, #20]
    3ace:	4b73      	ldr	r3, [pc, #460]	; (3c9c <tc_init+0x264>)
    3ad0:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    3ad2:	4640      	mov	r0, r8
    3ad4:	7f03      	ldrb	r3, [r0, #28]
    3ad6:	2b00      	cmp	r3, #0
    3ad8:	d00b      	beq.n	3af2 <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3ada:	a902      	add	r1, sp, #8
    3adc:	2301      	movs	r3, #1
    3ade:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    3ae0:	2200      	movs	r2, #0
    3ae2:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    3ae4:	6a42      	ldr	r2, [r0, #36]	; 0x24
    3ae6:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3ae8:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    3aea:	6a03      	ldr	r3, [r0, #32]
    3aec:	b2d8      	uxtb	r0, r3
    3aee:	4b6b      	ldr	r3, [pc, #428]	; (3c9c <tc_init+0x264>)
    3af0:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    3af2:	4b6b      	ldr	r3, [pc, #428]	; (3ca0 <tc_init+0x268>)
    3af4:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    3af6:	4648      	mov	r0, r9
    3af8:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    3afa:	a803      	add	r0, sp, #12
    3afc:	5a12      	ldrh	r2, [r2, r0]
    3afe:	430a      	orrs	r2, r1
    3b00:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    3b02:	4641      	mov	r1, r8
    3b04:	788b      	ldrb	r3, [r1, #2]
    3b06:	2b08      	cmp	r3, #8
    3b08:	d108      	bne.n	3b1c <tc_init+0xe4>
    3b0a:	4b65      	ldr	r3, [pc, #404]	; (3ca0 <tc_init+0x268>)
    3b0c:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    3b0e:	4648      	mov	r0, r9
    3b10:	3001      	adds	r0, #1
    3b12:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    3b14:	a903      	add	r1, sp, #12
    3b16:	5a41      	ldrh	r1, [r0, r1]
    3b18:	430a      	orrs	r2, r1
    3b1a:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    3b1c:	a901      	add	r1, sp, #4
    3b1e:	4642      	mov	r2, r8
    3b20:	7813      	ldrb	r3, [r2, #0]
    3b22:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    3b24:	ab05      	add	r3, sp, #20
    3b26:	4648      	mov	r0, r9
    3b28:	5c1e      	ldrb	r6, [r3, r0]
    3b2a:	1c30      	adds	r0, r6, #0
    3b2c:	4b5d      	ldr	r3, [pc, #372]	; (3ca4 <tc_init+0x26c>)
    3b2e:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    3b30:	1c30      	adds	r0, r6, #0
    3b32:	4b5d      	ldr	r3, [pc, #372]	; (3ca8 <tc_init+0x270>)
    3b34:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    3b36:	4641      	mov	r1, r8
    3b38:	8888      	ldrh	r0, [r1, #4]
    3b3a:	890b      	ldrh	r3, [r1, #8]
    3b3c:	4303      	orrs	r3, r0
    3b3e:	7988      	ldrb	r0, [r1, #6]
    3b40:	788a      	ldrb	r2, [r1, #2]
    3b42:	4310      	orrs	r0, r2
    3b44:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    3b46:	784b      	ldrb	r3, [r1, #1]
    3b48:	2b00      	cmp	r3, #0
    3b4a:	d002      	beq.n	3b52 <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    3b4c:	2380      	movs	r3, #128	; 0x80
    3b4e:	011b      	lsls	r3, r3, #4
    3b50:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3b52:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3b54:	227f      	movs	r2, #127	; 0x7f
    3b56:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    3b58:	4393      	bics	r3, r2
    3b5a:	d1fc      	bne.n	3b56 <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    3b5c:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    3b5e:	4642      	mov	r2, r8
    3b60:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    3b62:	1e43      	subs	r3, r0, #1
    3b64:	4198      	sbcs	r0, r3
    3b66:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    3b68:	7b93      	ldrb	r3, [r2, #14]
    3b6a:	2b00      	cmp	r3, #0
    3b6c:	d001      	beq.n	3b72 <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    3b6e:	2301      	movs	r3, #1
    3b70:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3b72:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3b74:	227f      	movs	r2, #127	; 0x7f
    3b76:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    3b78:	4393      	bics	r3, r2
    3b7a:	d1fc      	bne.n	3b76 <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    3b7c:	23ff      	movs	r3, #255	; 0xff
    3b7e:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    3b80:	2800      	cmp	r0, #0
    3b82:	d005      	beq.n	3b90 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3b84:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3b86:	227f      	movs	r2, #127	; 0x7f
    3b88:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    3b8a:	4393      	bics	r3, r2
    3b8c:	d1fc      	bne.n	3b88 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    3b8e:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    3b90:	4643      	mov	r3, r8
    3b92:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    3b94:	7adb      	ldrb	r3, [r3, #11]
    3b96:	2b00      	cmp	r3, #0
    3b98:	d001      	beq.n	3b9e <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    3b9a:	2310      	movs	r3, #16
    3b9c:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    3b9e:	4641      	mov	r1, r8
    3ba0:	7b0b      	ldrb	r3, [r1, #12]
    3ba2:	2b00      	cmp	r3, #0
    3ba4:	d001      	beq.n	3baa <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    3ba6:	2320      	movs	r3, #32
    3ba8:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3baa:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3bac:	227f      	movs	r2, #127	; 0x7f
    3bae:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    3bb0:	4393      	bics	r3, r2
    3bb2:	d1fc      	bne.n	3bae <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    3bb4:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3bb6:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3bb8:	217f      	movs	r1, #127	; 0x7f
    3bba:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    3bbc:	438b      	bics	r3, r1
    3bbe:	d1fc      	bne.n	3bba <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    3bc0:	7923      	ldrb	r3, [r4, #4]
    3bc2:	2b04      	cmp	r3, #4
    3bc4:	d005      	beq.n	3bd2 <tc_init+0x19a>
    3bc6:	2b08      	cmp	r3, #8
    3bc8:	d041      	beq.n	3c4e <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    3bca:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    3bcc:	2b00      	cmp	r3, #0
    3bce:	d157      	bne.n	3c80 <tc_init+0x248>
    3bd0:	e024      	b.n	3c1c <tc_init+0x1e4>
    3bd2:	217f      	movs	r1, #127	; 0x7f
    3bd4:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    3bd6:	438b      	bics	r3, r1
    3bd8:	d1fc      	bne.n	3bd4 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    3bda:	2328      	movs	r3, #40	; 0x28
    3bdc:	4642      	mov	r2, r8
    3bde:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    3be0:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3be2:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3be4:	227f      	movs	r2, #127	; 0x7f
    3be6:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    3be8:	4393      	bics	r3, r2
    3bea:	d1fc      	bne.n	3be6 <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    3bec:	2329      	movs	r3, #41	; 0x29
    3bee:	4640      	mov	r0, r8
    3bf0:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    3bf2:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3bf4:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3bf6:	227f      	movs	r2, #127	; 0x7f
    3bf8:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    3bfa:	4393      	bics	r3, r2
    3bfc:	d1fc      	bne.n	3bf8 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    3bfe:	232a      	movs	r3, #42	; 0x2a
    3c00:	4641      	mov	r1, r8
    3c02:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    3c04:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3c06:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3c08:	227f      	movs	r2, #127	; 0x7f
    3c0a:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3c0c:	4393      	bics	r3, r2
    3c0e:	d1fc      	bne.n	3c0a <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    3c10:	232b      	movs	r3, #43	; 0x2b
    3c12:	4642      	mov	r2, r8
    3c14:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    3c16:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    3c18:	2000      	movs	r0, #0
    3c1a:	e031      	b.n	3c80 <tc_init+0x248>
    3c1c:	217f      	movs	r1, #127	; 0x7f
    3c1e:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    3c20:	438b      	bics	r3, r1
    3c22:	d1fc      	bne.n	3c1e <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    3c24:	4640      	mov	r0, r8
    3c26:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    3c28:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3c2a:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3c2c:	227f      	movs	r2, #127	; 0x7f
    3c2e:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    3c30:	4393      	bics	r3, r2
    3c32:	d1fc      	bne.n	3c2e <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    3c34:	4641      	mov	r1, r8
    3c36:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    3c38:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3c3a:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3c3c:	227f      	movs	r2, #127	; 0x7f
    3c3e:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3c40:	4393      	bics	r3, r2
    3c42:	d1fc      	bne.n	3c3e <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    3c44:	4642      	mov	r2, r8
    3c46:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    3c48:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    3c4a:	2000      	movs	r0, #0
    3c4c:	e018      	b.n	3c80 <tc_init+0x248>
    3c4e:	217f      	movs	r1, #127	; 0x7f
    3c50:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    3c52:	438b      	bics	r3, r1
    3c54:	d1fc      	bne.n	3c50 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    3c56:	4643      	mov	r3, r8
    3c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3c5a:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3c5c:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3c5e:	227f      	movs	r2, #127	; 0x7f
    3c60:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    3c62:	4393      	bics	r3, r2
    3c64:	d1fc      	bne.n	3c60 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    3c66:	4640      	mov	r0, r8
    3c68:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    3c6a:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3c6c:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3c6e:	227f      	movs	r2, #127	; 0x7f
    3c70:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3c72:	4393      	bics	r3, r2
    3c74:	d1fc      	bne.n	3c70 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    3c76:	4641      	mov	r1, r8
    3c78:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    3c7a:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    3c7c:	2000      	movs	r0, #0
    3c7e:	e7ff      	b.n	3c80 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    3c80:	b007      	add	sp, #28
    3c82:	bc0c      	pop	{r2, r3}
    3c84:	4690      	mov	r8, r2
    3c86:	4699      	mov	r9, r3
    3c88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c8a:	46c0      	nop			; (mov r8, r8)
    3c8c:	00003a01 	.word	0x00003a01
    3c90:	0000ac70 	.word	0x0000ac70
    3c94:	00004119 	.word	0x00004119
    3c98:	20002eec 	.word	0x20002eec
    3c9c:	000039a5 	.word	0x000039a5
    3ca0:	40000400 	.word	0x40000400
    3ca4:	000038c9 	.word	0x000038c9
    3ca8:	0000383d 	.word	0x0000383d

00003cac <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    3cac:	6802      	ldr	r2, [r0, #0]
    3cae:	217f      	movs	r1, #127	; 0x7f
    3cb0:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    3cb2:	438b      	bics	r3, r1
    3cb4:	d1fc      	bne.n	3cb0 <tc_get_count_value+0x4>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    3cb6:	7903      	ldrb	r3, [r0, #4]
    3cb8:	2b04      	cmp	r3, #4
    3cba:	d005      	beq.n	3cc8 <tc_get_count_value+0x1c>
    3cbc:	2b08      	cmp	r3, #8
    3cbe:	d009      	beq.n	3cd4 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    3cc0:	2000      	movs	r0, #0
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    3cc2:	2b00      	cmp	r3, #0
    3cc4:	d108      	bne.n	3cd8 <tc_get_count_value+0x2c>
    3cc6:	e002      	b.n	3cce <tc_get_count_value+0x22>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    3cc8:	7c10      	ldrb	r0, [r2, #16]
    3cca:	b2c0      	uxtb	r0, r0
    3ccc:	e004      	b.n	3cd8 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    3cce:	8a10      	ldrh	r0, [r2, #16]
    3cd0:	b280      	uxth	r0, r0
    3cd2:	e001      	b.n	3cd8 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    3cd4:	6910      	ldr	r0, [r2, #16]
    3cd6:	e7ff      	b.n	3cd8 <tc_get_count_value+0x2c>
	}

	Assert(false);
	return 0;
}
    3cd8:	4770      	bx	lr
    3cda:	46c0      	nop			; (mov r8, r8)

00003cdc <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    3cdc:	1c93      	adds	r3, r2, #2
    3cde:	009b      	lsls	r3, r3, #2
    3ce0:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    3ce2:	2a02      	cmp	r2, #2
    3ce4:	d104      	bne.n	3cf0 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    3ce6:	7e02      	ldrb	r2, [r0, #24]
    3ce8:	2310      	movs	r3, #16
    3cea:	4313      	orrs	r3, r2
    3cec:	7603      	strb	r3, [r0, #24]
    3cee:	e00c      	b.n	3d0a <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    3cf0:	2a03      	cmp	r2, #3
    3cf2:	d104      	bne.n	3cfe <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    3cf4:	7e02      	ldrb	r2, [r0, #24]
    3cf6:	2320      	movs	r3, #32
    3cf8:	4313      	orrs	r3, r2
    3cfa:	7603      	strb	r3, [r0, #24]
    3cfc:	e005      	b.n	3d0a <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    3cfe:	2301      	movs	r3, #1
    3d00:	4093      	lsls	r3, r2
    3d02:	1c1a      	adds	r2, r3, #0
    3d04:	7e03      	ldrb	r3, [r0, #24]
    3d06:	431a      	orrs	r2, r3
    3d08:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    3d0a:	2000      	movs	r0, #0
    3d0c:	4770      	bx	lr
    3d0e:	46c0      	nop			; (mov r8, r8)

00003d10 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    3d10:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    3d12:	0080      	lsls	r0, r0, #2
    3d14:	4b14      	ldr	r3, [pc, #80]	; (3d68 <_tc_interrupt_handler+0x58>)
    3d16:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    3d18:	6822      	ldr	r2, [r4, #0]
    3d1a:	7b95      	ldrb	r5, [r2, #14]
    3d1c:	7e23      	ldrb	r3, [r4, #24]
    3d1e:	401d      	ands	r5, r3
    3d20:	7e63      	ldrb	r3, [r4, #25]
    3d22:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    3d24:	07eb      	lsls	r3, r5, #31
    3d26:	d505      	bpl.n	3d34 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    3d28:	1c20      	adds	r0, r4, #0
    3d2a:	68a2      	ldr	r2, [r4, #8]
    3d2c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    3d2e:	2301      	movs	r3, #1
    3d30:	6822      	ldr	r2, [r4, #0]
    3d32:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    3d34:	07ab      	lsls	r3, r5, #30
    3d36:	d505      	bpl.n	3d44 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    3d38:	1c20      	adds	r0, r4, #0
    3d3a:	68e2      	ldr	r2, [r4, #12]
    3d3c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    3d3e:	2302      	movs	r3, #2
    3d40:	6822      	ldr	r2, [r4, #0]
    3d42:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    3d44:	06eb      	lsls	r3, r5, #27
    3d46:	d505      	bpl.n	3d54 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    3d48:	1c20      	adds	r0, r4, #0
    3d4a:	6922      	ldr	r2, [r4, #16]
    3d4c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    3d4e:	2310      	movs	r3, #16
    3d50:	6822      	ldr	r2, [r4, #0]
    3d52:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    3d54:	06ab      	lsls	r3, r5, #26
    3d56:	d505      	bpl.n	3d64 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    3d58:	1c20      	adds	r0, r4, #0
    3d5a:	6962      	ldr	r2, [r4, #20]
    3d5c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    3d5e:	6823      	ldr	r3, [r4, #0]
    3d60:	2220      	movs	r2, #32
    3d62:	739a      	strb	r2, [r3, #14]
	}
}
    3d64:	bd38      	pop	{r3, r4, r5, pc}
    3d66:	46c0      	nop			; (mov r8, r8)
    3d68:	20002eec 	.word	0x20002eec

00003d6c <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    3d6c:	b508      	push	{r3, lr}
    3d6e:	2000      	movs	r0, #0
    3d70:	4b01      	ldr	r3, [pc, #4]	; (3d78 <TC3_Handler+0xc>)
    3d72:	4798      	blx	r3
    3d74:	bd08      	pop	{r3, pc}
    3d76:	46c0      	nop			; (mov r8, r8)
    3d78:	00003d11 	.word	0x00003d11

00003d7c <TC4_Handler>:
    3d7c:	b508      	push	{r3, lr}
    3d7e:	2001      	movs	r0, #1
    3d80:	4b01      	ldr	r3, [pc, #4]	; (3d88 <TC4_Handler+0xc>)
    3d82:	4798      	blx	r3
    3d84:	bd08      	pop	{r3, pc}
    3d86:	46c0      	nop			; (mov r8, r8)
    3d88:	00003d11 	.word	0x00003d11

00003d8c <TC5_Handler>:
    3d8c:	b508      	push	{r3, lr}
    3d8e:	2002      	movs	r0, #2
    3d90:	4b01      	ldr	r3, [pc, #4]	; (3d98 <TC5_Handler+0xc>)
    3d92:	4798      	blx	r3
    3d94:	bd08      	pop	{r3, pc}
    3d96:	46c0      	nop			; (mov r8, r8)
    3d98:	00003d11 	.word	0x00003d11

00003d9c <Dummy_Handler>:
 */
void Dummy_Handler(void)
{
        while (0) {
        }
}
    3d9c:	4770      	bx	lr
    3d9e:	46c0      	nop			; (mov r8, r8)

00003da0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    3da0:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    3da2:	4b2c      	ldr	r3, [pc, #176]	; (3e54 <Reset_Handler+0xb4>)
    3da4:	4a2c      	ldr	r2, [pc, #176]	; (3e58 <Reset_Handler+0xb8>)
    3da6:	429a      	cmp	r2, r3
    3da8:	d003      	beq.n	3db2 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    3daa:	4b2c      	ldr	r3, [pc, #176]	; (3e5c <Reset_Handler+0xbc>)
    3dac:	4a29      	ldr	r2, [pc, #164]	; (3e54 <Reset_Handler+0xb4>)
    3dae:	429a      	cmp	r2, r3
    3db0:	d304      	bcc.n	3dbc <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3db2:	4b2b      	ldr	r3, [pc, #172]	; (3e60 <Reset_Handler+0xc0>)
    3db4:	4a2b      	ldr	r2, [pc, #172]	; (3e64 <Reset_Handler+0xc4>)
    3db6:	429a      	cmp	r2, r3
    3db8:	d310      	bcc.n	3ddc <Reset_Handler+0x3c>
    3dba:	e01b      	b.n	3df4 <Reset_Handler+0x54>
    3dbc:	4b2a      	ldr	r3, [pc, #168]	; (3e68 <Reset_Handler+0xc8>)
    3dbe:	4827      	ldr	r0, [pc, #156]	; (3e5c <Reset_Handler+0xbc>)
    3dc0:	3003      	adds	r0, #3
    3dc2:	1ac0      	subs	r0, r0, r3
    3dc4:	0880      	lsrs	r0, r0, #2
    3dc6:	3001      	adds	r0, #1
    3dc8:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3dca:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    3dcc:	4921      	ldr	r1, [pc, #132]	; (3e54 <Reset_Handler+0xb4>)
    3dce:	4a22      	ldr	r2, [pc, #136]	; (3e58 <Reset_Handler+0xb8>)
    3dd0:	58d4      	ldr	r4, [r2, r3]
    3dd2:	50cc      	str	r4, [r1, r3]
    3dd4:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3dd6:	4283      	cmp	r3, r0
    3dd8:	d1fa      	bne.n	3dd0 <Reset_Handler+0x30>
    3dda:	e7ea      	b.n	3db2 <Reset_Handler+0x12>
    3ddc:	4b21      	ldr	r3, [pc, #132]	; (3e64 <Reset_Handler+0xc4>)
    3dde:	1d1a      	adds	r2, r3, #4
    3de0:	491f      	ldr	r1, [pc, #124]	; (3e60 <Reset_Handler+0xc0>)
    3de2:	3103      	adds	r1, #3
    3de4:	1a89      	subs	r1, r1, r2
    3de6:	0889      	lsrs	r1, r1, #2
    3de8:	0089      	lsls	r1, r1, #2
    3dea:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    3dec:	2100      	movs	r1, #0
    3dee:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3df0:	4293      	cmp	r3, r2
    3df2:	d1fc      	bne.n	3dee <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3df4:	4b1d      	ldr	r3, [pc, #116]	; (3e6c <Reset_Handler+0xcc>)
    3df6:	21ff      	movs	r1, #255	; 0xff
    3df8:	4a1d      	ldr	r2, [pc, #116]	; (3e70 <Reset_Handler+0xd0>)
    3dfa:	438a      	bics	r2, r1
    3dfc:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    3dfe:	2102      	movs	r1, #2
    3e00:	2390      	movs	r3, #144	; 0x90
    3e02:	005b      	lsls	r3, r3, #1
    3e04:	4a1b      	ldr	r2, [pc, #108]	; (3e74 <Reset_Handler+0xd4>)
    3e06:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    3e08:	4b1b      	ldr	r3, [pc, #108]	; (3e78 <Reset_Handler+0xd8>)
    3e0a:	78d8      	ldrb	r0, [r3, #3]
    3e0c:	2103      	movs	r1, #3
    3e0e:	4388      	bics	r0, r1
    3e10:	2202      	movs	r2, #2
    3e12:	4310      	orrs	r0, r2
    3e14:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    3e16:	78dd      	ldrb	r5, [r3, #3]
    3e18:	240c      	movs	r4, #12
    3e1a:	43a5      	bics	r5, r4
    3e1c:	2008      	movs	r0, #8
    3e1e:	4305      	orrs	r5, r0
    3e20:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    3e22:	4b16      	ldr	r3, [pc, #88]	; (3e7c <Reset_Handler+0xdc>)
    3e24:	7b9e      	ldrb	r6, [r3, #14]
    3e26:	2530      	movs	r5, #48	; 0x30
    3e28:	43ae      	bics	r6, r5
    3e2a:	2520      	movs	r5, #32
    3e2c:	4335      	orrs	r5, r6
    3e2e:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    3e30:	7b9d      	ldrb	r5, [r3, #14]
    3e32:	43a5      	bics	r5, r4
    3e34:	4328      	orrs	r0, r5
    3e36:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    3e38:	7b98      	ldrb	r0, [r3, #14]
    3e3a:	4388      	bics	r0, r1
    3e3c:	4302      	orrs	r2, r0
    3e3e:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    3e40:	4b0f      	ldr	r3, [pc, #60]	; (3e80 <Reset_Handler+0xe0>)
    3e42:	6859      	ldr	r1, [r3, #4]
    3e44:	2280      	movs	r2, #128	; 0x80
    3e46:	430a      	orrs	r2, r1
    3e48:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    3e4a:	4b0e      	ldr	r3, [pc, #56]	; (3e84 <Reset_Handler+0xe4>)
    3e4c:	4798      	blx	r3

        /* Branch to main function */
        main();
    3e4e:	4b0e      	ldr	r3, [pc, #56]	; (3e88 <Reset_Handler+0xe8>)
    3e50:	4798      	blx	r3
    3e52:	e7fe      	b.n	3e52 <Reset_Handler+0xb2>
    3e54:	20000000 	.word	0x20000000
    3e58:	0000aeec 	.word	0x0000aeec
    3e5c:	200001a8 	.word	0x200001a8
    3e60:	20002f08 	.word	0x20002f08
    3e64:	200001a8 	.word	0x200001a8
    3e68:	20000004 	.word	0x20000004
    3e6c:	e000ed00 	.word	0xe000ed00
    3e70:	00000000 	.word	0x00000000
    3e74:	41007000 	.word	0x41007000
    3e78:	41005000 	.word	0x41005000
    3e7c:	41004800 	.word	0x41004800
    3e80:	41004000 	.word	0x41004000
    3e84:	000040cd 	.word	0x000040cd
    3e88:	00003fc5 	.word	0x00003fc5

00003e8c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    3e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e8e:	4647      	mov	r7, r8
    3e90:	b480      	push	{r7}
    3e92:	1c0c      	adds	r4, r1, #0
    3e94:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    3e96:	2800      	cmp	r0, #0
    3e98:	d10c      	bne.n	3eb4 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    3e9a:	2a00      	cmp	r2, #0
    3e9c:	dd0d      	ble.n	3eba <_read+0x2e>
    3e9e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    3ea0:	4e09      	ldr	r6, [pc, #36]	; (3ec8 <_read+0x3c>)
    3ea2:	4d0a      	ldr	r5, [pc, #40]	; (3ecc <_read+0x40>)
    3ea4:	6830      	ldr	r0, [r6, #0]
    3ea6:	1c21      	adds	r1, r4, #0
    3ea8:	682b      	ldr	r3, [r5, #0]
    3eaa:	4798      	blx	r3
		ptr++;
    3eac:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    3eae:	42bc      	cmp	r4, r7
    3eb0:	d1f8      	bne.n	3ea4 <_read+0x18>
    3eb2:	e004      	b.n	3ebe <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    3eb4:	2001      	movs	r0, #1
    3eb6:	4240      	negs	r0, r0
    3eb8:	e002      	b.n	3ec0 <_read+0x34>
	}

	for (; len > 0; --len) {
    3eba:	2000      	movs	r0, #0
    3ebc:	e000      	b.n	3ec0 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    3ebe:	4640      	mov	r0, r8
	}
	return nChars;
}
    3ec0:	bc04      	pop	{r2}
    3ec2:	4690      	mov	r8, r2
    3ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ec6:	46c0      	nop			; (mov r8, r8)
    3ec8:	20002f00 	.word	0x20002f00
    3ecc:	20002ef8 	.word	0x20002ef8

00003ed0 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    3ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ed2:	4647      	mov	r7, r8
    3ed4:	b480      	push	{r7}
    3ed6:	1c0e      	adds	r6, r1, #0
    3ed8:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    3eda:	3801      	subs	r0, #1
    3edc:	2802      	cmp	r0, #2
    3ede:	d810      	bhi.n	3f02 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    3ee0:	2a00      	cmp	r2, #0
    3ee2:	d011      	beq.n	3f08 <_write+0x38>
    3ee4:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3ee6:	4b0d      	ldr	r3, [pc, #52]	; (3f1c <_write+0x4c>)
    3ee8:	4698      	mov	r8, r3
    3eea:	4f0d      	ldr	r7, [pc, #52]	; (3f20 <_write+0x50>)
    3eec:	4643      	mov	r3, r8
    3eee:	6818      	ldr	r0, [r3, #0]
    3ef0:	5d31      	ldrb	r1, [r6, r4]
    3ef2:	683b      	ldr	r3, [r7, #0]
    3ef4:	4798      	blx	r3
    3ef6:	2800      	cmp	r0, #0
    3ef8:	db08      	blt.n	3f0c <_write+0x3c>
			return -1;
		}
		++nChars;
    3efa:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    3efc:	42a5      	cmp	r5, r4
    3efe:	d1f5      	bne.n	3eec <_write+0x1c>
    3f00:	e007      	b.n	3f12 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    3f02:	2001      	movs	r0, #1
    3f04:	4240      	negs	r0, r0
    3f06:	e005      	b.n	3f14 <_write+0x44>
	}

	for (; len != 0; --len) {
    3f08:	2000      	movs	r0, #0
    3f0a:	e003      	b.n	3f14 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    3f0c:	2001      	movs	r0, #1
    3f0e:	4240      	negs	r0, r0
    3f10:	e000      	b.n	3f14 <_write+0x44>
		}
		++nChars;
    3f12:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    3f14:	bc04      	pop	{r2}
    3f16:	4690      	mov	r8, r2
    3f18:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3f1a:	46c0      	nop			; (mov r8, r8)
    3f1c:	20002f00 	.word	0x20002f00
    3f20:	20002efc 	.word	0x20002efc

00003f24 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    3f24:	4b06      	ldr	r3, [pc, #24]	; (3f40 <_sbrk+0x1c>)
    3f26:	681b      	ldr	r3, [r3, #0]
    3f28:	2b00      	cmp	r3, #0
    3f2a:	d102      	bne.n	3f32 <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    3f2c:	4a05      	ldr	r2, [pc, #20]	; (3f44 <_sbrk+0x20>)
    3f2e:	4b04      	ldr	r3, [pc, #16]	; (3f40 <_sbrk+0x1c>)
    3f30:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    3f32:	4a03      	ldr	r2, [pc, #12]	; (3f40 <_sbrk+0x1c>)
    3f34:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    3f36:	1818      	adds	r0, r3, r0
    3f38:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    3f3a:	1c18      	adds	r0, r3, #0
    3f3c:	4770      	bx	lr
    3f3e:	46c0      	nop			; (mov r8, r8)
    3f40:	20000218 	.word	0x20000218
    3f44:	20004f08 	.word	0x20004f08

00003f48 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    3f48:	2001      	movs	r0, #1
}
    3f4a:	4240      	negs	r0, r0
    3f4c:	4770      	bx	lr
    3f4e:	46c0      	nop			; (mov r8, r8)

00003f50 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    3f50:	2380      	movs	r3, #128	; 0x80
    3f52:	019b      	lsls	r3, r3, #6
    3f54:	604b      	str	r3, [r1, #4]

	return 0;
}
    3f56:	2000      	movs	r0, #0
    3f58:	4770      	bx	lr
    3f5a:	46c0      	nop			; (mov r8, r8)

00003f5c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    3f5c:	2001      	movs	r0, #1
    3f5e:	4770      	bx	lr

00003f60 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    3f60:	2000      	movs	r0, #0
    3f62:	4770      	bx	lr

00003f64 <update_adxl_gforce_x>:
 void recalculate_accelerometer_values(void);

//Glue functions
static inline void update_adxl_gforce_x(uint16_t adc_value)
{
	accelerometer.raw_values.x = adc_value;
    3f64:	4b01      	ldr	r3, [pc, #4]	; (3f6c <update_adxl_gforce_x+0x8>)
    3f66:	8018      	strh	r0, [r3, #0]
//	accelerometer.scaled_gforce.x	= adc_to_g_force(adc_value, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
}
    3f68:	4770      	bx	lr
    3f6a:	46c0      	nop			; (mov r8, r8)
    3f6c:	20000678 	.word	0x20000678

00003f70 <update_adxl_gforce_y>:
static inline void update_adxl_gforce_y(uint16_t adc_value)
{
	accelerometer.raw_values.y = adc_value;
    3f70:	4b01      	ldr	r3, [pc, #4]	; (3f78 <update_adxl_gforce_y+0x8>)
    3f72:	8058      	strh	r0, [r3, #2]
//	accelerometer.scaled_gforce.y	= adc_to_g_force(adc_value, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
}
    3f74:	4770      	bx	lr
    3f76:	46c0      	nop			; (mov r8, r8)
    3f78:	20000678 	.word	0x20000678

00003f7c <update_adxl_gforce_z>:
static inline void update_adxl_gforce_z(uint16_t adc_value)
{
	accelerometer.raw_values.z = adc_value;
    3f7c:	4b01      	ldr	r3, [pc, #4]	; (3f84 <update_adxl_gforce_z+0x8>)
    3f7e:	8098      	strh	r0, [r3, #4]
//	accelerometer.scaled_gforce.z	= adc_to_g_force(adc_value, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
}
    3f80:	4770      	bx	lr
    3f82:	46c0      	nop			; (mov r8, r8)
    3f84:	20000678 	.word	0x20000678

00003f88 <tc_callback_logger_service>:
	background_service_platform();
}

//RTC Callback
static void tc_callback_logger_service(void)
{
    3f88:	b510      	push	{r4, lr}
	run_every_second_platform();
    3f8a:	4b07      	ldr	r3, [pc, #28]	; (3fa8 <tc_callback_logger_service+0x20>)
    3f8c:	4798      	blx	r3
	
	if(gps_logging_enabled) {
    3f8e:	4b07      	ldr	r3, [pc, #28]	; (3fac <tc_callback_logger_service+0x24>)
    3f90:	781b      	ldrb	r3, [r3, #0]
    3f92:	2b00      	cmp	r3, #0
    3f94:	d006      	beq.n	3fa4 <tc_callback_logger_service+0x1c>
		sim808_send_command(CMD_GET_GPS_DATA);
    3f96:	4b06      	ldr	r3, [pc, #24]	; (3fb0 <tc_callback_logger_service+0x28>)
    3f98:	6818      	ldr	r0, [r3, #0]
    3f9a:	6859      	ldr	r1, [r3, #4]
    3f9c:	689a      	ldr	r2, [r3, #8]
    3f9e:	68db      	ldr	r3, [r3, #12]
    3fa0:	4c04      	ldr	r4, [pc, #16]	; (3fb4 <tc_callback_logger_service+0x2c>)
    3fa2:	47a0      	blx	r4
	}
	
	/* Do something on RTC alarm match here */
	//port_pin_toggle_output_level(LED_RTC);
}
    3fa4:	bd10      	pop	{r4, pc}
    3fa6:	46c0      	nop			; (mov r8, r8)
    3fa8:	000016ad 	.word	0x000016ad
    3fac:	200006bc 	.word	0x200006bc
    3fb0:	20000254 	.word	0x20000254
    3fb4:	00002009 	.word	0x00002009

00003fb8 <tc_callback_bg_service>:
#include "platform.h"


//Callback for updating display on platform
static void tc_callback_bg_service(struct tc_module *const module_inst)
{
    3fb8:	b508      	push	{r3, lr}
	background_service_platform();
    3fba:	4b01      	ldr	r3, [pc, #4]	; (3fc0 <tc_callback_bg_service+0x8>)
    3fbc:	4798      	blx	r3
}
    3fbe:	bd08      	pop	{r3, pc}
    3fc0:	000016b9 	.word	0x000016b9

00003fc4 <main>:
	//port_pin_toggle_output_level(LED_RTC);
}


int main (void)
{
    3fc4:	b570      	push	{r4, r5, r6, lr}
    3fc6:	b086      	sub	sp, #24
	//Start and set up system
	system_init();
    3fc8:	4b16      	ldr	r3, [pc, #88]	; (4024 <main+0x60>)
    3fca:	4798      	blx	r3
	delay_init();
    3fcc:	4b16      	ldr	r3, [pc, #88]	; (4028 <main+0x64>)
    3fce:	4798      	blx	r3
	
	//Timer set up
	configure_tc();
    3fd0:	4b16      	ldr	r3, [pc, #88]	; (402c <main+0x68>)
    3fd2:	4798      	blx	r3
	configure_tc_callbacks(tc_callback_bg_service);
    3fd4:	4816      	ldr	r0, [pc, #88]	; (4030 <main+0x6c>)
    3fd6:	4b17      	ldr	r3, [pc, #92]	; (4034 <main+0x70>)
    3fd8:	4798      	blx	r3
	
	//Set up adc
	void (*adc_callbacks[6])(uint16_t) = {update_adxl_gforce_z, update_adxl_gforce_y, update_adxl_gforce_x};
    3fda:	2300      	movs	r3, #0
    3fdc:	9303      	str	r3, [sp, #12]
    3fde:	9304      	str	r3, [sp, #16]
    3fe0:	9305      	str	r3, [sp, #20]
    3fe2:	4b15      	ldr	r3, [pc, #84]	; (4038 <main+0x74>)
    3fe4:	9300      	str	r3, [sp, #0]
    3fe6:	4b15      	ldr	r3, [pc, #84]	; (403c <main+0x78>)
    3fe8:	9301      	str	r3, [sp, #4]
    3fea:	4b15      	ldr	r3, [pc, #84]	; (4040 <main+0x7c>)
    3fec:	9302      	str	r3, [sp, #8]
	configure_adc(3, adc_callbacks);
    3fee:	2003      	movs	r0, #3
    3ff0:	4669      	mov	r1, sp
    3ff2:	4b14      	ldr	r3, [pc, #80]	; (4044 <main+0x80>)
    3ff4:	4798      	blx	r3
	
	//setup for platform
 	init_platform();
    3ff6:	4b14      	ldr	r3, [pc, #80]	; (4048 <main+0x84>)
    3ff8:	4798      	blx	r3
	
	//Wait some for button read and then calibrate adxl
	//init_adxl_calibration(adxl_calibrate_button_platform);
	
	//Start rtc for logging interval
	rtc_lib_configure_soft_alarms();
    3ffa:	4b14      	ldr	r3, [pc, #80]	; (404c <main+0x88>)
    3ffc:	4798      	blx	r3
		
	//Data logging
	rtc_lib_set_soft_alarm_simple(1, tc_callback_logger_service);
    3ffe:	2001      	movs	r0, #1
    4000:	4913      	ldr	r1, [pc, #76]	; (4050 <main+0x8c>)
    4002:	4c14      	ldr	r4, [pc, #80]	; (4054 <main+0x90>)
    4004:	47a0      	blx	r4
	//And uploading
	rtc_lib_set_soft_alarm_simple(10, gprs_send_data_log);
    4006:	200a      	movs	r0, #10
    4008:	4913      	ldr	r1, [pc, #76]	; (4058 <main+0x94>)
    400a:	47a0      	blx	r4
		/* Infinite loop */

		//Update floats from accelerometer
		//recalculate_accelerometer_values();
			
		if(SIM808_buf.available == 1) {
    400c:	4d13      	ldr	r5, [pc, #76]	; (405c <main+0x98>)
			sim808_parse_response();
    400e:	4e14      	ldr	r6, [pc, #80]	; (4060 <main+0x9c>)
		}
		SIM808_handle_data_transfer();
    4010:	4c14      	ldr	r4, [pc, #80]	; (4064 <main+0xa0>)
		/* Infinite loop */

		//Update floats from accelerometer
		//recalculate_accelerometer_values();
			
		if(SIM808_buf.available == 1) {
    4012:	2381      	movs	r3, #129	; 0x81
    4014:	5ceb      	ldrb	r3, [r5, r3]
    4016:	2b01      	cmp	r3, #1
    4018:	d100      	bne.n	401c <main+0x58>
			sim808_parse_response();
    401a:	47b0      	blx	r6
		}
		SIM808_handle_data_transfer();
    401c:	47a0      	blx	r4
			
		//Run platform specifics
		main_platform();
    401e:	4b12      	ldr	r3, [pc, #72]	; (4068 <main+0xa4>)
    4020:	4798      	blx	r3
	
		
	}
    4022:	e7f6      	b.n	4012 <main+0x4e>
    4024:	000039d5 	.word	0x000039d5
    4028:	00002299 	.word	0x00002299
    402c:	0000223d 	.word	0x0000223d
    4030:	00003fb9 	.word	0x00003fb9
    4034:	0000224d 	.word	0x0000224d
    4038:	00003f7d 	.word	0x00003f7d
    403c:	00003f71 	.word	0x00003f71
    4040:	00003f65 	.word	0x00003f65
    4044:	00000185 	.word	0x00000185
    4048:	00001621 	.word	0x00001621
    404c:	00001ef9 	.word	0x00001ef9
    4050:	00003f89 	.word	0x00003f89
    4054:	00001f29 	.word	0x00001f29
    4058:	0000182d 	.word	0x0000182d
    405c:	20000b4c 	.word	0x20000b4c
    4060:	00002039 	.word	0x00002039
    4064:	00001b35 	.word	0x00001b35
    4068:	00001509 	.word	0x00001509

0000406c <__fpclassifyd>:
    406c:	1c0b      	adds	r3, r1, #0
    406e:	1c01      	adds	r1, r0, #0
    4070:	1c02      	adds	r2, r0, #0
    4072:	b530      	push	{r4, r5, lr}
    4074:	4319      	orrs	r1, r3
    4076:	2002      	movs	r0, #2
    4078:	2900      	cmp	r1, #0
    407a:	d100      	bne.n	407e <__fpclassifyd+0x12>
    407c:	bd30      	pop	{r4, r5, pc}
    407e:	2180      	movs	r1, #128	; 0x80
    4080:	0609      	lsls	r1, r1, #24
    4082:	428b      	cmp	r3, r1
    4084:	d016      	beq.n	40b4 <__fpclassifyd+0x48>
    4086:	490d      	ldr	r1, [pc, #52]	; (40bc <__fpclassifyd+0x50>)
    4088:	2004      	movs	r0, #4
    408a:	185c      	adds	r4, r3, r1
    408c:	490c      	ldr	r1, [pc, #48]	; (40c0 <__fpclassifyd+0x54>)
    408e:	428c      	cmp	r4, r1
    4090:	d9f4      	bls.n	407c <__fpclassifyd+0x10>
    4092:	4d0c      	ldr	r5, [pc, #48]	; (40c4 <__fpclassifyd+0x58>)
    4094:	195c      	adds	r4, r3, r5
    4096:	428c      	cmp	r4, r1
    4098:	d9f0      	bls.n	407c <__fpclassifyd+0x10>
    409a:	4c0b      	ldr	r4, [pc, #44]	; (40c8 <__fpclassifyd+0x5c>)
    409c:	0059      	lsls	r1, r3, #1
    409e:	0849      	lsrs	r1, r1, #1
    40a0:	2003      	movs	r0, #3
    40a2:	42a1      	cmp	r1, r4
    40a4:	d9ea      	bls.n	407c <__fpclassifyd+0x10>
    40a6:	4c07      	ldr	r4, [pc, #28]	; (40c4 <__fpclassifyd+0x58>)
    40a8:	2000      	movs	r0, #0
    40aa:	42a1      	cmp	r1, r4
    40ac:	d1e6      	bne.n	407c <__fpclassifyd+0x10>
    40ae:	4250      	negs	r0, r2
    40b0:	4150      	adcs	r0, r2
    40b2:	e7e3      	b.n	407c <__fpclassifyd+0x10>
    40b4:	2a00      	cmp	r2, #0
    40b6:	d0e1      	beq.n	407c <__fpclassifyd+0x10>
    40b8:	e7ef      	b.n	409a <__fpclassifyd+0x2e>
    40ba:	46c0      	nop			; (mov r8, r8)
    40bc:	fff00000 	.word	0xfff00000
    40c0:	7fdfffff 	.word	0x7fdfffff
    40c4:	7ff00000 	.word	0x7ff00000
    40c8:	000fffff 	.word	0x000fffff

000040cc <__libc_init_array>:
    40cc:	b570      	push	{r4, r5, r6, lr}
    40ce:	4b0e      	ldr	r3, [pc, #56]	; (4108 <__libc_init_array+0x3c>)
    40d0:	4d0e      	ldr	r5, [pc, #56]	; (410c <__libc_init_array+0x40>)
    40d2:	2400      	movs	r4, #0
    40d4:	1aed      	subs	r5, r5, r3
    40d6:	10ad      	asrs	r5, r5, #2
    40d8:	1c1e      	adds	r6, r3, #0
    40da:	42ac      	cmp	r4, r5
    40dc:	d004      	beq.n	40e8 <__libc_init_array+0x1c>
    40de:	00a3      	lsls	r3, r4, #2
    40e0:	58f3      	ldr	r3, [r6, r3]
    40e2:	4798      	blx	r3
    40e4:	3401      	adds	r4, #1
    40e6:	e7f8      	b.n	40da <__libc_init_array+0xe>
    40e8:	f006 fef0 	bl	aecc <_init>
    40ec:	4b08      	ldr	r3, [pc, #32]	; (4110 <__libc_init_array+0x44>)
    40ee:	4d09      	ldr	r5, [pc, #36]	; (4114 <__libc_init_array+0x48>)
    40f0:	2400      	movs	r4, #0
    40f2:	1aed      	subs	r5, r5, r3
    40f4:	10ad      	asrs	r5, r5, #2
    40f6:	1c1e      	adds	r6, r3, #0
    40f8:	42ac      	cmp	r4, r5
    40fa:	d004      	beq.n	4106 <__libc_init_array+0x3a>
    40fc:	00a3      	lsls	r3, r4, #2
    40fe:	58f3      	ldr	r3, [r6, r3]
    4100:	4798      	blx	r3
    4102:	3401      	adds	r4, #1
    4104:	e7f8      	b.n	40f8 <__libc_init_array+0x2c>
    4106:	bd70      	pop	{r4, r5, r6, pc}
    4108:	0000aed8 	.word	0x0000aed8
    410c:	0000aed8 	.word	0x0000aed8
    4110:	0000aed8 	.word	0x0000aed8
    4114:	0000aedc 	.word	0x0000aedc

00004118 <memcpy>:
    4118:	b510      	push	{r4, lr}
    411a:	2300      	movs	r3, #0
    411c:	4293      	cmp	r3, r2
    411e:	d003      	beq.n	4128 <memcpy+0x10>
    4120:	5ccc      	ldrb	r4, [r1, r3]
    4122:	54c4      	strb	r4, [r0, r3]
    4124:	3301      	adds	r3, #1
    4126:	e7f9      	b.n	411c <memcpy+0x4>
    4128:	bd10      	pop	{r4, pc}

0000412a <memset>:
    412a:	1c03      	adds	r3, r0, #0
    412c:	1882      	adds	r2, r0, r2
    412e:	4293      	cmp	r3, r2
    4130:	d002      	beq.n	4138 <memset+0xe>
    4132:	7019      	strb	r1, [r3, #0]
    4134:	3301      	adds	r3, #1
    4136:	e7fa      	b.n	412e <memset+0x4>
    4138:	4770      	bx	lr
	...

0000413c <iprintf>:
    413c:	b40f      	push	{r0, r1, r2, r3}
    413e:	4b0b      	ldr	r3, [pc, #44]	; (416c <iprintf+0x30>)
    4140:	b513      	push	{r0, r1, r4, lr}
    4142:	681c      	ldr	r4, [r3, #0]
    4144:	2c00      	cmp	r4, #0
    4146:	d005      	beq.n	4154 <iprintf+0x18>
    4148:	69a3      	ldr	r3, [r4, #24]
    414a:	2b00      	cmp	r3, #0
    414c:	d102      	bne.n	4154 <iprintf+0x18>
    414e:	1c20      	adds	r0, r4, #0
    4150:	f001 ff5c 	bl	600c <__sinit>
    4154:	ab05      	add	r3, sp, #20
    4156:	68a1      	ldr	r1, [r4, #8]
    4158:	1c20      	adds	r0, r4, #0
    415a:	9a04      	ldr	r2, [sp, #16]
    415c:	9301      	str	r3, [sp, #4]
    415e:	f000 f9bb 	bl	44d8 <_vfiprintf_r>
    4162:	bc16      	pop	{r1, r2, r4}
    4164:	bc08      	pop	{r3}
    4166:	b004      	add	sp, #16
    4168:	4718      	bx	r3
    416a:	46c0      	nop			; (mov r8, r8)
    416c:	2000016c 	.word	0x2000016c

00004170 <siprintf>:
    4170:	b40e      	push	{r1, r2, r3}
    4172:	b500      	push	{lr}
    4174:	b09c      	sub	sp, #112	; 0x70
    4176:	ab1d      	add	r3, sp, #116	; 0x74
    4178:	cb04      	ldmia	r3!, {r2}
    417a:	2282      	movs	r2, #130	; 0x82
    417c:	a902      	add	r1, sp, #8
    417e:	0092      	lsls	r2, r2, #2
    4180:	818a      	strh	r2, [r1, #12]
    4182:	4a0a      	ldr	r2, [pc, #40]	; (41ac <siprintf+0x3c>)
    4184:	9002      	str	r0, [sp, #8]
    4186:	608a      	str	r2, [r1, #8]
    4188:	614a      	str	r2, [r1, #20]
    418a:	2201      	movs	r2, #1
    418c:	4252      	negs	r2, r2
    418e:	81ca      	strh	r2, [r1, #14]
    4190:	4a07      	ldr	r2, [pc, #28]	; (41b0 <siprintf+0x40>)
    4192:	6108      	str	r0, [r1, #16]
    4194:	6810      	ldr	r0, [r2, #0]
    4196:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    4198:	9301      	str	r3, [sp, #4]
    419a:	f000 f885 	bl	42a8 <_svfiprintf_r>
    419e:	9a02      	ldr	r2, [sp, #8]
    41a0:	2300      	movs	r3, #0
    41a2:	7013      	strb	r3, [r2, #0]
    41a4:	b01c      	add	sp, #112	; 0x70
    41a6:	bc08      	pop	{r3}
    41a8:	b003      	add	sp, #12
    41aa:	4718      	bx	r3
    41ac:	7fffffff 	.word	0x7fffffff
    41b0:	2000016c 	.word	0x2000016c

000041b4 <strcmp>:
    41b4:	7802      	ldrb	r2, [r0, #0]
    41b6:	780b      	ldrb	r3, [r1, #0]
    41b8:	3001      	adds	r0, #1
    41ba:	3101      	adds	r1, #1
    41bc:	2a00      	cmp	r2, #0
    41be:	d001      	beq.n	41c4 <strcmp+0x10>
    41c0:	429a      	cmp	r2, r3
    41c2:	d0f7      	beq.n	41b4 <strcmp>
    41c4:	1ad0      	subs	r0, r2, r3
    41c6:	4770      	bx	lr

000041c8 <strcpy>:
    41c8:	1c03      	adds	r3, r0, #0
    41ca:	780a      	ldrb	r2, [r1, #0]
    41cc:	3101      	adds	r1, #1
    41ce:	701a      	strb	r2, [r3, #0]
    41d0:	3301      	adds	r3, #1
    41d2:	2a00      	cmp	r2, #0
    41d4:	d1f9      	bne.n	41ca <strcpy+0x2>
    41d6:	4770      	bx	lr

000041d8 <strlen>:
    41d8:	2300      	movs	r3, #0
    41da:	5cc2      	ldrb	r2, [r0, r3]
    41dc:	3301      	adds	r3, #1
    41de:	2a00      	cmp	r2, #0
    41e0:	d1fb      	bne.n	41da <strlen+0x2>
    41e2:	1e58      	subs	r0, r3, #1
    41e4:	4770      	bx	lr
	...

000041e8 <__ssputs_r>:
    41e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    41ea:	688d      	ldr	r5, [r1, #8]
    41ec:	b085      	sub	sp, #20
    41ee:	1c07      	adds	r7, r0, #0
    41f0:	1c0c      	adds	r4, r1, #0
    41f2:	9203      	str	r2, [sp, #12]
    41f4:	9301      	str	r3, [sp, #4]
    41f6:	42ab      	cmp	r3, r5
    41f8:	d345      	bcc.n	4286 <__ssputs_r+0x9e>
    41fa:	2290      	movs	r2, #144	; 0x90
    41fc:	898b      	ldrh	r3, [r1, #12]
    41fe:	00d2      	lsls	r2, r2, #3
    4200:	4213      	tst	r3, r2
    4202:	d03d      	beq.n	4280 <__ssputs_r+0x98>
    4204:	6962      	ldr	r2, [r4, #20]
    4206:	2603      	movs	r6, #3
    4208:	4356      	muls	r6, r2
    420a:	6909      	ldr	r1, [r1, #16]
    420c:	6820      	ldr	r0, [r4, #0]
    420e:	0ff2      	lsrs	r2, r6, #31
    4210:	1a40      	subs	r0, r0, r1
    4212:	1996      	adds	r6, r2, r6
    4214:	9002      	str	r0, [sp, #8]
    4216:	1c02      	adds	r2, r0, #0
    4218:	9801      	ldr	r0, [sp, #4]
    421a:	3201      	adds	r2, #1
    421c:	1812      	adds	r2, r2, r0
    421e:	1076      	asrs	r6, r6, #1
    4220:	4296      	cmp	r6, r2
    4222:	d200      	bcs.n	4226 <__ssputs_r+0x3e>
    4224:	1c16      	adds	r6, r2, #0
    4226:	1c38      	adds	r0, r7, #0
    4228:	055a      	lsls	r2, r3, #21
    422a:	d50f      	bpl.n	424c <__ssputs_r+0x64>
    422c:	1c31      	adds	r1, r6, #0
    422e:	f002 fb23 	bl	6878 <_malloc_r>
    4232:	1e05      	subs	r5, r0, #0
    4234:	d013      	beq.n	425e <__ssputs_r+0x76>
    4236:	9a02      	ldr	r2, [sp, #8]
    4238:	6921      	ldr	r1, [r4, #16]
    423a:	f7ff ff6d 	bl	4118 <memcpy>
    423e:	89a2      	ldrh	r2, [r4, #12]
    4240:	4b18      	ldr	r3, [pc, #96]	; (42a4 <__ssputs_r+0xbc>)
    4242:	4013      	ands	r3, r2
    4244:	2280      	movs	r2, #128	; 0x80
    4246:	4313      	orrs	r3, r2
    4248:	81a3      	strh	r3, [r4, #12]
    424a:	e011      	b.n	4270 <__ssputs_r+0x88>
    424c:	1c32      	adds	r2, r6, #0
    424e:	f002 fb67 	bl	6920 <_realloc_r>
    4252:	1e05      	subs	r5, r0, #0
    4254:	d10c      	bne.n	4270 <__ssputs_r+0x88>
    4256:	1c38      	adds	r0, r7, #0
    4258:	6921      	ldr	r1, [r4, #16]
    425a:	f002 fac5 	bl	67e8 <_free_r>
    425e:	230c      	movs	r3, #12
    4260:	603b      	str	r3, [r7, #0]
    4262:	89a3      	ldrh	r3, [r4, #12]
    4264:	2240      	movs	r2, #64	; 0x40
    4266:	4313      	orrs	r3, r2
    4268:	2001      	movs	r0, #1
    426a:	81a3      	strh	r3, [r4, #12]
    426c:	4240      	negs	r0, r0
    426e:	e017      	b.n	42a0 <__ssputs_r+0xb8>
    4270:	9b02      	ldr	r3, [sp, #8]
    4272:	6125      	str	r5, [r4, #16]
    4274:	18ed      	adds	r5, r5, r3
    4276:	6025      	str	r5, [r4, #0]
    4278:	6166      	str	r6, [r4, #20]
    427a:	9d01      	ldr	r5, [sp, #4]
    427c:	1af6      	subs	r6, r6, r3
    427e:	60a6      	str	r6, [r4, #8]
    4280:	9801      	ldr	r0, [sp, #4]
    4282:	42a8      	cmp	r0, r5
    4284:	d200      	bcs.n	4288 <__ssputs_r+0xa0>
    4286:	9d01      	ldr	r5, [sp, #4]
    4288:	1c2a      	adds	r2, r5, #0
    428a:	6820      	ldr	r0, [r4, #0]
    428c:	9903      	ldr	r1, [sp, #12]
    428e:	f001 ff96 	bl	61be <memmove>
    4292:	68a2      	ldr	r2, [r4, #8]
    4294:	2000      	movs	r0, #0
    4296:	1b53      	subs	r3, r2, r5
    4298:	60a3      	str	r3, [r4, #8]
    429a:	6823      	ldr	r3, [r4, #0]
    429c:	195d      	adds	r5, r3, r5
    429e:	6025      	str	r5, [r4, #0]
    42a0:	b005      	add	sp, #20
    42a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42a4:	fffffb7f 	.word	0xfffffb7f

000042a8 <_svfiprintf_r>:
    42a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    42aa:	b09f      	sub	sp, #124	; 0x7c
    42ac:	9003      	str	r0, [sp, #12]
    42ae:	9305      	str	r3, [sp, #20]
    42b0:	898b      	ldrh	r3, [r1, #12]
    42b2:	1c0e      	adds	r6, r1, #0
    42b4:	1c17      	adds	r7, r2, #0
    42b6:	0619      	lsls	r1, r3, #24
    42b8:	d50f      	bpl.n	42da <_svfiprintf_r+0x32>
    42ba:	6932      	ldr	r2, [r6, #16]
    42bc:	2a00      	cmp	r2, #0
    42be:	d10c      	bne.n	42da <_svfiprintf_r+0x32>
    42c0:	2140      	movs	r1, #64	; 0x40
    42c2:	f002 fad9 	bl	6878 <_malloc_r>
    42c6:	6030      	str	r0, [r6, #0]
    42c8:	6130      	str	r0, [r6, #16]
    42ca:	2800      	cmp	r0, #0
    42cc:	d103      	bne.n	42d6 <_svfiprintf_r+0x2e>
    42ce:	9903      	ldr	r1, [sp, #12]
    42d0:	230c      	movs	r3, #12
    42d2:	600b      	str	r3, [r1, #0]
    42d4:	e0c9      	b.n	446a <_svfiprintf_r+0x1c2>
    42d6:	2340      	movs	r3, #64	; 0x40
    42d8:	6173      	str	r3, [r6, #20]
    42da:	ad06      	add	r5, sp, #24
    42dc:	2300      	movs	r3, #0
    42de:	616b      	str	r3, [r5, #20]
    42e0:	2320      	movs	r3, #32
    42e2:	766b      	strb	r3, [r5, #25]
    42e4:	2330      	movs	r3, #48	; 0x30
    42e6:	76ab      	strb	r3, [r5, #26]
    42e8:	1c3c      	adds	r4, r7, #0
    42ea:	7823      	ldrb	r3, [r4, #0]
    42ec:	2b00      	cmp	r3, #0
    42ee:	d103      	bne.n	42f8 <_svfiprintf_r+0x50>
    42f0:	1be2      	subs	r2, r4, r7
    42f2:	9202      	str	r2, [sp, #8]
    42f4:	d011      	beq.n	431a <_svfiprintf_r+0x72>
    42f6:	e003      	b.n	4300 <_svfiprintf_r+0x58>
    42f8:	2b25      	cmp	r3, #37	; 0x25
    42fa:	d0f9      	beq.n	42f0 <_svfiprintf_r+0x48>
    42fc:	3401      	adds	r4, #1
    42fe:	e7f4      	b.n	42ea <_svfiprintf_r+0x42>
    4300:	9803      	ldr	r0, [sp, #12]
    4302:	1c31      	adds	r1, r6, #0
    4304:	1c3a      	adds	r2, r7, #0
    4306:	9b02      	ldr	r3, [sp, #8]
    4308:	f7ff ff6e 	bl	41e8 <__ssputs_r>
    430c:	3001      	adds	r0, #1
    430e:	d100      	bne.n	4312 <_svfiprintf_r+0x6a>
    4310:	e0a6      	b.n	4460 <_svfiprintf_r+0x1b8>
    4312:	6969      	ldr	r1, [r5, #20]
    4314:	9a02      	ldr	r2, [sp, #8]
    4316:	188b      	adds	r3, r1, r2
    4318:	616b      	str	r3, [r5, #20]
    431a:	7823      	ldrb	r3, [r4, #0]
    431c:	2b00      	cmp	r3, #0
    431e:	d100      	bne.n	4322 <_svfiprintf_r+0x7a>
    4320:	e09e      	b.n	4460 <_svfiprintf_r+0x1b8>
    4322:	2201      	movs	r2, #1
    4324:	4252      	negs	r2, r2
    4326:	606a      	str	r2, [r5, #4]
    4328:	466a      	mov	r2, sp
    432a:	2300      	movs	r3, #0
    432c:	325b      	adds	r2, #91	; 0x5b
    432e:	3401      	adds	r4, #1
    4330:	602b      	str	r3, [r5, #0]
    4332:	60eb      	str	r3, [r5, #12]
    4334:	60ab      	str	r3, [r5, #8]
    4336:	7013      	strb	r3, [r2, #0]
    4338:	65ab      	str	r3, [r5, #88]	; 0x58
    433a:	4f4e      	ldr	r7, [pc, #312]	; (4474 <_svfiprintf_r+0x1cc>)
    433c:	7821      	ldrb	r1, [r4, #0]
    433e:	1c38      	adds	r0, r7, #0
    4340:	2205      	movs	r2, #5
    4342:	f001 ff31 	bl	61a8 <memchr>
    4346:	2800      	cmp	r0, #0
    4348:	d007      	beq.n	435a <_svfiprintf_r+0xb2>
    434a:	1bc7      	subs	r7, r0, r7
    434c:	682b      	ldr	r3, [r5, #0]
    434e:	2001      	movs	r0, #1
    4350:	40b8      	lsls	r0, r7
    4352:	4318      	orrs	r0, r3
    4354:	6028      	str	r0, [r5, #0]
    4356:	3401      	adds	r4, #1
    4358:	e7ef      	b.n	433a <_svfiprintf_r+0x92>
    435a:	682b      	ldr	r3, [r5, #0]
    435c:	06d9      	lsls	r1, r3, #27
    435e:	d503      	bpl.n	4368 <_svfiprintf_r+0xc0>
    4360:	466a      	mov	r2, sp
    4362:	2120      	movs	r1, #32
    4364:	325b      	adds	r2, #91	; 0x5b
    4366:	7011      	strb	r1, [r2, #0]
    4368:	071a      	lsls	r2, r3, #28
    436a:	d503      	bpl.n	4374 <_svfiprintf_r+0xcc>
    436c:	466a      	mov	r2, sp
    436e:	212b      	movs	r1, #43	; 0x2b
    4370:	325b      	adds	r2, #91	; 0x5b
    4372:	7011      	strb	r1, [r2, #0]
    4374:	7822      	ldrb	r2, [r4, #0]
    4376:	2a2a      	cmp	r2, #42	; 0x2a
    4378:	d001      	beq.n	437e <_svfiprintf_r+0xd6>
    437a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    437c:	e00e      	b.n	439c <_svfiprintf_r+0xf4>
    437e:	9a05      	ldr	r2, [sp, #20]
    4380:	1d11      	adds	r1, r2, #4
    4382:	6812      	ldr	r2, [r2, #0]
    4384:	9105      	str	r1, [sp, #20]
    4386:	2a00      	cmp	r2, #0
    4388:	db01      	blt.n	438e <_svfiprintf_r+0xe6>
    438a:	9209      	str	r2, [sp, #36]	; 0x24
    438c:	e004      	b.n	4398 <_svfiprintf_r+0xf0>
    438e:	4252      	negs	r2, r2
    4390:	60ea      	str	r2, [r5, #12]
    4392:	2202      	movs	r2, #2
    4394:	4313      	orrs	r3, r2
    4396:	602b      	str	r3, [r5, #0]
    4398:	3401      	adds	r4, #1
    439a:	e009      	b.n	43b0 <_svfiprintf_r+0x108>
    439c:	7822      	ldrb	r2, [r4, #0]
    439e:	3a30      	subs	r2, #48	; 0x30
    43a0:	2a09      	cmp	r2, #9
    43a2:	d804      	bhi.n	43ae <_svfiprintf_r+0x106>
    43a4:	210a      	movs	r1, #10
    43a6:	434b      	muls	r3, r1
    43a8:	3401      	adds	r4, #1
    43aa:	189b      	adds	r3, r3, r2
    43ac:	e7f6      	b.n	439c <_svfiprintf_r+0xf4>
    43ae:	9309      	str	r3, [sp, #36]	; 0x24
    43b0:	7823      	ldrb	r3, [r4, #0]
    43b2:	2b2e      	cmp	r3, #46	; 0x2e
    43b4:	d118      	bne.n	43e8 <_svfiprintf_r+0x140>
    43b6:	7863      	ldrb	r3, [r4, #1]
    43b8:	2b2a      	cmp	r3, #42	; 0x2a
    43ba:	d109      	bne.n	43d0 <_svfiprintf_r+0x128>
    43bc:	9b05      	ldr	r3, [sp, #20]
    43be:	3402      	adds	r4, #2
    43c0:	1d1a      	adds	r2, r3, #4
    43c2:	681b      	ldr	r3, [r3, #0]
    43c4:	9205      	str	r2, [sp, #20]
    43c6:	2b00      	cmp	r3, #0
    43c8:	da0d      	bge.n	43e6 <_svfiprintf_r+0x13e>
    43ca:	2301      	movs	r3, #1
    43cc:	425b      	negs	r3, r3
    43ce:	e00a      	b.n	43e6 <_svfiprintf_r+0x13e>
    43d0:	3401      	adds	r4, #1
    43d2:	2300      	movs	r3, #0
    43d4:	7822      	ldrb	r2, [r4, #0]
    43d6:	3a30      	subs	r2, #48	; 0x30
    43d8:	2a09      	cmp	r2, #9
    43da:	d804      	bhi.n	43e6 <_svfiprintf_r+0x13e>
    43dc:	210a      	movs	r1, #10
    43de:	434b      	muls	r3, r1
    43e0:	3401      	adds	r4, #1
    43e2:	189b      	adds	r3, r3, r2
    43e4:	e7f6      	b.n	43d4 <_svfiprintf_r+0x12c>
    43e6:	9307      	str	r3, [sp, #28]
    43e8:	4f23      	ldr	r7, [pc, #140]	; (4478 <_svfiprintf_r+0x1d0>)
    43ea:	7821      	ldrb	r1, [r4, #0]
    43ec:	1c38      	adds	r0, r7, #0
    43ee:	2203      	movs	r2, #3
    43f0:	f001 feda 	bl	61a8 <memchr>
    43f4:	2800      	cmp	r0, #0
    43f6:	d006      	beq.n	4406 <_svfiprintf_r+0x15e>
    43f8:	1bc7      	subs	r7, r0, r7
    43fa:	682b      	ldr	r3, [r5, #0]
    43fc:	2040      	movs	r0, #64	; 0x40
    43fe:	40b8      	lsls	r0, r7
    4400:	4318      	orrs	r0, r3
    4402:	6028      	str	r0, [r5, #0]
    4404:	3401      	adds	r4, #1
    4406:	7821      	ldrb	r1, [r4, #0]
    4408:	481c      	ldr	r0, [pc, #112]	; (447c <_svfiprintf_r+0x1d4>)
    440a:	2206      	movs	r2, #6
    440c:	1c67      	adds	r7, r4, #1
    440e:	7629      	strb	r1, [r5, #24]
    4410:	f001 feca 	bl	61a8 <memchr>
    4414:	2800      	cmp	r0, #0
    4416:	d012      	beq.n	443e <_svfiprintf_r+0x196>
    4418:	4b19      	ldr	r3, [pc, #100]	; (4480 <_svfiprintf_r+0x1d8>)
    441a:	2b00      	cmp	r3, #0
    441c:	d106      	bne.n	442c <_svfiprintf_r+0x184>
    441e:	9b05      	ldr	r3, [sp, #20]
    4420:	2207      	movs	r2, #7
    4422:	3307      	adds	r3, #7
    4424:	4393      	bics	r3, r2
    4426:	3308      	adds	r3, #8
    4428:	9305      	str	r3, [sp, #20]
    442a:	e014      	b.n	4456 <_svfiprintf_r+0x1ae>
    442c:	ab05      	add	r3, sp, #20
    442e:	9300      	str	r3, [sp, #0]
    4430:	9803      	ldr	r0, [sp, #12]
    4432:	1c29      	adds	r1, r5, #0
    4434:	1c32      	adds	r2, r6, #0
    4436:	4b13      	ldr	r3, [pc, #76]	; (4484 <_svfiprintf_r+0x1dc>)
    4438:	f000 f9f6 	bl	4828 <_printf_float>
    443c:	e007      	b.n	444e <_svfiprintf_r+0x1a6>
    443e:	ab05      	add	r3, sp, #20
    4440:	9300      	str	r3, [sp, #0]
    4442:	9803      	ldr	r0, [sp, #12]
    4444:	1c29      	adds	r1, r5, #0
    4446:	1c32      	adds	r2, r6, #0
    4448:	4b0e      	ldr	r3, [pc, #56]	; (4484 <_svfiprintf_r+0x1dc>)
    444a:	f000 fc8d 	bl	4d68 <_printf_i>
    444e:	9004      	str	r0, [sp, #16]
    4450:	9904      	ldr	r1, [sp, #16]
    4452:	3101      	adds	r1, #1
    4454:	d004      	beq.n	4460 <_svfiprintf_r+0x1b8>
    4456:	696a      	ldr	r2, [r5, #20]
    4458:	9904      	ldr	r1, [sp, #16]
    445a:	1853      	adds	r3, r2, r1
    445c:	616b      	str	r3, [r5, #20]
    445e:	e743      	b.n	42e8 <_svfiprintf_r+0x40>
    4460:	89b3      	ldrh	r3, [r6, #12]
    4462:	065a      	lsls	r2, r3, #25
    4464:	d401      	bmi.n	446a <_svfiprintf_r+0x1c2>
    4466:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4468:	e001      	b.n	446e <_svfiprintf_r+0x1c6>
    446a:	2001      	movs	r0, #1
    446c:	4240      	negs	r0, r0
    446e:	b01f      	add	sp, #124	; 0x7c
    4470:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4472:	46c0      	nop			; (mov r8, r8)
    4474:	0000ac90 	.word	0x0000ac90
    4478:	0000ac96 	.word	0x0000ac96
    447c:	0000ac9a 	.word	0x0000ac9a
    4480:	00004829 	.word	0x00004829
    4484:	000041e9 	.word	0x000041e9

00004488 <__sfputc_r>:
    4488:	6893      	ldr	r3, [r2, #8]
    448a:	b510      	push	{r4, lr}
    448c:	3b01      	subs	r3, #1
    448e:	6093      	str	r3, [r2, #8]
    4490:	2b00      	cmp	r3, #0
    4492:	da05      	bge.n	44a0 <__sfputc_r+0x18>
    4494:	6994      	ldr	r4, [r2, #24]
    4496:	42a3      	cmp	r3, r4
    4498:	db08      	blt.n	44ac <__sfputc_r+0x24>
    449a:	b2cb      	uxtb	r3, r1
    449c:	2b0a      	cmp	r3, #10
    449e:	d005      	beq.n	44ac <__sfputc_r+0x24>
    44a0:	6813      	ldr	r3, [r2, #0]
    44a2:	1c58      	adds	r0, r3, #1
    44a4:	6010      	str	r0, [r2, #0]
    44a6:	7019      	strb	r1, [r3, #0]
    44a8:	b2c8      	uxtb	r0, r1
    44aa:	e001      	b.n	44b0 <__sfputc_r+0x28>
    44ac:	f000 fd72 	bl	4f94 <__swbuf_r>
    44b0:	bd10      	pop	{r4, pc}

000044b2 <__sfputs_r>:
    44b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    44b4:	1c06      	adds	r6, r0, #0
    44b6:	1c0f      	adds	r7, r1, #0
    44b8:	1c14      	adds	r4, r2, #0
    44ba:	18d5      	adds	r5, r2, r3
    44bc:	42ac      	cmp	r4, r5
    44be:	d008      	beq.n	44d2 <__sfputs_r+0x20>
    44c0:	7821      	ldrb	r1, [r4, #0]
    44c2:	1c30      	adds	r0, r6, #0
    44c4:	1c3a      	adds	r2, r7, #0
    44c6:	f7ff ffdf 	bl	4488 <__sfputc_r>
    44ca:	3401      	adds	r4, #1
    44cc:	1c43      	adds	r3, r0, #1
    44ce:	d1f5      	bne.n	44bc <__sfputs_r+0xa>
    44d0:	e000      	b.n	44d4 <__sfputs_r+0x22>
    44d2:	2000      	movs	r0, #0
    44d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000044d8 <_vfiprintf_r>:
    44d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    44da:	b09f      	sub	sp, #124	; 0x7c
    44dc:	1c06      	adds	r6, r0, #0
    44de:	1c0f      	adds	r7, r1, #0
    44e0:	9203      	str	r2, [sp, #12]
    44e2:	9305      	str	r3, [sp, #20]
    44e4:	2800      	cmp	r0, #0
    44e6:	d004      	beq.n	44f2 <_vfiprintf_r+0x1a>
    44e8:	6981      	ldr	r1, [r0, #24]
    44ea:	2900      	cmp	r1, #0
    44ec:	d101      	bne.n	44f2 <_vfiprintf_r+0x1a>
    44ee:	f001 fd8d 	bl	600c <__sinit>
    44f2:	4b75      	ldr	r3, [pc, #468]	; (46c8 <_vfiprintf_r+0x1f0>)
    44f4:	429f      	cmp	r7, r3
    44f6:	d101      	bne.n	44fc <_vfiprintf_r+0x24>
    44f8:	6877      	ldr	r7, [r6, #4]
    44fa:	e008      	b.n	450e <_vfiprintf_r+0x36>
    44fc:	4b73      	ldr	r3, [pc, #460]	; (46cc <_vfiprintf_r+0x1f4>)
    44fe:	429f      	cmp	r7, r3
    4500:	d101      	bne.n	4506 <_vfiprintf_r+0x2e>
    4502:	68b7      	ldr	r7, [r6, #8]
    4504:	e003      	b.n	450e <_vfiprintf_r+0x36>
    4506:	4b72      	ldr	r3, [pc, #456]	; (46d0 <_vfiprintf_r+0x1f8>)
    4508:	429f      	cmp	r7, r3
    450a:	d100      	bne.n	450e <_vfiprintf_r+0x36>
    450c:	68f7      	ldr	r7, [r6, #12]
    450e:	89bb      	ldrh	r3, [r7, #12]
    4510:	071a      	lsls	r2, r3, #28
    4512:	d50a      	bpl.n	452a <_vfiprintf_r+0x52>
    4514:	693b      	ldr	r3, [r7, #16]
    4516:	2b00      	cmp	r3, #0
    4518:	d007      	beq.n	452a <_vfiprintf_r+0x52>
    451a:	ad06      	add	r5, sp, #24
    451c:	2300      	movs	r3, #0
    451e:	616b      	str	r3, [r5, #20]
    4520:	2320      	movs	r3, #32
    4522:	766b      	strb	r3, [r5, #25]
    4524:	2330      	movs	r3, #48	; 0x30
    4526:	76ab      	strb	r3, [r5, #26]
    4528:	e03b      	b.n	45a2 <_vfiprintf_r+0xca>
    452a:	1c30      	adds	r0, r6, #0
    452c:	1c39      	adds	r1, r7, #0
    452e:	f000 fd89 	bl	5044 <__swsetup_r>
    4532:	2800      	cmp	r0, #0
    4534:	d0f1      	beq.n	451a <_vfiprintf_r+0x42>
    4536:	2001      	movs	r0, #1
    4538:	4240      	negs	r0, r0
    453a:	e0c2      	b.n	46c2 <_vfiprintf_r+0x1ea>
    453c:	9a05      	ldr	r2, [sp, #20]
    453e:	1d11      	adds	r1, r2, #4
    4540:	6812      	ldr	r2, [r2, #0]
    4542:	9105      	str	r1, [sp, #20]
    4544:	2a00      	cmp	r2, #0
    4546:	db76      	blt.n	4636 <_vfiprintf_r+0x15e>
    4548:	9209      	str	r2, [sp, #36]	; 0x24
    454a:	3401      	adds	r4, #1
    454c:	7823      	ldrb	r3, [r4, #0]
    454e:	2b2e      	cmp	r3, #46	; 0x2e
    4550:	d100      	bne.n	4554 <_vfiprintf_r+0x7c>
    4552:	e081      	b.n	4658 <_vfiprintf_r+0x180>
    4554:	7821      	ldrb	r1, [r4, #0]
    4556:	485f      	ldr	r0, [pc, #380]	; (46d4 <_vfiprintf_r+0x1fc>)
    4558:	2203      	movs	r2, #3
    455a:	f001 fe25 	bl	61a8 <memchr>
    455e:	2800      	cmp	r0, #0
    4560:	d007      	beq.n	4572 <_vfiprintf_r+0x9a>
    4562:	495c      	ldr	r1, [pc, #368]	; (46d4 <_vfiprintf_r+0x1fc>)
    4564:	682a      	ldr	r2, [r5, #0]
    4566:	1a43      	subs	r3, r0, r1
    4568:	2040      	movs	r0, #64	; 0x40
    456a:	4098      	lsls	r0, r3
    456c:	4310      	orrs	r0, r2
    456e:	6028      	str	r0, [r5, #0]
    4570:	3401      	adds	r4, #1
    4572:	7821      	ldrb	r1, [r4, #0]
    4574:	1c63      	adds	r3, r4, #1
    4576:	4858      	ldr	r0, [pc, #352]	; (46d8 <_vfiprintf_r+0x200>)
    4578:	2206      	movs	r2, #6
    457a:	9303      	str	r3, [sp, #12]
    457c:	7629      	strb	r1, [r5, #24]
    457e:	f001 fe13 	bl	61a8 <memchr>
    4582:	2800      	cmp	r0, #0
    4584:	d100      	bne.n	4588 <_vfiprintf_r+0xb0>
    4586:	e08a      	b.n	469e <_vfiprintf_r+0x1c6>
    4588:	4b54      	ldr	r3, [pc, #336]	; (46dc <_vfiprintf_r+0x204>)
    458a:	2b00      	cmp	r3, #0
    458c:	d17e      	bne.n	468c <_vfiprintf_r+0x1b4>
    458e:	9b05      	ldr	r3, [sp, #20]
    4590:	2207      	movs	r2, #7
    4592:	3307      	adds	r3, #7
    4594:	4393      	bics	r3, r2
    4596:	3308      	adds	r3, #8
    4598:	9305      	str	r3, [sp, #20]
    459a:	696a      	ldr	r2, [r5, #20]
    459c:	9904      	ldr	r1, [sp, #16]
    459e:	1853      	adds	r3, r2, r1
    45a0:	616b      	str	r3, [r5, #20]
    45a2:	9c03      	ldr	r4, [sp, #12]
    45a4:	7823      	ldrb	r3, [r4, #0]
    45a6:	2b00      	cmp	r3, #0
    45a8:	d104      	bne.n	45b4 <_vfiprintf_r+0xdc>
    45aa:	9903      	ldr	r1, [sp, #12]
    45ac:	1a61      	subs	r1, r4, r1
    45ae:	9102      	str	r1, [sp, #8]
    45b0:	d010      	beq.n	45d4 <_vfiprintf_r+0xfc>
    45b2:	e003      	b.n	45bc <_vfiprintf_r+0xe4>
    45b4:	2b25      	cmp	r3, #37	; 0x25
    45b6:	d0f8      	beq.n	45aa <_vfiprintf_r+0xd2>
    45b8:	3401      	adds	r4, #1
    45ba:	e7f3      	b.n	45a4 <_vfiprintf_r+0xcc>
    45bc:	1c30      	adds	r0, r6, #0
    45be:	1c39      	adds	r1, r7, #0
    45c0:	9a03      	ldr	r2, [sp, #12]
    45c2:	9b02      	ldr	r3, [sp, #8]
    45c4:	f7ff ff75 	bl	44b2 <__sfputs_r>
    45c8:	3001      	adds	r0, #1
    45ca:	d075      	beq.n	46b8 <_vfiprintf_r+0x1e0>
    45cc:	696a      	ldr	r2, [r5, #20]
    45ce:	9902      	ldr	r1, [sp, #8]
    45d0:	1853      	adds	r3, r2, r1
    45d2:	616b      	str	r3, [r5, #20]
    45d4:	7823      	ldrb	r3, [r4, #0]
    45d6:	2b00      	cmp	r3, #0
    45d8:	d06e      	beq.n	46b8 <_vfiprintf_r+0x1e0>
    45da:	2201      	movs	r2, #1
    45dc:	4252      	negs	r2, r2
    45de:	606a      	str	r2, [r5, #4]
    45e0:	466a      	mov	r2, sp
    45e2:	2300      	movs	r3, #0
    45e4:	325b      	adds	r2, #91	; 0x5b
    45e6:	3401      	adds	r4, #1
    45e8:	602b      	str	r3, [r5, #0]
    45ea:	60eb      	str	r3, [r5, #12]
    45ec:	60ab      	str	r3, [r5, #8]
    45ee:	7013      	strb	r3, [r2, #0]
    45f0:	65ab      	str	r3, [r5, #88]	; 0x58
    45f2:	7821      	ldrb	r1, [r4, #0]
    45f4:	483a      	ldr	r0, [pc, #232]	; (46e0 <_vfiprintf_r+0x208>)
    45f6:	2205      	movs	r2, #5
    45f8:	f001 fdd6 	bl	61a8 <memchr>
    45fc:	2800      	cmp	r0, #0
    45fe:	d008      	beq.n	4612 <_vfiprintf_r+0x13a>
    4600:	4a37      	ldr	r2, [pc, #220]	; (46e0 <_vfiprintf_r+0x208>)
    4602:	3401      	adds	r4, #1
    4604:	1a83      	subs	r3, r0, r2
    4606:	2001      	movs	r0, #1
    4608:	4098      	lsls	r0, r3
    460a:	682b      	ldr	r3, [r5, #0]
    460c:	4318      	orrs	r0, r3
    460e:	6028      	str	r0, [r5, #0]
    4610:	e7ef      	b.n	45f2 <_vfiprintf_r+0x11a>
    4612:	682b      	ldr	r3, [r5, #0]
    4614:	06d9      	lsls	r1, r3, #27
    4616:	d503      	bpl.n	4620 <_vfiprintf_r+0x148>
    4618:	466a      	mov	r2, sp
    461a:	2120      	movs	r1, #32
    461c:	325b      	adds	r2, #91	; 0x5b
    461e:	7011      	strb	r1, [r2, #0]
    4620:	071a      	lsls	r2, r3, #28
    4622:	d503      	bpl.n	462c <_vfiprintf_r+0x154>
    4624:	466a      	mov	r2, sp
    4626:	212b      	movs	r1, #43	; 0x2b
    4628:	325b      	adds	r2, #91	; 0x5b
    462a:	7011      	strb	r1, [r2, #0]
    462c:	7822      	ldrb	r2, [r4, #0]
    462e:	2a2a      	cmp	r2, #42	; 0x2a
    4630:	d084      	beq.n	453c <_vfiprintf_r+0x64>
    4632:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4634:	e005      	b.n	4642 <_vfiprintf_r+0x16a>
    4636:	4252      	negs	r2, r2
    4638:	60ea      	str	r2, [r5, #12]
    463a:	2202      	movs	r2, #2
    463c:	4313      	orrs	r3, r2
    463e:	602b      	str	r3, [r5, #0]
    4640:	e783      	b.n	454a <_vfiprintf_r+0x72>
    4642:	7822      	ldrb	r2, [r4, #0]
    4644:	3a30      	subs	r2, #48	; 0x30
    4646:	2a09      	cmp	r2, #9
    4648:	d804      	bhi.n	4654 <_vfiprintf_r+0x17c>
    464a:	210a      	movs	r1, #10
    464c:	434b      	muls	r3, r1
    464e:	3401      	adds	r4, #1
    4650:	189b      	adds	r3, r3, r2
    4652:	e7f6      	b.n	4642 <_vfiprintf_r+0x16a>
    4654:	9309      	str	r3, [sp, #36]	; 0x24
    4656:	e779      	b.n	454c <_vfiprintf_r+0x74>
    4658:	7863      	ldrb	r3, [r4, #1]
    465a:	2b2a      	cmp	r3, #42	; 0x2a
    465c:	d109      	bne.n	4672 <_vfiprintf_r+0x19a>
    465e:	9b05      	ldr	r3, [sp, #20]
    4660:	3402      	adds	r4, #2
    4662:	1d1a      	adds	r2, r3, #4
    4664:	681b      	ldr	r3, [r3, #0]
    4666:	9205      	str	r2, [sp, #20]
    4668:	2b00      	cmp	r3, #0
    466a:	da0d      	bge.n	4688 <_vfiprintf_r+0x1b0>
    466c:	2301      	movs	r3, #1
    466e:	425b      	negs	r3, r3
    4670:	e00a      	b.n	4688 <_vfiprintf_r+0x1b0>
    4672:	3401      	adds	r4, #1
    4674:	2300      	movs	r3, #0
    4676:	7822      	ldrb	r2, [r4, #0]
    4678:	3a30      	subs	r2, #48	; 0x30
    467a:	2a09      	cmp	r2, #9
    467c:	d804      	bhi.n	4688 <_vfiprintf_r+0x1b0>
    467e:	210a      	movs	r1, #10
    4680:	434b      	muls	r3, r1
    4682:	3401      	adds	r4, #1
    4684:	189b      	adds	r3, r3, r2
    4686:	e7f6      	b.n	4676 <_vfiprintf_r+0x19e>
    4688:	9307      	str	r3, [sp, #28]
    468a:	e763      	b.n	4554 <_vfiprintf_r+0x7c>
    468c:	ab05      	add	r3, sp, #20
    468e:	9300      	str	r3, [sp, #0]
    4690:	1c30      	adds	r0, r6, #0
    4692:	1c29      	adds	r1, r5, #0
    4694:	1c3a      	adds	r2, r7, #0
    4696:	4b13      	ldr	r3, [pc, #76]	; (46e4 <_vfiprintf_r+0x20c>)
    4698:	f000 f8c6 	bl	4828 <_printf_float>
    469c:	e007      	b.n	46ae <_vfiprintf_r+0x1d6>
    469e:	ab05      	add	r3, sp, #20
    46a0:	9300      	str	r3, [sp, #0]
    46a2:	1c30      	adds	r0, r6, #0
    46a4:	1c29      	adds	r1, r5, #0
    46a6:	1c3a      	adds	r2, r7, #0
    46a8:	4b0e      	ldr	r3, [pc, #56]	; (46e4 <_vfiprintf_r+0x20c>)
    46aa:	f000 fb5d 	bl	4d68 <_printf_i>
    46ae:	9004      	str	r0, [sp, #16]
    46b0:	9904      	ldr	r1, [sp, #16]
    46b2:	3101      	adds	r1, #1
    46b4:	d000      	beq.n	46b8 <_vfiprintf_r+0x1e0>
    46b6:	e770      	b.n	459a <_vfiprintf_r+0xc2>
    46b8:	89bb      	ldrh	r3, [r7, #12]
    46ba:	065a      	lsls	r2, r3, #25
    46bc:	d500      	bpl.n	46c0 <_vfiprintf_r+0x1e8>
    46be:	e73a      	b.n	4536 <_vfiprintf_r+0x5e>
    46c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    46c2:	b01f      	add	sp, #124	; 0x7c
    46c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    46c6:	46c0      	nop			; (mov r8, r8)
    46c8:	0000ace4 	.word	0x0000ace4
    46cc:	0000ad04 	.word	0x0000ad04
    46d0:	0000ad24 	.word	0x0000ad24
    46d4:	0000ac96 	.word	0x0000ac96
    46d8:	0000ac9a 	.word	0x0000ac9a
    46dc:	00004829 	.word	0x00004829
    46e0:	0000ac90 	.word	0x0000ac90
    46e4:	000044b3 	.word	0x000044b3

000046e8 <__cvt>:
    46e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    46ea:	b08b      	sub	sp, #44	; 0x2c
    46ec:	1c16      	adds	r6, r2, #0
    46ee:	1c1c      	adds	r4, r3, #0
    46f0:	9912      	ldr	r1, [sp, #72]	; 0x48
    46f2:	d504      	bpl.n	46fe <__cvt+0x16>
    46f4:	2280      	movs	r2, #128	; 0x80
    46f6:	0612      	lsls	r2, r2, #24
    46f8:	18a4      	adds	r4, r4, r2
    46fa:	232d      	movs	r3, #45	; 0x2d
    46fc:	e000      	b.n	4700 <__cvt+0x18>
    46fe:	2300      	movs	r3, #0
    4700:	9f14      	ldr	r7, [sp, #80]	; 0x50
    4702:	700b      	strb	r3, [r1, #0]
    4704:	2320      	movs	r3, #32
    4706:	439f      	bics	r7, r3
    4708:	2f46      	cmp	r7, #70	; 0x46
    470a:	d008      	beq.n	471e <__cvt+0x36>
    470c:	1c3a      	adds	r2, r7, #0
    470e:	3a45      	subs	r2, #69	; 0x45
    4710:	4251      	negs	r1, r2
    4712:	414a      	adcs	r2, r1
    4714:	9910      	ldr	r1, [sp, #64]	; 0x40
    4716:	2302      	movs	r3, #2
    4718:	1889      	adds	r1, r1, r2
    471a:	9110      	str	r1, [sp, #64]	; 0x40
    471c:	e000      	b.n	4720 <__cvt+0x38>
    471e:	2303      	movs	r3, #3
    4720:	9300      	str	r3, [sp, #0]
    4722:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    4724:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4726:	9302      	str	r3, [sp, #8]
    4728:	ab08      	add	r3, sp, #32
    472a:	9303      	str	r3, [sp, #12]
    472c:	ab09      	add	r3, sp, #36	; 0x24
    472e:	9201      	str	r2, [sp, #4]
    4730:	9304      	str	r3, [sp, #16]
    4732:	1c32      	adds	r2, r6, #0
    4734:	1c23      	adds	r3, r4, #0
    4736:	f000 fd83 	bl	5240 <_dtoa_r>
    473a:	1c05      	adds	r5, r0, #0
    473c:	2f47      	cmp	r7, #71	; 0x47
    473e:	d102      	bne.n	4746 <__cvt+0x5e>
    4740:	9911      	ldr	r1, [sp, #68]	; 0x44
    4742:	07c9      	lsls	r1, r1, #31
    4744:	d52c      	bpl.n	47a0 <__cvt+0xb8>
    4746:	9910      	ldr	r1, [sp, #64]	; 0x40
    4748:	1869      	adds	r1, r5, r1
    474a:	9107      	str	r1, [sp, #28]
    474c:	2f46      	cmp	r7, #70	; 0x46
    474e:	d114      	bne.n	477a <__cvt+0x92>
    4750:	782b      	ldrb	r3, [r5, #0]
    4752:	2b30      	cmp	r3, #48	; 0x30
    4754:	d10c      	bne.n	4770 <__cvt+0x88>
    4756:	1c30      	adds	r0, r6, #0
    4758:	1c21      	adds	r1, r4, #0
    475a:	4b16      	ldr	r3, [pc, #88]	; (47b4 <__cvt+0xcc>)
    475c:	4a14      	ldr	r2, [pc, #80]	; (47b0 <__cvt+0xc8>)
    475e:	f002 faa9 	bl	6cb4 <__aeabi_dcmpeq>
    4762:	2800      	cmp	r0, #0
    4764:	d104      	bne.n	4770 <__cvt+0x88>
    4766:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4768:	2301      	movs	r3, #1
    476a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    476c:	1a9b      	subs	r3, r3, r2
    476e:	600b      	str	r3, [r1, #0]
    4770:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    4772:	9907      	ldr	r1, [sp, #28]
    4774:	6813      	ldr	r3, [r2, #0]
    4776:	18c9      	adds	r1, r1, r3
    4778:	9107      	str	r1, [sp, #28]
    477a:	1c30      	adds	r0, r6, #0
    477c:	1c21      	adds	r1, r4, #0
    477e:	4b0d      	ldr	r3, [pc, #52]	; (47b4 <__cvt+0xcc>)
    4780:	4a0b      	ldr	r2, [pc, #44]	; (47b0 <__cvt+0xc8>)
    4782:	f002 fa97 	bl	6cb4 <__aeabi_dcmpeq>
    4786:	2800      	cmp	r0, #0
    4788:	d001      	beq.n	478e <__cvt+0xa6>
    478a:	9a07      	ldr	r2, [sp, #28]
    478c:	9209      	str	r2, [sp, #36]	; 0x24
    478e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4790:	9907      	ldr	r1, [sp, #28]
    4792:	428b      	cmp	r3, r1
    4794:	d204      	bcs.n	47a0 <__cvt+0xb8>
    4796:	1c5a      	adds	r2, r3, #1
    4798:	9209      	str	r2, [sp, #36]	; 0x24
    479a:	2230      	movs	r2, #48	; 0x30
    479c:	701a      	strb	r2, [r3, #0]
    479e:	e7f6      	b.n	478e <__cvt+0xa6>
    47a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    47a2:	1c28      	adds	r0, r5, #0
    47a4:	1b5a      	subs	r2, r3, r5
    47a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
    47a8:	601a      	str	r2, [r3, #0]
    47aa:	b00b      	add	sp, #44	; 0x2c
    47ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    47ae:	46c0      	nop			; (mov r8, r8)
	...

000047b8 <__exponent>:
    47b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    47ba:	232b      	movs	r3, #43	; 0x2b
    47bc:	b085      	sub	sp, #20
    47be:	1c05      	adds	r5, r0, #0
    47c0:	1c0c      	adds	r4, r1, #0
    47c2:	7002      	strb	r2, [r0, #0]
    47c4:	1c86      	adds	r6, r0, #2
    47c6:	2900      	cmp	r1, #0
    47c8:	da01      	bge.n	47ce <__exponent+0x16>
    47ca:	424c      	negs	r4, r1
    47cc:	232d      	movs	r3, #45	; 0x2d
    47ce:	706b      	strb	r3, [r5, #1]
    47d0:	2c09      	cmp	r4, #9
    47d2:	dd1e      	ble.n	4812 <__exponent+0x5a>
    47d4:	466f      	mov	r7, sp
    47d6:	370e      	adds	r7, #14
    47d8:	1c20      	adds	r0, r4, #0
    47da:	210a      	movs	r1, #10
    47dc:	9701      	str	r7, [sp, #4]
    47de:	f002 fa4d 	bl	6c7c <__aeabi_idivmod>
    47e2:	3130      	adds	r1, #48	; 0x30
    47e4:	7039      	strb	r1, [r7, #0]
    47e6:	1c20      	adds	r0, r4, #0
    47e8:	210a      	movs	r1, #10
    47ea:	f002 f9f1 	bl	6bd0 <__aeabi_idiv>
    47ee:	3f01      	subs	r7, #1
    47f0:	1e04      	subs	r4, r0, #0
    47f2:	2c09      	cmp	r4, #9
    47f4:	dcf0      	bgt.n	47d8 <__exponent+0x20>
    47f6:	9b01      	ldr	r3, [sp, #4]
    47f8:	3430      	adds	r4, #48	; 0x30
    47fa:	3b01      	subs	r3, #1
    47fc:	701c      	strb	r4, [r3, #0]
    47fe:	466a      	mov	r2, sp
    4800:	320f      	adds	r2, #15
    4802:	1c30      	adds	r0, r6, #0
    4804:	4293      	cmp	r3, r2
    4806:	d209      	bcs.n	481c <__exponent+0x64>
    4808:	781a      	ldrb	r2, [r3, #0]
    480a:	3301      	adds	r3, #1
    480c:	7032      	strb	r2, [r6, #0]
    480e:	3601      	adds	r6, #1
    4810:	e7f5      	b.n	47fe <__exponent+0x46>
    4812:	2330      	movs	r3, #48	; 0x30
    4814:	18e4      	adds	r4, r4, r3
    4816:	7033      	strb	r3, [r6, #0]
    4818:	1cb0      	adds	r0, r6, #2
    481a:	7074      	strb	r4, [r6, #1]
    481c:	1b40      	subs	r0, r0, r5
    481e:	b005      	add	sp, #20
    4820:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4822:	0000      	movs	r0, r0
    4824:	0000      	movs	r0, r0
	...

00004828 <_printf_float>:
    4828:	b5f0      	push	{r4, r5, r6, r7, lr}
    482a:	b093      	sub	sp, #76	; 0x4c
    482c:	1c0c      	adds	r4, r1, #0
    482e:	920a      	str	r2, [sp, #40]	; 0x28
    4830:	930b      	str	r3, [sp, #44]	; 0x2c
    4832:	9e18      	ldr	r6, [sp, #96]	; 0x60
    4834:	1c05      	adds	r5, r0, #0
    4836:	f001 fc59 	bl	60ec <_localeconv_r>
    483a:	6800      	ldr	r0, [r0, #0]
    483c:	900c      	str	r0, [sp, #48]	; 0x30
    483e:	f7ff fccb 	bl	41d8 <strlen>
    4842:	2300      	movs	r3, #0
    4844:	9310      	str	r3, [sp, #64]	; 0x40
    4846:	6833      	ldr	r3, [r6, #0]
    4848:	2207      	movs	r2, #7
    484a:	3307      	adds	r3, #7
    484c:	4393      	bics	r3, r2
    484e:	1c1a      	adds	r2, r3, #0
    4850:	3208      	adds	r2, #8
    4852:	900d      	str	r0, [sp, #52]	; 0x34
    4854:	7e27      	ldrb	r7, [r4, #24]
    4856:	6818      	ldr	r0, [r3, #0]
    4858:	6859      	ldr	r1, [r3, #4]
    485a:	6032      	str	r2, [r6, #0]
    485c:	64a0      	str	r0, [r4, #72]	; 0x48
    485e:	64e1      	str	r1, [r4, #76]	; 0x4c
    4860:	f7ff fc04 	bl	406c <__fpclassifyd>
    4864:	2801      	cmp	r0, #1
    4866:	d119      	bne.n	489c <_printf_float+0x74>
    4868:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    486a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    486c:	4bb9      	ldr	r3, [pc, #740]	; (4b54 <_printf_float+0x32c>)
    486e:	4ab8      	ldr	r2, [pc, #736]	; (4b50 <_printf_float+0x328>)
    4870:	f002 fa26 	bl	6cc0 <__aeabi_dcmplt>
    4874:	2800      	cmp	r0, #0
    4876:	d003      	beq.n	4880 <_printf_float+0x58>
    4878:	1c23      	adds	r3, r4, #0
    487a:	222d      	movs	r2, #45	; 0x2d
    487c:	3343      	adds	r3, #67	; 0x43
    487e:	701a      	strb	r2, [r3, #0]
    4880:	2f47      	cmp	r7, #71	; 0x47
    4882:	d801      	bhi.n	4888 <_printf_float+0x60>
    4884:	4eb4      	ldr	r6, [pc, #720]	; (4b58 <_printf_float+0x330>)
    4886:	e000      	b.n	488a <_printf_float+0x62>
    4888:	4eb4      	ldr	r6, [pc, #720]	; (4b5c <_printf_float+0x334>)
    488a:	2303      	movs	r3, #3
    488c:	6820      	ldr	r0, [r4, #0]
    488e:	6123      	str	r3, [r4, #16]
    4890:	2304      	movs	r3, #4
    4892:	4398      	bics	r0, r3
    4894:	2100      	movs	r1, #0
    4896:	6020      	str	r0, [r4, #0]
    4898:	9109      	str	r1, [sp, #36]	; 0x24
    489a:	e091      	b.n	49c0 <_printf_float+0x198>
    489c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    489e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    48a0:	f7ff fbe4 	bl	406c <__fpclassifyd>
    48a4:	6823      	ldr	r3, [r4, #0]
    48a6:	2800      	cmp	r0, #0
    48a8:	d10c      	bne.n	48c4 <_printf_float+0x9c>
    48aa:	2f47      	cmp	r7, #71	; 0x47
    48ac:	d801      	bhi.n	48b2 <_printf_float+0x8a>
    48ae:	4eac      	ldr	r6, [pc, #688]	; (4b60 <_printf_float+0x338>)
    48b0:	e000      	b.n	48b4 <_printf_float+0x8c>
    48b2:	4eac      	ldr	r6, [pc, #688]	; (4b64 <_printf_float+0x33c>)
    48b4:	2203      	movs	r2, #3
    48b6:	6122      	str	r2, [r4, #16]
    48b8:	2204      	movs	r2, #4
    48ba:	4393      	bics	r3, r2
    48bc:	2200      	movs	r2, #0
    48be:	6023      	str	r3, [r4, #0]
    48c0:	9209      	str	r2, [sp, #36]	; 0x24
    48c2:	e07d      	b.n	49c0 <_printf_float+0x198>
    48c4:	6862      	ldr	r2, [r4, #4]
    48c6:	1c56      	adds	r6, r2, #1
    48c8:	d101      	bne.n	48ce <_printf_float+0xa6>
    48ca:	2206      	movs	r2, #6
    48cc:	e007      	b.n	48de <_printf_float+0xb6>
    48ce:	2120      	movs	r1, #32
    48d0:	1c38      	adds	r0, r7, #0
    48d2:	4388      	bics	r0, r1
    48d4:	2847      	cmp	r0, #71	; 0x47
    48d6:	d103      	bne.n	48e0 <_printf_float+0xb8>
    48d8:	2a00      	cmp	r2, #0
    48da:	d101      	bne.n	48e0 <_printf_float+0xb8>
    48dc:	2201      	movs	r2, #1
    48de:	6062      	str	r2, [r4, #4]
    48e0:	2280      	movs	r2, #128	; 0x80
    48e2:	00d2      	lsls	r2, r2, #3
    48e4:	4313      	orrs	r3, r2
    48e6:	6023      	str	r3, [r4, #0]
    48e8:	9301      	str	r3, [sp, #4]
    48ea:	466b      	mov	r3, sp
    48ec:	333b      	adds	r3, #59	; 0x3b
    48ee:	9302      	str	r3, [sp, #8]
    48f0:	ab0f      	add	r3, sp, #60	; 0x3c
    48f2:	6861      	ldr	r1, [r4, #4]
    48f4:	9303      	str	r3, [sp, #12]
    48f6:	ab10      	add	r3, sp, #64	; 0x40
    48f8:	9305      	str	r3, [sp, #20]
    48fa:	2300      	movs	r3, #0
    48fc:	9100      	str	r1, [sp, #0]
    48fe:	9306      	str	r3, [sp, #24]
    4900:	9704      	str	r7, [sp, #16]
    4902:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    4904:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    4906:	1c28      	adds	r0, r5, #0
    4908:	f7ff feee 	bl	46e8 <__cvt>
    490c:	2320      	movs	r3, #32
    490e:	1c3a      	adds	r2, r7, #0
    4910:	1c06      	adds	r6, r0, #0
    4912:	439a      	bics	r2, r3
    4914:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4916:	2a47      	cmp	r2, #71	; 0x47
    4918:	d107      	bne.n	492a <_printf_float+0x102>
    491a:	1ccb      	adds	r3, r1, #3
    491c:	db02      	blt.n	4924 <_printf_float+0xfc>
    491e:	6860      	ldr	r0, [r4, #4]
    4920:	4281      	cmp	r1, r0
    4922:	dd2e      	ble.n	4982 <_printf_float+0x15a>
    4924:	3f02      	subs	r7, #2
    4926:	b2ff      	uxtb	r7, r7
    4928:	e001      	b.n	492e <_printf_float+0x106>
    492a:	2f65      	cmp	r7, #101	; 0x65
    492c:	d812      	bhi.n	4954 <_printf_float+0x12c>
    492e:	1c20      	adds	r0, r4, #0
    4930:	3901      	subs	r1, #1
    4932:	1c3a      	adds	r2, r7, #0
    4934:	3050      	adds	r0, #80	; 0x50
    4936:	910f      	str	r1, [sp, #60]	; 0x3c
    4938:	f7ff ff3e 	bl	47b8 <__exponent>
    493c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    493e:	9009      	str	r0, [sp, #36]	; 0x24
    4940:	18c2      	adds	r2, r0, r3
    4942:	6122      	str	r2, [r4, #16]
    4944:	2b01      	cmp	r3, #1
    4946:	dc02      	bgt.n	494e <_printf_float+0x126>
    4948:	6821      	ldr	r1, [r4, #0]
    494a:	07c9      	lsls	r1, r1, #31
    494c:	d52f      	bpl.n	49ae <_printf_float+0x186>
    494e:	3201      	adds	r2, #1
    4950:	6122      	str	r2, [r4, #16]
    4952:	e02c      	b.n	49ae <_printf_float+0x186>
    4954:	2f66      	cmp	r7, #102	; 0x66
    4956:	d115      	bne.n	4984 <_printf_float+0x15c>
    4958:	6863      	ldr	r3, [r4, #4]
    495a:	2900      	cmp	r1, #0
    495c:	dd08      	ble.n	4970 <_printf_float+0x148>
    495e:	6121      	str	r1, [r4, #16]
    4960:	2b00      	cmp	r3, #0
    4962:	d102      	bne.n	496a <_printf_float+0x142>
    4964:	6822      	ldr	r2, [r4, #0]
    4966:	07d2      	lsls	r2, r2, #31
    4968:	d51d      	bpl.n	49a6 <_printf_float+0x17e>
    496a:	3301      	adds	r3, #1
    496c:	18c9      	adds	r1, r1, r3
    496e:	e011      	b.n	4994 <_printf_float+0x16c>
    4970:	2b00      	cmp	r3, #0
    4972:	d103      	bne.n	497c <_printf_float+0x154>
    4974:	6820      	ldr	r0, [r4, #0]
    4976:	2201      	movs	r2, #1
    4978:	4210      	tst	r0, r2
    497a:	d000      	beq.n	497e <_printf_float+0x156>
    497c:	1c9a      	adds	r2, r3, #2
    497e:	6122      	str	r2, [r4, #16]
    4980:	e011      	b.n	49a6 <_printf_float+0x17e>
    4982:	2767      	movs	r7, #103	; 0x67
    4984:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4986:	4291      	cmp	r1, r2
    4988:	db06      	blt.n	4998 <_printf_float+0x170>
    498a:	6822      	ldr	r2, [r4, #0]
    498c:	6121      	str	r1, [r4, #16]
    498e:	07d2      	lsls	r2, r2, #31
    4990:	d509      	bpl.n	49a6 <_printf_float+0x17e>
    4992:	3101      	adds	r1, #1
    4994:	6121      	str	r1, [r4, #16]
    4996:	e006      	b.n	49a6 <_printf_float+0x17e>
    4998:	2301      	movs	r3, #1
    499a:	2900      	cmp	r1, #0
    499c:	dc01      	bgt.n	49a2 <_printf_float+0x17a>
    499e:	2302      	movs	r3, #2
    49a0:	1a5b      	subs	r3, r3, r1
    49a2:	18d3      	adds	r3, r2, r3
    49a4:	6123      	str	r3, [r4, #16]
    49a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    49a8:	2000      	movs	r0, #0
    49aa:	65a3      	str	r3, [r4, #88]	; 0x58
    49ac:	9009      	str	r0, [sp, #36]	; 0x24
    49ae:	466b      	mov	r3, sp
    49b0:	333b      	adds	r3, #59	; 0x3b
    49b2:	781b      	ldrb	r3, [r3, #0]
    49b4:	2b00      	cmp	r3, #0
    49b6:	d003      	beq.n	49c0 <_printf_float+0x198>
    49b8:	1c23      	adds	r3, r4, #0
    49ba:	222d      	movs	r2, #45	; 0x2d
    49bc:	3343      	adds	r3, #67	; 0x43
    49be:	701a      	strb	r2, [r3, #0]
    49c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    49c2:	1c28      	adds	r0, r5, #0
    49c4:	9100      	str	r1, [sp, #0]
    49c6:	aa11      	add	r2, sp, #68	; 0x44
    49c8:	1c21      	adds	r1, r4, #0
    49ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    49cc:	f000 f958 	bl	4c80 <_printf_common>
    49d0:	3001      	adds	r0, #1
    49d2:	d102      	bne.n	49da <_printf_float+0x1b2>
    49d4:	2001      	movs	r0, #1
    49d6:	4240      	negs	r0, r0
    49d8:	e14c      	b.n	4c74 <_printf_float+0x44c>
    49da:	6822      	ldr	r2, [r4, #0]
    49dc:	0553      	lsls	r3, r2, #21
    49de:	d404      	bmi.n	49ea <_printf_float+0x1c2>
    49e0:	1c28      	adds	r0, r5, #0
    49e2:	990a      	ldr	r1, [sp, #40]	; 0x28
    49e4:	1c32      	adds	r2, r6, #0
    49e6:	6923      	ldr	r3, [r4, #16]
    49e8:	e067      	b.n	4aba <_printf_float+0x292>
    49ea:	2f65      	cmp	r7, #101	; 0x65
    49ec:	d800      	bhi.n	49f0 <_printf_float+0x1c8>
    49ee:	e0e0      	b.n	4bb2 <_printf_float+0x38a>
    49f0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    49f2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    49f4:	4b57      	ldr	r3, [pc, #348]	; (4b54 <_printf_float+0x32c>)
    49f6:	4a56      	ldr	r2, [pc, #344]	; (4b50 <_printf_float+0x328>)
    49f8:	f002 f95c 	bl	6cb4 <__aeabi_dcmpeq>
    49fc:	2800      	cmp	r0, #0
    49fe:	d02b      	beq.n	4a58 <_printf_float+0x230>
    4a00:	1c28      	adds	r0, r5, #0
    4a02:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a04:	4a58      	ldr	r2, [pc, #352]	; (4b68 <_printf_float+0x340>)
    4a06:	2301      	movs	r3, #1
    4a08:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4a0a:	47b0      	blx	r6
    4a0c:	3001      	adds	r0, #1
    4a0e:	d0e1      	beq.n	49d4 <_printf_float+0x1ac>
    4a10:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    4a12:	9810      	ldr	r0, [sp, #64]	; 0x40
    4a14:	4287      	cmp	r7, r0
    4a16:	db07      	blt.n	4a28 <_printf_float+0x200>
    4a18:	6821      	ldr	r1, [r4, #0]
    4a1a:	07c9      	lsls	r1, r1, #31
    4a1c:	d404      	bmi.n	4a28 <_printf_float+0x200>
    4a1e:	6827      	ldr	r7, [r4, #0]
    4a20:	07bf      	lsls	r7, r7, #30
    4a22:	d500      	bpl.n	4a26 <_printf_float+0x1fe>
    4a24:	e10e      	b.n	4c44 <_printf_float+0x41c>
    4a26:	e113      	b.n	4c50 <_printf_float+0x428>
    4a28:	1c28      	adds	r0, r5, #0
    4a2a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4a2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4a30:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4a32:	47b0      	blx	r6
    4a34:	3001      	adds	r0, #1
    4a36:	d0cd      	beq.n	49d4 <_printf_float+0x1ac>
    4a38:	2600      	movs	r6, #0
    4a3a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4a3c:	3b01      	subs	r3, #1
    4a3e:	429e      	cmp	r6, r3
    4a40:	daed      	bge.n	4a1e <_printf_float+0x1f6>
    4a42:	1c22      	adds	r2, r4, #0
    4a44:	1c28      	adds	r0, r5, #0
    4a46:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a48:	321a      	adds	r2, #26
    4a4a:	2301      	movs	r3, #1
    4a4c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4a4e:	47b8      	blx	r7
    4a50:	3001      	adds	r0, #1
    4a52:	d0bf      	beq.n	49d4 <_printf_float+0x1ac>
    4a54:	3601      	adds	r6, #1
    4a56:	e7f0      	b.n	4a3a <_printf_float+0x212>
    4a58:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4a5a:	2800      	cmp	r0, #0
    4a5c:	dc30      	bgt.n	4ac0 <_printf_float+0x298>
    4a5e:	1c28      	adds	r0, r5, #0
    4a60:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a62:	4a41      	ldr	r2, [pc, #260]	; (4b68 <_printf_float+0x340>)
    4a64:	2301      	movs	r3, #1
    4a66:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4a68:	47b8      	blx	r7
    4a6a:	3001      	adds	r0, #1
    4a6c:	d0b2      	beq.n	49d4 <_printf_float+0x1ac>
    4a6e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4a70:	2800      	cmp	r0, #0
    4a72:	d105      	bne.n	4a80 <_printf_float+0x258>
    4a74:	9910      	ldr	r1, [sp, #64]	; 0x40
    4a76:	2900      	cmp	r1, #0
    4a78:	d102      	bne.n	4a80 <_printf_float+0x258>
    4a7a:	6822      	ldr	r2, [r4, #0]
    4a7c:	07d2      	lsls	r2, r2, #31
    4a7e:	d5ce      	bpl.n	4a1e <_printf_float+0x1f6>
    4a80:	1c28      	adds	r0, r5, #0
    4a82:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4a86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4a88:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4a8a:	47b8      	blx	r7
    4a8c:	3001      	adds	r0, #1
    4a8e:	d0a1      	beq.n	49d4 <_printf_float+0x1ac>
    4a90:	2700      	movs	r7, #0
    4a92:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4a94:	9709      	str	r7, [sp, #36]	; 0x24
    4a96:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4a98:	4243      	negs	r3, r0
    4a9a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a9c:	1c28      	adds	r0, r5, #0
    4a9e:	429f      	cmp	r7, r3
    4aa0:	da09      	bge.n	4ab6 <_printf_float+0x28e>
    4aa2:	1c22      	adds	r2, r4, #0
    4aa4:	321a      	adds	r2, #26
    4aa6:	2301      	movs	r3, #1
    4aa8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4aaa:	47b8      	blx	r7
    4aac:	3001      	adds	r0, #1
    4aae:	d091      	beq.n	49d4 <_printf_float+0x1ac>
    4ab0:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4ab2:	3701      	adds	r7, #1
    4ab4:	e7ed      	b.n	4a92 <_printf_float+0x26a>
    4ab6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4ab8:	1c32      	adds	r2, r6, #0
    4aba:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4abc:	47b0      	blx	r6
    4abe:	e0b5      	b.n	4c2c <_printf_float+0x404>
    4ac0:	9f10      	ldr	r7, [sp, #64]	; 0x40
    4ac2:	6da3      	ldr	r3, [r4, #88]	; 0x58
    4ac4:	9708      	str	r7, [sp, #32]
    4ac6:	429f      	cmp	r7, r3
    4ac8:	dd00      	ble.n	4acc <_printf_float+0x2a4>
    4aca:	9308      	str	r3, [sp, #32]
    4acc:	9f08      	ldr	r7, [sp, #32]
    4ace:	2f00      	cmp	r7, #0
    4ad0:	dc01      	bgt.n	4ad6 <_printf_float+0x2ae>
    4ad2:	2700      	movs	r7, #0
    4ad4:	e014      	b.n	4b00 <_printf_float+0x2d8>
    4ad6:	1c28      	adds	r0, r5, #0
    4ad8:	990a      	ldr	r1, [sp, #40]	; 0x28
    4ada:	1c32      	adds	r2, r6, #0
    4adc:	9b08      	ldr	r3, [sp, #32]
    4ade:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4ae0:	47b8      	blx	r7
    4ae2:	3001      	adds	r0, #1
    4ae4:	d1f5      	bne.n	4ad2 <_printf_float+0x2aa>
    4ae6:	e775      	b.n	49d4 <_printf_float+0x1ac>
    4ae8:	1c22      	adds	r2, r4, #0
    4aea:	1c28      	adds	r0, r5, #0
    4aec:	990a      	ldr	r1, [sp, #40]	; 0x28
    4aee:	321a      	adds	r2, #26
    4af0:	2301      	movs	r3, #1
    4af2:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4af4:	47b8      	blx	r7
    4af6:	3001      	adds	r0, #1
    4af8:	d100      	bne.n	4afc <_printf_float+0x2d4>
    4afa:	e76b      	b.n	49d4 <_printf_float+0x1ac>
    4afc:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4afe:	3701      	adds	r7, #1
    4b00:	9709      	str	r7, [sp, #36]	; 0x24
    4b02:	9f08      	ldr	r7, [sp, #32]
    4b04:	6da3      	ldr	r3, [r4, #88]	; 0x58
    4b06:	43fa      	mvns	r2, r7
    4b08:	17d2      	asrs	r2, r2, #31
    4b0a:	403a      	ands	r2, r7
    4b0c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4b0e:	1a9a      	subs	r2, r3, r2
    4b10:	4297      	cmp	r7, r2
    4b12:	dbe9      	blt.n	4ae8 <_printf_float+0x2c0>
    4b14:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4b16:	9910      	ldr	r1, [sp, #64]	; 0x40
    4b18:	18f3      	adds	r3, r6, r3
    4b1a:	9309      	str	r3, [sp, #36]	; 0x24
    4b1c:	4288      	cmp	r0, r1
    4b1e:	db0e      	blt.n	4b3e <_printf_float+0x316>
    4b20:	6822      	ldr	r2, [r4, #0]
    4b22:	07d2      	lsls	r2, r2, #31
    4b24:	d40b      	bmi.n	4b3e <_printf_float+0x316>
    4b26:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4b28:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    4b2a:	18f6      	adds	r6, r6, r3
    4b2c:	1bdb      	subs	r3, r3, r7
    4b2e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4b30:	1bf6      	subs	r6, r6, r7
    4b32:	429e      	cmp	r6, r3
    4b34:	dd00      	ble.n	4b38 <_printf_float+0x310>
    4b36:	1c1e      	adds	r6, r3, #0
    4b38:	2e00      	cmp	r6, #0
    4b3a:	dc17      	bgt.n	4b6c <_printf_float+0x344>
    4b3c:	e01f      	b.n	4b7e <_printf_float+0x356>
    4b3e:	1c28      	adds	r0, r5, #0
    4b40:	990a      	ldr	r1, [sp, #40]	; 0x28
    4b42:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4b44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4b46:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4b48:	47b8      	blx	r7
    4b4a:	3001      	adds	r0, #1
    4b4c:	d1eb      	bne.n	4b26 <_printf_float+0x2fe>
    4b4e:	e741      	b.n	49d4 <_printf_float+0x1ac>
	...
    4b58:	0000aca1 	.word	0x0000aca1
    4b5c:	0000aca5 	.word	0x0000aca5
    4b60:	0000aca9 	.word	0x0000aca9
    4b64:	0000acad 	.word	0x0000acad
    4b68:	0000acb1 	.word	0x0000acb1
    4b6c:	1c28      	adds	r0, r5, #0
    4b6e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4b70:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4b72:	1c33      	adds	r3, r6, #0
    4b74:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4b76:	47b8      	blx	r7
    4b78:	3001      	adds	r0, #1
    4b7a:	d100      	bne.n	4b7e <_printf_float+0x356>
    4b7c:	e72a      	b.n	49d4 <_printf_float+0x1ac>
    4b7e:	2700      	movs	r7, #0
    4b80:	e00b      	b.n	4b9a <_printf_float+0x372>
    4b82:	1c22      	adds	r2, r4, #0
    4b84:	1c28      	adds	r0, r5, #0
    4b86:	990a      	ldr	r1, [sp, #40]	; 0x28
    4b88:	321a      	adds	r2, #26
    4b8a:	2301      	movs	r3, #1
    4b8c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4b8e:	47b8      	blx	r7
    4b90:	3001      	adds	r0, #1
    4b92:	d100      	bne.n	4b96 <_printf_float+0x36e>
    4b94:	e71e      	b.n	49d4 <_printf_float+0x1ac>
    4b96:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4b98:	3701      	adds	r7, #1
    4b9a:	9709      	str	r7, [sp, #36]	; 0x24
    4b9c:	9810      	ldr	r0, [sp, #64]	; 0x40
    4b9e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4ba0:	43f3      	mvns	r3, r6
    4ba2:	17db      	asrs	r3, r3, #31
    4ba4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4ba6:	1a42      	subs	r2, r0, r1
    4ba8:	4033      	ands	r3, r6
    4baa:	1ad3      	subs	r3, r2, r3
    4bac:	429f      	cmp	r7, r3
    4bae:	dbe8      	blt.n	4b82 <_printf_float+0x35a>
    4bb0:	e735      	b.n	4a1e <_printf_float+0x1f6>
    4bb2:	9810      	ldr	r0, [sp, #64]	; 0x40
    4bb4:	2801      	cmp	r0, #1
    4bb6:	dc02      	bgt.n	4bbe <_printf_float+0x396>
    4bb8:	2301      	movs	r3, #1
    4bba:	421a      	tst	r2, r3
    4bbc:	d03a      	beq.n	4c34 <_printf_float+0x40c>
    4bbe:	1c28      	adds	r0, r5, #0
    4bc0:	990a      	ldr	r1, [sp, #40]	; 0x28
    4bc2:	1c32      	adds	r2, r6, #0
    4bc4:	2301      	movs	r3, #1
    4bc6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4bc8:	47b8      	blx	r7
    4bca:	3001      	adds	r0, #1
    4bcc:	d100      	bne.n	4bd0 <_printf_float+0x3a8>
    4bce:	e701      	b.n	49d4 <_printf_float+0x1ac>
    4bd0:	1c28      	adds	r0, r5, #0
    4bd2:	990a      	ldr	r1, [sp, #40]	; 0x28
    4bd4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4bd6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4bd8:	47b8      	blx	r7
    4bda:	3001      	adds	r0, #1
    4bdc:	d100      	bne.n	4be0 <_printf_float+0x3b8>
    4bde:	e6f9      	b.n	49d4 <_printf_float+0x1ac>
    4be0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4be2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4be4:	4b25      	ldr	r3, [pc, #148]	; (4c7c <_printf_float+0x454>)
    4be6:	4a24      	ldr	r2, [pc, #144]	; (4c78 <_printf_float+0x450>)
    4be8:	f002 f864 	bl	6cb4 <__aeabi_dcmpeq>
    4bec:	2800      	cmp	r0, #0
    4bee:	d001      	beq.n	4bf4 <_printf_float+0x3cc>
    4bf0:	2600      	movs	r6, #0
    4bf2:	e010      	b.n	4c16 <_printf_float+0x3ee>
    4bf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4bf6:	1c72      	adds	r2, r6, #1
    4bf8:	3b01      	subs	r3, #1
    4bfa:	1c28      	adds	r0, r5, #0
    4bfc:	990a      	ldr	r1, [sp, #40]	; 0x28
    4bfe:	e01c      	b.n	4c3a <_printf_float+0x412>
    4c00:	1c22      	adds	r2, r4, #0
    4c02:	1c28      	adds	r0, r5, #0
    4c04:	990a      	ldr	r1, [sp, #40]	; 0x28
    4c06:	321a      	adds	r2, #26
    4c08:	2301      	movs	r3, #1
    4c0a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4c0c:	47b8      	blx	r7
    4c0e:	3001      	adds	r0, #1
    4c10:	d100      	bne.n	4c14 <_printf_float+0x3ec>
    4c12:	e6df      	b.n	49d4 <_printf_float+0x1ac>
    4c14:	3601      	adds	r6, #1
    4c16:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4c18:	3b01      	subs	r3, #1
    4c1a:	429e      	cmp	r6, r3
    4c1c:	dbf0      	blt.n	4c00 <_printf_float+0x3d8>
    4c1e:	1c22      	adds	r2, r4, #0
    4c20:	1c28      	adds	r0, r5, #0
    4c22:	990a      	ldr	r1, [sp, #40]	; 0x28
    4c24:	3250      	adds	r2, #80	; 0x50
    4c26:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4c28:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4c2a:	47b8      	blx	r7
    4c2c:	3001      	adds	r0, #1
    4c2e:	d000      	beq.n	4c32 <_printf_float+0x40a>
    4c30:	e6f5      	b.n	4a1e <_printf_float+0x1f6>
    4c32:	e6cf      	b.n	49d4 <_printf_float+0x1ac>
    4c34:	990a      	ldr	r1, [sp, #40]	; 0x28
    4c36:	1c28      	adds	r0, r5, #0
    4c38:	1c32      	adds	r2, r6, #0
    4c3a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4c3c:	47b0      	blx	r6
    4c3e:	3001      	adds	r0, #1
    4c40:	d1ed      	bne.n	4c1e <_printf_float+0x3f6>
    4c42:	e6c7      	b.n	49d4 <_printf_float+0x1ac>
    4c44:	2600      	movs	r6, #0
    4c46:	68e0      	ldr	r0, [r4, #12]
    4c48:	9911      	ldr	r1, [sp, #68]	; 0x44
    4c4a:	1a43      	subs	r3, r0, r1
    4c4c:	429e      	cmp	r6, r3
    4c4e:	db05      	blt.n	4c5c <_printf_float+0x434>
    4c50:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4c52:	68e0      	ldr	r0, [r4, #12]
    4c54:	4298      	cmp	r0, r3
    4c56:	da0d      	bge.n	4c74 <_printf_float+0x44c>
    4c58:	1c18      	adds	r0, r3, #0
    4c5a:	e00b      	b.n	4c74 <_printf_float+0x44c>
    4c5c:	1c22      	adds	r2, r4, #0
    4c5e:	1c28      	adds	r0, r5, #0
    4c60:	990a      	ldr	r1, [sp, #40]	; 0x28
    4c62:	3219      	adds	r2, #25
    4c64:	2301      	movs	r3, #1
    4c66:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4c68:	47b8      	blx	r7
    4c6a:	3001      	adds	r0, #1
    4c6c:	d100      	bne.n	4c70 <_printf_float+0x448>
    4c6e:	e6b1      	b.n	49d4 <_printf_float+0x1ac>
    4c70:	3601      	adds	r6, #1
    4c72:	e7e8      	b.n	4c46 <_printf_float+0x41e>
    4c74:	b013      	add	sp, #76	; 0x4c
    4c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00004c80 <_printf_common>:
    4c80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4c82:	1c15      	adds	r5, r2, #0
    4c84:	9301      	str	r3, [sp, #4]
    4c86:	690a      	ldr	r2, [r1, #16]
    4c88:	688b      	ldr	r3, [r1, #8]
    4c8a:	1c06      	adds	r6, r0, #0
    4c8c:	1c0c      	adds	r4, r1, #0
    4c8e:	4293      	cmp	r3, r2
    4c90:	da00      	bge.n	4c94 <_printf_common+0x14>
    4c92:	1c13      	adds	r3, r2, #0
    4c94:	1c22      	adds	r2, r4, #0
    4c96:	602b      	str	r3, [r5, #0]
    4c98:	3243      	adds	r2, #67	; 0x43
    4c9a:	7812      	ldrb	r2, [r2, #0]
    4c9c:	2a00      	cmp	r2, #0
    4c9e:	d001      	beq.n	4ca4 <_printf_common+0x24>
    4ca0:	3301      	adds	r3, #1
    4ca2:	602b      	str	r3, [r5, #0]
    4ca4:	6820      	ldr	r0, [r4, #0]
    4ca6:	0680      	lsls	r0, r0, #26
    4ca8:	d502      	bpl.n	4cb0 <_printf_common+0x30>
    4caa:	682b      	ldr	r3, [r5, #0]
    4cac:	3302      	adds	r3, #2
    4cae:	602b      	str	r3, [r5, #0]
    4cb0:	6821      	ldr	r1, [r4, #0]
    4cb2:	2706      	movs	r7, #6
    4cb4:	400f      	ands	r7, r1
    4cb6:	d01f      	beq.n	4cf8 <_printf_common+0x78>
    4cb8:	1c23      	adds	r3, r4, #0
    4cba:	3343      	adds	r3, #67	; 0x43
    4cbc:	781b      	ldrb	r3, [r3, #0]
    4cbe:	1e5a      	subs	r2, r3, #1
    4cc0:	4193      	sbcs	r3, r2
    4cc2:	6822      	ldr	r2, [r4, #0]
    4cc4:	0692      	lsls	r2, r2, #26
    4cc6:	d51f      	bpl.n	4d08 <_printf_common+0x88>
    4cc8:	18e1      	adds	r1, r4, r3
    4cca:	3140      	adds	r1, #64	; 0x40
    4ccc:	2030      	movs	r0, #48	; 0x30
    4cce:	70c8      	strb	r0, [r1, #3]
    4cd0:	1c21      	adds	r1, r4, #0
    4cd2:	1c5a      	adds	r2, r3, #1
    4cd4:	3145      	adds	r1, #69	; 0x45
    4cd6:	7809      	ldrb	r1, [r1, #0]
    4cd8:	18a2      	adds	r2, r4, r2
    4cda:	3240      	adds	r2, #64	; 0x40
    4cdc:	3302      	adds	r3, #2
    4cde:	70d1      	strb	r1, [r2, #3]
    4ce0:	e012      	b.n	4d08 <_printf_common+0x88>
    4ce2:	1c22      	adds	r2, r4, #0
    4ce4:	1c30      	adds	r0, r6, #0
    4ce6:	9901      	ldr	r1, [sp, #4]
    4ce8:	3219      	adds	r2, #25
    4cea:	2301      	movs	r3, #1
    4cec:	9f08      	ldr	r7, [sp, #32]
    4cee:	47b8      	blx	r7
    4cf0:	3001      	adds	r0, #1
    4cf2:	d011      	beq.n	4d18 <_printf_common+0x98>
    4cf4:	9f00      	ldr	r7, [sp, #0]
    4cf6:	3701      	adds	r7, #1
    4cf8:	9700      	str	r7, [sp, #0]
    4cfa:	68e0      	ldr	r0, [r4, #12]
    4cfc:	6829      	ldr	r1, [r5, #0]
    4cfe:	9f00      	ldr	r7, [sp, #0]
    4d00:	1a43      	subs	r3, r0, r1
    4d02:	429f      	cmp	r7, r3
    4d04:	dbed      	blt.n	4ce2 <_printf_common+0x62>
    4d06:	e7d7      	b.n	4cb8 <_printf_common+0x38>
    4d08:	1c22      	adds	r2, r4, #0
    4d0a:	1c30      	adds	r0, r6, #0
    4d0c:	9901      	ldr	r1, [sp, #4]
    4d0e:	3243      	adds	r2, #67	; 0x43
    4d10:	9f08      	ldr	r7, [sp, #32]
    4d12:	47b8      	blx	r7
    4d14:	3001      	adds	r0, #1
    4d16:	d102      	bne.n	4d1e <_printf_common+0x9e>
    4d18:	2001      	movs	r0, #1
    4d1a:	4240      	negs	r0, r0
    4d1c:	e023      	b.n	4d66 <_printf_common+0xe6>
    4d1e:	6820      	ldr	r0, [r4, #0]
    4d20:	2106      	movs	r1, #6
    4d22:	682b      	ldr	r3, [r5, #0]
    4d24:	68e2      	ldr	r2, [r4, #12]
    4d26:	4001      	ands	r1, r0
    4d28:	2500      	movs	r5, #0
    4d2a:	2904      	cmp	r1, #4
    4d2c:	d103      	bne.n	4d36 <_printf_common+0xb6>
    4d2e:	1ad5      	subs	r5, r2, r3
    4d30:	43eb      	mvns	r3, r5
    4d32:	17db      	asrs	r3, r3, #31
    4d34:	401d      	ands	r5, r3
    4d36:	68a2      	ldr	r2, [r4, #8]
    4d38:	6923      	ldr	r3, [r4, #16]
    4d3a:	429a      	cmp	r2, r3
    4d3c:	dd01      	ble.n	4d42 <_printf_common+0xc2>
    4d3e:	1ad3      	subs	r3, r2, r3
    4d40:	18ed      	adds	r5, r5, r3
    4d42:	2700      	movs	r7, #0
    4d44:	9700      	str	r7, [sp, #0]
    4d46:	9f00      	ldr	r7, [sp, #0]
    4d48:	42af      	cmp	r7, r5
    4d4a:	da0b      	bge.n	4d64 <_printf_common+0xe4>
    4d4c:	1c22      	adds	r2, r4, #0
    4d4e:	1c30      	adds	r0, r6, #0
    4d50:	9901      	ldr	r1, [sp, #4]
    4d52:	321a      	adds	r2, #26
    4d54:	2301      	movs	r3, #1
    4d56:	9f08      	ldr	r7, [sp, #32]
    4d58:	47b8      	blx	r7
    4d5a:	3001      	adds	r0, #1
    4d5c:	d0dc      	beq.n	4d18 <_printf_common+0x98>
    4d5e:	9f00      	ldr	r7, [sp, #0]
    4d60:	3701      	adds	r7, #1
    4d62:	e7ef      	b.n	4d44 <_printf_common+0xc4>
    4d64:	2000      	movs	r0, #0
    4d66:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00004d68 <_printf_i>:
    4d68:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d6a:	1c0d      	adds	r5, r1, #0
    4d6c:	b08b      	sub	sp, #44	; 0x2c
    4d6e:	3543      	adds	r5, #67	; 0x43
    4d70:	9206      	str	r2, [sp, #24]
    4d72:	9005      	str	r0, [sp, #20]
    4d74:	9307      	str	r3, [sp, #28]
    4d76:	9504      	str	r5, [sp, #16]
    4d78:	7e0b      	ldrb	r3, [r1, #24]
    4d7a:	1c0c      	adds	r4, r1, #0
    4d7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4d7e:	2b6e      	cmp	r3, #110	; 0x6e
    4d80:	d100      	bne.n	4d84 <_printf_i+0x1c>
    4d82:	e0a7      	b.n	4ed4 <_printf_i+0x16c>
    4d84:	d811      	bhi.n	4daa <_printf_i+0x42>
    4d86:	2b63      	cmp	r3, #99	; 0x63
    4d88:	d022      	beq.n	4dd0 <_printf_i+0x68>
    4d8a:	d809      	bhi.n	4da0 <_printf_i+0x38>
    4d8c:	2b00      	cmp	r3, #0
    4d8e:	d100      	bne.n	4d92 <_printf_i+0x2a>
    4d90:	e0b0      	b.n	4ef4 <_printf_i+0x18c>
    4d92:	2b58      	cmp	r3, #88	; 0x58
    4d94:	d000      	beq.n	4d98 <_printf_i+0x30>
    4d96:	e0c0      	b.n	4f1a <_printf_i+0x1b2>
    4d98:	3145      	adds	r1, #69	; 0x45
    4d9a:	700b      	strb	r3, [r1, #0]
    4d9c:	4d7b      	ldr	r5, [pc, #492]	; (4f8c <_printf_i+0x224>)
    4d9e:	e04e      	b.n	4e3e <_printf_i+0xd6>
    4da0:	2b64      	cmp	r3, #100	; 0x64
    4da2:	d01c      	beq.n	4dde <_printf_i+0x76>
    4da4:	2b69      	cmp	r3, #105	; 0x69
    4da6:	d01a      	beq.n	4dde <_printf_i+0x76>
    4da8:	e0b7      	b.n	4f1a <_printf_i+0x1b2>
    4daa:	2b73      	cmp	r3, #115	; 0x73
    4dac:	d100      	bne.n	4db0 <_printf_i+0x48>
    4dae:	e0a5      	b.n	4efc <_printf_i+0x194>
    4db0:	d809      	bhi.n	4dc6 <_printf_i+0x5e>
    4db2:	2b6f      	cmp	r3, #111	; 0x6f
    4db4:	d029      	beq.n	4e0a <_printf_i+0xa2>
    4db6:	2b70      	cmp	r3, #112	; 0x70
    4db8:	d000      	beq.n	4dbc <_printf_i+0x54>
    4dba:	e0ae      	b.n	4f1a <_printf_i+0x1b2>
    4dbc:	680e      	ldr	r6, [r1, #0]
    4dbe:	2320      	movs	r3, #32
    4dc0:	4333      	orrs	r3, r6
    4dc2:	600b      	str	r3, [r1, #0]
    4dc4:	e036      	b.n	4e34 <_printf_i+0xcc>
    4dc6:	2b75      	cmp	r3, #117	; 0x75
    4dc8:	d01f      	beq.n	4e0a <_printf_i+0xa2>
    4dca:	2b78      	cmp	r3, #120	; 0x78
    4dcc:	d032      	beq.n	4e34 <_printf_i+0xcc>
    4dce:	e0a4      	b.n	4f1a <_printf_i+0x1b2>
    4dd0:	6813      	ldr	r3, [r2, #0]
    4dd2:	1c0d      	adds	r5, r1, #0
    4dd4:	1d19      	adds	r1, r3, #4
    4dd6:	3542      	adds	r5, #66	; 0x42
    4dd8:	6011      	str	r1, [r2, #0]
    4dda:	681b      	ldr	r3, [r3, #0]
    4ddc:	e09f      	b.n	4f1e <_printf_i+0x1b6>
    4dde:	6821      	ldr	r1, [r4, #0]
    4de0:	6813      	ldr	r3, [r2, #0]
    4de2:	060e      	lsls	r6, r1, #24
    4de4:	d503      	bpl.n	4dee <_printf_i+0x86>
    4de6:	1d19      	adds	r1, r3, #4
    4de8:	6011      	str	r1, [r2, #0]
    4dea:	681e      	ldr	r6, [r3, #0]
    4dec:	e005      	b.n	4dfa <_printf_i+0x92>
    4dee:	0648      	lsls	r0, r1, #25
    4df0:	d5f9      	bpl.n	4de6 <_printf_i+0x7e>
    4df2:	1d19      	adds	r1, r3, #4
    4df4:	6011      	str	r1, [r2, #0]
    4df6:	2100      	movs	r1, #0
    4df8:	5e5e      	ldrsh	r6, [r3, r1]
    4dfa:	4b64      	ldr	r3, [pc, #400]	; (4f8c <_printf_i+0x224>)
    4dfc:	2e00      	cmp	r6, #0
    4dfe:	da3b      	bge.n	4e78 <_printf_i+0x110>
    4e00:	9d04      	ldr	r5, [sp, #16]
    4e02:	222d      	movs	r2, #45	; 0x2d
    4e04:	4276      	negs	r6, r6
    4e06:	702a      	strb	r2, [r5, #0]
    4e08:	e036      	b.n	4e78 <_printf_i+0x110>
    4e0a:	6821      	ldr	r1, [r4, #0]
    4e0c:	6813      	ldr	r3, [r2, #0]
    4e0e:	060e      	lsls	r6, r1, #24
    4e10:	d503      	bpl.n	4e1a <_printf_i+0xb2>
    4e12:	1d19      	adds	r1, r3, #4
    4e14:	6011      	str	r1, [r2, #0]
    4e16:	681e      	ldr	r6, [r3, #0]
    4e18:	e004      	b.n	4e24 <_printf_i+0xbc>
    4e1a:	0648      	lsls	r0, r1, #25
    4e1c:	d5f9      	bpl.n	4e12 <_printf_i+0xaa>
    4e1e:	1d19      	adds	r1, r3, #4
    4e20:	881e      	ldrh	r6, [r3, #0]
    4e22:	6011      	str	r1, [r2, #0]
    4e24:	4b59      	ldr	r3, [pc, #356]	; (4f8c <_printf_i+0x224>)
    4e26:	7e22      	ldrb	r2, [r4, #24]
    4e28:	9303      	str	r3, [sp, #12]
    4e2a:	2708      	movs	r7, #8
    4e2c:	2a6f      	cmp	r2, #111	; 0x6f
    4e2e:	d01e      	beq.n	4e6e <_printf_i+0x106>
    4e30:	270a      	movs	r7, #10
    4e32:	e01c      	b.n	4e6e <_printf_i+0x106>
    4e34:	1c23      	adds	r3, r4, #0
    4e36:	2178      	movs	r1, #120	; 0x78
    4e38:	3345      	adds	r3, #69	; 0x45
    4e3a:	4d55      	ldr	r5, [pc, #340]	; (4f90 <_printf_i+0x228>)
    4e3c:	7019      	strb	r1, [r3, #0]
    4e3e:	6811      	ldr	r1, [r2, #0]
    4e40:	6823      	ldr	r3, [r4, #0]
    4e42:	1d08      	adds	r0, r1, #4
    4e44:	9503      	str	r5, [sp, #12]
    4e46:	6010      	str	r0, [r2, #0]
    4e48:	061e      	lsls	r6, r3, #24
    4e4a:	d501      	bpl.n	4e50 <_printf_i+0xe8>
    4e4c:	680e      	ldr	r6, [r1, #0]
    4e4e:	e002      	b.n	4e56 <_printf_i+0xee>
    4e50:	0658      	lsls	r0, r3, #25
    4e52:	d5fb      	bpl.n	4e4c <_printf_i+0xe4>
    4e54:	880e      	ldrh	r6, [r1, #0]
    4e56:	07d9      	lsls	r1, r3, #31
    4e58:	d502      	bpl.n	4e60 <_printf_i+0xf8>
    4e5a:	2220      	movs	r2, #32
    4e5c:	4313      	orrs	r3, r2
    4e5e:	6023      	str	r3, [r4, #0]
    4e60:	2710      	movs	r7, #16
    4e62:	2e00      	cmp	r6, #0
    4e64:	d103      	bne.n	4e6e <_printf_i+0x106>
    4e66:	6822      	ldr	r2, [r4, #0]
    4e68:	2320      	movs	r3, #32
    4e6a:	439a      	bics	r2, r3
    4e6c:	6022      	str	r2, [r4, #0]
    4e6e:	1c23      	adds	r3, r4, #0
    4e70:	2200      	movs	r2, #0
    4e72:	3343      	adds	r3, #67	; 0x43
    4e74:	701a      	strb	r2, [r3, #0]
    4e76:	e001      	b.n	4e7c <_printf_i+0x114>
    4e78:	9303      	str	r3, [sp, #12]
    4e7a:	270a      	movs	r7, #10
    4e7c:	6863      	ldr	r3, [r4, #4]
    4e7e:	60a3      	str	r3, [r4, #8]
    4e80:	2b00      	cmp	r3, #0
    4e82:	db03      	blt.n	4e8c <_printf_i+0x124>
    4e84:	6825      	ldr	r5, [r4, #0]
    4e86:	2204      	movs	r2, #4
    4e88:	4395      	bics	r5, r2
    4e8a:	6025      	str	r5, [r4, #0]
    4e8c:	2e00      	cmp	r6, #0
    4e8e:	d102      	bne.n	4e96 <_printf_i+0x12e>
    4e90:	9d04      	ldr	r5, [sp, #16]
    4e92:	2b00      	cmp	r3, #0
    4e94:	d00e      	beq.n	4eb4 <_printf_i+0x14c>
    4e96:	9d04      	ldr	r5, [sp, #16]
    4e98:	1c30      	adds	r0, r6, #0
    4e9a:	1c39      	adds	r1, r7, #0
    4e9c:	f001 fe8e 	bl	6bbc <__aeabi_uidivmod>
    4ea0:	9803      	ldr	r0, [sp, #12]
    4ea2:	3d01      	subs	r5, #1
    4ea4:	5c43      	ldrb	r3, [r0, r1]
    4ea6:	1c30      	adds	r0, r6, #0
    4ea8:	702b      	strb	r3, [r5, #0]
    4eaa:	1c39      	adds	r1, r7, #0
    4eac:	f001 fe42 	bl	6b34 <__aeabi_uidiv>
    4eb0:	1e06      	subs	r6, r0, #0
    4eb2:	d1f1      	bne.n	4e98 <_printf_i+0x130>
    4eb4:	2f08      	cmp	r7, #8
    4eb6:	d109      	bne.n	4ecc <_printf_i+0x164>
    4eb8:	6821      	ldr	r1, [r4, #0]
    4eba:	07c9      	lsls	r1, r1, #31
    4ebc:	d506      	bpl.n	4ecc <_printf_i+0x164>
    4ebe:	6862      	ldr	r2, [r4, #4]
    4ec0:	6923      	ldr	r3, [r4, #16]
    4ec2:	429a      	cmp	r2, r3
    4ec4:	dc02      	bgt.n	4ecc <_printf_i+0x164>
    4ec6:	3d01      	subs	r5, #1
    4ec8:	2330      	movs	r3, #48	; 0x30
    4eca:	702b      	strb	r3, [r5, #0]
    4ecc:	9e04      	ldr	r6, [sp, #16]
    4ece:	1b73      	subs	r3, r6, r5
    4ed0:	6123      	str	r3, [r4, #16]
    4ed2:	e02a      	b.n	4f2a <_printf_i+0x1c2>
    4ed4:	6808      	ldr	r0, [r1, #0]
    4ed6:	6813      	ldr	r3, [r2, #0]
    4ed8:	6949      	ldr	r1, [r1, #20]
    4eda:	0605      	lsls	r5, r0, #24
    4edc:	d504      	bpl.n	4ee8 <_printf_i+0x180>
    4ede:	1d18      	adds	r0, r3, #4
    4ee0:	6010      	str	r0, [r2, #0]
    4ee2:	681b      	ldr	r3, [r3, #0]
    4ee4:	6019      	str	r1, [r3, #0]
    4ee6:	e005      	b.n	4ef4 <_printf_i+0x18c>
    4ee8:	0646      	lsls	r6, r0, #25
    4eea:	d5f8      	bpl.n	4ede <_printf_i+0x176>
    4eec:	1d18      	adds	r0, r3, #4
    4eee:	6010      	str	r0, [r2, #0]
    4ef0:	681b      	ldr	r3, [r3, #0]
    4ef2:	8019      	strh	r1, [r3, #0]
    4ef4:	2300      	movs	r3, #0
    4ef6:	6123      	str	r3, [r4, #16]
    4ef8:	9d04      	ldr	r5, [sp, #16]
    4efa:	e016      	b.n	4f2a <_printf_i+0x1c2>
    4efc:	6813      	ldr	r3, [r2, #0]
    4efe:	1d19      	adds	r1, r3, #4
    4f00:	6011      	str	r1, [r2, #0]
    4f02:	681d      	ldr	r5, [r3, #0]
    4f04:	1c28      	adds	r0, r5, #0
    4f06:	f7ff f967 	bl	41d8 <strlen>
    4f0a:	6863      	ldr	r3, [r4, #4]
    4f0c:	6120      	str	r0, [r4, #16]
    4f0e:	4298      	cmp	r0, r3
    4f10:	d900      	bls.n	4f14 <_printf_i+0x1ac>
    4f12:	6123      	str	r3, [r4, #16]
    4f14:	6920      	ldr	r0, [r4, #16]
    4f16:	6060      	str	r0, [r4, #4]
    4f18:	e004      	b.n	4f24 <_printf_i+0x1bc>
    4f1a:	1c25      	adds	r5, r4, #0
    4f1c:	3542      	adds	r5, #66	; 0x42
    4f1e:	702b      	strb	r3, [r5, #0]
    4f20:	2301      	movs	r3, #1
    4f22:	6123      	str	r3, [r4, #16]
    4f24:	9e04      	ldr	r6, [sp, #16]
    4f26:	2300      	movs	r3, #0
    4f28:	7033      	strb	r3, [r6, #0]
    4f2a:	9e07      	ldr	r6, [sp, #28]
    4f2c:	9805      	ldr	r0, [sp, #20]
    4f2e:	9600      	str	r6, [sp, #0]
    4f30:	1c21      	adds	r1, r4, #0
    4f32:	aa09      	add	r2, sp, #36	; 0x24
    4f34:	9b06      	ldr	r3, [sp, #24]
    4f36:	f7ff fea3 	bl	4c80 <_printf_common>
    4f3a:	3001      	adds	r0, #1
    4f3c:	d102      	bne.n	4f44 <_printf_i+0x1dc>
    4f3e:	2001      	movs	r0, #1
    4f40:	4240      	negs	r0, r0
    4f42:	e021      	b.n	4f88 <_printf_i+0x220>
    4f44:	1c2a      	adds	r2, r5, #0
    4f46:	9805      	ldr	r0, [sp, #20]
    4f48:	9906      	ldr	r1, [sp, #24]
    4f4a:	6923      	ldr	r3, [r4, #16]
    4f4c:	9d07      	ldr	r5, [sp, #28]
    4f4e:	47a8      	blx	r5
    4f50:	3001      	adds	r0, #1
    4f52:	d0f4      	beq.n	4f3e <_printf_i+0x1d6>
    4f54:	6826      	ldr	r6, [r4, #0]
    4f56:	07b6      	lsls	r6, r6, #30
    4f58:	d405      	bmi.n	4f66 <_printf_i+0x1fe>
    4f5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4f5c:	68e0      	ldr	r0, [r4, #12]
    4f5e:	4298      	cmp	r0, r3
    4f60:	da12      	bge.n	4f88 <_printf_i+0x220>
    4f62:	1c18      	adds	r0, r3, #0
    4f64:	e010      	b.n	4f88 <_printf_i+0x220>
    4f66:	2500      	movs	r5, #0
    4f68:	68e0      	ldr	r0, [r4, #12]
    4f6a:	9909      	ldr	r1, [sp, #36]	; 0x24
    4f6c:	1a43      	subs	r3, r0, r1
    4f6e:	429d      	cmp	r5, r3
    4f70:	daf3      	bge.n	4f5a <_printf_i+0x1f2>
    4f72:	1c22      	adds	r2, r4, #0
    4f74:	9805      	ldr	r0, [sp, #20]
    4f76:	9906      	ldr	r1, [sp, #24]
    4f78:	3219      	adds	r2, #25
    4f7a:	2301      	movs	r3, #1
    4f7c:	9e07      	ldr	r6, [sp, #28]
    4f7e:	47b0      	blx	r6
    4f80:	3001      	adds	r0, #1
    4f82:	d0dc      	beq.n	4f3e <_printf_i+0x1d6>
    4f84:	3501      	adds	r5, #1
    4f86:	e7ef      	b.n	4f68 <_printf_i+0x200>
    4f88:	b00b      	add	sp, #44	; 0x2c
    4f8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f8c:	0000acb3 	.word	0x0000acb3
    4f90:	0000acc4 	.word	0x0000acc4

00004f94 <__swbuf_r>:
    4f94:	b570      	push	{r4, r5, r6, lr}
    4f96:	1c05      	adds	r5, r0, #0
    4f98:	1c0e      	adds	r6, r1, #0
    4f9a:	1c14      	adds	r4, r2, #0
    4f9c:	2800      	cmp	r0, #0
    4f9e:	d004      	beq.n	4faa <__swbuf_r+0x16>
    4fa0:	6982      	ldr	r2, [r0, #24]
    4fa2:	2a00      	cmp	r2, #0
    4fa4:	d101      	bne.n	4faa <__swbuf_r+0x16>
    4fa6:	f001 f831 	bl	600c <__sinit>
    4faa:	4b23      	ldr	r3, [pc, #140]	; (5038 <__swbuf_r+0xa4>)
    4fac:	429c      	cmp	r4, r3
    4fae:	d101      	bne.n	4fb4 <__swbuf_r+0x20>
    4fb0:	686c      	ldr	r4, [r5, #4]
    4fb2:	e008      	b.n	4fc6 <__swbuf_r+0x32>
    4fb4:	4b21      	ldr	r3, [pc, #132]	; (503c <__swbuf_r+0xa8>)
    4fb6:	429c      	cmp	r4, r3
    4fb8:	d101      	bne.n	4fbe <__swbuf_r+0x2a>
    4fba:	68ac      	ldr	r4, [r5, #8]
    4fbc:	e003      	b.n	4fc6 <__swbuf_r+0x32>
    4fbe:	4b20      	ldr	r3, [pc, #128]	; (5040 <__swbuf_r+0xac>)
    4fc0:	429c      	cmp	r4, r3
    4fc2:	d100      	bne.n	4fc6 <__swbuf_r+0x32>
    4fc4:	68ec      	ldr	r4, [r5, #12]
    4fc6:	69a3      	ldr	r3, [r4, #24]
    4fc8:	60a3      	str	r3, [r4, #8]
    4fca:	89a3      	ldrh	r3, [r4, #12]
    4fcc:	071a      	lsls	r2, r3, #28
    4fce:	d50a      	bpl.n	4fe6 <__swbuf_r+0x52>
    4fd0:	6923      	ldr	r3, [r4, #16]
    4fd2:	2b00      	cmp	r3, #0
    4fd4:	d007      	beq.n	4fe6 <__swbuf_r+0x52>
    4fd6:	6822      	ldr	r2, [r4, #0]
    4fd8:	6923      	ldr	r3, [r4, #16]
    4fda:	b2f6      	uxtb	r6, r6
    4fdc:	1ad0      	subs	r0, r2, r3
    4fde:	6962      	ldr	r2, [r4, #20]
    4fe0:	4290      	cmp	r0, r2
    4fe2:	db0f      	blt.n	5004 <__swbuf_r+0x70>
    4fe4:	e008      	b.n	4ff8 <__swbuf_r+0x64>
    4fe6:	1c28      	adds	r0, r5, #0
    4fe8:	1c21      	adds	r1, r4, #0
    4fea:	f000 f82b 	bl	5044 <__swsetup_r>
    4fee:	2800      	cmp	r0, #0
    4ff0:	d0f1      	beq.n	4fd6 <__swbuf_r+0x42>
    4ff2:	2001      	movs	r0, #1
    4ff4:	4240      	negs	r0, r0
    4ff6:	e01d      	b.n	5034 <__swbuf_r+0xa0>
    4ff8:	1c28      	adds	r0, r5, #0
    4ffa:	1c21      	adds	r1, r4, #0
    4ffc:	f000 ff86 	bl	5f0c <_fflush_r>
    5000:	2800      	cmp	r0, #0
    5002:	d1f6      	bne.n	4ff2 <__swbuf_r+0x5e>
    5004:	68a3      	ldr	r3, [r4, #8]
    5006:	3001      	adds	r0, #1
    5008:	3b01      	subs	r3, #1
    500a:	60a3      	str	r3, [r4, #8]
    500c:	6823      	ldr	r3, [r4, #0]
    500e:	1c5a      	adds	r2, r3, #1
    5010:	6022      	str	r2, [r4, #0]
    5012:	701e      	strb	r6, [r3, #0]
    5014:	6963      	ldr	r3, [r4, #20]
    5016:	4298      	cmp	r0, r3
    5018:	d005      	beq.n	5026 <__swbuf_r+0x92>
    501a:	89a3      	ldrh	r3, [r4, #12]
    501c:	1c30      	adds	r0, r6, #0
    501e:	07da      	lsls	r2, r3, #31
    5020:	d508      	bpl.n	5034 <__swbuf_r+0xa0>
    5022:	2e0a      	cmp	r6, #10
    5024:	d106      	bne.n	5034 <__swbuf_r+0xa0>
    5026:	1c28      	adds	r0, r5, #0
    5028:	1c21      	adds	r1, r4, #0
    502a:	f000 ff6f 	bl	5f0c <_fflush_r>
    502e:	2800      	cmp	r0, #0
    5030:	d1df      	bne.n	4ff2 <__swbuf_r+0x5e>
    5032:	1c30      	adds	r0, r6, #0
    5034:	bd70      	pop	{r4, r5, r6, pc}
    5036:	46c0      	nop			; (mov r8, r8)
    5038:	0000ace4 	.word	0x0000ace4
    503c:	0000ad04 	.word	0x0000ad04
    5040:	0000ad24 	.word	0x0000ad24

00005044 <__swsetup_r>:
    5044:	4b34      	ldr	r3, [pc, #208]	; (5118 <__swsetup_r+0xd4>)
    5046:	b570      	push	{r4, r5, r6, lr}
    5048:	681d      	ldr	r5, [r3, #0]
    504a:	1c06      	adds	r6, r0, #0
    504c:	1c0c      	adds	r4, r1, #0
    504e:	2d00      	cmp	r5, #0
    5050:	d005      	beq.n	505e <__swsetup_r+0x1a>
    5052:	69a9      	ldr	r1, [r5, #24]
    5054:	2900      	cmp	r1, #0
    5056:	d102      	bne.n	505e <__swsetup_r+0x1a>
    5058:	1c28      	adds	r0, r5, #0
    505a:	f000 ffd7 	bl	600c <__sinit>
    505e:	4b2f      	ldr	r3, [pc, #188]	; (511c <__swsetup_r+0xd8>)
    5060:	429c      	cmp	r4, r3
    5062:	d101      	bne.n	5068 <__swsetup_r+0x24>
    5064:	686c      	ldr	r4, [r5, #4]
    5066:	e008      	b.n	507a <__swsetup_r+0x36>
    5068:	4b2d      	ldr	r3, [pc, #180]	; (5120 <__swsetup_r+0xdc>)
    506a:	429c      	cmp	r4, r3
    506c:	d101      	bne.n	5072 <__swsetup_r+0x2e>
    506e:	68ac      	ldr	r4, [r5, #8]
    5070:	e003      	b.n	507a <__swsetup_r+0x36>
    5072:	4b2c      	ldr	r3, [pc, #176]	; (5124 <__swsetup_r+0xe0>)
    5074:	429c      	cmp	r4, r3
    5076:	d100      	bne.n	507a <__swsetup_r+0x36>
    5078:	68ec      	ldr	r4, [r5, #12]
    507a:	89a2      	ldrh	r2, [r4, #12]
    507c:	b293      	uxth	r3, r2
    507e:	0719      	lsls	r1, r3, #28
    5080:	d421      	bmi.n	50c6 <__swsetup_r+0x82>
    5082:	06d9      	lsls	r1, r3, #27
    5084:	d405      	bmi.n	5092 <__swsetup_r+0x4e>
    5086:	2309      	movs	r3, #9
    5088:	6033      	str	r3, [r6, #0]
    508a:	2340      	movs	r3, #64	; 0x40
    508c:	431a      	orrs	r2, r3
    508e:	81a2      	strh	r2, [r4, #12]
    5090:	e03f      	b.n	5112 <__swsetup_r+0xce>
    5092:	075a      	lsls	r2, r3, #29
    5094:	d513      	bpl.n	50be <__swsetup_r+0x7a>
    5096:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5098:	2900      	cmp	r1, #0
    509a:	d008      	beq.n	50ae <__swsetup_r+0x6a>
    509c:	1c23      	adds	r3, r4, #0
    509e:	3344      	adds	r3, #68	; 0x44
    50a0:	4299      	cmp	r1, r3
    50a2:	d002      	beq.n	50aa <__swsetup_r+0x66>
    50a4:	1c30      	adds	r0, r6, #0
    50a6:	f001 fb9f 	bl	67e8 <_free_r>
    50aa:	2300      	movs	r3, #0
    50ac:	6363      	str	r3, [r4, #52]	; 0x34
    50ae:	89a3      	ldrh	r3, [r4, #12]
    50b0:	2224      	movs	r2, #36	; 0x24
    50b2:	4393      	bics	r3, r2
    50b4:	81a3      	strh	r3, [r4, #12]
    50b6:	2300      	movs	r3, #0
    50b8:	6063      	str	r3, [r4, #4]
    50ba:	6923      	ldr	r3, [r4, #16]
    50bc:	6023      	str	r3, [r4, #0]
    50be:	89a3      	ldrh	r3, [r4, #12]
    50c0:	2208      	movs	r2, #8
    50c2:	4313      	orrs	r3, r2
    50c4:	81a3      	strh	r3, [r4, #12]
    50c6:	6921      	ldr	r1, [r4, #16]
    50c8:	2900      	cmp	r1, #0
    50ca:	d10b      	bne.n	50e4 <__swsetup_r+0xa0>
    50cc:	89a3      	ldrh	r3, [r4, #12]
    50ce:	22a0      	movs	r2, #160	; 0xa0
    50d0:	0092      	lsls	r2, r2, #2
    50d2:	401a      	ands	r2, r3
    50d4:	2380      	movs	r3, #128	; 0x80
    50d6:	009b      	lsls	r3, r3, #2
    50d8:	429a      	cmp	r2, r3
    50da:	d003      	beq.n	50e4 <__swsetup_r+0xa0>
    50dc:	1c30      	adds	r0, r6, #0
    50de:	1c21      	adds	r1, r4, #0
    50e0:	f001 f808 	bl	60f4 <__smakebuf_r>
    50e4:	89a3      	ldrh	r3, [r4, #12]
    50e6:	2201      	movs	r2, #1
    50e8:	401a      	ands	r2, r3
    50ea:	d005      	beq.n	50f8 <__swsetup_r+0xb4>
    50ec:	6961      	ldr	r1, [r4, #20]
    50ee:	2200      	movs	r2, #0
    50f0:	60a2      	str	r2, [r4, #8]
    50f2:	424a      	negs	r2, r1
    50f4:	61a2      	str	r2, [r4, #24]
    50f6:	e003      	b.n	5100 <__swsetup_r+0xbc>
    50f8:	0799      	lsls	r1, r3, #30
    50fa:	d400      	bmi.n	50fe <__swsetup_r+0xba>
    50fc:	6962      	ldr	r2, [r4, #20]
    50fe:	60a2      	str	r2, [r4, #8]
    5100:	6922      	ldr	r2, [r4, #16]
    5102:	2000      	movs	r0, #0
    5104:	4282      	cmp	r2, r0
    5106:	d106      	bne.n	5116 <__swsetup_r+0xd2>
    5108:	0619      	lsls	r1, r3, #24
    510a:	d504      	bpl.n	5116 <__swsetup_r+0xd2>
    510c:	2240      	movs	r2, #64	; 0x40
    510e:	4313      	orrs	r3, r2
    5110:	81a3      	strh	r3, [r4, #12]
    5112:	2001      	movs	r0, #1
    5114:	4240      	negs	r0, r0
    5116:	bd70      	pop	{r4, r5, r6, pc}
    5118:	2000016c 	.word	0x2000016c
    511c:	0000ace4 	.word	0x0000ace4
    5120:	0000ad04 	.word	0x0000ad04
    5124:	0000ad24 	.word	0x0000ad24

00005128 <quorem>:
    5128:	b5f0      	push	{r4, r5, r6, r7, lr}
    512a:	b089      	sub	sp, #36	; 0x24
    512c:	9106      	str	r1, [sp, #24]
    512e:	690b      	ldr	r3, [r1, #16]
    5130:	6901      	ldr	r1, [r0, #16]
    5132:	1c05      	adds	r5, r0, #0
    5134:	2600      	movs	r6, #0
    5136:	4299      	cmp	r1, r3
    5138:	db7f      	blt.n	523a <quorem+0x112>
    513a:	9c06      	ldr	r4, [sp, #24]
    513c:	1e5f      	subs	r7, r3, #1
    513e:	3414      	adds	r4, #20
    5140:	9404      	str	r4, [sp, #16]
    5142:	9904      	ldr	r1, [sp, #16]
    5144:	00bc      	lsls	r4, r7, #2
    5146:	1909      	adds	r1, r1, r4
    5148:	1c02      	adds	r2, r0, #0
    514a:	680b      	ldr	r3, [r1, #0]
    514c:	3214      	adds	r2, #20
    514e:	9105      	str	r1, [sp, #20]
    5150:	1914      	adds	r4, r2, r4
    5152:	1c19      	adds	r1, r3, #0
    5154:	3101      	adds	r1, #1
    5156:	6820      	ldr	r0, [r4, #0]
    5158:	9203      	str	r2, [sp, #12]
    515a:	f001 fceb 	bl	6b34 <__aeabi_uidiv>
    515e:	9002      	str	r0, [sp, #8]
    5160:	42b0      	cmp	r0, r6
    5162:	d038      	beq.n	51d6 <quorem+0xae>
    5164:	9904      	ldr	r1, [sp, #16]
    5166:	9b03      	ldr	r3, [sp, #12]
    5168:	468c      	mov	ip, r1
    516a:	9601      	str	r6, [sp, #4]
    516c:	9607      	str	r6, [sp, #28]
    516e:	4662      	mov	r2, ip
    5170:	3204      	adds	r2, #4
    5172:	4694      	mov	ip, r2
    5174:	3a04      	subs	r2, #4
    5176:	ca40      	ldmia	r2!, {r6}
    5178:	9902      	ldr	r1, [sp, #8]
    517a:	b2b0      	uxth	r0, r6
    517c:	4348      	muls	r0, r1
    517e:	0c31      	lsrs	r1, r6, #16
    5180:	9e02      	ldr	r6, [sp, #8]
    5182:	9a01      	ldr	r2, [sp, #4]
    5184:	4371      	muls	r1, r6
    5186:	1810      	adds	r0, r2, r0
    5188:	0c02      	lsrs	r2, r0, #16
    518a:	1851      	adds	r1, r2, r1
    518c:	0c0a      	lsrs	r2, r1, #16
    518e:	9201      	str	r2, [sp, #4]
    5190:	681a      	ldr	r2, [r3, #0]
    5192:	b280      	uxth	r0, r0
    5194:	b296      	uxth	r6, r2
    5196:	9a07      	ldr	r2, [sp, #28]
    5198:	b289      	uxth	r1, r1
    519a:	18b6      	adds	r6, r6, r2
    519c:	1a30      	subs	r0, r6, r0
    519e:	681e      	ldr	r6, [r3, #0]
    51a0:	0c32      	lsrs	r2, r6, #16
    51a2:	1a52      	subs	r2, r2, r1
    51a4:	1406      	asrs	r6, r0, #16
    51a6:	1992      	adds	r2, r2, r6
    51a8:	1411      	asrs	r1, r2, #16
    51aa:	b280      	uxth	r0, r0
    51ac:	0412      	lsls	r2, r2, #16
    51ae:	9e05      	ldr	r6, [sp, #20]
    51b0:	4310      	orrs	r0, r2
    51b2:	9107      	str	r1, [sp, #28]
    51b4:	c301      	stmia	r3!, {r0}
    51b6:	4566      	cmp	r6, ip
    51b8:	d2d9      	bcs.n	516e <quorem+0x46>
    51ba:	6821      	ldr	r1, [r4, #0]
    51bc:	2900      	cmp	r1, #0
    51be:	d10a      	bne.n	51d6 <quorem+0xae>
    51c0:	9e03      	ldr	r6, [sp, #12]
    51c2:	3c04      	subs	r4, #4
    51c4:	42b4      	cmp	r4, r6
    51c6:	d801      	bhi.n	51cc <quorem+0xa4>
    51c8:	612f      	str	r7, [r5, #16]
    51ca:	e004      	b.n	51d6 <quorem+0xae>
    51cc:	6821      	ldr	r1, [r4, #0]
    51ce:	2900      	cmp	r1, #0
    51d0:	d1fa      	bne.n	51c8 <quorem+0xa0>
    51d2:	3f01      	subs	r7, #1
    51d4:	e7f4      	b.n	51c0 <quorem+0x98>
    51d6:	1c28      	adds	r0, r5, #0
    51d8:	9906      	ldr	r1, [sp, #24]
    51da:	f001 fa1d 	bl	6618 <__mcmp>
    51de:	2800      	cmp	r0, #0
    51e0:	db2a      	blt.n	5238 <quorem+0x110>
    51e2:	9c02      	ldr	r4, [sp, #8]
    51e4:	9a03      	ldr	r2, [sp, #12]
    51e6:	3401      	adds	r4, #1
    51e8:	9b04      	ldr	r3, [sp, #16]
    51ea:	9402      	str	r4, [sp, #8]
    51ec:	2400      	movs	r4, #0
    51ee:	6811      	ldr	r1, [r2, #0]
    51f0:	cb40      	ldmia	r3!, {r6}
    51f2:	b288      	uxth	r0, r1
    51f4:	1900      	adds	r0, r0, r4
    51f6:	6814      	ldr	r4, [r2, #0]
    51f8:	b2b1      	uxth	r1, r6
    51fa:	1a40      	subs	r0, r0, r1
    51fc:	0c36      	lsrs	r6, r6, #16
    51fe:	0c21      	lsrs	r1, r4, #16
    5200:	1b89      	subs	r1, r1, r6
    5202:	1404      	asrs	r4, r0, #16
    5204:	1909      	adds	r1, r1, r4
    5206:	140c      	asrs	r4, r1, #16
    5208:	b280      	uxth	r0, r0
    520a:	0409      	lsls	r1, r1, #16
    520c:	9e05      	ldr	r6, [sp, #20]
    520e:	4301      	orrs	r1, r0
    5210:	c202      	stmia	r2!, {r1}
    5212:	429e      	cmp	r6, r3
    5214:	d2eb      	bcs.n	51ee <quorem+0xc6>
    5216:	9c03      	ldr	r4, [sp, #12]
    5218:	00bb      	lsls	r3, r7, #2
    521a:	18e3      	adds	r3, r4, r3
    521c:	681e      	ldr	r6, [r3, #0]
    521e:	2e00      	cmp	r6, #0
    5220:	d10a      	bne.n	5238 <quorem+0x110>
    5222:	9c03      	ldr	r4, [sp, #12]
    5224:	3b04      	subs	r3, #4
    5226:	42a3      	cmp	r3, r4
    5228:	d801      	bhi.n	522e <quorem+0x106>
    522a:	612f      	str	r7, [r5, #16]
    522c:	e004      	b.n	5238 <quorem+0x110>
    522e:	681e      	ldr	r6, [r3, #0]
    5230:	2e00      	cmp	r6, #0
    5232:	d1fa      	bne.n	522a <quorem+0x102>
    5234:	3f01      	subs	r7, #1
    5236:	e7f4      	b.n	5222 <quorem+0xfa>
    5238:	9e02      	ldr	r6, [sp, #8]
    523a:	1c30      	adds	r0, r6, #0
    523c:	b009      	add	sp, #36	; 0x24
    523e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005240 <_dtoa_r>:
    5240:	b5f0      	push	{r4, r5, r6, r7, lr}
    5242:	6a44      	ldr	r4, [r0, #36]	; 0x24
    5244:	b09b      	sub	sp, #108	; 0x6c
    5246:	9007      	str	r0, [sp, #28]
    5248:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    524a:	9204      	str	r2, [sp, #16]
    524c:	9305      	str	r3, [sp, #20]
    524e:	2c00      	cmp	r4, #0
    5250:	d108      	bne.n	5264 <_dtoa_r+0x24>
    5252:	2010      	movs	r0, #16
    5254:	f000 ff9e 	bl	6194 <malloc>
    5258:	9907      	ldr	r1, [sp, #28]
    525a:	6248      	str	r0, [r1, #36]	; 0x24
    525c:	6044      	str	r4, [r0, #4]
    525e:	6084      	str	r4, [r0, #8]
    5260:	6004      	str	r4, [r0, #0]
    5262:	60c4      	str	r4, [r0, #12]
    5264:	9c07      	ldr	r4, [sp, #28]
    5266:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5268:	6819      	ldr	r1, [r3, #0]
    526a:	2900      	cmp	r1, #0
    526c:	d00a      	beq.n	5284 <_dtoa_r+0x44>
    526e:	685b      	ldr	r3, [r3, #4]
    5270:	2201      	movs	r2, #1
    5272:	409a      	lsls	r2, r3
    5274:	604b      	str	r3, [r1, #4]
    5276:	608a      	str	r2, [r1, #8]
    5278:	1c20      	adds	r0, r4, #0
    527a:	f000 fff1 	bl	6260 <_Bfree>
    527e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5280:	2200      	movs	r2, #0
    5282:	601a      	str	r2, [r3, #0]
    5284:	9805      	ldr	r0, [sp, #20]
    5286:	2800      	cmp	r0, #0
    5288:	da05      	bge.n	5296 <_dtoa_r+0x56>
    528a:	2301      	movs	r3, #1
    528c:	602b      	str	r3, [r5, #0]
    528e:	0043      	lsls	r3, r0, #1
    5290:	085b      	lsrs	r3, r3, #1
    5292:	9305      	str	r3, [sp, #20]
    5294:	e001      	b.n	529a <_dtoa_r+0x5a>
    5296:	2300      	movs	r3, #0
    5298:	602b      	str	r3, [r5, #0]
    529a:	9e05      	ldr	r6, [sp, #20]
    529c:	4bbe      	ldr	r3, [pc, #760]	; (5598 <_dtoa_r+0x358>)
    529e:	1c32      	adds	r2, r6, #0
    52a0:	401a      	ands	r2, r3
    52a2:	429a      	cmp	r2, r3
    52a4:	d118      	bne.n	52d8 <_dtoa_r+0x98>
    52a6:	4bbd      	ldr	r3, [pc, #756]	; (559c <_dtoa_r+0x35c>)
    52a8:	9c22      	ldr	r4, [sp, #136]	; 0x88
    52aa:	9d04      	ldr	r5, [sp, #16]
    52ac:	6023      	str	r3, [r4, #0]
    52ae:	2d00      	cmp	r5, #0
    52b0:	d101      	bne.n	52b6 <_dtoa_r+0x76>
    52b2:	0336      	lsls	r6, r6, #12
    52b4:	d001      	beq.n	52ba <_dtoa_r+0x7a>
    52b6:	48ba      	ldr	r0, [pc, #744]	; (55a0 <_dtoa_r+0x360>)
    52b8:	e000      	b.n	52bc <_dtoa_r+0x7c>
    52ba:	48ba      	ldr	r0, [pc, #744]	; (55a4 <_dtoa_r+0x364>)
    52bc:	9c24      	ldr	r4, [sp, #144]	; 0x90
    52be:	2c00      	cmp	r4, #0
    52c0:	d101      	bne.n	52c6 <_dtoa_r+0x86>
    52c2:	f000 fd93 	bl	5dec <_dtoa_r+0xbac>
    52c6:	78c2      	ldrb	r2, [r0, #3]
    52c8:	1cc3      	adds	r3, r0, #3
    52ca:	2a00      	cmp	r2, #0
    52cc:	d000      	beq.n	52d0 <_dtoa_r+0x90>
    52ce:	3305      	adds	r3, #5
    52d0:	9d24      	ldr	r5, [sp, #144]	; 0x90
    52d2:	602b      	str	r3, [r5, #0]
    52d4:	f000 fd8a 	bl	5dec <_dtoa_r+0xbac>
    52d8:	9c04      	ldr	r4, [sp, #16]
    52da:	9d05      	ldr	r5, [sp, #20]
    52dc:	4ba5      	ldr	r3, [pc, #660]	; (5574 <_dtoa_r+0x334>)
    52de:	4aa4      	ldr	r2, [pc, #656]	; (5570 <_dtoa_r+0x330>)
    52e0:	1c20      	adds	r0, r4, #0
    52e2:	1c29      	adds	r1, r5, #0
    52e4:	f001 fce6 	bl	6cb4 <__aeabi_dcmpeq>
    52e8:	1e07      	subs	r7, r0, #0
    52ea:	d00c      	beq.n	5306 <_dtoa_r+0xc6>
    52ec:	9c22      	ldr	r4, [sp, #136]	; 0x88
    52ee:	9d24      	ldr	r5, [sp, #144]	; 0x90
    52f0:	2301      	movs	r3, #1
    52f2:	6023      	str	r3, [r4, #0]
    52f4:	2d00      	cmp	r5, #0
    52f6:	d101      	bne.n	52fc <_dtoa_r+0xbc>
    52f8:	f000 fd75 	bl	5de6 <_dtoa_r+0xba6>
    52fc:	48aa      	ldr	r0, [pc, #680]	; (55a8 <_dtoa_r+0x368>)
    52fe:	6028      	str	r0, [r5, #0]
    5300:	3801      	subs	r0, #1
    5302:	f000 fd73 	bl	5dec <_dtoa_r+0xbac>
    5306:	ab19      	add	r3, sp, #100	; 0x64
    5308:	9300      	str	r3, [sp, #0]
    530a:	ab18      	add	r3, sp, #96	; 0x60
    530c:	9301      	str	r3, [sp, #4]
    530e:	9807      	ldr	r0, [sp, #28]
    5310:	1c2b      	adds	r3, r5, #0
    5312:	1c22      	adds	r2, r4, #0
    5314:	f001 fa02 	bl	671c <__d2b>
    5318:	0073      	lsls	r3, r6, #1
    531a:	900a      	str	r0, [sp, #40]	; 0x28
    531c:	0d5b      	lsrs	r3, r3, #21
    531e:	d009      	beq.n	5334 <_dtoa_r+0xf4>
    5320:	1c20      	adds	r0, r4, #0
    5322:	4ca2      	ldr	r4, [pc, #648]	; (55ac <_dtoa_r+0x36c>)
    5324:	032a      	lsls	r2, r5, #12
    5326:	0b12      	lsrs	r2, r2, #12
    5328:	1c21      	adds	r1, r4, #0
    532a:	4311      	orrs	r1, r2
    532c:	4aa0      	ldr	r2, [pc, #640]	; (55b0 <_dtoa_r+0x370>)
    532e:	9716      	str	r7, [sp, #88]	; 0x58
    5330:	189e      	adds	r6, r3, r2
    5332:	e01b      	b.n	536c <_dtoa_r+0x12c>
    5334:	9b18      	ldr	r3, [sp, #96]	; 0x60
    5336:	9c19      	ldr	r4, [sp, #100]	; 0x64
    5338:	191d      	adds	r5, r3, r4
    533a:	4b9e      	ldr	r3, [pc, #632]	; (55b4 <_dtoa_r+0x374>)
    533c:	429d      	cmp	r5, r3
    533e:	db09      	blt.n	5354 <_dtoa_r+0x114>
    5340:	499d      	ldr	r1, [pc, #628]	; (55b8 <_dtoa_r+0x378>)
    5342:	9a04      	ldr	r2, [sp, #16]
    5344:	4b9d      	ldr	r3, [pc, #628]	; (55bc <_dtoa_r+0x37c>)
    5346:	1868      	adds	r0, r5, r1
    5348:	40c2      	lsrs	r2, r0
    534a:	1b5b      	subs	r3, r3, r5
    534c:	1c10      	adds	r0, r2, #0
    534e:	409e      	lsls	r6, r3
    5350:	4330      	orrs	r0, r6
    5352:	e004      	b.n	535e <_dtoa_r+0x11e>
    5354:	489a      	ldr	r0, [pc, #616]	; (55c0 <_dtoa_r+0x380>)
    5356:	9b04      	ldr	r3, [sp, #16]
    5358:	1b40      	subs	r0, r0, r5
    535a:	4083      	lsls	r3, r0
    535c:	1c18      	adds	r0, r3, #0
    535e:	f003 fdbd 	bl	8edc <__aeabi_ui2d>
    5362:	4c98      	ldr	r4, [pc, #608]	; (55c4 <_dtoa_r+0x384>)
    5364:	1e6e      	subs	r6, r5, #1
    5366:	2501      	movs	r5, #1
    5368:	1909      	adds	r1, r1, r4
    536a:	9516      	str	r5, [sp, #88]	; 0x58
    536c:	4a82      	ldr	r2, [pc, #520]	; (5578 <_dtoa_r+0x338>)
    536e:	4b83      	ldr	r3, [pc, #524]	; (557c <_dtoa_r+0x33c>)
    5370:	f003 fa0e 	bl	8790 <__aeabi_dsub>
    5374:	4a82      	ldr	r2, [pc, #520]	; (5580 <_dtoa_r+0x340>)
    5376:	4b83      	ldr	r3, [pc, #524]	; (5584 <_dtoa_r+0x344>)
    5378:	f002 ff7a 	bl	8270 <__aeabi_dmul>
    537c:	4a82      	ldr	r2, [pc, #520]	; (5588 <_dtoa_r+0x348>)
    537e:	4b83      	ldr	r3, [pc, #524]	; (558c <_dtoa_r+0x34c>)
    5380:	f001 ffea 	bl	7358 <__aeabi_dadd>
    5384:	1c04      	adds	r4, r0, #0
    5386:	1c30      	adds	r0, r6, #0
    5388:	1c0d      	adds	r5, r1, #0
    538a:	f003 fd69 	bl	8e60 <__aeabi_i2d>
    538e:	4a80      	ldr	r2, [pc, #512]	; (5590 <_dtoa_r+0x350>)
    5390:	4b80      	ldr	r3, [pc, #512]	; (5594 <_dtoa_r+0x354>)
    5392:	f002 ff6d 	bl	8270 <__aeabi_dmul>
    5396:	1c02      	adds	r2, r0, #0
    5398:	1c0b      	adds	r3, r1, #0
    539a:	1c20      	adds	r0, r4, #0
    539c:	1c29      	adds	r1, r5, #0
    539e:	f001 ffdb 	bl	7358 <__aeabi_dadd>
    53a2:	1c04      	adds	r4, r0, #0
    53a4:	1c0d      	adds	r5, r1, #0
    53a6:	f003 fd27 	bl	8df8 <__aeabi_d2iz>
    53aa:	4b72      	ldr	r3, [pc, #456]	; (5574 <_dtoa_r+0x334>)
    53ac:	4a70      	ldr	r2, [pc, #448]	; (5570 <_dtoa_r+0x330>)
    53ae:	9006      	str	r0, [sp, #24]
    53b0:	1c29      	adds	r1, r5, #0
    53b2:	1c20      	adds	r0, r4, #0
    53b4:	f001 fc84 	bl	6cc0 <__aeabi_dcmplt>
    53b8:	2800      	cmp	r0, #0
    53ba:	d00d      	beq.n	53d8 <_dtoa_r+0x198>
    53bc:	9806      	ldr	r0, [sp, #24]
    53be:	f003 fd4f 	bl	8e60 <__aeabi_i2d>
    53c2:	1c0b      	adds	r3, r1, #0
    53c4:	1c02      	adds	r2, r0, #0
    53c6:	1c29      	adds	r1, r5, #0
    53c8:	1c20      	adds	r0, r4, #0
    53ca:	f001 fc73 	bl	6cb4 <__aeabi_dcmpeq>
    53ce:	9c06      	ldr	r4, [sp, #24]
    53d0:	4243      	negs	r3, r0
    53d2:	4143      	adcs	r3, r0
    53d4:	1ae4      	subs	r4, r4, r3
    53d6:	9406      	str	r4, [sp, #24]
    53d8:	9c06      	ldr	r4, [sp, #24]
    53da:	2501      	movs	r5, #1
    53dc:	9513      	str	r5, [sp, #76]	; 0x4c
    53de:	2c16      	cmp	r4, #22
    53e0:	d810      	bhi.n	5404 <_dtoa_r+0x1c4>
    53e2:	4a79      	ldr	r2, [pc, #484]	; (55c8 <_dtoa_r+0x388>)
    53e4:	00e3      	lsls	r3, r4, #3
    53e6:	18d3      	adds	r3, r2, r3
    53e8:	6818      	ldr	r0, [r3, #0]
    53ea:	6859      	ldr	r1, [r3, #4]
    53ec:	9a04      	ldr	r2, [sp, #16]
    53ee:	9b05      	ldr	r3, [sp, #20]
    53f0:	f001 fc7a 	bl	6ce8 <__aeabi_dcmpgt>
    53f4:	2800      	cmp	r0, #0
    53f6:	d004      	beq.n	5402 <_dtoa_r+0x1c2>
    53f8:	3c01      	subs	r4, #1
    53fa:	2500      	movs	r5, #0
    53fc:	9406      	str	r4, [sp, #24]
    53fe:	9513      	str	r5, [sp, #76]	; 0x4c
    5400:	e000      	b.n	5404 <_dtoa_r+0x1c4>
    5402:	9013      	str	r0, [sp, #76]	; 0x4c
    5404:	9818      	ldr	r0, [sp, #96]	; 0x60
    5406:	2400      	movs	r4, #0
    5408:	1b86      	subs	r6, r0, r6
    540a:	1c35      	adds	r5, r6, #0
    540c:	9402      	str	r4, [sp, #8]
    540e:	3d01      	subs	r5, #1
    5410:	9509      	str	r5, [sp, #36]	; 0x24
    5412:	d504      	bpl.n	541e <_dtoa_r+0x1de>
    5414:	9c09      	ldr	r4, [sp, #36]	; 0x24
    5416:	2500      	movs	r5, #0
    5418:	4264      	negs	r4, r4
    541a:	9402      	str	r4, [sp, #8]
    541c:	9509      	str	r5, [sp, #36]	; 0x24
    541e:	9c06      	ldr	r4, [sp, #24]
    5420:	2c00      	cmp	r4, #0
    5422:	db06      	blt.n	5432 <_dtoa_r+0x1f2>
    5424:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5426:	9412      	str	r4, [sp, #72]	; 0x48
    5428:	192d      	adds	r5, r5, r4
    542a:	2400      	movs	r4, #0
    542c:	9509      	str	r5, [sp, #36]	; 0x24
    542e:	940d      	str	r4, [sp, #52]	; 0x34
    5430:	e007      	b.n	5442 <_dtoa_r+0x202>
    5432:	9c06      	ldr	r4, [sp, #24]
    5434:	9d02      	ldr	r5, [sp, #8]
    5436:	1b2d      	subs	r5, r5, r4
    5438:	9502      	str	r5, [sp, #8]
    543a:	4265      	negs	r5, r4
    543c:	2400      	movs	r4, #0
    543e:	950d      	str	r5, [sp, #52]	; 0x34
    5440:	9412      	str	r4, [sp, #72]	; 0x48
    5442:	9d20      	ldr	r5, [sp, #128]	; 0x80
    5444:	2401      	movs	r4, #1
    5446:	2d09      	cmp	r5, #9
    5448:	d824      	bhi.n	5494 <_dtoa_r+0x254>
    544a:	2d05      	cmp	r5, #5
    544c:	dd02      	ble.n	5454 <_dtoa_r+0x214>
    544e:	3d04      	subs	r5, #4
    5450:	9520      	str	r5, [sp, #128]	; 0x80
    5452:	2400      	movs	r4, #0
    5454:	9820      	ldr	r0, [sp, #128]	; 0x80
    5456:	3802      	subs	r0, #2
    5458:	2803      	cmp	r0, #3
    545a:	d823      	bhi.n	54a4 <_dtoa_r+0x264>
    545c:	f001 fb60 	bl	6b20 <__gnu_thumb1_case_uqi>
    5460:	04020e06 	.word	0x04020e06
    5464:	2501      	movs	r5, #1
    5466:	e002      	b.n	546e <_dtoa_r+0x22e>
    5468:	2501      	movs	r5, #1
    546a:	e008      	b.n	547e <_dtoa_r+0x23e>
    546c:	2500      	movs	r5, #0
    546e:	9510      	str	r5, [sp, #64]	; 0x40
    5470:	9d21      	ldr	r5, [sp, #132]	; 0x84
    5472:	2d00      	cmp	r5, #0
    5474:	dd1f      	ble.n	54b6 <_dtoa_r+0x276>
    5476:	950c      	str	r5, [sp, #48]	; 0x30
    5478:	9508      	str	r5, [sp, #32]
    547a:	e009      	b.n	5490 <_dtoa_r+0x250>
    547c:	2500      	movs	r5, #0
    547e:	9510      	str	r5, [sp, #64]	; 0x40
    5480:	9806      	ldr	r0, [sp, #24]
    5482:	9d21      	ldr	r5, [sp, #132]	; 0x84
    5484:	182d      	adds	r5, r5, r0
    5486:	950c      	str	r5, [sp, #48]	; 0x30
    5488:	3501      	adds	r5, #1
    548a:	9508      	str	r5, [sp, #32]
    548c:	2d00      	cmp	r5, #0
    548e:	dd18      	ble.n	54c2 <_dtoa_r+0x282>
    5490:	1c2b      	adds	r3, r5, #0
    5492:	e017      	b.n	54c4 <_dtoa_r+0x284>
    5494:	4263      	negs	r3, r4
    5496:	2500      	movs	r5, #0
    5498:	930c      	str	r3, [sp, #48]	; 0x30
    549a:	9308      	str	r3, [sp, #32]
    549c:	9520      	str	r5, [sp, #128]	; 0x80
    549e:	9410      	str	r4, [sp, #64]	; 0x40
    54a0:	2312      	movs	r3, #18
    54a2:	e006      	b.n	54b2 <_dtoa_r+0x272>
    54a4:	2501      	movs	r5, #1
    54a6:	426b      	negs	r3, r5
    54a8:	9510      	str	r5, [sp, #64]	; 0x40
    54aa:	930c      	str	r3, [sp, #48]	; 0x30
    54ac:	9308      	str	r3, [sp, #32]
    54ae:	2500      	movs	r5, #0
    54b0:	2312      	movs	r3, #18
    54b2:	9521      	str	r5, [sp, #132]	; 0x84
    54b4:	e006      	b.n	54c4 <_dtoa_r+0x284>
    54b6:	2501      	movs	r5, #1
    54b8:	950c      	str	r5, [sp, #48]	; 0x30
    54ba:	9508      	str	r5, [sp, #32]
    54bc:	1c2b      	adds	r3, r5, #0
    54be:	9521      	str	r5, [sp, #132]	; 0x84
    54c0:	e000      	b.n	54c4 <_dtoa_r+0x284>
    54c2:	2301      	movs	r3, #1
    54c4:	9807      	ldr	r0, [sp, #28]
    54c6:	2200      	movs	r2, #0
    54c8:	6a45      	ldr	r5, [r0, #36]	; 0x24
    54ca:	606a      	str	r2, [r5, #4]
    54cc:	2204      	movs	r2, #4
    54ce:	1c10      	adds	r0, r2, #0
    54d0:	3014      	adds	r0, #20
    54d2:	6869      	ldr	r1, [r5, #4]
    54d4:	4298      	cmp	r0, r3
    54d6:	d803      	bhi.n	54e0 <_dtoa_r+0x2a0>
    54d8:	3101      	adds	r1, #1
    54da:	6069      	str	r1, [r5, #4]
    54dc:	0052      	lsls	r2, r2, #1
    54de:	e7f6      	b.n	54ce <_dtoa_r+0x28e>
    54e0:	9807      	ldr	r0, [sp, #28]
    54e2:	f000 fe85 	bl	61f0 <_Balloc>
    54e6:	6028      	str	r0, [r5, #0]
    54e8:	9d07      	ldr	r5, [sp, #28]
    54ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    54ec:	9d08      	ldr	r5, [sp, #32]
    54ee:	681b      	ldr	r3, [r3, #0]
    54f0:	930b      	str	r3, [sp, #44]	; 0x2c
    54f2:	2d0e      	cmp	r5, #14
    54f4:	d900      	bls.n	54f8 <_dtoa_r+0x2b8>
    54f6:	e187      	b.n	5808 <_dtoa_r+0x5c8>
    54f8:	2c00      	cmp	r4, #0
    54fa:	d100      	bne.n	54fe <_dtoa_r+0x2be>
    54fc:	e184      	b.n	5808 <_dtoa_r+0x5c8>
    54fe:	9c04      	ldr	r4, [sp, #16]
    5500:	9d05      	ldr	r5, [sp, #20]
    5502:	9414      	str	r4, [sp, #80]	; 0x50
    5504:	9515      	str	r5, [sp, #84]	; 0x54
    5506:	9d06      	ldr	r5, [sp, #24]
    5508:	2d00      	cmp	r5, #0
    550a:	dd61      	ble.n	55d0 <_dtoa_r+0x390>
    550c:	1c2a      	adds	r2, r5, #0
    550e:	230f      	movs	r3, #15
    5510:	401a      	ands	r2, r3
    5512:	492d      	ldr	r1, [pc, #180]	; (55c8 <_dtoa_r+0x388>)
    5514:	00d2      	lsls	r2, r2, #3
    5516:	188a      	adds	r2, r1, r2
    5518:	6814      	ldr	r4, [r2, #0]
    551a:	6855      	ldr	r5, [r2, #4]
    551c:	940e      	str	r4, [sp, #56]	; 0x38
    551e:	950f      	str	r5, [sp, #60]	; 0x3c
    5520:	9d06      	ldr	r5, [sp, #24]
    5522:	4c2a      	ldr	r4, [pc, #168]	; (55cc <_dtoa_r+0x38c>)
    5524:	112f      	asrs	r7, r5, #4
    5526:	2502      	movs	r5, #2
    5528:	06f8      	lsls	r0, r7, #27
    552a:	d517      	bpl.n	555c <_dtoa_r+0x31c>
    552c:	401f      	ands	r7, r3
    552e:	9814      	ldr	r0, [sp, #80]	; 0x50
    5530:	9915      	ldr	r1, [sp, #84]	; 0x54
    5532:	6a22      	ldr	r2, [r4, #32]
    5534:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5536:	f002 fa31 	bl	799c <__aeabi_ddiv>
    553a:	2503      	movs	r5, #3
    553c:	9004      	str	r0, [sp, #16]
    553e:	9105      	str	r1, [sp, #20]
    5540:	e00c      	b.n	555c <_dtoa_r+0x31c>
    5542:	07f9      	lsls	r1, r7, #31
    5544:	d508      	bpl.n	5558 <_dtoa_r+0x318>
    5546:	980e      	ldr	r0, [sp, #56]	; 0x38
    5548:	990f      	ldr	r1, [sp, #60]	; 0x3c
    554a:	6822      	ldr	r2, [r4, #0]
    554c:	6863      	ldr	r3, [r4, #4]
    554e:	f002 fe8f 	bl	8270 <__aeabi_dmul>
    5552:	900e      	str	r0, [sp, #56]	; 0x38
    5554:	910f      	str	r1, [sp, #60]	; 0x3c
    5556:	3501      	adds	r5, #1
    5558:	107f      	asrs	r7, r7, #1
    555a:	3408      	adds	r4, #8
    555c:	2f00      	cmp	r7, #0
    555e:	d1f0      	bne.n	5542 <_dtoa_r+0x302>
    5560:	9804      	ldr	r0, [sp, #16]
    5562:	9905      	ldr	r1, [sp, #20]
    5564:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5566:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5568:	f002 fa18 	bl	799c <__aeabi_ddiv>
    556c:	e04e      	b.n	560c <_dtoa_r+0x3cc>
    556e:	46c0      	nop			; (mov r8, r8)
	...
    557c:	3ff80000 	.word	0x3ff80000
    5580:	636f4361 	.word	0x636f4361
    5584:	3fd287a7 	.word	0x3fd287a7
    5588:	8b60c8b3 	.word	0x8b60c8b3
    558c:	3fc68a28 	.word	0x3fc68a28
    5590:	509f79fb 	.word	0x509f79fb
    5594:	3fd34413 	.word	0x3fd34413
    5598:	7ff00000 	.word	0x7ff00000
    559c:	0000270f 	.word	0x0000270f
    55a0:	0000acde 	.word	0x0000acde
    55a4:	0000acd5 	.word	0x0000acd5
    55a8:	0000acb2 	.word	0x0000acb2
    55ac:	3ff00000 	.word	0x3ff00000
    55b0:	fffffc01 	.word	0xfffffc01
    55b4:	fffffbef 	.word	0xfffffbef
    55b8:	00000412 	.word	0x00000412
    55bc:	fffffc0e 	.word	0xfffffc0e
    55c0:	fffffbee 	.word	0xfffffbee
    55c4:	fe100000 	.word	0xfe100000
    55c8:	0000ad50 	.word	0x0000ad50
    55cc:	0000ae18 	.word	0x0000ae18
    55d0:	9c06      	ldr	r4, [sp, #24]
    55d2:	2502      	movs	r5, #2
    55d4:	4267      	negs	r7, r4
    55d6:	2f00      	cmp	r7, #0
    55d8:	d01a      	beq.n	5610 <_dtoa_r+0x3d0>
    55da:	230f      	movs	r3, #15
    55dc:	403b      	ands	r3, r7
    55de:	4acc      	ldr	r2, [pc, #816]	; (5910 <_dtoa_r+0x6d0>)
    55e0:	00db      	lsls	r3, r3, #3
    55e2:	18d3      	adds	r3, r2, r3
    55e4:	9814      	ldr	r0, [sp, #80]	; 0x50
    55e6:	9915      	ldr	r1, [sp, #84]	; 0x54
    55e8:	681a      	ldr	r2, [r3, #0]
    55ea:	685b      	ldr	r3, [r3, #4]
    55ec:	f002 fe40 	bl	8270 <__aeabi_dmul>
    55f0:	4ec8      	ldr	r6, [pc, #800]	; (5914 <_dtoa_r+0x6d4>)
    55f2:	113f      	asrs	r7, r7, #4
    55f4:	2f00      	cmp	r7, #0
    55f6:	d009      	beq.n	560c <_dtoa_r+0x3cc>
    55f8:	07fa      	lsls	r2, r7, #31
    55fa:	d504      	bpl.n	5606 <_dtoa_r+0x3c6>
    55fc:	6832      	ldr	r2, [r6, #0]
    55fe:	6873      	ldr	r3, [r6, #4]
    5600:	3501      	adds	r5, #1
    5602:	f002 fe35 	bl	8270 <__aeabi_dmul>
    5606:	107f      	asrs	r7, r7, #1
    5608:	3608      	adds	r6, #8
    560a:	e7f3      	b.n	55f4 <_dtoa_r+0x3b4>
    560c:	9004      	str	r0, [sp, #16]
    560e:	9105      	str	r1, [sp, #20]
    5610:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    5612:	2c00      	cmp	r4, #0
    5614:	d01e      	beq.n	5654 <_dtoa_r+0x414>
    5616:	9e04      	ldr	r6, [sp, #16]
    5618:	9f05      	ldr	r7, [sp, #20]
    561a:	4bb4      	ldr	r3, [pc, #720]	; (58ec <_dtoa_r+0x6ac>)
    561c:	4ab2      	ldr	r2, [pc, #712]	; (58e8 <_dtoa_r+0x6a8>)
    561e:	1c30      	adds	r0, r6, #0
    5620:	1c39      	adds	r1, r7, #0
    5622:	f001 fb4d 	bl	6cc0 <__aeabi_dcmplt>
    5626:	2800      	cmp	r0, #0
    5628:	d014      	beq.n	5654 <_dtoa_r+0x414>
    562a:	9c08      	ldr	r4, [sp, #32]
    562c:	2c00      	cmp	r4, #0
    562e:	d011      	beq.n	5654 <_dtoa_r+0x414>
    5630:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5632:	2c00      	cmp	r4, #0
    5634:	dc00      	bgt.n	5638 <_dtoa_r+0x3f8>
    5636:	e0e3      	b.n	5800 <_dtoa_r+0x5c0>
    5638:	9c06      	ldr	r4, [sp, #24]
    563a:	1c30      	adds	r0, r6, #0
    563c:	3c01      	subs	r4, #1
    563e:	1c39      	adds	r1, r7, #0
    5640:	4aab      	ldr	r2, [pc, #684]	; (58f0 <_dtoa_r+0x6b0>)
    5642:	4bac      	ldr	r3, [pc, #688]	; (58f4 <_dtoa_r+0x6b4>)
    5644:	9411      	str	r4, [sp, #68]	; 0x44
    5646:	f002 fe13 	bl	8270 <__aeabi_dmul>
    564a:	3501      	adds	r5, #1
    564c:	9004      	str	r0, [sp, #16]
    564e:	9105      	str	r1, [sp, #20]
    5650:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5652:	e002      	b.n	565a <_dtoa_r+0x41a>
    5654:	9c06      	ldr	r4, [sp, #24]
    5656:	9411      	str	r4, [sp, #68]	; 0x44
    5658:	9c08      	ldr	r4, [sp, #32]
    565a:	1c28      	adds	r0, r5, #0
    565c:	9e04      	ldr	r6, [sp, #16]
    565e:	9f05      	ldr	r7, [sp, #20]
    5660:	940e      	str	r4, [sp, #56]	; 0x38
    5662:	f003 fbfd 	bl	8e60 <__aeabi_i2d>
    5666:	1c32      	adds	r2, r6, #0
    5668:	1c3b      	adds	r3, r7, #0
    566a:	f002 fe01 	bl	8270 <__aeabi_dmul>
    566e:	4aa2      	ldr	r2, [pc, #648]	; (58f8 <_dtoa_r+0x6b8>)
    5670:	4ba2      	ldr	r3, [pc, #648]	; (58fc <_dtoa_r+0x6bc>)
    5672:	f001 fe71 	bl	7358 <__aeabi_dadd>
    5676:	1c04      	adds	r4, r0, #0
    5678:	48a7      	ldr	r0, [pc, #668]	; (5918 <_dtoa_r+0x6d8>)
    567a:	1808      	adds	r0, r1, r0
    567c:	990e      	ldr	r1, [sp, #56]	; 0x38
    567e:	9004      	str	r0, [sp, #16]
    5680:	1c05      	adds	r5, r0, #0
    5682:	2900      	cmp	r1, #0
    5684:	d11b      	bne.n	56be <_dtoa_r+0x47e>
    5686:	4a9e      	ldr	r2, [pc, #632]	; (5900 <_dtoa_r+0x6c0>)
    5688:	4b9e      	ldr	r3, [pc, #632]	; (5904 <_dtoa_r+0x6c4>)
    568a:	1c30      	adds	r0, r6, #0
    568c:	1c39      	adds	r1, r7, #0
    568e:	f003 f87f 	bl	8790 <__aeabi_dsub>
    5692:	1c22      	adds	r2, r4, #0
    5694:	9b04      	ldr	r3, [sp, #16]
    5696:	1c06      	adds	r6, r0, #0
    5698:	1c0f      	adds	r7, r1, #0
    569a:	f001 fb25 	bl	6ce8 <__aeabi_dcmpgt>
    569e:	2800      	cmp	r0, #0
    56a0:	d000      	beq.n	56a4 <_dtoa_r+0x464>
    56a2:	e25c      	b.n	5b5e <_dtoa_r+0x91e>
    56a4:	1c22      	adds	r2, r4, #0
    56a6:	2580      	movs	r5, #128	; 0x80
    56a8:	9c04      	ldr	r4, [sp, #16]
    56aa:	062d      	lsls	r5, r5, #24
    56ac:	1c30      	adds	r0, r6, #0
    56ae:	1c39      	adds	r1, r7, #0
    56b0:	1963      	adds	r3, r4, r5
    56b2:	f001 fb05 	bl	6cc0 <__aeabi_dcmplt>
    56b6:	2800      	cmp	r0, #0
    56b8:	d000      	beq.n	56bc <_dtoa_r+0x47c>
    56ba:	e247      	b.n	5b4c <_dtoa_r+0x90c>
    56bc:	e0a0      	b.n	5800 <_dtoa_r+0x5c0>
    56be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    56c0:	4b93      	ldr	r3, [pc, #588]	; (5910 <_dtoa_r+0x6d0>)
    56c2:	3a01      	subs	r2, #1
    56c4:	9810      	ldr	r0, [sp, #64]	; 0x40
    56c6:	00d2      	lsls	r2, r2, #3
    56c8:	189b      	adds	r3, r3, r2
    56ca:	2800      	cmp	r0, #0
    56cc:	d049      	beq.n	5762 <_dtoa_r+0x522>
    56ce:	681a      	ldr	r2, [r3, #0]
    56d0:	685b      	ldr	r3, [r3, #4]
    56d2:	488d      	ldr	r0, [pc, #564]	; (5908 <_dtoa_r+0x6c8>)
    56d4:	498d      	ldr	r1, [pc, #564]	; (590c <_dtoa_r+0x6cc>)
    56d6:	f002 f961 	bl	799c <__aeabi_ddiv>
    56da:	1c2b      	adds	r3, r5, #0
    56dc:	1c22      	adds	r2, r4, #0
    56de:	f003 f857 	bl	8790 <__aeabi_dsub>
    56e2:	9004      	str	r0, [sp, #16]
    56e4:	9105      	str	r1, [sp, #20]
    56e6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    56e8:	1c39      	adds	r1, r7, #0
    56ea:	1c30      	adds	r0, r6, #0
    56ec:	f003 fb84 	bl	8df8 <__aeabi_d2iz>
    56f0:	1c04      	adds	r4, r0, #0
    56f2:	f003 fbb5 	bl	8e60 <__aeabi_i2d>
    56f6:	1c02      	adds	r2, r0, #0
    56f8:	1c0b      	adds	r3, r1, #0
    56fa:	1c30      	adds	r0, r6, #0
    56fc:	1c39      	adds	r1, r7, #0
    56fe:	f003 f847 	bl	8790 <__aeabi_dsub>
    5702:	3501      	adds	r5, #1
    5704:	1e6b      	subs	r3, r5, #1
    5706:	3430      	adds	r4, #48	; 0x30
    5708:	701c      	strb	r4, [r3, #0]
    570a:	9a04      	ldr	r2, [sp, #16]
    570c:	9b05      	ldr	r3, [sp, #20]
    570e:	1c06      	adds	r6, r0, #0
    5710:	1c0f      	adds	r7, r1, #0
    5712:	f001 fad5 	bl	6cc0 <__aeabi_dcmplt>
    5716:	2800      	cmp	r0, #0
    5718:	d000      	beq.n	571c <_dtoa_r+0x4dc>
    571a:	e353      	b.n	5dc4 <_dtoa_r+0xb84>
    571c:	1c32      	adds	r2, r6, #0
    571e:	1c3b      	adds	r3, r7, #0
    5720:	4972      	ldr	r1, [pc, #456]	; (58ec <_dtoa_r+0x6ac>)
    5722:	4871      	ldr	r0, [pc, #452]	; (58e8 <_dtoa_r+0x6a8>)
    5724:	f003 f834 	bl	8790 <__aeabi_dsub>
    5728:	9a04      	ldr	r2, [sp, #16]
    572a:	9b05      	ldr	r3, [sp, #20]
    572c:	f001 fac8 	bl	6cc0 <__aeabi_dcmplt>
    5730:	2800      	cmp	r0, #0
    5732:	d000      	beq.n	5736 <_dtoa_r+0x4f6>
    5734:	e0cb      	b.n	58ce <_dtoa_r+0x68e>
    5736:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5738:	1b2b      	subs	r3, r5, r4
    573a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    573c:	42a3      	cmp	r3, r4
    573e:	da5f      	bge.n	5800 <_dtoa_r+0x5c0>
    5740:	9804      	ldr	r0, [sp, #16]
    5742:	9905      	ldr	r1, [sp, #20]
    5744:	4a6a      	ldr	r2, [pc, #424]	; (58f0 <_dtoa_r+0x6b0>)
    5746:	4b6b      	ldr	r3, [pc, #428]	; (58f4 <_dtoa_r+0x6b4>)
    5748:	f002 fd92 	bl	8270 <__aeabi_dmul>
    574c:	4a68      	ldr	r2, [pc, #416]	; (58f0 <_dtoa_r+0x6b0>)
    574e:	4b69      	ldr	r3, [pc, #420]	; (58f4 <_dtoa_r+0x6b4>)
    5750:	9004      	str	r0, [sp, #16]
    5752:	9105      	str	r1, [sp, #20]
    5754:	1c30      	adds	r0, r6, #0
    5756:	1c39      	adds	r1, r7, #0
    5758:	f002 fd8a 	bl	8270 <__aeabi_dmul>
    575c:	1c06      	adds	r6, r0, #0
    575e:	1c0f      	adds	r7, r1, #0
    5760:	e7c2      	b.n	56e8 <_dtoa_r+0x4a8>
    5762:	6818      	ldr	r0, [r3, #0]
    5764:	6859      	ldr	r1, [r3, #4]
    5766:	1c22      	adds	r2, r4, #0
    5768:	1c2b      	adds	r3, r5, #0
    576a:	f002 fd81 	bl	8270 <__aeabi_dmul>
    576e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5770:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    5772:	9004      	str	r0, [sp, #16]
    5774:	9105      	str	r1, [sp, #20]
    5776:	1965      	adds	r5, r4, r5
    5778:	9517      	str	r5, [sp, #92]	; 0x5c
    577a:	1c39      	adds	r1, r7, #0
    577c:	1c30      	adds	r0, r6, #0
    577e:	f003 fb3b 	bl	8df8 <__aeabi_d2iz>
    5782:	1c05      	adds	r5, r0, #0
    5784:	f003 fb6c 	bl	8e60 <__aeabi_i2d>
    5788:	1c02      	adds	r2, r0, #0
    578a:	1c0b      	adds	r3, r1, #0
    578c:	1c30      	adds	r0, r6, #0
    578e:	1c39      	adds	r1, r7, #0
    5790:	f002 fffe 	bl	8790 <__aeabi_dsub>
    5794:	3530      	adds	r5, #48	; 0x30
    5796:	7025      	strb	r5, [r4, #0]
    5798:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    579a:	3401      	adds	r4, #1
    579c:	1c06      	adds	r6, r0, #0
    579e:	1c0f      	adds	r7, r1, #0
    57a0:	42ac      	cmp	r4, r5
    57a2:	d126      	bne.n	57f2 <_dtoa_r+0x5b2>
    57a4:	980e      	ldr	r0, [sp, #56]	; 0x38
    57a6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    57a8:	4a57      	ldr	r2, [pc, #348]	; (5908 <_dtoa_r+0x6c8>)
    57aa:	4b58      	ldr	r3, [pc, #352]	; (590c <_dtoa_r+0x6cc>)
    57ac:	1825      	adds	r5, r4, r0
    57ae:	9804      	ldr	r0, [sp, #16]
    57b0:	9905      	ldr	r1, [sp, #20]
    57b2:	f001 fdd1 	bl	7358 <__aeabi_dadd>
    57b6:	1c02      	adds	r2, r0, #0
    57b8:	1c0b      	adds	r3, r1, #0
    57ba:	1c30      	adds	r0, r6, #0
    57bc:	1c39      	adds	r1, r7, #0
    57be:	f001 fa93 	bl	6ce8 <__aeabi_dcmpgt>
    57c2:	2800      	cmp	r0, #0
    57c4:	d000      	beq.n	57c8 <_dtoa_r+0x588>
    57c6:	e082      	b.n	58ce <_dtoa_r+0x68e>
    57c8:	9a04      	ldr	r2, [sp, #16]
    57ca:	9b05      	ldr	r3, [sp, #20]
    57cc:	484e      	ldr	r0, [pc, #312]	; (5908 <_dtoa_r+0x6c8>)
    57ce:	494f      	ldr	r1, [pc, #316]	; (590c <_dtoa_r+0x6cc>)
    57d0:	f002 ffde 	bl	8790 <__aeabi_dsub>
    57d4:	1c02      	adds	r2, r0, #0
    57d6:	1c0b      	adds	r3, r1, #0
    57d8:	1c30      	adds	r0, r6, #0
    57da:	1c39      	adds	r1, r7, #0
    57dc:	f001 fa70 	bl	6cc0 <__aeabi_dcmplt>
    57e0:	2800      	cmp	r0, #0
    57e2:	d00d      	beq.n	5800 <_dtoa_r+0x5c0>
    57e4:	1e6b      	subs	r3, r5, #1
    57e6:	781a      	ldrb	r2, [r3, #0]
    57e8:	2a30      	cmp	r2, #48	; 0x30
    57ea:	d000      	beq.n	57ee <_dtoa_r+0x5ae>
    57ec:	e2ea      	b.n	5dc4 <_dtoa_r+0xb84>
    57ee:	1c1d      	adds	r5, r3, #0
    57f0:	e7f8      	b.n	57e4 <_dtoa_r+0x5a4>
    57f2:	4a3f      	ldr	r2, [pc, #252]	; (58f0 <_dtoa_r+0x6b0>)
    57f4:	4b3f      	ldr	r3, [pc, #252]	; (58f4 <_dtoa_r+0x6b4>)
    57f6:	f002 fd3b 	bl	8270 <__aeabi_dmul>
    57fa:	1c06      	adds	r6, r0, #0
    57fc:	1c0f      	adds	r7, r1, #0
    57fe:	e7bc      	b.n	577a <_dtoa_r+0x53a>
    5800:	9c14      	ldr	r4, [sp, #80]	; 0x50
    5802:	9d15      	ldr	r5, [sp, #84]	; 0x54
    5804:	9404      	str	r4, [sp, #16]
    5806:	9505      	str	r5, [sp, #20]
    5808:	9b19      	ldr	r3, [sp, #100]	; 0x64
    580a:	2b00      	cmp	r3, #0
    580c:	da00      	bge.n	5810 <_dtoa_r+0x5d0>
    580e:	e09f      	b.n	5950 <_dtoa_r+0x710>
    5810:	9d06      	ldr	r5, [sp, #24]
    5812:	2d0e      	cmp	r5, #14
    5814:	dd00      	ble.n	5818 <_dtoa_r+0x5d8>
    5816:	e09b      	b.n	5950 <_dtoa_r+0x710>
    5818:	4a3d      	ldr	r2, [pc, #244]	; (5910 <_dtoa_r+0x6d0>)
    581a:	00eb      	lsls	r3, r5, #3
    581c:	18d3      	adds	r3, r2, r3
    581e:	681c      	ldr	r4, [r3, #0]
    5820:	685d      	ldr	r5, [r3, #4]
    5822:	9402      	str	r4, [sp, #8]
    5824:	9503      	str	r5, [sp, #12]
    5826:	9d21      	ldr	r5, [sp, #132]	; 0x84
    5828:	2d00      	cmp	r5, #0
    582a:	da14      	bge.n	5856 <_dtoa_r+0x616>
    582c:	9c08      	ldr	r4, [sp, #32]
    582e:	2c00      	cmp	r4, #0
    5830:	dc11      	bgt.n	5856 <_dtoa_r+0x616>
    5832:	d000      	beq.n	5836 <_dtoa_r+0x5f6>
    5834:	e18c      	b.n	5b50 <_dtoa_r+0x910>
    5836:	4a32      	ldr	r2, [pc, #200]	; (5900 <_dtoa_r+0x6c0>)
    5838:	4b32      	ldr	r3, [pc, #200]	; (5904 <_dtoa_r+0x6c4>)
    583a:	9802      	ldr	r0, [sp, #8]
    583c:	9903      	ldr	r1, [sp, #12]
    583e:	f002 fd17 	bl	8270 <__aeabi_dmul>
    5842:	9a04      	ldr	r2, [sp, #16]
    5844:	9b05      	ldr	r3, [sp, #20]
    5846:	f001 fa59 	bl	6cfc <__aeabi_dcmpge>
    584a:	9f08      	ldr	r7, [sp, #32]
    584c:	1c3e      	adds	r6, r7, #0
    584e:	2800      	cmp	r0, #0
    5850:	d000      	beq.n	5854 <_dtoa_r+0x614>
    5852:	e17f      	b.n	5b54 <_dtoa_r+0x914>
    5854:	e187      	b.n	5b66 <_dtoa_r+0x926>
    5856:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5858:	9e04      	ldr	r6, [sp, #16]
    585a:	9f05      	ldr	r7, [sp, #20]
    585c:	9a02      	ldr	r2, [sp, #8]
    585e:	9b03      	ldr	r3, [sp, #12]
    5860:	1c30      	adds	r0, r6, #0
    5862:	1c39      	adds	r1, r7, #0
    5864:	f002 f89a 	bl	799c <__aeabi_ddiv>
    5868:	f003 fac6 	bl	8df8 <__aeabi_d2iz>
    586c:	1c04      	adds	r4, r0, #0
    586e:	f003 faf7 	bl	8e60 <__aeabi_i2d>
    5872:	9a02      	ldr	r2, [sp, #8]
    5874:	9b03      	ldr	r3, [sp, #12]
    5876:	f002 fcfb 	bl	8270 <__aeabi_dmul>
    587a:	1c02      	adds	r2, r0, #0
    587c:	1c0b      	adds	r3, r1, #0
    587e:	1c30      	adds	r0, r6, #0
    5880:	1c39      	adds	r1, r7, #0
    5882:	f002 ff85 	bl	8790 <__aeabi_dsub>
    5886:	3501      	adds	r5, #1
    5888:	1c02      	adds	r2, r0, #0
    588a:	1c20      	adds	r0, r4, #0
    588c:	3030      	adds	r0, #48	; 0x30
    588e:	1c0b      	adds	r3, r1, #0
    5890:	1e69      	subs	r1, r5, #1
    5892:	7008      	strb	r0, [r1, #0]
    5894:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5896:	1a29      	subs	r1, r5, r0
    5898:	9808      	ldr	r0, [sp, #32]
    589a:	4281      	cmp	r1, r0
    589c:	d148      	bne.n	5930 <_dtoa_r+0x6f0>
    589e:	1c10      	adds	r0, r2, #0
    58a0:	1c19      	adds	r1, r3, #0
    58a2:	f001 fd59 	bl	7358 <__aeabi_dadd>
    58a6:	9a02      	ldr	r2, [sp, #8]
    58a8:	9b03      	ldr	r3, [sp, #12]
    58aa:	1c06      	adds	r6, r0, #0
    58ac:	1c0f      	adds	r7, r1, #0
    58ae:	f001 fa1b 	bl	6ce8 <__aeabi_dcmpgt>
    58b2:	2800      	cmp	r0, #0
    58b4:	d10d      	bne.n	58d2 <_dtoa_r+0x692>
    58b6:	1c30      	adds	r0, r6, #0
    58b8:	1c39      	adds	r1, r7, #0
    58ba:	9a02      	ldr	r2, [sp, #8]
    58bc:	9b03      	ldr	r3, [sp, #12]
    58be:	f001 f9f9 	bl	6cb4 <__aeabi_dcmpeq>
    58c2:	2800      	cmp	r0, #0
    58c4:	d100      	bne.n	58c8 <_dtoa_r+0x688>
    58c6:	e27f      	b.n	5dc8 <_dtoa_r+0xb88>
    58c8:	07e1      	lsls	r1, r4, #31
    58ca:	d402      	bmi.n	58d2 <_dtoa_r+0x692>
    58cc:	e27c      	b.n	5dc8 <_dtoa_r+0xb88>
    58ce:	9c11      	ldr	r4, [sp, #68]	; 0x44
    58d0:	9406      	str	r4, [sp, #24]
    58d2:	1e6b      	subs	r3, r5, #1
    58d4:	781a      	ldrb	r2, [r3, #0]
    58d6:	2a39      	cmp	r2, #57	; 0x39
    58d8:	d126      	bne.n	5928 <_dtoa_r+0x6e8>
    58da:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    58dc:	42a3      	cmp	r3, r4
    58de:	d01d      	beq.n	591c <_dtoa_r+0x6dc>
    58e0:	1c1d      	adds	r5, r3, #0
    58e2:	e7f6      	b.n	58d2 <_dtoa_r+0x692>
    58e4:	46c0      	nop			; (mov r8, r8)
    58e6:	46c0      	nop			; (mov r8, r8)
    58e8:	00000000 	.word	0x00000000
    58ec:	3ff00000 	.word	0x3ff00000
    58f0:	00000000 	.word	0x00000000
    58f4:	40240000 	.word	0x40240000
    58f8:	00000000 	.word	0x00000000
    58fc:	401c0000 	.word	0x401c0000
    5900:	00000000 	.word	0x00000000
    5904:	40140000 	.word	0x40140000
    5908:	00000000 	.word	0x00000000
    590c:	3fe00000 	.word	0x3fe00000
    5910:	0000ad50 	.word	0x0000ad50
    5914:	0000ae18 	.word	0x0000ae18
    5918:	fcc00000 	.word	0xfcc00000
    591c:	9c06      	ldr	r4, [sp, #24]
    591e:	2230      	movs	r2, #48	; 0x30
    5920:	3401      	adds	r4, #1
    5922:	9406      	str	r4, [sp, #24]
    5924:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5926:	7022      	strb	r2, [r4, #0]
    5928:	781a      	ldrb	r2, [r3, #0]
    592a:	3201      	adds	r2, #1
    592c:	701a      	strb	r2, [r3, #0]
    592e:	e24b      	b.n	5dc8 <_dtoa_r+0xb88>
    5930:	1c10      	adds	r0, r2, #0
    5932:	1c19      	adds	r1, r3, #0
    5934:	4bc9      	ldr	r3, [pc, #804]	; (5c5c <_dtoa_r+0xa1c>)
    5936:	4ac8      	ldr	r2, [pc, #800]	; (5c58 <_dtoa_r+0xa18>)
    5938:	f002 fc9a 	bl	8270 <__aeabi_dmul>
    593c:	4ac8      	ldr	r2, [pc, #800]	; (5c60 <_dtoa_r+0xa20>)
    593e:	4bc9      	ldr	r3, [pc, #804]	; (5c64 <_dtoa_r+0xa24>)
    5940:	1c06      	adds	r6, r0, #0
    5942:	1c0f      	adds	r7, r1, #0
    5944:	f001 f9b6 	bl	6cb4 <__aeabi_dcmpeq>
    5948:	2800      	cmp	r0, #0
    594a:	d100      	bne.n	594e <_dtoa_r+0x70e>
    594c:	e786      	b.n	585c <_dtoa_r+0x61c>
    594e:	e23b      	b.n	5dc8 <_dtoa_r+0xb88>
    5950:	9d10      	ldr	r5, [sp, #64]	; 0x40
    5952:	2d00      	cmp	r5, #0
    5954:	d031      	beq.n	59ba <_dtoa_r+0x77a>
    5956:	9c20      	ldr	r4, [sp, #128]	; 0x80
    5958:	2c01      	cmp	r4, #1
    595a:	dc0b      	bgt.n	5974 <_dtoa_r+0x734>
    595c:	9d16      	ldr	r5, [sp, #88]	; 0x58
    595e:	2d00      	cmp	r5, #0
    5960:	d002      	beq.n	5968 <_dtoa_r+0x728>
    5962:	48c1      	ldr	r0, [pc, #772]	; (5c68 <_dtoa_r+0xa28>)
    5964:	181b      	adds	r3, r3, r0
    5966:	e002      	b.n	596e <_dtoa_r+0x72e>
    5968:	9918      	ldr	r1, [sp, #96]	; 0x60
    596a:	2336      	movs	r3, #54	; 0x36
    596c:	1a5b      	subs	r3, r3, r1
    596e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    5970:	9c02      	ldr	r4, [sp, #8]
    5972:	e016      	b.n	59a2 <_dtoa_r+0x762>
    5974:	9d08      	ldr	r5, [sp, #32]
    5976:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5978:	3d01      	subs	r5, #1
    597a:	42ac      	cmp	r4, r5
    597c:	db01      	blt.n	5982 <_dtoa_r+0x742>
    597e:	1b65      	subs	r5, r4, r5
    5980:	e006      	b.n	5990 <_dtoa_r+0x750>
    5982:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5984:	950d      	str	r5, [sp, #52]	; 0x34
    5986:	1b2b      	subs	r3, r5, r4
    5988:	9c12      	ldr	r4, [sp, #72]	; 0x48
    598a:	2500      	movs	r5, #0
    598c:	18e4      	adds	r4, r4, r3
    598e:	9412      	str	r4, [sp, #72]	; 0x48
    5990:	9c08      	ldr	r4, [sp, #32]
    5992:	2c00      	cmp	r4, #0
    5994:	da03      	bge.n	599e <_dtoa_r+0x75e>
    5996:	9802      	ldr	r0, [sp, #8]
    5998:	2300      	movs	r3, #0
    599a:	1b04      	subs	r4, r0, r4
    599c:	e001      	b.n	59a2 <_dtoa_r+0x762>
    599e:	9c02      	ldr	r4, [sp, #8]
    59a0:	9b08      	ldr	r3, [sp, #32]
    59a2:	9902      	ldr	r1, [sp, #8]
    59a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    59a6:	18c9      	adds	r1, r1, r3
    59a8:	9102      	str	r1, [sp, #8]
    59aa:	18d2      	adds	r2, r2, r3
    59ac:	9807      	ldr	r0, [sp, #28]
    59ae:	2101      	movs	r1, #1
    59b0:	9209      	str	r2, [sp, #36]	; 0x24
    59b2:	f000 fcf5 	bl	63a0 <__i2b>
    59b6:	1c06      	adds	r6, r0, #0
    59b8:	e002      	b.n	59c0 <_dtoa_r+0x780>
    59ba:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    59bc:	9c02      	ldr	r4, [sp, #8]
    59be:	9e10      	ldr	r6, [sp, #64]	; 0x40
    59c0:	2c00      	cmp	r4, #0
    59c2:	d00c      	beq.n	59de <_dtoa_r+0x79e>
    59c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    59c6:	2b00      	cmp	r3, #0
    59c8:	dd09      	ble.n	59de <_dtoa_r+0x79e>
    59ca:	42a3      	cmp	r3, r4
    59cc:	dd00      	ble.n	59d0 <_dtoa_r+0x790>
    59ce:	1c23      	adds	r3, r4, #0
    59d0:	9802      	ldr	r0, [sp, #8]
    59d2:	9909      	ldr	r1, [sp, #36]	; 0x24
    59d4:	1ac0      	subs	r0, r0, r3
    59d6:	1ac9      	subs	r1, r1, r3
    59d8:	9002      	str	r0, [sp, #8]
    59da:	1ae4      	subs	r4, r4, r3
    59dc:	9109      	str	r1, [sp, #36]	; 0x24
    59de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    59e0:	2a00      	cmp	r2, #0
    59e2:	dd21      	ble.n	5a28 <_dtoa_r+0x7e8>
    59e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    59e6:	2b00      	cmp	r3, #0
    59e8:	d018      	beq.n	5a1c <_dtoa_r+0x7dc>
    59ea:	2d00      	cmp	r5, #0
    59ec:	dd10      	ble.n	5a10 <_dtoa_r+0x7d0>
    59ee:	1c31      	adds	r1, r6, #0
    59f0:	1c2a      	adds	r2, r5, #0
    59f2:	9807      	ldr	r0, [sp, #28]
    59f4:	f000 fd6c 	bl	64d0 <__pow5mult>
    59f8:	1c06      	adds	r6, r0, #0
    59fa:	1c31      	adds	r1, r6, #0
    59fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    59fe:	9807      	ldr	r0, [sp, #28]
    5a00:	f000 fcd7 	bl	63b2 <__multiply>
    5a04:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a06:	1c07      	adds	r7, r0, #0
    5a08:	9807      	ldr	r0, [sp, #28]
    5a0a:	f000 fc29 	bl	6260 <_Bfree>
    5a0e:	970a      	str	r7, [sp, #40]	; 0x28
    5a10:	980d      	ldr	r0, [sp, #52]	; 0x34
    5a12:	1b42      	subs	r2, r0, r5
    5a14:	d008      	beq.n	5a28 <_dtoa_r+0x7e8>
    5a16:	9807      	ldr	r0, [sp, #28]
    5a18:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a1a:	e002      	b.n	5a22 <_dtoa_r+0x7e2>
    5a1c:	9807      	ldr	r0, [sp, #28]
    5a1e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5a22:	f000 fd55 	bl	64d0 <__pow5mult>
    5a26:	900a      	str	r0, [sp, #40]	; 0x28
    5a28:	9807      	ldr	r0, [sp, #28]
    5a2a:	2101      	movs	r1, #1
    5a2c:	f000 fcb8 	bl	63a0 <__i2b>
    5a30:	9d12      	ldr	r5, [sp, #72]	; 0x48
    5a32:	1c07      	adds	r7, r0, #0
    5a34:	2d00      	cmp	r5, #0
    5a36:	dd05      	ble.n	5a44 <_dtoa_r+0x804>
    5a38:	1c39      	adds	r1, r7, #0
    5a3a:	9807      	ldr	r0, [sp, #28]
    5a3c:	1c2a      	adds	r2, r5, #0
    5a3e:	f000 fd47 	bl	64d0 <__pow5mult>
    5a42:	1c07      	adds	r7, r0, #0
    5a44:	9820      	ldr	r0, [sp, #128]	; 0x80
    5a46:	2500      	movs	r5, #0
    5a48:	2801      	cmp	r0, #1
    5a4a:	dc10      	bgt.n	5a6e <_dtoa_r+0x82e>
    5a4c:	9904      	ldr	r1, [sp, #16]
    5a4e:	42a9      	cmp	r1, r5
    5a50:	d10d      	bne.n	5a6e <_dtoa_r+0x82e>
    5a52:	9a05      	ldr	r2, [sp, #20]
    5a54:	0313      	lsls	r3, r2, #12
    5a56:	42ab      	cmp	r3, r5
    5a58:	d109      	bne.n	5a6e <_dtoa_r+0x82e>
    5a5a:	4b84      	ldr	r3, [pc, #528]	; (5c6c <_dtoa_r+0xa2c>)
    5a5c:	4213      	tst	r3, r2
    5a5e:	d006      	beq.n	5a6e <_dtoa_r+0x82e>
    5a60:	9d02      	ldr	r5, [sp, #8]
    5a62:	3501      	adds	r5, #1
    5a64:	9502      	str	r5, [sp, #8]
    5a66:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5a68:	3501      	adds	r5, #1
    5a6a:	9509      	str	r5, [sp, #36]	; 0x24
    5a6c:	2501      	movs	r5, #1
    5a6e:	9912      	ldr	r1, [sp, #72]	; 0x48
    5a70:	2001      	movs	r0, #1
    5a72:	2900      	cmp	r1, #0
    5a74:	d008      	beq.n	5a88 <_dtoa_r+0x848>
    5a76:	693b      	ldr	r3, [r7, #16]
    5a78:	3303      	adds	r3, #3
    5a7a:	009b      	lsls	r3, r3, #2
    5a7c:	18fb      	adds	r3, r7, r3
    5a7e:	6858      	ldr	r0, [r3, #4]
    5a80:	f000 fc45 	bl	630e <__hi0bits>
    5a84:	2320      	movs	r3, #32
    5a86:	1a18      	subs	r0, r3, r0
    5a88:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5a8a:	231f      	movs	r3, #31
    5a8c:	1880      	adds	r0, r0, r2
    5a8e:	4018      	ands	r0, r3
    5a90:	d00d      	beq.n	5aae <_dtoa_r+0x86e>
    5a92:	2320      	movs	r3, #32
    5a94:	1a1b      	subs	r3, r3, r0
    5a96:	2b04      	cmp	r3, #4
    5a98:	dd06      	ble.n	5aa8 <_dtoa_r+0x868>
    5a9a:	231c      	movs	r3, #28
    5a9c:	1a18      	subs	r0, r3, r0
    5a9e:	9b02      	ldr	r3, [sp, #8]
    5aa0:	1824      	adds	r4, r4, r0
    5aa2:	181b      	adds	r3, r3, r0
    5aa4:	9302      	str	r3, [sp, #8]
    5aa6:	e008      	b.n	5aba <_dtoa_r+0x87a>
    5aa8:	2b04      	cmp	r3, #4
    5aaa:	d008      	beq.n	5abe <_dtoa_r+0x87e>
    5aac:	1c18      	adds	r0, r3, #0
    5aae:	9902      	ldr	r1, [sp, #8]
    5ab0:	301c      	adds	r0, #28
    5ab2:	1809      	adds	r1, r1, r0
    5ab4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5ab6:	9102      	str	r1, [sp, #8]
    5ab8:	1824      	adds	r4, r4, r0
    5aba:	1812      	adds	r2, r2, r0
    5abc:	9209      	str	r2, [sp, #36]	; 0x24
    5abe:	9b02      	ldr	r3, [sp, #8]
    5ac0:	2b00      	cmp	r3, #0
    5ac2:	dd05      	ble.n	5ad0 <_dtoa_r+0x890>
    5ac4:	9807      	ldr	r0, [sp, #28]
    5ac6:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ac8:	1c1a      	adds	r2, r3, #0
    5aca:	f000 fd53 	bl	6574 <__lshift>
    5ace:	900a      	str	r0, [sp, #40]	; 0x28
    5ad0:	9809      	ldr	r0, [sp, #36]	; 0x24
    5ad2:	2800      	cmp	r0, #0
    5ad4:	dd05      	ble.n	5ae2 <_dtoa_r+0x8a2>
    5ad6:	1c39      	adds	r1, r7, #0
    5ad8:	9807      	ldr	r0, [sp, #28]
    5ada:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5adc:	f000 fd4a 	bl	6574 <__lshift>
    5ae0:	1c07      	adds	r7, r0, #0
    5ae2:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5ae4:	2900      	cmp	r1, #0
    5ae6:	d01b      	beq.n	5b20 <_dtoa_r+0x8e0>
    5ae8:	980a      	ldr	r0, [sp, #40]	; 0x28
    5aea:	1c39      	adds	r1, r7, #0
    5aec:	f000 fd94 	bl	6618 <__mcmp>
    5af0:	2800      	cmp	r0, #0
    5af2:	da15      	bge.n	5b20 <_dtoa_r+0x8e0>
    5af4:	9a06      	ldr	r2, [sp, #24]
    5af6:	2300      	movs	r3, #0
    5af8:	3a01      	subs	r2, #1
    5afa:	9206      	str	r2, [sp, #24]
    5afc:	9807      	ldr	r0, [sp, #28]
    5afe:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b00:	220a      	movs	r2, #10
    5b02:	f000 fbc6 	bl	6292 <__multadd>
    5b06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5b08:	900a      	str	r0, [sp, #40]	; 0x28
    5b0a:	9810      	ldr	r0, [sp, #64]	; 0x40
    5b0c:	9308      	str	r3, [sp, #32]
    5b0e:	2800      	cmp	r0, #0
    5b10:	d006      	beq.n	5b20 <_dtoa_r+0x8e0>
    5b12:	1c31      	adds	r1, r6, #0
    5b14:	9807      	ldr	r0, [sp, #28]
    5b16:	220a      	movs	r2, #10
    5b18:	2300      	movs	r3, #0
    5b1a:	f000 fbba 	bl	6292 <__multadd>
    5b1e:	1c06      	adds	r6, r0, #0
    5b20:	9908      	ldr	r1, [sp, #32]
    5b22:	2900      	cmp	r1, #0
    5b24:	dc2a      	bgt.n	5b7c <_dtoa_r+0x93c>
    5b26:	9a20      	ldr	r2, [sp, #128]	; 0x80
    5b28:	2a02      	cmp	r2, #2
    5b2a:	dd27      	ble.n	5b7c <_dtoa_r+0x93c>
    5b2c:	2900      	cmp	r1, #0
    5b2e:	d111      	bne.n	5b54 <_dtoa_r+0x914>
    5b30:	1c39      	adds	r1, r7, #0
    5b32:	9807      	ldr	r0, [sp, #28]
    5b34:	2205      	movs	r2, #5
    5b36:	9b08      	ldr	r3, [sp, #32]
    5b38:	f000 fbab 	bl	6292 <__multadd>
    5b3c:	1c07      	adds	r7, r0, #0
    5b3e:	1c39      	adds	r1, r7, #0
    5b40:	980a      	ldr	r0, [sp, #40]	; 0x28
    5b42:	f000 fd69 	bl	6618 <__mcmp>
    5b46:	2800      	cmp	r0, #0
    5b48:	dc0d      	bgt.n	5b66 <_dtoa_r+0x926>
    5b4a:	e003      	b.n	5b54 <_dtoa_r+0x914>
    5b4c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    5b4e:	e000      	b.n	5b52 <_dtoa_r+0x912>
    5b50:	2700      	movs	r7, #0
    5b52:	1c3e      	adds	r6, r7, #0
    5b54:	9c21      	ldr	r4, [sp, #132]	; 0x84
    5b56:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5b58:	43e4      	mvns	r4, r4
    5b5a:	9406      	str	r4, [sp, #24]
    5b5c:	e00b      	b.n	5b76 <_dtoa_r+0x936>
    5b5e:	9d11      	ldr	r5, [sp, #68]	; 0x44
    5b60:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    5b62:	9506      	str	r5, [sp, #24]
    5b64:	1c3e      	adds	r6, r7, #0
    5b66:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5b68:	2331      	movs	r3, #49	; 0x31
    5b6a:	7023      	strb	r3, [r4, #0]
    5b6c:	9c06      	ldr	r4, [sp, #24]
    5b6e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5b70:	3401      	adds	r4, #1
    5b72:	3501      	adds	r5, #1
    5b74:	9406      	str	r4, [sp, #24]
    5b76:	9602      	str	r6, [sp, #8]
    5b78:	2600      	movs	r6, #0
    5b7a:	e10f      	b.n	5d9c <_dtoa_r+0xb5c>
    5b7c:	9810      	ldr	r0, [sp, #64]	; 0x40
    5b7e:	2800      	cmp	r0, #0
    5b80:	d100      	bne.n	5b84 <_dtoa_r+0x944>
    5b82:	e0c5      	b.n	5d10 <_dtoa_r+0xad0>
    5b84:	2c00      	cmp	r4, #0
    5b86:	dd05      	ble.n	5b94 <_dtoa_r+0x954>
    5b88:	1c31      	adds	r1, r6, #0
    5b8a:	9807      	ldr	r0, [sp, #28]
    5b8c:	1c22      	adds	r2, r4, #0
    5b8e:	f000 fcf1 	bl	6574 <__lshift>
    5b92:	1c06      	adds	r6, r0, #0
    5b94:	9602      	str	r6, [sp, #8]
    5b96:	2d00      	cmp	r5, #0
    5b98:	d012      	beq.n	5bc0 <_dtoa_r+0x980>
    5b9a:	6871      	ldr	r1, [r6, #4]
    5b9c:	9807      	ldr	r0, [sp, #28]
    5b9e:	f000 fb27 	bl	61f0 <_Balloc>
    5ba2:	6932      	ldr	r2, [r6, #16]
    5ba4:	1c31      	adds	r1, r6, #0
    5ba6:	3202      	adds	r2, #2
    5ba8:	1c04      	adds	r4, r0, #0
    5baa:	0092      	lsls	r2, r2, #2
    5bac:	310c      	adds	r1, #12
    5bae:	300c      	adds	r0, #12
    5bb0:	f7fe fab2 	bl	4118 <memcpy>
    5bb4:	9807      	ldr	r0, [sp, #28]
    5bb6:	1c21      	adds	r1, r4, #0
    5bb8:	2201      	movs	r2, #1
    5bba:	f000 fcdb 	bl	6574 <__lshift>
    5bbe:	9002      	str	r0, [sp, #8]
    5bc0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5bc2:	9d08      	ldr	r5, [sp, #32]
    5bc4:	1c23      	adds	r3, r4, #0
    5bc6:	3b01      	subs	r3, #1
    5bc8:	195b      	adds	r3, r3, r5
    5bca:	9409      	str	r4, [sp, #36]	; 0x24
    5bcc:	9310      	str	r3, [sp, #64]	; 0x40
    5bce:	1c39      	adds	r1, r7, #0
    5bd0:	980a      	ldr	r0, [sp, #40]	; 0x28
    5bd2:	f7ff faa9 	bl	5128 <quorem>
    5bd6:	1c31      	adds	r1, r6, #0
    5bd8:	900d      	str	r0, [sp, #52]	; 0x34
    5bda:	1c04      	adds	r4, r0, #0
    5bdc:	980a      	ldr	r0, [sp, #40]	; 0x28
    5bde:	f000 fd1b 	bl	6618 <__mcmp>
    5be2:	1c39      	adds	r1, r7, #0
    5be4:	900c      	str	r0, [sp, #48]	; 0x30
    5be6:	9a02      	ldr	r2, [sp, #8]
    5be8:	9807      	ldr	r0, [sp, #28]
    5bea:	f000 fd30 	bl	664e <__mdiff>
    5bee:	1c05      	adds	r5, r0, #0
    5bf0:	68c0      	ldr	r0, [r0, #12]
    5bf2:	3430      	adds	r4, #48	; 0x30
    5bf4:	2800      	cmp	r0, #0
    5bf6:	d105      	bne.n	5c04 <_dtoa_r+0x9c4>
    5bf8:	980a      	ldr	r0, [sp, #40]	; 0x28
    5bfa:	1c29      	adds	r1, r5, #0
    5bfc:	f000 fd0c 	bl	6618 <__mcmp>
    5c00:	9008      	str	r0, [sp, #32]
    5c02:	e001      	b.n	5c08 <_dtoa_r+0x9c8>
    5c04:	2101      	movs	r1, #1
    5c06:	9108      	str	r1, [sp, #32]
    5c08:	1c29      	adds	r1, r5, #0
    5c0a:	9807      	ldr	r0, [sp, #28]
    5c0c:	f000 fb28 	bl	6260 <_Bfree>
    5c10:	9b08      	ldr	r3, [sp, #32]
    5c12:	9d20      	ldr	r5, [sp, #128]	; 0x80
    5c14:	432b      	orrs	r3, r5
    5c16:	d10d      	bne.n	5c34 <_dtoa_r+0x9f4>
    5c18:	9804      	ldr	r0, [sp, #16]
    5c1a:	2301      	movs	r3, #1
    5c1c:	4203      	tst	r3, r0
    5c1e:	d109      	bne.n	5c34 <_dtoa_r+0x9f4>
    5c20:	2c39      	cmp	r4, #57	; 0x39
    5c22:	d044      	beq.n	5cae <_dtoa_r+0xa6e>
    5c24:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5c26:	2d00      	cmp	r5, #0
    5c28:	dd01      	ble.n	5c2e <_dtoa_r+0x9ee>
    5c2a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5c2c:	3431      	adds	r4, #49	; 0x31
    5c2e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5c30:	3501      	adds	r5, #1
    5c32:	e044      	b.n	5cbe <_dtoa_r+0xa7e>
    5c34:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5c36:	2d00      	cmp	r5, #0
    5c38:	da03      	bge.n	5c42 <_dtoa_r+0xa02>
    5c3a:	9d08      	ldr	r5, [sp, #32]
    5c3c:	2d00      	cmp	r5, #0
    5c3e:	dc17      	bgt.n	5c70 <_dtoa_r+0xa30>
    5c40:	e028      	b.n	5c94 <_dtoa_r+0xa54>
    5c42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5c44:	9d20      	ldr	r5, [sp, #128]	; 0x80
    5c46:	432b      	orrs	r3, r5
    5c48:	d129      	bne.n	5c9e <_dtoa_r+0xa5e>
    5c4a:	9804      	ldr	r0, [sp, #16]
    5c4c:	2301      	movs	r3, #1
    5c4e:	4203      	tst	r3, r0
    5c50:	d125      	bne.n	5c9e <_dtoa_r+0xa5e>
    5c52:	e7f2      	b.n	5c3a <_dtoa_r+0x9fa>
    5c54:	46c0      	nop			; (mov r8, r8)
    5c56:	46c0      	nop			; (mov r8, r8)
    5c58:	00000000 	.word	0x00000000
    5c5c:	40240000 	.word	0x40240000
	...
    5c68:	00000433 	.word	0x00000433
    5c6c:	7ff00000 	.word	0x7ff00000
    5c70:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c72:	9807      	ldr	r0, [sp, #28]
    5c74:	2201      	movs	r2, #1
    5c76:	f000 fc7d 	bl	6574 <__lshift>
    5c7a:	1c39      	adds	r1, r7, #0
    5c7c:	900a      	str	r0, [sp, #40]	; 0x28
    5c7e:	f000 fccb 	bl	6618 <__mcmp>
    5c82:	2800      	cmp	r0, #0
    5c84:	dc02      	bgt.n	5c8c <_dtoa_r+0xa4c>
    5c86:	d105      	bne.n	5c94 <_dtoa_r+0xa54>
    5c88:	07e1      	lsls	r1, r4, #31
    5c8a:	d503      	bpl.n	5c94 <_dtoa_r+0xa54>
    5c8c:	2c39      	cmp	r4, #57	; 0x39
    5c8e:	d00e      	beq.n	5cae <_dtoa_r+0xa6e>
    5c90:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5c92:	3431      	adds	r4, #49	; 0x31
    5c94:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5c96:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5c98:	3501      	adds	r5, #1
    5c9a:	7014      	strb	r4, [r2, #0]
    5c9c:	e07e      	b.n	5d9c <_dtoa_r+0xb5c>
    5c9e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5ca0:	3501      	adds	r5, #1
    5ca2:	950c      	str	r5, [sp, #48]	; 0x30
    5ca4:	9d08      	ldr	r5, [sp, #32]
    5ca6:	2d00      	cmp	r5, #0
    5ca8:	dd0c      	ble.n	5cc4 <_dtoa_r+0xa84>
    5caa:	2c39      	cmp	r4, #57	; 0x39
    5cac:	d105      	bne.n	5cba <_dtoa_r+0xa7a>
    5cae:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5cb0:	9c09      	ldr	r4, [sp, #36]	; 0x24
    5cb2:	2339      	movs	r3, #57	; 0x39
    5cb4:	3501      	adds	r5, #1
    5cb6:	7023      	strb	r3, [r4, #0]
    5cb8:	e05b      	b.n	5d72 <_dtoa_r+0xb32>
    5cba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5cbc:	3401      	adds	r4, #1
    5cbe:	9809      	ldr	r0, [sp, #36]	; 0x24
    5cc0:	7004      	strb	r4, [r0, #0]
    5cc2:	e06b      	b.n	5d9c <_dtoa_r+0xb5c>
    5cc4:	9909      	ldr	r1, [sp, #36]	; 0x24
    5cc6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5cc8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5cca:	700c      	strb	r4, [r1, #0]
    5ccc:	4291      	cmp	r1, r2
    5cce:	d03d      	beq.n	5d4c <_dtoa_r+0xb0c>
    5cd0:	990a      	ldr	r1, [sp, #40]	; 0x28
    5cd2:	220a      	movs	r2, #10
    5cd4:	2300      	movs	r3, #0
    5cd6:	9807      	ldr	r0, [sp, #28]
    5cd8:	f000 fadb 	bl	6292 <__multadd>
    5cdc:	9c02      	ldr	r4, [sp, #8]
    5cde:	900a      	str	r0, [sp, #40]	; 0x28
    5ce0:	1c31      	adds	r1, r6, #0
    5ce2:	9807      	ldr	r0, [sp, #28]
    5ce4:	220a      	movs	r2, #10
    5ce6:	2300      	movs	r3, #0
    5ce8:	42a6      	cmp	r6, r4
    5cea:	d104      	bne.n	5cf6 <_dtoa_r+0xab6>
    5cec:	f000 fad1 	bl	6292 <__multadd>
    5cf0:	1c06      	adds	r6, r0, #0
    5cf2:	9002      	str	r0, [sp, #8]
    5cf4:	e009      	b.n	5d0a <_dtoa_r+0xaca>
    5cf6:	f000 facc 	bl	6292 <__multadd>
    5cfa:	9902      	ldr	r1, [sp, #8]
    5cfc:	1c06      	adds	r6, r0, #0
    5cfe:	220a      	movs	r2, #10
    5d00:	9807      	ldr	r0, [sp, #28]
    5d02:	2300      	movs	r3, #0
    5d04:	f000 fac5 	bl	6292 <__multadd>
    5d08:	9002      	str	r0, [sp, #8]
    5d0a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5d0c:	9509      	str	r5, [sp, #36]	; 0x24
    5d0e:	e75e      	b.n	5bce <_dtoa_r+0x98e>
    5d10:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5d12:	1c39      	adds	r1, r7, #0
    5d14:	980a      	ldr	r0, [sp, #40]	; 0x28
    5d16:	f7ff fa07 	bl	5128 <quorem>
    5d1a:	1c04      	adds	r4, r0, #0
    5d1c:	3430      	adds	r4, #48	; 0x30
    5d1e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5d20:	9908      	ldr	r1, [sp, #32]
    5d22:	702c      	strb	r4, [r5, #0]
    5d24:	3501      	adds	r5, #1
    5d26:	1a2b      	subs	r3, r5, r0
    5d28:	428b      	cmp	r3, r1
    5d2a:	db07      	blt.n	5d3c <_dtoa_r+0xafc>
    5d2c:	1e0b      	subs	r3, r1, #0
    5d2e:	dc00      	bgt.n	5d32 <_dtoa_r+0xaf2>
    5d30:	2301      	movs	r3, #1
    5d32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5d34:	9602      	str	r6, [sp, #8]
    5d36:	18d5      	adds	r5, r2, r3
    5d38:	2600      	movs	r6, #0
    5d3a:	e007      	b.n	5d4c <_dtoa_r+0xb0c>
    5d3c:	9807      	ldr	r0, [sp, #28]
    5d3e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d40:	220a      	movs	r2, #10
    5d42:	2300      	movs	r3, #0
    5d44:	f000 faa5 	bl	6292 <__multadd>
    5d48:	900a      	str	r0, [sp, #40]	; 0x28
    5d4a:	e7e2      	b.n	5d12 <_dtoa_r+0xad2>
    5d4c:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d4e:	9807      	ldr	r0, [sp, #28]
    5d50:	2201      	movs	r2, #1
    5d52:	f000 fc0f 	bl	6574 <__lshift>
    5d56:	1c39      	adds	r1, r7, #0
    5d58:	900a      	str	r0, [sp, #40]	; 0x28
    5d5a:	f000 fc5d 	bl	6618 <__mcmp>
    5d5e:	2800      	cmp	r0, #0
    5d60:	dc07      	bgt.n	5d72 <_dtoa_r+0xb32>
    5d62:	d115      	bne.n	5d90 <_dtoa_r+0xb50>
    5d64:	07e3      	lsls	r3, r4, #31
    5d66:	d404      	bmi.n	5d72 <_dtoa_r+0xb32>
    5d68:	e012      	b.n	5d90 <_dtoa_r+0xb50>
    5d6a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5d6c:	42a3      	cmp	r3, r4
    5d6e:	d005      	beq.n	5d7c <_dtoa_r+0xb3c>
    5d70:	1c1d      	adds	r5, r3, #0
    5d72:	1e6b      	subs	r3, r5, #1
    5d74:	781a      	ldrb	r2, [r3, #0]
    5d76:	2a39      	cmp	r2, #57	; 0x39
    5d78:	d0f7      	beq.n	5d6a <_dtoa_r+0xb2a>
    5d7a:	e006      	b.n	5d8a <_dtoa_r+0xb4a>
    5d7c:	9c06      	ldr	r4, [sp, #24]
    5d7e:	2331      	movs	r3, #49	; 0x31
    5d80:	3401      	adds	r4, #1
    5d82:	9406      	str	r4, [sp, #24]
    5d84:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5d86:	7023      	strb	r3, [r4, #0]
    5d88:	e008      	b.n	5d9c <_dtoa_r+0xb5c>
    5d8a:	3201      	adds	r2, #1
    5d8c:	701a      	strb	r2, [r3, #0]
    5d8e:	e005      	b.n	5d9c <_dtoa_r+0xb5c>
    5d90:	1e6b      	subs	r3, r5, #1
    5d92:	781a      	ldrb	r2, [r3, #0]
    5d94:	2a30      	cmp	r2, #48	; 0x30
    5d96:	d101      	bne.n	5d9c <_dtoa_r+0xb5c>
    5d98:	1c1d      	adds	r5, r3, #0
    5d9a:	e7f9      	b.n	5d90 <_dtoa_r+0xb50>
    5d9c:	9807      	ldr	r0, [sp, #28]
    5d9e:	1c39      	adds	r1, r7, #0
    5da0:	f000 fa5e 	bl	6260 <_Bfree>
    5da4:	9c02      	ldr	r4, [sp, #8]
    5da6:	2c00      	cmp	r4, #0
    5da8:	d00e      	beq.n	5dc8 <_dtoa_r+0xb88>
    5daa:	2e00      	cmp	r6, #0
    5dac:	d005      	beq.n	5dba <_dtoa_r+0xb7a>
    5dae:	42a6      	cmp	r6, r4
    5db0:	d003      	beq.n	5dba <_dtoa_r+0xb7a>
    5db2:	9807      	ldr	r0, [sp, #28]
    5db4:	1c31      	adds	r1, r6, #0
    5db6:	f000 fa53 	bl	6260 <_Bfree>
    5dba:	9807      	ldr	r0, [sp, #28]
    5dbc:	9902      	ldr	r1, [sp, #8]
    5dbe:	f000 fa4f 	bl	6260 <_Bfree>
    5dc2:	e001      	b.n	5dc8 <_dtoa_r+0xb88>
    5dc4:	9c11      	ldr	r4, [sp, #68]	; 0x44
    5dc6:	9406      	str	r4, [sp, #24]
    5dc8:	9807      	ldr	r0, [sp, #28]
    5dca:	990a      	ldr	r1, [sp, #40]	; 0x28
    5dcc:	f000 fa48 	bl	6260 <_Bfree>
    5dd0:	2300      	movs	r3, #0
    5dd2:	702b      	strb	r3, [r5, #0]
    5dd4:	9b06      	ldr	r3, [sp, #24]
    5dd6:	9c22      	ldr	r4, [sp, #136]	; 0x88
    5dd8:	3301      	adds	r3, #1
    5dda:	6023      	str	r3, [r4, #0]
    5ddc:	9c24      	ldr	r4, [sp, #144]	; 0x90
    5dde:	2c00      	cmp	r4, #0
    5de0:	d003      	beq.n	5dea <_dtoa_r+0xbaa>
    5de2:	6025      	str	r5, [r4, #0]
    5de4:	e001      	b.n	5dea <_dtoa_r+0xbaa>
    5de6:	4802      	ldr	r0, [pc, #8]	; (5df0 <_dtoa_r+0xbb0>)
    5de8:	e000      	b.n	5dec <_dtoa_r+0xbac>
    5dea:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5dec:	b01b      	add	sp, #108	; 0x6c
    5dee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5df0:	0000acb1 	.word	0x0000acb1
    5df4:	46c0      	nop			; (mov r8, r8)
    5df6:	46c0      	nop			; (mov r8, r8)

00005df8 <__sflush_r>:
    5df8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5dfa:	898b      	ldrh	r3, [r1, #12]
    5dfc:	1c05      	adds	r5, r0, #0
    5dfe:	1c0c      	adds	r4, r1, #0
    5e00:	0719      	lsls	r1, r3, #28
    5e02:	d45e      	bmi.n	5ec2 <__sflush_r+0xca>
    5e04:	6862      	ldr	r2, [r4, #4]
    5e06:	2a00      	cmp	r2, #0
    5e08:	dc02      	bgt.n	5e10 <__sflush_r+0x18>
    5e0a:	6c27      	ldr	r7, [r4, #64]	; 0x40
    5e0c:	2f00      	cmp	r7, #0
    5e0e:	dd1a      	ble.n	5e46 <__sflush_r+0x4e>
    5e10:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5e12:	2f00      	cmp	r7, #0
    5e14:	d017      	beq.n	5e46 <__sflush_r+0x4e>
    5e16:	2200      	movs	r2, #0
    5e18:	682e      	ldr	r6, [r5, #0]
    5e1a:	602a      	str	r2, [r5, #0]
    5e1c:	2280      	movs	r2, #128	; 0x80
    5e1e:	0152      	lsls	r2, r2, #5
    5e20:	401a      	ands	r2, r3
    5e22:	d001      	beq.n	5e28 <__sflush_r+0x30>
    5e24:	6d62      	ldr	r2, [r4, #84]	; 0x54
    5e26:	e015      	b.n	5e54 <__sflush_r+0x5c>
    5e28:	1c28      	adds	r0, r5, #0
    5e2a:	6a21      	ldr	r1, [r4, #32]
    5e2c:	2301      	movs	r3, #1
    5e2e:	47b8      	blx	r7
    5e30:	1c02      	adds	r2, r0, #0
    5e32:	1c41      	adds	r1, r0, #1
    5e34:	d10e      	bne.n	5e54 <__sflush_r+0x5c>
    5e36:	682b      	ldr	r3, [r5, #0]
    5e38:	2b00      	cmp	r3, #0
    5e3a:	d00b      	beq.n	5e54 <__sflush_r+0x5c>
    5e3c:	2b1d      	cmp	r3, #29
    5e3e:	d001      	beq.n	5e44 <__sflush_r+0x4c>
    5e40:	2b16      	cmp	r3, #22
    5e42:	d102      	bne.n	5e4a <__sflush_r+0x52>
    5e44:	602e      	str	r6, [r5, #0]
    5e46:	2000      	movs	r0, #0
    5e48:	e05e      	b.n	5f08 <__sflush_r+0x110>
    5e4a:	89a3      	ldrh	r3, [r4, #12]
    5e4c:	2140      	movs	r1, #64	; 0x40
    5e4e:	430b      	orrs	r3, r1
    5e50:	81a3      	strh	r3, [r4, #12]
    5e52:	e059      	b.n	5f08 <__sflush_r+0x110>
    5e54:	89a3      	ldrh	r3, [r4, #12]
    5e56:	075f      	lsls	r7, r3, #29
    5e58:	d506      	bpl.n	5e68 <__sflush_r+0x70>
    5e5a:	6861      	ldr	r1, [r4, #4]
    5e5c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    5e5e:	1a52      	subs	r2, r2, r1
    5e60:	2b00      	cmp	r3, #0
    5e62:	d001      	beq.n	5e68 <__sflush_r+0x70>
    5e64:	6c27      	ldr	r7, [r4, #64]	; 0x40
    5e66:	1bd2      	subs	r2, r2, r7
    5e68:	1c28      	adds	r0, r5, #0
    5e6a:	6a21      	ldr	r1, [r4, #32]
    5e6c:	2300      	movs	r3, #0
    5e6e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5e70:	47b8      	blx	r7
    5e72:	89a2      	ldrh	r2, [r4, #12]
    5e74:	1c41      	adds	r1, r0, #1
    5e76:	d106      	bne.n	5e86 <__sflush_r+0x8e>
    5e78:	682b      	ldr	r3, [r5, #0]
    5e7a:	2b00      	cmp	r3, #0
    5e7c:	d003      	beq.n	5e86 <__sflush_r+0x8e>
    5e7e:	2b1d      	cmp	r3, #29
    5e80:	d001      	beq.n	5e86 <__sflush_r+0x8e>
    5e82:	2b16      	cmp	r3, #22
    5e84:	d119      	bne.n	5eba <__sflush_r+0xc2>
    5e86:	2300      	movs	r3, #0
    5e88:	6063      	str	r3, [r4, #4]
    5e8a:	6923      	ldr	r3, [r4, #16]
    5e8c:	6023      	str	r3, [r4, #0]
    5e8e:	04d7      	lsls	r7, r2, #19
    5e90:	d505      	bpl.n	5e9e <__sflush_r+0xa6>
    5e92:	1c41      	adds	r1, r0, #1
    5e94:	d102      	bne.n	5e9c <__sflush_r+0xa4>
    5e96:	682a      	ldr	r2, [r5, #0]
    5e98:	2a00      	cmp	r2, #0
    5e9a:	d100      	bne.n	5e9e <__sflush_r+0xa6>
    5e9c:	6560      	str	r0, [r4, #84]	; 0x54
    5e9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5ea0:	602e      	str	r6, [r5, #0]
    5ea2:	2900      	cmp	r1, #0
    5ea4:	d0cf      	beq.n	5e46 <__sflush_r+0x4e>
    5ea6:	1c23      	adds	r3, r4, #0
    5ea8:	3344      	adds	r3, #68	; 0x44
    5eaa:	4299      	cmp	r1, r3
    5eac:	d002      	beq.n	5eb4 <__sflush_r+0xbc>
    5eae:	1c28      	adds	r0, r5, #0
    5eb0:	f000 fc9a 	bl	67e8 <_free_r>
    5eb4:	2000      	movs	r0, #0
    5eb6:	6360      	str	r0, [r4, #52]	; 0x34
    5eb8:	e026      	b.n	5f08 <__sflush_r+0x110>
    5eba:	2340      	movs	r3, #64	; 0x40
    5ebc:	431a      	orrs	r2, r3
    5ebe:	81a2      	strh	r2, [r4, #12]
    5ec0:	e022      	b.n	5f08 <__sflush_r+0x110>
    5ec2:	6926      	ldr	r6, [r4, #16]
    5ec4:	2e00      	cmp	r6, #0
    5ec6:	d0be      	beq.n	5e46 <__sflush_r+0x4e>
    5ec8:	6827      	ldr	r7, [r4, #0]
    5eca:	2200      	movs	r2, #0
    5ecc:	1bbf      	subs	r7, r7, r6
    5ece:	9701      	str	r7, [sp, #4]
    5ed0:	6026      	str	r6, [r4, #0]
    5ed2:	0799      	lsls	r1, r3, #30
    5ed4:	d100      	bne.n	5ed8 <__sflush_r+0xe0>
    5ed6:	6962      	ldr	r2, [r4, #20]
    5ed8:	60a2      	str	r2, [r4, #8]
    5eda:	9f01      	ldr	r7, [sp, #4]
    5edc:	2f00      	cmp	r7, #0
    5ede:	ddb2      	ble.n	5e46 <__sflush_r+0x4e>
    5ee0:	1c28      	adds	r0, r5, #0
    5ee2:	6a21      	ldr	r1, [r4, #32]
    5ee4:	1c32      	adds	r2, r6, #0
    5ee6:	9b01      	ldr	r3, [sp, #4]
    5ee8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    5eea:	47b8      	blx	r7
    5eec:	2800      	cmp	r0, #0
    5eee:	dc06      	bgt.n	5efe <__sflush_r+0x106>
    5ef0:	89a3      	ldrh	r3, [r4, #12]
    5ef2:	2240      	movs	r2, #64	; 0x40
    5ef4:	4313      	orrs	r3, r2
    5ef6:	2001      	movs	r0, #1
    5ef8:	81a3      	strh	r3, [r4, #12]
    5efa:	4240      	negs	r0, r0
    5efc:	e004      	b.n	5f08 <__sflush_r+0x110>
    5efe:	9f01      	ldr	r7, [sp, #4]
    5f00:	1836      	adds	r6, r6, r0
    5f02:	1a3f      	subs	r7, r7, r0
    5f04:	9701      	str	r7, [sp, #4]
    5f06:	e7e8      	b.n	5eda <__sflush_r+0xe2>
    5f08:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00005f0c <_fflush_r>:
    5f0c:	690a      	ldr	r2, [r1, #16]
    5f0e:	b538      	push	{r3, r4, r5, lr}
    5f10:	1c05      	adds	r5, r0, #0
    5f12:	1c0c      	adds	r4, r1, #0
    5f14:	2a00      	cmp	r2, #0
    5f16:	d101      	bne.n	5f1c <_fflush_r+0x10>
    5f18:	2000      	movs	r0, #0
    5f1a:	e01c      	b.n	5f56 <_fflush_r+0x4a>
    5f1c:	2800      	cmp	r0, #0
    5f1e:	d004      	beq.n	5f2a <_fflush_r+0x1e>
    5f20:	6983      	ldr	r3, [r0, #24]
    5f22:	2b00      	cmp	r3, #0
    5f24:	d101      	bne.n	5f2a <_fflush_r+0x1e>
    5f26:	f000 f871 	bl	600c <__sinit>
    5f2a:	4b0b      	ldr	r3, [pc, #44]	; (5f58 <_fflush_r+0x4c>)
    5f2c:	429c      	cmp	r4, r3
    5f2e:	d101      	bne.n	5f34 <_fflush_r+0x28>
    5f30:	686c      	ldr	r4, [r5, #4]
    5f32:	e008      	b.n	5f46 <_fflush_r+0x3a>
    5f34:	4b09      	ldr	r3, [pc, #36]	; (5f5c <_fflush_r+0x50>)
    5f36:	429c      	cmp	r4, r3
    5f38:	d101      	bne.n	5f3e <_fflush_r+0x32>
    5f3a:	68ac      	ldr	r4, [r5, #8]
    5f3c:	e003      	b.n	5f46 <_fflush_r+0x3a>
    5f3e:	4b08      	ldr	r3, [pc, #32]	; (5f60 <_fflush_r+0x54>)
    5f40:	429c      	cmp	r4, r3
    5f42:	d100      	bne.n	5f46 <_fflush_r+0x3a>
    5f44:	68ec      	ldr	r4, [r5, #12]
    5f46:	220c      	movs	r2, #12
    5f48:	5ea3      	ldrsh	r3, [r4, r2]
    5f4a:	2b00      	cmp	r3, #0
    5f4c:	d0e4      	beq.n	5f18 <_fflush_r+0xc>
    5f4e:	1c28      	adds	r0, r5, #0
    5f50:	1c21      	adds	r1, r4, #0
    5f52:	f7ff ff51 	bl	5df8 <__sflush_r>
    5f56:	bd38      	pop	{r3, r4, r5, pc}
    5f58:	0000ace4 	.word	0x0000ace4
    5f5c:	0000ad04 	.word	0x0000ad04
    5f60:	0000ad24 	.word	0x0000ad24

00005f64 <_cleanup_r>:
    5f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5f66:	1c04      	adds	r4, r0, #0
    5f68:	1c07      	adds	r7, r0, #0
    5f6a:	3448      	adds	r4, #72	; 0x48
    5f6c:	2c00      	cmp	r4, #0
    5f6e:	d012      	beq.n	5f96 <_cleanup_r+0x32>
    5f70:	68a5      	ldr	r5, [r4, #8]
    5f72:	6866      	ldr	r6, [r4, #4]
    5f74:	3e01      	subs	r6, #1
    5f76:	d40c      	bmi.n	5f92 <_cleanup_r+0x2e>
    5f78:	89ab      	ldrh	r3, [r5, #12]
    5f7a:	2b01      	cmp	r3, #1
    5f7c:	d907      	bls.n	5f8e <_cleanup_r+0x2a>
    5f7e:	220e      	movs	r2, #14
    5f80:	5eab      	ldrsh	r3, [r5, r2]
    5f82:	3301      	adds	r3, #1
    5f84:	d003      	beq.n	5f8e <_cleanup_r+0x2a>
    5f86:	1c38      	adds	r0, r7, #0
    5f88:	1c29      	adds	r1, r5, #0
    5f8a:	f7ff ffbf 	bl	5f0c <_fflush_r>
    5f8e:	3568      	adds	r5, #104	; 0x68
    5f90:	e7f0      	b.n	5f74 <_cleanup_r+0x10>
    5f92:	6824      	ldr	r4, [r4, #0]
    5f94:	e7ea      	b.n	5f6c <_cleanup_r+0x8>
    5f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005f98 <std.isra.0>:
    5f98:	2300      	movs	r3, #0
    5f9a:	b510      	push	{r4, lr}
    5f9c:	1c04      	adds	r4, r0, #0
    5f9e:	6003      	str	r3, [r0, #0]
    5fa0:	6043      	str	r3, [r0, #4]
    5fa2:	6083      	str	r3, [r0, #8]
    5fa4:	8181      	strh	r1, [r0, #12]
    5fa6:	6643      	str	r3, [r0, #100]	; 0x64
    5fa8:	81c2      	strh	r2, [r0, #14]
    5faa:	6103      	str	r3, [r0, #16]
    5fac:	6143      	str	r3, [r0, #20]
    5fae:	6183      	str	r3, [r0, #24]
    5fb0:	1c19      	adds	r1, r3, #0
    5fb2:	2208      	movs	r2, #8
    5fb4:	305c      	adds	r0, #92	; 0x5c
    5fb6:	f7fe f8b8 	bl	412a <memset>
    5fba:	4b05      	ldr	r3, [pc, #20]	; (5fd0 <std.isra.0+0x38>)
    5fbc:	6224      	str	r4, [r4, #32]
    5fbe:	6263      	str	r3, [r4, #36]	; 0x24
    5fc0:	4b04      	ldr	r3, [pc, #16]	; (5fd4 <std.isra.0+0x3c>)
    5fc2:	62a3      	str	r3, [r4, #40]	; 0x28
    5fc4:	4b04      	ldr	r3, [pc, #16]	; (5fd8 <std.isra.0+0x40>)
    5fc6:	62e3      	str	r3, [r4, #44]	; 0x2c
    5fc8:	4b04      	ldr	r3, [pc, #16]	; (5fdc <std.isra.0+0x44>)
    5fca:	6323      	str	r3, [r4, #48]	; 0x30
    5fcc:	bd10      	pop	{r4, pc}
    5fce:	46c0      	nop			; (mov r8, r8)
    5fd0:	00006991 	.word	0x00006991
    5fd4:	000069b9 	.word	0x000069b9
    5fd8:	000069f1 	.word	0x000069f1
    5fdc:	00006a1d 	.word	0x00006a1d

00005fe0 <__sfmoreglue>:
    5fe0:	b570      	push	{r4, r5, r6, lr}
    5fe2:	1e4b      	subs	r3, r1, #1
    5fe4:	2568      	movs	r5, #104	; 0x68
    5fe6:	435d      	muls	r5, r3
    5fe8:	1c0e      	adds	r6, r1, #0
    5fea:	1c29      	adds	r1, r5, #0
    5fec:	3174      	adds	r1, #116	; 0x74
    5fee:	f000 fc43 	bl	6878 <_malloc_r>
    5ff2:	1e04      	subs	r4, r0, #0
    5ff4:	d008      	beq.n	6008 <__sfmoreglue+0x28>
    5ff6:	2100      	movs	r1, #0
    5ff8:	6001      	str	r1, [r0, #0]
    5ffa:	6046      	str	r6, [r0, #4]
    5ffc:	1c2a      	adds	r2, r5, #0
    5ffe:	300c      	adds	r0, #12
    6000:	60a0      	str	r0, [r4, #8]
    6002:	3268      	adds	r2, #104	; 0x68
    6004:	f7fe f891 	bl	412a <memset>
    6008:	1c20      	adds	r0, r4, #0
    600a:	bd70      	pop	{r4, r5, r6, pc}

0000600c <__sinit>:
    600c:	6983      	ldr	r3, [r0, #24]
    600e:	b513      	push	{r0, r1, r4, lr}
    6010:	1c04      	adds	r4, r0, #0
    6012:	2b00      	cmp	r3, #0
    6014:	d127      	bne.n	6066 <__sinit+0x5a>
    6016:	6483      	str	r3, [r0, #72]	; 0x48
    6018:	64c3      	str	r3, [r0, #76]	; 0x4c
    601a:	6503      	str	r3, [r0, #80]	; 0x50
    601c:	4b12      	ldr	r3, [pc, #72]	; (6068 <__sinit+0x5c>)
    601e:	4a13      	ldr	r2, [pc, #76]	; (606c <__sinit+0x60>)
    6020:	681b      	ldr	r3, [r3, #0]
    6022:	6282      	str	r2, [r0, #40]	; 0x28
    6024:	4298      	cmp	r0, r3
    6026:	d101      	bne.n	602c <__sinit+0x20>
    6028:	2301      	movs	r3, #1
    602a:	6183      	str	r3, [r0, #24]
    602c:	1c20      	adds	r0, r4, #0
    602e:	f000 f81f 	bl	6070 <__sfp>
    6032:	6060      	str	r0, [r4, #4]
    6034:	1c20      	adds	r0, r4, #0
    6036:	f000 f81b 	bl	6070 <__sfp>
    603a:	60a0      	str	r0, [r4, #8]
    603c:	1c20      	adds	r0, r4, #0
    603e:	f000 f817 	bl	6070 <__sfp>
    6042:	2104      	movs	r1, #4
    6044:	60e0      	str	r0, [r4, #12]
    6046:	2200      	movs	r2, #0
    6048:	6860      	ldr	r0, [r4, #4]
    604a:	f7ff ffa5 	bl	5f98 <std.isra.0>
    604e:	68a0      	ldr	r0, [r4, #8]
    6050:	2109      	movs	r1, #9
    6052:	2201      	movs	r2, #1
    6054:	f7ff ffa0 	bl	5f98 <std.isra.0>
    6058:	68e0      	ldr	r0, [r4, #12]
    605a:	2112      	movs	r1, #18
    605c:	2202      	movs	r2, #2
    605e:	f7ff ff9b 	bl	5f98 <std.isra.0>
    6062:	2301      	movs	r3, #1
    6064:	61a3      	str	r3, [r4, #24]
    6066:	bd13      	pop	{r0, r1, r4, pc}
    6068:	0000ac8c 	.word	0x0000ac8c
    606c:	00005f65 	.word	0x00005f65

00006070 <__sfp>:
    6070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6072:	4b1d      	ldr	r3, [pc, #116]	; (60e8 <__sfp+0x78>)
    6074:	1c07      	adds	r7, r0, #0
    6076:	681e      	ldr	r6, [r3, #0]
    6078:	69b2      	ldr	r2, [r6, #24]
    607a:	2a00      	cmp	r2, #0
    607c:	d102      	bne.n	6084 <__sfp+0x14>
    607e:	1c30      	adds	r0, r6, #0
    6080:	f7ff ffc4 	bl	600c <__sinit>
    6084:	3648      	adds	r6, #72	; 0x48
    6086:	68b4      	ldr	r4, [r6, #8]
    6088:	6873      	ldr	r3, [r6, #4]
    608a:	3b01      	subs	r3, #1
    608c:	d405      	bmi.n	609a <__sfp+0x2a>
    608e:	220c      	movs	r2, #12
    6090:	5ea5      	ldrsh	r5, [r4, r2]
    6092:	2d00      	cmp	r5, #0
    6094:	d010      	beq.n	60b8 <__sfp+0x48>
    6096:	3468      	adds	r4, #104	; 0x68
    6098:	e7f7      	b.n	608a <__sfp+0x1a>
    609a:	6833      	ldr	r3, [r6, #0]
    609c:	2b00      	cmp	r3, #0
    609e:	d106      	bne.n	60ae <__sfp+0x3e>
    60a0:	1c38      	adds	r0, r7, #0
    60a2:	2104      	movs	r1, #4
    60a4:	f7ff ff9c 	bl	5fe0 <__sfmoreglue>
    60a8:	6030      	str	r0, [r6, #0]
    60aa:	2800      	cmp	r0, #0
    60ac:	d001      	beq.n	60b2 <__sfp+0x42>
    60ae:	6836      	ldr	r6, [r6, #0]
    60b0:	e7e9      	b.n	6086 <__sfp+0x16>
    60b2:	230c      	movs	r3, #12
    60b4:	603b      	str	r3, [r7, #0]
    60b6:	e016      	b.n	60e6 <__sfp+0x76>
    60b8:	2301      	movs	r3, #1
    60ba:	425b      	negs	r3, r3
    60bc:	81e3      	strh	r3, [r4, #14]
    60be:	1c20      	adds	r0, r4, #0
    60c0:	2301      	movs	r3, #1
    60c2:	81a3      	strh	r3, [r4, #12]
    60c4:	6665      	str	r5, [r4, #100]	; 0x64
    60c6:	6025      	str	r5, [r4, #0]
    60c8:	60a5      	str	r5, [r4, #8]
    60ca:	6065      	str	r5, [r4, #4]
    60cc:	6125      	str	r5, [r4, #16]
    60ce:	6165      	str	r5, [r4, #20]
    60d0:	61a5      	str	r5, [r4, #24]
    60d2:	305c      	adds	r0, #92	; 0x5c
    60d4:	1c29      	adds	r1, r5, #0
    60d6:	2208      	movs	r2, #8
    60d8:	f7fe f827 	bl	412a <memset>
    60dc:	6365      	str	r5, [r4, #52]	; 0x34
    60de:	63a5      	str	r5, [r4, #56]	; 0x38
    60e0:	64a5      	str	r5, [r4, #72]	; 0x48
    60e2:	64e5      	str	r5, [r4, #76]	; 0x4c
    60e4:	1c20      	adds	r0, r4, #0
    60e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    60e8:	0000ac8c 	.word	0x0000ac8c

000060ec <_localeconv_r>:
    60ec:	4800      	ldr	r0, [pc, #0]	; (60f0 <_localeconv_r+0x4>)
    60ee:	4770      	bx	lr
    60f0:	20000170 	.word	0x20000170

000060f4 <__smakebuf_r>:
    60f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    60f6:	898b      	ldrh	r3, [r1, #12]
    60f8:	b091      	sub	sp, #68	; 0x44
    60fa:	1c05      	adds	r5, r0, #0
    60fc:	1c0c      	adds	r4, r1, #0
    60fe:	079a      	lsls	r2, r3, #30
    6100:	d425      	bmi.n	614e <__smakebuf_r+0x5a>
    6102:	230e      	movs	r3, #14
    6104:	5ec9      	ldrsh	r1, [r1, r3]
    6106:	2900      	cmp	r1, #0
    6108:	da06      	bge.n	6118 <__smakebuf_r+0x24>
    610a:	89a7      	ldrh	r7, [r4, #12]
    610c:	2380      	movs	r3, #128	; 0x80
    610e:	401f      	ands	r7, r3
    6110:	d00f      	beq.n	6132 <__smakebuf_r+0x3e>
    6112:	2700      	movs	r7, #0
    6114:	2640      	movs	r6, #64	; 0x40
    6116:	e00e      	b.n	6136 <__smakebuf_r+0x42>
    6118:	aa01      	add	r2, sp, #4
    611a:	f000 fcab 	bl	6a74 <_fstat_r>
    611e:	2800      	cmp	r0, #0
    6120:	dbf3      	blt.n	610a <__smakebuf_r+0x16>
    6122:	9b02      	ldr	r3, [sp, #8]
    6124:	27f0      	movs	r7, #240	; 0xf0
    6126:	023f      	lsls	r7, r7, #8
    6128:	4a18      	ldr	r2, [pc, #96]	; (618c <__smakebuf_r+0x98>)
    612a:	401f      	ands	r7, r3
    612c:	18bf      	adds	r7, r7, r2
    612e:	427b      	negs	r3, r7
    6130:	415f      	adcs	r7, r3
    6132:	2680      	movs	r6, #128	; 0x80
    6134:	00f6      	lsls	r6, r6, #3
    6136:	1c28      	adds	r0, r5, #0
    6138:	1c31      	adds	r1, r6, #0
    613a:	f000 fb9d 	bl	6878 <_malloc_r>
    613e:	2800      	cmp	r0, #0
    6140:	d10c      	bne.n	615c <__smakebuf_r+0x68>
    6142:	89a3      	ldrh	r3, [r4, #12]
    6144:	059a      	lsls	r2, r3, #22
    6146:	d41f      	bmi.n	6188 <__smakebuf_r+0x94>
    6148:	2202      	movs	r2, #2
    614a:	4313      	orrs	r3, r2
    614c:	81a3      	strh	r3, [r4, #12]
    614e:	1c23      	adds	r3, r4, #0
    6150:	3347      	adds	r3, #71	; 0x47
    6152:	6023      	str	r3, [r4, #0]
    6154:	6123      	str	r3, [r4, #16]
    6156:	2301      	movs	r3, #1
    6158:	6163      	str	r3, [r4, #20]
    615a:	e015      	b.n	6188 <__smakebuf_r+0x94>
    615c:	4b0c      	ldr	r3, [pc, #48]	; (6190 <__smakebuf_r+0x9c>)
    615e:	2280      	movs	r2, #128	; 0x80
    6160:	62ab      	str	r3, [r5, #40]	; 0x28
    6162:	89a3      	ldrh	r3, [r4, #12]
    6164:	6020      	str	r0, [r4, #0]
    6166:	4313      	orrs	r3, r2
    6168:	81a3      	strh	r3, [r4, #12]
    616a:	6120      	str	r0, [r4, #16]
    616c:	6166      	str	r6, [r4, #20]
    616e:	2f00      	cmp	r7, #0
    6170:	d00a      	beq.n	6188 <__smakebuf_r+0x94>
    6172:	230e      	movs	r3, #14
    6174:	5ee1      	ldrsh	r1, [r4, r3]
    6176:	1c28      	adds	r0, r5, #0
    6178:	f000 fc8e 	bl	6a98 <_isatty_r>
    617c:	2800      	cmp	r0, #0
    617e:	d003      	beq.n	6188 <__smakebuf_r+0x94>
    6180:	89a3      	ldrh	r3, [r4, #12]
    6182:	2201      	movs	r2, #1
    6184:	4313      	orrs	r3, r2
    6186:	81a3      	strh	r3, [r4, #12]
    6188:	b011      	add	sp, #68	; 0x44
    618a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    618c:	ffffe000 	.word	0xffffe000
    6190:	00005f65 	.word	0x00005f65

00006194 <malloc>:
    6194:	b508      	push	{r3, lr}
    6196:	4b03      	ldr	r3, [pc, #12]	; (61a4 <malloc+0x10>)
    6198:	1c01      	adds	r1, r0, #0
    619a:	6818      	ldr	r0, [r3, #0]
    619c:	f000 fb6c 	bl	6878 <_malloc_r>
    61a0:	bd08      	pop	{r3, pc}
    61a2:	46c0      	nop			; (mov r8, r8)
    61a4:	2000016c 	.word	0x2000016c

000061a8 <memchr>:
    61a8:	b2c9      	uxtb	r1, r1
    61aa:	1882      	adds	r2, r0, r2
    61ac:	4290      	cmp	r0, r2
    61ae:	d004      	beq.n	61ba <memchr+0x12>
    61b0:	7803      	ldrb	r3, [r0, #0]
    61b2:	428b      	cmp	r3, r1
    61b4:	d002      	beq.n	61bc <memchr+0x14>
    61b6:	3001      	adds	r0, #1
    61b8:	e7f8      	b.n	61ac <memchr+0x4>
    61ba:	2000      	movs	r0, #0
    61bc:	4770      	bx	lr

000061be <memmove>:
    61be:	b570      	push	{r4, r5, r6, lr}
    61c0:	4281      	cmp	r1, r0
    61c2:	d301      	bcc.n	61c8 <memmove+0xa>
    61c4:	2300      	movs	r3, #0
    61c6:	e00c      	b.n	61e2 <memmove+0x24>
    61c8:	188c      	adds	r4, r1, r2
    61ca:	42a0      	cmp	r0, r4
    61cc:	d2fa      	bcs.n	61c4 <memmove+0x6>
    61ce:	1885      	adds	r5, r0, r2
    61d0:	1c13      	adds	r3, r2, #0
    61d2:	3b01      	subs	r3, #1
    61d4:	d30b      	bcc.n	61ee <memmove+0x30>
    61d6:	4251      	negs	r1, r2
    61d8:	1866      	adds	r6, r4, r1
    61da:	5cf6      	ldrb	r6, [r6, r3]
    61dc:	1869      	adds	r1, r5, r1
    61de:	54ce      	strb	r6, [r1, r3]
    61e0:	e7f7      	b.n	61d2 <memmove+0x14>
    61e2:	4293      	cmp	r3, r2
    61e4:	d003      	beq.n	61ee <memmove+0x30>
    61e6:	5ccc      	ldrb	r4, [r1, r3]
    61e8:	54c4      	strb	r4, [r0, r3]
    61ea:	3301      	adds	r3, #1
    61ec:	e7f9      	b.n	61e2 <memmove+0x24>
    61ee:	bd70      	pop	{r4, r5, r6, pc}

000061f0 <_Balloc>:
    61f0:	b570      	push	{r4, r5, r6, lr}
    61f2:	6a45      	ldr	r5, [r0, #36]	; 0x24
    61f4:	1c04      	adds	r4, r0, #0
    61f6:	1c0e      	adds	r6, r1, #0
    61f8:	2d00      	cmp	r5, #0
    61fa:	d107      	bne.n	620c <_Balloc+0x1c>
    61fc:	2010      	movs	r0, #16
    61fe:	f7ff ffc9 	bl	6194 <malloc>
    6202:	6260      	str	r0, [r4, #36]	; 0x24
    6204:	6045      	str	r5, [r0, #4]
    6206:	6085      	str	r5, [r0, #8]
    6208:	6005      	str	r5, [r0, #0]
    620a:	60c5      	str	r5, [r0, #12]
    620c:	6a65      	ldr	r5, [r4, #36]	; 0x24
    620e:	68eb      	ldr	r3, [r5, #12]
    6210:	2b00      	cmp	r3, #0
    6212:	d009      	beq.n	6228 <_Balloc+0x38>
    6214:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6216:	00b2      	lsls	r2, r6, #2
    6218:	68db      	ldr	r3, [r3, #12]
    621a:	189a      	adds	r2, r3, r2
    621c:	6810      	ldr	r0, [r2, #0]
    621e:	2800      	cmp	r0, #0
    6220:	d00e      	beq.n	6240 <_Balloc+0x50>
    6222:	6803      	ldr	r3, [r0, #0]
    6224:	6013      	str	r3, [r2, #0]
    6226:	e017      	b.n	6258 <_Balloc+0x68>
    6228:	1c20      	adds	r0, r4, #0
    622a:	2104      	movs	r1, #4
    622c:	2221      	movs	r2, #33	; 0x21
    622e:	f000 facd 	bl	67cc <_calloc_r>
    6232:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6234:	60e8      	str	r0, [r5, #12]
    6236:	68db      	ldr	r3, [r3, #12]
    6238:	2b00      	cmp	r3, #0
    623a:	d1eb      	bne.n	6214 <_Balloc+0x24>
    623c:	2000      	movs	r0, #0
    623e:	e00e      	b.n	625e <_Balloc+0x6e>
    6240:	2101      	movs	r1, #1
    6242:	1c0d      	adds	r5, r1, #0
    6244:	40b5      	lsls	r5, r6
    6246:	1d6a      	adds	r2, r5, #5
    6248:	0092      	lsls	r2, r2, #2
    624a:	1c20      	adds	r0, r4, #0
    624c:	f000 fabe 	bl	67cc <_calloc_r>
    6250:	2800      	cmp	r0, #0
    6252:	d0f3      	beq.n	623c <_Balloc+0x4c>
    6254:	6046      	str	r6, [r0, #4]
    6256:	6085      	str	r5, [r0, #8]
    6258:	2200      	movs	r2, #0
    625a:	6102      	str	r2, [r0, #16]
    625c:	60c2      	str	r2, [r0, #12]
    625e:	bd70      	pop	{r4, r5, r6, pc}

00006260 <_Bfree>:
    6260:	b570      	push	{r4, r5, r6, lr}
    6262:	6a44      	ldr	r4, [r0, #36]	; 0x24
    6264:	1c06      	adds	r6, r0, #0
    6266:	1c0d      	adds	r5, r1, #0
    6268:	2c00      	cmp	r4, #0
    626a:	d107      	bne.n	627c <_Bfree+0x1c>
    626c:	2010      	movs	r0, #16
    626e:	f7ff ff91 	bl	6194 <malloc>
    6272:	6270      	str	r0, [r6, #36]	; 0x24
    6274:	6044      	str	r4, [r0, #4]
    6276:	6084      	str	r4, [r0, #8]
    6278:	6004      	str	r4, [r0, #0]
    627a:	60c4      	str	r4, [r0, #12]
    627c:	2d00      	cmp	r5, #0
    627e:	d007      	beq.n	6290 <_Bfree+0x30>
    6280:	6a72      	ldr	r2, [r6, #36]	; 0x24
    6282:	6869      	ldr	r1, [r5, #4]
    6284:	68d2      	ldr	r2, [r2, #12]
    6286:	008b      	lsls	r3, r1, #2
    6288:	18d3      	adds	r3, r2, r3
    628a:	681a      	ldr	r2, [r3, #0]
    628c:	602a      	str	r2, [r5, #0]
    628e:	601d      	str	r5, [r3, #0]
    6290:	bd70      	pop	{r4, r5, r6, pc}

00006292 <__multadd>:
    6292:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6294:	1c0c      	adds	r4, r1, #0
    6296:	1c1e      	adds	r6, r3, #0
    6298:	690d      	ldr	r5, [r1, #16]
    629a:	1c07      	adds	r7, r0, #0
    629c:	3114      	adds	r1, #20
    629e:	2300      	movs	r3, #0
    62a0:	6808      	ldr	r0, [r1, #0]
    62a2:	3301      	adds	r3, #1
    62a4:	b280      	uxth	r0, r0
    62a6:	4350      	muls	r0, r2
    62a8:	1980      	adds	r0, r0, r6
    62aa:	4684      	mov	ip, r0
    62ac:	0c06      	lsrs	r6, r0, #16
    62ae:	6808      	ldr	r0, [r1, #0]
    62b0:	0c00      	lsrs	r0, r0, #16
    62b2:	4350      	muls	r0, r2
    62b4:	1830      	adds	r0, r6, r0
    62b6:	0c06      	lsrs	r6, r0, #16
    62b8:	0400      	lsls	r0, r0, #16
    62ba:	9001      	str	r0, [sp, #4]
    62bc:	4660      	mov	r0, ip
    62be:	b280      	uxth	r0, r0
    62c0:	4684      	mov	ip, r0
    62c2:	9801      	ldr	r0, [sp, #4]
    62c4:	4484      	add	ip, r0
    62c6:	4660      	mov	r0, ip
    62c8:	c101      	stmia	r1!, {r0}
    62ca:	42ab      	cmp	r3, r5
    62cc:	dbe8      	blt.n	62a0 <__multadd+0xe>
    62ce:	2e00      	cmp	r6, #0
    62d0:	d01b      	beq.n	630a <__multadd+0x78>
    62d2:	68a3      	ldr	r3, [r4, #8]
    62d4:	429d      	cmp	r5, r3
    62d6:	db12      	blt.n	62fe <__multadd+0x6c>
    62d8:	6861      	ldr	r1, [r4, #4]
    62da:	1c38      	adds	r0, r7, #0
    62dc:	3101      	adds	r1, #1
    62de:	f7ff ff87 	bl	61f0 <_Balloc>
    62e2:	6922      	ldr	r2, [r4, #16]
    62e4:	1c21      	adds	r1, r4, #0
    62e6:	3202      	adds	r2, #2
    62e8:	9001      	str	r0, [sp, #4]
    62ea:	310c      	adds	r1, #12
    62ec:	0092      	lsls	r2, r2, #2
    62ee:	300c      	adds	r0, #12
    62f0:	f7fd ff12 	bl	4118 <memcpy>
    62f4:	1c21      	adds	r1, r4, #0
    62f6:	1c38      	adds	r0, r7, #0
    62f8:	f7ff ffb2 	bl	6260 <_Bfree>
    62fc:	9c01      	ldr	r4, [sp, #4]
    62fe:	1d2b      	adds	r3, r5, #4
    6300:	009b      	lsls	r3, r3, #2
    6302:	18e3      	adds	r3, r4, r3
    6304:	3501      	adds	r5, #1
    6306:	605e      	str	r6, [r3, #4]
    6308:	6125      	str	r5, [r4, #16]
    630a:	1c20      	adds	r0, r4, #0
    630c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000630e <__hi0bits>:
    630e:	2200      	movs	r2, #0
    6310:	1c03      	adds	r3, r0, #0
    6312:	0c01      	lsrs	r1, r0, #16
    6314:	4291      	cmp	r1, r2
    6316:	d101      	bne.n	631c <__hi0bits+0xe>
    6318:	0403      	lsls	r3, r0, #16
    631a:	2210      	movs	r2, #16
    631c:	0e19      	lsrs	r1, r3, #24
    631e:	d101      	bne.n	6324 <__hi0bits+0x16>
    6320:	3208      	adds	r2, #8
    6322:	021b      	lsls	r3, r3, #8
    6324:	0f19      	lsrs	r1, r3, #28
    6326:	d101      	bne.n	632c <__hi0bits+0x1e>
    6328:	3204      	adds	r2, #4
    632a:	011b      	lsls	r3, r3, #4
    632c:	0f99      	lsrs	r1, r3, #30
    632e:	d101      	bne.n	6334 <__hi0bits+0x26>
    6330:	3202      	adds	r2, #2
    6332:	009b      	lsls	r3, r3, #2
    6334:	2b00      	cmp	r3, #0
    6336:	db04      	blt.n	6342 <__hi0bits+0x34>
    6338:	2020      	movs	r0, #32
    633a:	0059      	lsls	r1, r3, #1
    633c:	d502      	bpl.n	6344 <__hi0bits+0x36>
    633e:	1c50      	adds	r0, r2, #1
    6340:	e000      	b.n	6344 <__hi0bits+0x36>
    6342:	1c10      	adds	r0, r2, #0
    6344:	4770      	bx	lr

00006346 <__lo0bits>:
    6346:	6803      	ldr	r3, [r0, #0]
    6348:	2207      	movs	r2, #7
    634a:	1c01      	adds	r1, r0, #0
    634c:	401a      	ands	r2, r3
    634e:	d00b      	beq.n	6368 <__lo0bits+0x22>
    6350:	2201      	movs	r2, #1
    6352:	2000      	movs	r0, #0
    6354:	4213      	tst	r3, r2
    6356:	d122      	bne.n	639e <__lo0bits+0x58>
    6358:	2002      	movs	r0, #2
    635a:	4203      	tst	r3, r0
    635c:	d001      	beq.n	6362 <__lo0bits+0x1c>
    635e:	40d3      	lsrs	r3, r2
    6360:	e01b      	b.n	639a <__lo0bits+0x54>
    6362:	089b      	lsrs	r3, r3, #2
    6364:	600b      	str	r3, [r1, #0]
    6366:	e01a      	b.n	639e <__lo0bits+0x58>
    6368:	b298      	uxth	r0, r3
    636a:	2800      	cmp	r0, #0
    636c:	d101      	bne.n	6372 <__lo0bits+0x2c>
    636e:	0c1b      	lsrs	r3, r3, #16
    6370:	2210      	movs	r2, #16
    6372:	b2d8      	uxtb	r0, r3
    6374:	2800      	cmp	r0, #0
    6376:	d101      	bne.n	637c <__lo0bits+0x36>
    6378:	3208      	adds	r2, #8
    637a:	0a1b      	lsrs	r3, r3, #8
    637c:	0718      	lsls	r0, r3, #28
    637e:	d101      	bne.n	6384 <__lo0bits+0x3e>
    6380:	3204      	adds	r2, #4
    6382:	091b      	lsrs	r3, r3, #4
    6384:	0798      	lsls	r0, r3, #30
    6386:	d101      	bne.n	638c <__lo0bits+0x46>
    6388:	3202      	adds	r2, #2
    638a:	089b      	lsrs	r3, r3, #2
    638c:	07d8      	lsls	r0, r3, #31
    638e:	d404      	bmi.n	639a <__lo0bits+0x54>
    6390:	085b      	lsrs	r3, r3, #1
    6392:	2020      	movs	r0, #32
    6394:	2b00      	cmp	r3, #0
    6396:	d002      	beq.n	639e <__lo0bits+0x58>
    6398:	3201      	adds	r2, #1
    639a:	600b      	str	r3, [r1, #0]
    639c:	1c10      	adds	r0, r2, #0
    639e:	4770      	bx	lr

000063a0 <__i2b>:
    63a0:	b510      	push	{r4, lr}
    63a2:	1c0c      	adds	r4, r1, #0
    63a4:	2101      	movs	r1, #1
    63a6:	f7ff ff23 	bl	61f0 <_Balloc>
    63aa:	2301      	movs	r3, #1
    63ac:	6144      	str	r4, [r0, #20]
    63ae:	6103      	str	r3, [r0, #16]
    63b0:	bd10      	pop	{r4, pc}

000063b2 <__multiply>:
    63b2:	b5f0      	push	{r4, r5, r6, r7, lr}
    63b4:	1c0c      	adds	r4, r1, #0
    63b6:	1c15      	adds	r5, r2, #0
    63b8:	6909      	ldr	r1, [r1, #16]
    63ba:	6912      	ldr	r2, [r2, #16]
    63bc:	b08b      	sub	sp, #44	; 0x2c
    63be:	4291      	cmp	r1, r2
    63c0:	da02      	bge.n	63c8 <__multiply+0x16>
    63c2:	1c23      	adds	r3, r4, #0
    63c4:	1c2c      	adds	r4, r5, #0
    63c6:	1c1d      	adds	r5, r3, #0
    63c8:	6927      	ldr	r7, [r4, #16]
    63ca:	692e      	ldr	r6, [r5, #16]
    63cc:	68a2      	ldr	r2, [r4, #8]
    63ce:	19bb      	adds	r3, r7, r6
    63d0:	6861      	ldr	r1, [r4, #4]
    63d2:	9302      	str	r3, [sp, #8]
    63d4:	4293      	cmp	r3, r2
    63d6:	dd00      	ble.n	63da <__multiply+0x28>
    63d8:	3101      	adds	r1, #1
    63da:	f7ff ff09 	bl	61f0 <_Balloc>
    63de:	1c03      	adds	r3, r0, #0
    63e0:	9003      	str	r0, [sp, #12]
    63e2:	9802      	ldr	r0, [sp, #8]
    63e4:	3314      	adds	r3, #20
    63e6:	0082      	lsls	r2, r0, #2
    63e8:	189a      	adds	r2, r3, r2
    63ea:	1c19      	adds	r1, r3, #0
    63ec:	4291      	cmp	r1, r2
    63ee:	d202      	bcs.n	63f6 <__multiply+0x44>
    63f0:	2000      	movs	r0, #0
    63f2:	c101      	stmia	r1!, {r0}
    63f4:	e7fa      	b.n	63ec <__multiply+0x3a>
    63f6:	3514      	adds	r5, #20
    63f8:	3414      	adds	r4, #20
    63fa:	00bf      	lsls	r7, r7, #2
    63fc:	46ac      	mov	ip, r5
    63fe:	00b6      	lsls	r6, r6, #2
    6400:	19e7      	adds	r7, r4, r7
    6402:	4466      	add	r6, ip
    6404:	9404      	str	r4, [sp, #16]
    6406:	9707      	str	r7, [sp, #28]
    6408:	9609      	str	r6, [sp, #36]	; 0x24
    640a:	9e09      	ldr	r6, [sp, #36]	; 0x24
    640c:	45b4      	cmp	ip, r6
    640e:	d256      	bcs.n	64be <__multiply+0x10c>
    6410:	4665      	mov	r5, ip
    6412:	882d      	ldrh	r5, [r5, #0]
    6414:	9505      	str	r5, [sp, #20]
    6416:	2d00      	cmp	r5, #0
    6418:	d01f      	beq.n	645a <__multiply+0xa8>
    641a:	9c04      	ldr	r4, [sp, #16]
    641c:	1c19      	adds	r1, r3, #0
    641e:	2000      	movs	r0, #0
    6420:	680f      	ldr	r7, [r1, #0]
    6422:	cc40      	ldmia	r4!, {r6}
    6424:	b2bf      	uxth	r7, r7
    6426:	9d05      	ldr	r5, [sp, #20]
    6428:	9706      	str	r7, [sp, #24]
    642a:	b2b7      	uxth	r7, r6
    642c:	436f      	muls	r7, r5
    642e:	9d06      	ldr	r5, [sp, #24]
    6430:	0c36      	lsrs	r6, r6, #16
    6432:	19ef      	adds	r7, r5, r7
    6434:	183f      	adds	r7, r7, r0
    6436:	6808      	ldr	r0, [r1, #0]
    6438:	9108      	str	r1, [sp, #32]
    643a:	0c05      	lsrs	r5, r0, #16
    643c:	9805      	ldr	r0, [sp, #20]
    643e:	4346      	muls	r6, r0
    6440:	0c38      	lsrs	r0, r7, #16
    6442:	19ad      	adds	r5, r5, r6
    6444:	182d      	adds	r5, r5, r0
    6446:	0c28      	lsrs	r0, r5, #16
    6448:	b2bf      	uxth	r7, r7
    644a:	042d      	lsls	r5, r5, #16
    644c:	433d      	orrs	r5, r7
    644e:	c120      	stmia	r1!, {r5}
    6450:	9d07      	ldr	r5, [sp, #28]
    6452:	42ac      	cmp	r4, r5
    6454:	d3e4      	bcc.n	6420 <__multiply+0x6e>
    6456:	9e08      	ldr	r6, [sp, #32]
    6458:	6070      	str	r0, [r6, #4]
    645a:	4667      	mov	r7, ip
    645c:	887d      	ldrh	r5, [r7, #2]
    645e:	2d00      	cmp	r5, #0
    6460:	d022      	beq.n	64a8 <__multiply+0xf6>
    6462:	2600      	movs	r6, #0
    6464:	6818      	ldr	r0, [r3, #0]
    6466:	9c04      	ldr	r4, [sp, #16]
    6468:	1c19      	adds	r1, r3, #0
    646a:	9601      	str	r6, [sp, #4]
    646c:	8827      	ldrh	r7, [r4, #0]
    646e:	b280      	uxth	r0, r0
    6470:	436f      	muls	r7, r5
    6472:	9706      	str	r7, [sp, #24]
    6474:	9e06      	ldr	r6, [sp, #24]
    6476:	884f      	ldrh	r7, [r1, #2]
    6478:	9105      	str	r1, [sp, #20]
    647a:	19f6      	adds	r6, r6, r7
    647c:	9f01      	ldr	r7, [sp, #4]
    647e:	19f7      	adds	r7, r6, r7
    6480:	9706      	str	r7, [sp, #24]
    6482:	043f      	lsls	r7, r7, #16
    6484:	4338      	orrs	r0, r7
    6486:	6008      	str	r0, [r1, #0]
    6488:	cc01      	ldmia	r4!, {r0}
    648a:	888f      	ldrh	r7, [r1, #4]
    648c:	0c00      	lsrs	r0, r0, #16
    648e:	4368      	muls	r0, r5
    6490:	19c0      	adds	r0, r0, r7
    6492:	9f06      	ldr	r7, [sp, #24]
    6494:	3104      	adds	r1, #4
    6496:	0c3e      	lsrs	r6, r7, #16
    6498:	1980      	adds	r0, r0, r6
    649a:	9f07      	ldr	r7, [sp, #28]
    649c:	0c06      	lsrs	r6, r0, #16
    649e:	9601      	str	r6, [sp, #4]
    64a0:	42a7      	cmp	r7, r4
    64a2:	d8e3      	bhi.n	646c <__multiply+0xba>
    64a4:	9905      	ldr	r1, [sp, #20]
    64a6:	6048      	str	r0, [r1, #4]
    64a8:	2504      	movs	r5, #4
    64aa:	44ac      	add	ip, r5
    64ac:	195b      	adds	r3, r3, r5
    64ae:	e7ac      	b.n	640a <__multiply+0x58>
    64b0:	3a04      	subs	r2, #4
    64b2:	6810      	ldr	r0, [r2, #0]
    64b4:	2800      	cmp	r0, #0
    64b6:	d105      	bne.n	64c4 <__multiply+0x112>
    64b8:	9f02      	ldr	r7, [sp, #8]
    64ba:	3f01      	subs	r7, #1
    64bc:	9702      	str	r7, [sp, #8]
    64be:	9d02      	ldr	r5, [sp, #8]
    64c0:	2d00      	cmp	r5, #0
    64c2:	dcf5      	bgt.n	64b0 <__multiply+0xfe>
    64c4:	9f03      	ldr	r7, [sp, #12]
    64c6:	9e02      	ldr	r6, [sp, #8]
    64c8:	1c38      	adds	r0, r7, #0
    64ca:	613e      	str	r6, [r7, #16]
    64cc:	b00b      	add	sp, #44	; 0x2c
    64ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

000064d0 <__pow5mult>:
    64d0:	2303      	movs	r3, #3
    64d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    64d4:	4013      	ands	r3, r2
    64d6:	1c05      	adds	r5, r0, #0
    64d8:	1c0e      	adds	r6, r1, #0
    64da:	1c14      	adds	r4, r2, #0
    64dc:	2b00      	cmp	r3, #0
    64de:	d007      	beq.n	64f0 <__pow5mult+0x20>
    64e0:	4a22      	ldr	r2, [pc, #136]	; (656c <__pow5mult+0x9c>)
    64e2:	3b01      	subs	r3, #1
    64e4:	009b      	lsls	r3, r3, #2
    64e6:	589a      	ldr	r2, [r3, r2]
    64e8:	2300      	movs	r3, #0
    64ea:	f7ff fed2 	bl	6292 <__multadd>
    64ee:	1c06      	adds	r6, r0, #0
    64f0:	10a4      	asrs	r4, r4, #2
    64f2:	9401      	str	r4, [sp, #4]
    64f4:	d037      	beq.n	6566 <__pow5mult+0x96>
    64f6:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    64f8:	2c00      	cmp	r4, #0
    64fa:	d107      	bne.n	650c <__pow5mult+0x3c>
    64fc:	2010      	movs	r0, #16
    64fe:	f7ff fe49 	bl	6194 <malloc>
    6502:	6268      	str	r0, [r5, #36]	; 0x24
    6504:	6044      	str	r4, [r0, #4]
    6506:	6084      	str	r4, [r0, #8]
    6508:	6004      	str	r4, [r0, #0]
    650a:	60c4      	str	r4, [r0, #12]
    650c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    650e:	68bc      	ldr	r4, [r7, #8]
    6510:	2c00      	cmp	r4, #0
    6512:	d110      	bne.n	6536 <__pow5mult+0x66>
    6514:	1c28      	adds	r0, r5, #0
    6516:	4916      	ldr	r1, [pc, #88]	; (6570 <__pow5mult+0xa0>)
    6518:	f7ff ff42 	bl	63a0 <__i2b>
    651c:	2300      	movs	r3, #0
    651e:	60b8      	str	r0, [r7, #8]
    6520:	1c04      	adds	r4, r0, #0
    6522:	6003      	str	r3, [r0, #0]
    6524:	e007      	b.n	6536 <__pow5mult+0x66>
    6526:	9b01      	ldr	r3, [sp, #4]
    6528:	105b      	asrs	r3, r3, #1
    652a:	9301      	str	r3, [sp, #4]
    652c:	d01b      	beq.n	6566 <__pow5mult+0x96>
    652e:	6820      	ldr	r0, [r4, #0]
    6530:	2800      	cmp	r0, #0
    6532:	d00f      	beq.n	6554 <__pow5mult+0x84>
    6534:	1c04      	adds	r4, r0, #0
    6536:	9b01      	ldr	r3, [sp, #4]
    6538:	07db      	lsls	r3, r3, #31
    653a:	d5f4      	bpl.n	6526 <__pow5mult+0x56>
    653c:	1c31      	adds	r1, r6, #0
    653e:	1c22      	adds	r2, r4, #0
    6540:	1c28      	adds	r0, r5, #0
    6542:	f7ff ff36 	bl	63b2 <__multiply>
    6546:	1c31      	adds	r1, r6, #0
    6548:	1c07      	adds	r7, r0, #0
    654a:	1c28      	adds	r0, r5, #0
    654c:	f7ff fe88 	bl	6260 <_Bfree>
    6550:	1c3e      	adds	r6, r7, #0
    6552:	e7e8      	b.n	6526 <__pow5mult+0x56>
    6554:	1c28      	adds	r0, r5, #0
    6556:	1c21      	adds	r1, r4, #0
    6558:	1c22      	adds	r2, r4, #0
    655a:	f7ff ff2a 	bl	63b2 <__multiply>
    655e:	2300      	movs	r3, #0
    6560:	6020      	str	r0, [r4, #0]
    6562:	6003      	str	r3, [r0, #0]
    6564:	e7e6      	b.n	6534 <__pow5mult+0x64>
    6566:	1c30      	adds	r0, r6, #0
    6568:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    656a:	46c0      	nop			; (mov r8, r8)
    656c:	0000ae40 	.word	0x0000ae40
    6570:	00000271 	.word	0x00000271

00006574 <__lshift>:
    6574:	b5f0      	push	{r4, r5, r6, r7, lr}
    6576:	1c0c      	adds	r4, r1, #0
    6578:	b085      	sub	sp, #20
    657a:	9003      	str	r0, [sp, #12]
    657c:	6920      	ldr	r0, [r4, #16]
    657e:	1155      	asrs	r5, r2, #5
    6580:	1828      	adds	r0, r5, r0
    6582:	9002      	str	r0, [sp, #8]
    6584:	6849      	ldr	r1, [r1, #4]
    6586:	3001      	adds	r0, #1
    6588:	68a3      	ldr	r3, [r4, #8]
    658a:	1c17      	adds	r7, r2, #0
    658c:	9000      	str	r0, [sp, #0]
    658e:	9a00      	ldr	r2, [sp, #0]
    6590:	429a      	cmp	r2, r3
    6592:	dd02      	ble.n	659a <__lshift+0x26>
    6594:	3101      	adds	r1, #1
    6596:	005b      	lsls	r3, r3, #1
    6598:	e7f9      	b.n	658e <__lshift+0x1a>
    659a:	9803      	ldr	r0, [sp, #12]
    659c:	f7ff fe28 	bl	61f0 <_Balloc>
    65a0:	1c02      	adds	r2, r0, #0
    65a2:	1c06      	adds	r6, r0, #0
    65a4:	3214      	adds	r2, #20
    65a6:	2300      	movs	r3, #0
    65a8:	42ab      	cmp	r3, r5
    65aa:	da04      	bge.n	65b6 <__lshift+0x42>
    65ac:	0099      	lsls	r1, r3, #2
    65ae:	2000      	movs	r0, #0
    65b0:	5050      	str	r0, [r2, r1]
    65b2:	3301      	adds	r3, #1
    65b4:	e7f8      	b.n	65a8 <__lshift+0x34>
    65b6:	43eb      	mvns	r3, r5
    65b8:	17db      	asrs	r3, r3, #31
    65ba:	401d      	ands	r5, r3
    65bc:	00ad      	lsls	r5, r5, #2
    65be:	6920      	ldr	r0, [r4, #16]
    65c0:	1955      	adds	r5, r2, r5
    65c2:	1c22      	adds	r2, r4, #0
    65c4:	3214      	adds	r2, #20
    65c6:	0083      	lsls	r3, r0, #2
    65c8:	189b      	adds	r3, r3, r2
    65ca:	469c      	mov	ip, r3
    65cc:	231f      	movs	r3, #31
    65ce:	401f      	ands	r7, r3
    65d0:	d014      	beq.n	65fc <__lshift+0x88>
    65d2:	2320      	movs	r3, #32
    65d4:	1bdb      	subs	r3, r3, r7
    65d6:	9301      	str	r3, [sp, #4]
    65d8:	2300      	movs	r3, #0
    65da:	6810      	ldr	r0, [r2, #0]
    65dc:	1c29      	adds	r1, r5, #0
    65de:	40b8      	lsls	r0, r7
    65e0:	4303      	orrs	r3, r0
    65e2:	c508      	stmia	r5!, {r3}
    65e4:	ca08      	ldmia	r2!, {r3}
    65e6:	9801      	ldr	r0, [sp, #4]
    65e8:	40c3      	lsrs	r3, r0
    65ea:	4594      	cmp	ip, r2
    65ec:	d8f5      	bhi.n	65da <__lshift+0x66>
    65ee:	604b      	str	r3, [r1, #4]
    65f0:	2b00      	cmp	r3, #0
    65f2:	d007      	beq.n	6604 <__lshift+0x90>
    65f4:	9902      	ldr	r1, [sp, #8]
    65f6:	3102      	adds	r1, #2
    65f8:	9100      	str	r1, [sp, #0]
    65fa:	e003      	b.n	6604 <__lshift+0x90>
    65fc:	ca08      	ldmia	r2!, {r3}
    65fe:	c508      	stmia	r5!, {r3}
    6600:	4594      	cmp	ip, r2
    6602:	d8fb      	bhi.n	65fc <__lshift+0x88>
    6604:	9b00      	ldr	r3, [sp, #0]
    6606:	9803      	ldr	r0, [sp, #12]
    6608:	3b01      	subs	r3, #1
    660a:	6133      	str	r3, [r6, #16]
    660c:	1c21      	adds	r1, r4, #0
    660e:	f7ff fe27 	bl	6260 <_Bfree>
    6612:	1c30      	adds	r0, r6, #0
    6614:	b005      	add	sp, #20
    6616:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006618 <__mcmp>:
    6618:	b510      	push	{r4, lr}
    661a:	6902      	ldr	r2, [r0, #16]
    661c:	690c      	ldr	r4, [r1, #16]
    661e:	1c03      	adds	r3, r0, #0
    6620:	1b10      	subs	r0, r2, r4
    6622:	d113      	bne.n	664c <__mcmp+0x34>
    6624:	1c1a      	adds	r2, r3, #0
    6626:	00a0      	lsls	r0, r4, #2
    6628:	3214      	adds	r2, #20
    662a:	3114      	adds	r1, #20
    662c:	1813      	adds	r3, r2, r0
    662e:	1809      	adds	r1, r1, r0
    6630:	3b04      	subs	r3, #4
    6632:	3904      	subs	r1, #4
    6634:	681c      	ldr	r4, [r3, #0]
    6636:	6808      	ldr	r0, [r1, #0]
    6638:	4284      	cmp	r4, r0
    663a:	d004      	beq.n	6646 <__mcmp+0x2e>
    663c:	4284      	cmp	r4, r0
    663e:	4180      	sbcs	r0, r0
    6640:	2301      	movs	r3, #1
    6642:	4318      	orrs	r0, r3
    6644:	e002      	b.n	664c <__mcmp+0x34>
    6646:	4293      	cmp	r3, r2
    6648:	d8f2      	bhi.n	6630 <__mcmp+0x18>
    664a:	2000      	movs	r0, #0
    664c:	bd10      	pop	{r4, pc}

0000664e <__mdiff>:
    664e:	b5f0      	push	{r4, r5, r6, r7, lr}
    6650:	1c07      	adds	r7, r0, #0
    6652:	b085      	sub	sp, #20
    6654:	1c08      	adds	r0, r1, #0
    6656:	1c0d      	adds	r5, r1, #0
    6658:	1c11      	adds	r1, r2, #0
    665a:	1c14      	adds	r4, r2, #0
    665c:	f7ff ffdc 	bl	6618 <__mcmp>
    6660:	1e06      	subs	r6, r0, #0
    6662:	d107      	bne.n	6674 <__mdiff+0x26>
    6664:	1c38      	adds	r0, r7, #0
    6666:	1c31      	adds	r1, r6, #0
    6668:	f7ff fdc2 	bl	61f0 <_Balloc>
    666c:	2301      	movs	r3, #1
    666e:	6103      	str	r3, [r0, #16]
    6670:	6146      	str	r6, [r0, #20]
    6672:	e050      	b.n	6716 <__mdiff+0xc8>
    6674:	2800      	cmp	r0, #0
    6676:	db01      	blt.n	667c <__mdiff+0x2e>
    6678:	2600      	movs	r6, #0
    667a:	e003      	b.n	6684 <__mdiff+0x36>
    667c:	1c2b      	adds	r3, r5, #0
    667e:	2601      	movs	r6, #1
    6680:	1c25      	adds	r5, r4, #0
    6682:	1c1c      	adds	r4, r3, #0
    6684:	6869      	ldr	r1, [r5, #4]
    6686:	1c38      	adds	r0, r7, #0
    6688:	f7ff fdb2 	bl	61f0 <_Balloc>
    668c:	692a      	ldr	r2, [r5, #16]
    668e:	1c2b      	adds	r3, r5, #0
    6690:	3314      	adds	r3, #20
    6692:	0091      	lsls	r1, r2, #2
    6694:	1859      	adds	r1, r3, r1
    6696:	9102      	str	r1, [sp, #8]
    6698:	6921      	ldr	r1, [r4, #16]
    669a:	1c25      	adds	r5, r4, #0
    669c:	3514      	adds	r5, #20
    669e:	0089      	lsls	r1, r1, #2
    66a0:	1869      	adds	r1, r5, r1
    66a2:	1c04      	adds	r4, r0, #0
    66a4:	9103      	str	r1, [sp, #12]
    66a6:	60c6      	str	r6, [r0, #12]
    66a8:	3414      	adds	r4, #20
    66aa:	2100      	movs	r1, #0
    66ac:	cb40      	ldmia	r3!, {r6}
    66ae:	cd80      	ldmia	r5!, {r7}
    66b0:	46b4      	mov	ip, r6
    66b2:	b2b6      	uxth	r6, r6
    66b4:	1871      	adds	r1, r6, r1
    66b6:	b2be      	uxth	r6, r7
    66b8:	1b8e      	subs	r6, r1, r6
    66ba:	4661      	mov	r1, ip
    66bc:	9601      	str	r6, [sp, #4]
    66be:	0c3f      	lsrs	r7, r7, #16
    66c0:	0c0e      	lsrs	r6, r1, #16
    66c2:	1bf7      	subs	r7, r6, r7
    66c4:	9e01      	ldr	r6, [sp, #4]
    66c6:	3404      	adds	r4, #4
    66c8:	1431      	asrs	r1, r6, #16
    66ca:	187f      	adds	r7, r7, r1
    66cc:	1439      	asrs	r1, r7, #16
    66ce:	043f      	lsls	r7, r7, #16
    66d0:	9700      	str	r7, [sp, #0]
    66d2:	9f01      	ldr	r7, [sp, #4]
    66d4:	1f26      	subs	r6, r4, #4
    66d6:	46b4      	mov	ip, r6
    66d8:	b2be      	uxth	r6, r7
    66da:	9f00      	ldr	r7, [sp, #0]
    66dc:	4337      	orrs	r7, r6
    66de:	4666      	mov	r6, ip
    66e0:	6037      	str	r7, [r6, #0]
    66e2:	9f03      	ldr	r7, [sp, #12]
    66e4:	42bd      	cmp	r5, r7
    66e6:	d3e1      	bcc.n	66ac <__mdiff+0x5e>
    66e8:	9e02      	ldr	r6, [sp, #8]
    66ea:	1c25      	adds	r5, r4, #0
    66ec:	42b3      	cmp	r3, r6
    66ee:	d20b      	bcs.n	6708 <__mdiff+0xba>
    66f0:	cb80      	ldmia	r3!, {r7}
    66f2:	b2bd      	uxth	r5, r7
    66f4:	186d      	adds	r5, r5, r1
    66f6:	142e      	asrs	r6, r5, #16
    66f8:	0c3f      	lsrs	r7, r7, #16
    66fa:	19f6      	adds	r6, r6, r7
    66fc:	1431      	asrs	r1, r6, #16
    66fe:	b2ad      	uxth	r5, r5
    6700:	0436      	lsls	r6, r6, #16
    6702:	4335      	orrs	r5, r6
    6704:	c420      	stmia	r4!, {r5}
    6706:	e7ef      	b.n	66e8 <__mdiff+0x9a>
    6708:	3d04      	subs	r5, #4
    670a:	682f      	ldr	r7, [r5, #0]
    670c:	2f00      	cmp	r7, #0
    670e:	d101      	bne.n	6714 <__mdiff+0xc6>
    6710:	3a01      	subs	r2, #1
    6712:	e7f9      	b.n	6708 <__mdiff+0xba>
    6714:	6102      	str	r2, [r0, #16]
    6716:	b005      	add	sp, #20
    6718:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0000671c <__d2b>:
    671c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    671e:	2101      	movs	r1, #1
    6720:	1c1d      	adds	r5, r3, #0
    6722:	1c14      	adds	r4, r2, #0
    6724:	f7ff fd64 	bl	61f0 <_Balloc>
    6728:	006f      	lsls	r7, r5, #1
    672a:	032b      	lsls	r3, r5, #12
    672c:	1c06      	adds	r6, r0, #0
    672e:	0b1b      	lsrs	r3, r3, #12
    6730:	0d7f      	lsrs	r7, r7, #21
    6732:	d002      	beq.n	673a <__d2b+0x1e>
    6734:	2280      	movs	r2, #128	; 0x80
    6736:	0352      	lsls	r2, r2, #13
    6738:	4313      	orrs	r3, r2
    673a:	9301      	str	r3, [sp, #4]
    673c:	2c00      	cmp	r4, #0
    673e:	d019      	beq.n	6774 <__d2b+0x58>
    6740:	4668      	mov	r0, sp
    6742:	9400      	str	r4, [sp, #0]
    6744:	f7ff fdff 	bl	6346 <__lo0bits>
    6748:	9a00      	ldr	r2, [sp, #0]
    674a:	2800      	cmp	r0, #0
    674c:	d009      	beq.n	6762 <__d2b+0x46>
    674e:	9b01      	ldr	r3, [sp, #4]
    6750:	2120      	movs	r1, #32
    6752:	1c1c      	adds	r4, r3, #0
    6754:	1a09      	subs	r1, r1, r0
    6756:	408c      	lsls	r4, r1
    6758:	4322      	orrs	r2, r4
    675a:	40c3      	lsrs	r3, r0
    675c:	6172      	str	r2, [r6, #20]
    675e:	9301      	str	r3, [sp, #4]
    6760:	e000      	b.n	6764 <__d2b+0x48>
    6762:	6172      	str	r2, [r6, #20]
    6764:	9c01      	ldr	r4, [sp, #4]
    6766:	61b4      	str	r4, [r6, #24]
    6768:	4263      	negs	r3, r4
    676a:	4163      	adcs	r3, r4
    676c:	2402      	movs	r4, #2
    676e:	1ae4      	subs	r4, r4, r3
    6770:	6134      	str	r4, [r6, #16]
    6772:	e007      	b.n	6784 <__d2b+0x68>
    6774:	a801      	add	r0, sp, #4
    6776:	f7ff fde6 	bl	6346 <__lo0bits>
    677a:	9901      	ldr	r1, [sp, #4]
    677c:	2401      	movs	r4, #1
    677e:	6171      	str	r1, [r6, #20]
    6780:	6134      	str	r4, [r6, #16]
    6782:	3020      	adds	r0, #32
    6784:	2f00      	cmp	r7, #0
    6786:	d009      	beq.n	679c <__d2b+0x80>
    6788:	4a0d      	ldr	r2, [pc, #52]	; (67c0 <__d2b+0xa4>)
    678a:	9c08      	ldr	r4, [sp, #32]
    678c:	18bf      	adds	r7, r7, r2
    678e:	183f      	adds	r7, r7, r0
    6790:	6027      	str	r7, [r4, #0]
    6792:	2335      	movs	r3, #53	; 0x35
    6794:	9c09      	ldr	r4, [sp, #36]	; 0x24
    6796:	1a18      	subs	r0, r3, r0
    6798:	6020      	str	r0, [r4, #0]
    679a:	e00e      	b.n	67ba <__d2b+0x9e>
    679c:	4909      	ldr	r1, [pc, #36]	; (67c4 <__d2b+0xa8>)
    679e:	9a08      	ldr	r2, [sp, #32]
    67a0:	1840      	adds	r0, r0, r1
    67a2:	4909      	ldr	r1, [pc, #36]	; (67c8 <__d2b+0xac>)
    67a4:	6010      	str	r0, [r2, #0]
    67a6:	1863      	adds	r3, r4, r1
    67a8:	009b      	lsls	r3, r3, #2
    67aa:	18f3      	adds	r3, r6, r3
    67ac:	6958      	ldr	r0, [r3, #20]
    67ae:	f7ff fdae 	bl	630e <__hi0bits>
    67b2:	0164      	lsls	r4, r4, #5
    67b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    67b6:	1a24      	subs	r4, r4, r0
    67b8:	6014      	str	r4, [r2, #0]
    67ba:	1c30      	adds	r0, r6, #0
    67bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    67be:	46c0      	nop			; (mov r8, r8)
    67c0:	fffffbcd 	.word	0xfffffbcd
    67c4:	fffffbce 	.word	0xfffffbce
    67c8:	3fffffff 	.word	0x3fffffff

000067cc <_calloc_r>:
    67cc:	b538      	push	{r3, r4, r5, lr}
    67ce:	1c15      	adds	r5, r2, #0
    67d0:	434d      	muls	r5, r1
    67d2:	1c29      	adds	r1, r5, #0
    67d4:	f000 f850 	bl	6878 <_malloc_r>
    67d8:	1e04      	subs	r4, r0, #0
    67da:	d003      	beq.n	67e4 <_calloc_r+0x18>
    67dc:	2100      	movs	r1, #0
    67de:	1c2a      	adds	r2, r5, #0
    67e0:	f7fd fca3 	bl	412a <memset>
    67e4:	1c20      	adds	r0, r4, #0
    67e6:	bd38      	pop	{r3, r4, r5, pc}

000067e8 <_free_r>:
    67e8:	b530      	push	{r4, r5, lr}
    67ea:	2900      	cmp	r1, #0
    67ec:	d040      	beq.n	6870 <_free_r+0x88>
    67ee:	3904      	subs	r1, #4
    67f0:	680b      	ldr	r3, [r1, #0]
    67f2:	2b00      	cmp	r3, #0
    67f4:	da00      	bge.n	67f8 <_free_r+0x10>
    67f6:	18c9      	adds	r1, r1, r3
    67f8:	4a1e      	ldr	r2, [pc, #120]	; (6874 <_free_r+0x8c>)
    67fa:	6813      	ldr	r3, [r2, #0]
    67fc:	1c14      	adds	r4, r2, #0
    67fe:	2b00      	cmp	r3, #0
    6800:	d102      	bne.n	6808 <_free_r+0x20>
    6802:	604b      	str	r3, [r1, #4]
    6804:	6011      	str	r1, [r2, #0]
    6806:	e033      	b.n	6870 <_free_r+0x88>
    6808:	4299      	cmp	r1, r3
    680a:	d20f      	bcs.n	682c <_free_r+0x44>
    680c:	6808      	ldr	r0, [r1, #0]
    680e:	180a      	adds	r2, r1, r0
    6810:	429a      	cmp	r2, r3
    6812:	d105      	bne.n	6820 <_free_r+0x38>
    6814:	6813      	ldr	r3, [r2, #0]
    6816:	6852      	ldr	r2, [r2, #4]
    6818:	18c0      	adds	r0, r0, r3
    681a:	6008      	str	r0, [r1, #0]
    681c:	604a      	str	r2, [r1, #4]
    681e:	e000      	b.n	6822 <_free_r+0x3a>
    6820:	604b      	str	r3, [r1, #4]
    6822:	6021      	str	r1, [r4, #0]
    6824:	e024      	b.n	6870 <_free_r+0x88>
    6826:	428a      	cmp	r2, r1
    6828:	d803      	bhi.n	6832 <_free_r+0x4a>
    682a:	1c13      	adds	r3, r2, #0
    682c:	685a      	ldr	r2, [r3, #4]
    682e:	2a00      	cmp	r2, #0
    6830:	d1f9      	bne.n	6826 <_free_r+0x3e>
    6832:	681d      	ldr	r5, [r3, #0]
    6834:	195c      	adds	r4, r3, r5
    6836:	428c      	cmp	r4, r1
    6838:	d10b      	bne.n	6852 <_free_r+0x6a>
    683a:	6809      	ldr	r1, [r1, #0]
    683c:	1869      	adds	r1, r5, r1
    683e:	1858      	adds	r0, r3, r1
    6840:	6019      	str	r1, [r3, #0]
    6842:	4290      	cmp	r0, r2
    6844:	d114      	bne.n	6870 <_free_r+0x88>
    6846:	6814      	ldr	r4, [r2, #0]
    6848:	6852      	ldr	r2, [r2, #4]
    684a:	1909      	adds	r1, r1, r4
    684c:	6019      	str	r1, [r3, #0]
    684e:	605a      	str	r2, [r3, #4]
    6850:	e00e      	b.n	6870 <_free_r+0x88>
    6852:	428c      	cmp	r4, r1
    6854:	d902      	bls.n	685c <_free_r+0x74>
    6856:	230c      	movs	r3, #12
    6858:	6003      	str	r3, [r0, #0]
    685a:	e009      	b.n	6870 <_free_r+0x88>
    685c:	6808      	ldr	r0, [r1, #0]
    685e:	180c      	adds	r4, r1, r0
    6860:	4294      	cmp	r4, r2
    6862:	d103      	bne.n	686c <_free_r+0x84>
    6864:	6814      	ldr	r4, [r2, #0]
    6866:	6852      	ldr	r2, [r2, #4]
    6868:	1900      	adds	r0, r0, r4
    686a:	6008      	str	r0, [r1, #0]
    686c:	604a      	str	r2, [r1, #4]
    686e:	6059      	str	r1, [r3, #4]
    6870:	bd30      	pop	{r4, r5, pc}
    6872:	46c0      	nop			; (mov r8, r8)
    6874:	20000220 	.word	0x20000220

00006878 <_malloc_r>:
    6878:	b570      	push	{r4, r5, r6, lr}
    687a:	2303      	movs	r3, #3
    687c:	1ccd      	adds	r5, r1, #3
    687e:	439d      	bics	r5, r3
    6880:	3508      	adds	r5, #8
    6882:	1c06      	adds	r6, r0, #0
    6884:	2d0c      	cmp	r5, #12
    6886:	d201      	bcs.n	688c <_malloc_r+0x14>
    6888:	250c      	movs	r5, #12
    688a:	e001      	b.n	6890 <_malloc_r+0x18>
    688c:	2d00      	cmp	r5, #0
    688e:	db3f      	blt.n	6910 <_malloc_r+0x98>
    6890:	428d      	cmp	r5, r1
    6892:	d33d      	bcc.n	6910 <_malloc_r+0x98>
    6894:	4b20      	ldr	r3, [pc, #128]	; (6918 <_malloc_r+0xa0>)
    6896:	681c      	ldr	r4, [r3, #0]
    6898:	1c1a      	adds	r2, r3, #0
    689a:	1c21      	adds	r1, r4, #0
    689c:	2900      	cmp	r1, #0
    689e:	d013      	beq.n	68c8 <_malloc_r+0x50>
    68a0:	6808      	ldr	r0, [r1, #0]
    68a2:	1b43      	subs	r3, r0, r5
    68a4:	d40d      	bmi.n	68c2 <_malloc_r+0x4a>
    68a6:	2b0b      	cmp	r3, #11
    68a8:	d902      	bls.n	68b0 <_malloc_r+0x38>
    68aa:	600b      	str	r3, [r1, #0]
    68ac:	18cc      	adds	r4, r1, r3
    68ae:	e01e      	b.n	68ee <_malloc_r+0x76>
    68b0:	428c      	cmp	r4, r1
    68b2:	d102      	bne.n	68ba <_malloc_r+0x42>
    68b4:	6863      	ldr	r3, [r4, #4]
    68b6:	6013      	str	r3, [r2, #0]
    68b8:	e01a      	b.n	68f0 <_malloc_r+0x78>
    68ba:	6848      	ldr	r0, [r1, #4]
    68bc:	6060      	str	r0, [r4, #4]
    68be:	1c0c      	adds	r4, r1, #0
    68c0:	e016      	b.n	68f0 <_malloc_r+0x78>
    68c2:	1c0c      	adds	r4, r1, #0
    68c4:	6849      	ldr	r1, [r1, #4]
    68c6:	e7e9      	b.n	689c <_malloc_r+0x24>
    68c8:	4c14      	ldr	r4, [pc, #80]	; (691c <_malloc_r+0xa4>)
    68ca:	6820      	ldr	r0, [r4, #0]
    68cc:	2800      	cmp	r0, #0
    68ce:	d103      	bne.n	68d8 <_malloc_r+0x60>
    68d0:	1c30      	adds	r0, r6, #0
    68d2:	f000 f84b 	bl	696c <_sbrk_r>
    68d6:	6020      	str	r0, [r4, #0]
    68d8:	1c30      	adds	r0, r6, #0
    68da:	1c29      	adds	r1, r5, #0
    68dc:	f000 f846 	bl	696c <_sbrk_r>
    68e0:	1c43      	adds	r3, r0, #1
    68e2:	d015      	beq.n	6910 <_malloc_r+0x98>
    68e4:	1cc4      	adds	r4, r0, #3
    68e6:	2303      	movs	r3, #3
    68e8:	439c      	bics	r4, r3
    68ea:	4284      	cmp	r4, r0
    68ec:	d10a      	bne.n	6904 <_malloc_r+0x8c>
    68ee:	6025      	str	r5, [r4, #0]
    68f0:	1c20      	adds	r0, r4, #0
    68f2:	300b      	adds	r0, #11
    68f4:	2207      	movs	r2, #7
    68f6:	1d23      	adds	r3, r4, #4
    68f8:	4390      	bics	r0, r2
    68fa:	1ac3      	subs	r3, r0, r3
    68fc:	d00b      	beq.n	6916 <_malloc_r+0x9e>
    68fe:	425a      	negs	r2, r3
    6900:	50e2      	str	r2, [r4, r3]
    6902:	e008      	b.n	6916 <_malloc_r+0x9e>
    6904:	1a21      	subs	r1, r4, r0
    6906:	1c30      	adds	r0, r6, #0
    6908:	f000 f830 	bl	696c <_sbrk_r>
    690c:	3001      	adds	r0, #1
    690e:	d1ee      	bne.n	68ee <_malloc_r+0x76>
    6910:	230c      	movs	r3, #12
    6912:	6033      	str	r3, [r6, #0]
    6914:	2000      	movs	r0, #0
    6916:	bd70      	pop	{r4, r5, r6, pc}
    6918:	20000220 	.word	0x20000220
    691c:	2000021c 	.word	0x2000021c

00006920 <_realloc_r>:
    6920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6922:	1c06      	adds	r6, r0, #0
    6924:	1c0c      	adds	r4, r1, #0
    6926:	1c15      	adds	r5, r2, #0
    6928:	2900      	cmp	r1, #0
    692a:	d104      	bne.n	6936 <_realloc_r+0x16>
    692c:	1c11      	adds	r1, r2, #0
    692e:	f7ff ffa3 	bl	6878 <_malloc_r>
    6932:	1c04      	adds	r4, r0, #0
    6934:	e018      	b.n	6968 <_realloc_r+0x48>
    6936:	2a00      	cmp	r2, #0
    6938:	d103      	bne.n	6942 <_realloc_r+0x22>
    693a:	f7ff ff55 	bl	67e8 <_free_r>
    693e:	1c2c      	adds	r4, r5, #0
    6940:	e012      	b.n	6968 <_realloc_r+0x48>
    6942:	f000 f8cf 	bl	6ae4 <_malloc_usable_size_r>
    6946:	42a8      	cmp	r0, r5
    6948:	d20e      	bcs.n	6968 <_realloc_r+0x48>
    694a:	1c30      	adds	r0, r6, #0
    694c:	1c29      	adds	r1, r5, #0
    694e:	f7ff ff93 	bl	6878 <_malloc_r>
    6952:	1e07      	subs	r7, r0, #0
    6954:	d007      	beq.n	6966 <_realloc_r+0x46>
    6956:	1c21      	adds	r1, r4, #0
    6958:	1c2a      	adds	r2, r5, #0
    695a:	f7fd fbdd 	bl	4118 <memcpy>
    695e:	1c30      	adds	r0, r6, #0
    6960:	1c21      	adds	r1, r4, #0
    6962:	f7ff ff41 	bl	67e8 <_free_r>
    6966:	1c3c      	adds	r4, r7, #0
    6968:	1c20      	adds	r0, r4, #0
    696a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000696c <_sbrk_r>:
    696c:	b538      	push	{r3, r4, r5, lr}
    696e:	4c07      	ldr	r4, [pc, #28]	; (698c <_sbrk_r+0x20>)
    6970:	2300      	movs	r3, #0
    6972:	1c05      	adds	r5, r0, #0
    6974:	1c08      	adds	r0, r1, #0
    6976:	6023      	str	r3, [r4, #0]
    6978:	f7fd fad4 	bl	3f24 <_sbrk>
    697c:	1c43      	adds	r3, r0, #1
    697e:	d103      	bne.n	6988 <_sbrk_r+0x1c>
    6980:	6823      	ldr	r3, [r4, #0]
    6982:	2b00      	cmp	r3, #0
    6984:	d000      	beq.n	6988 <_sbrk_r+0x1c>
    6986:	602b      	str	r3, [r5, #0]
    6988:	bd38      	pop	{r3, r4, r5, pc}
    698a:	46c0      	nop			; (mov r8, r8)
    698c:	20002f04 	.word	0x20002f04

00006990 <__sread>:
    6990:	b538      	push	{r3, r4, r5, lr}
    6992:	1c0c      	adds	r4, r1, #0
    6994:	250e      	movs	r5, #14
    6996:	5f49      	ldrsh	r1, [r1, r5]
    6998:	f000 f8ae 	bl	6af8 <_read_r>
    699c:	2800      	cmp	r0, #0
    699e:	db03      	blt.n	69a8 <__sread+0x18>
    69a0:	6d62      	ldr	r2, [r4, #84]	; 0x54
    69a2:	1813      	adds	r3, r2, r0
    69a4:	6563      	str	r3, [r4, #84]	; 0x54
    69a6:	e003      	b.n	69b0 <__sread+0x20>
    69a8:	89a2      	ldrh	r2, [r4, #12]
    69aa:	4b02      	ldr	r3, [pc, #8]	; (69b4 <__sread+0x24>)
    69ac:	4013      	ands	r3, r2
    69ae:	81a3      	strh	r3, [r4, #12]
    69b0:	bd38      	pop	{r3, r4, r5, pc}
    69b2:	46c0      	nop			; (mov r8, r8)
    69b4:	ffffefff 	.word	0xffffefff

000069b8 <__swrite>:
    69b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    69ba:	1c1e      	adds	r6, r3, #0
    69bc:	898b      	ldrh	r3, [r1, #12]
    69be:	1c05      	adds	r5, r0, #0
    69c0:	1c0c      	adds	r4, r1, #0
    69c2:	1c17      	adds	r7, r2, #0
    69c4:	05da      	lsls	r2, r3, #23
    69c6:	d505      	bpl.n	69d4 <__swrite+0x1c>
    69c8:	230e      	movs	r3, #14
    69ca:	5ec9      	ldrsh	r1, [r1, r3]
    69cc:	2200      	movs	r2, #0
    69ce:	2302      	movs	r3, #2
    69d0:	f000 f874 	bl	6abc <_lseek_r>
    69d4:	89a2      	ldrh	r2, [r4, #12]
    69d6:	4b05      	ldr	r3, [pc, #20]	; (69ec <__swrite+0x34>)
    69d8:	1c28      	adds	r0, r5, #0
    69da:	4013      	ands	r3, r2
    69dc:	81a3      	strh	r3, [r4, #12]
    69de:	220e      	movs	r2, #14
    69e0:	5ea1      	ldrsh	r1, [r4, r2]
    69e2:	1c33      	adds	r3, r6, #0
    69e4:	1c3a      	adds	r2, r7, #0
    69e6:	f000 f81f 	bl	6a28 <_write_r>
    69ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    69ec:	ffffefff 	.word	0xffffefff

000069f0 <__sseek>:
    69f0:	b538      	push	{r3, r4, r5, lr}
    69f2:	1c0c      	adds	r4, r1, #0
    69f4:	250e      	movs	r5, #14
    69f6:	5f49      	ldrsh	r1, [r1, r5]
    69f8:	f000 f860 	bl	6abc <_lseek_r>
    69fc:	89a3      	ldrh	r3, [r4, #12]
    69fe:	1c42      	adds	r2, r0, #1
    6a00:	d103      	bne.n	6a0a <__sseek+0x1a>
    6a02:	4a05      	ldr	r2, [pc, #20]	; (6a18 <__sseek+0x28>)
    6a04:	4013      	ands	r3, r2
    6a06:	81a3      	strh	r3, [r4, #12]
    6a08:	e004      	b.n	6a14 <__sseek+0x24>
    6a0a:	2280      	movs	r2, #128	; 0x80
    6a0c:	0152      	lsls	r2, r2, #5
    6a0e:	4313      	orrs	r3, r2
    6a10:	81a3      	strh	r3, [r4, #12]
    6a12:	6560      	str	r0, [r4, #84]	; 0x54
    6a14:	bd38      	pop	{r3, r4, r5, pc}
    6a16:	46c0      	nop			; (mov r8, r8)
    6a18:	ffffefff 	.word	0xffffefff

00006a1c <__sclose>:
    6a1c:	b508      	push	{r3, lr}
    6a1e:	230e      	movs	r3, #14
    6a20:	5ec9      	ldrsh	r1, [r1, r3]
    6a22:	f000 f815 	bl	6a50 <_close_r>
    6a26:	bd08      	pop	{r3, pc}

00006a28 <_write_r>:
    6a28:	b538      	push	{r3, r4, r5, lr}
    6a2a:	4c08      	ldr	r4, [pc, #32]	; (6a4c <_write_r+0x24>)
    6a2c:	1c05      	adds	r5, r0, #0
    6a2e:	2000      	movs	r0, #0
    6a30:	6020      	str	r0, [r4, #0]
    6a32:	1c08      	adds	r0, r1, #0
    6a34:	1c11      	adds	r1, r2, #0
    6a36:	1c1a      	adds	r2, r3, #0
    6a38:	f7fd fa4a 	bl	3ed0 <_write>
    6a3c:	1c43      	adds	r3, r0, #1
    6a3e:	d103      	bne.n	6a48 <_write_r+0x20>
    6a40:	6823      	ldr	r3, [r4, #0]
    6a42:	2b00      	cmp	r3, #0
    6a44:	d000      	beq.n	6a48 <_write_r+0x20>
    6a46:	602b      	str	r3, [r5, #0]
    6a48:	bd38      	pop	{r3, r4, r5, pc}
    6a4a:	46c0      	nop			; (mov r8, r8)
    6a4c:	20002f04 	.word	0x20002f04

00006a50 <_close_r>:
    6a50:	b538      	push	{r3, r4, r5, lr}
    6a52:	4c07      	ldr	r4, [pc, #28]	; (6a70 <_close_r+0x20>)
    6a54:	2300      	movs	r3, #0
    6a56:	1c05      	adds	r5, r0, #0
    6a58:	1c08      	adds	r0, r1, #0
    6a5a:	6023      	str	r3, [r4, #0]
    6a5c:	f7fd fa74 	bl	3f48 <_close>
    6a60:	1c43      	adds	r3, r0, #1
    6a62:	d103      	bne.n	6a6c <_close_r+0x1c>
    6a64:	6823      	ldr	r3, [r4, #0]
    6a66:	2b00      	cmp	r3, #0
    6a68:	d000      	beq.n	6a6c <_close_r+0x1c>
    6a6a:	602b      	str	r3, [r5, #0]
    6a6c:	bd38      	pop	{r3, r4, r5, pc}
    6a6e:	46c0      	nop			; (mov r8, r8)
    6a70:	20002f04 	.word	0x20002f04

00006a74 <_fstat_r>:
    6a74:	b538      	push	{r3, r4, r5, lr}
    6a76:	4c07      	ldr	r4, [pc, #28]	; (6a94 <_fstat_r+0x20>)
    6a78:	2300      	movs	r3, #0
    6a7a:	1c05      	adds	r5, r0, #0
    6a7c:	1c08      	adds	r0, r1, #0
    6a7e:	1c11      	adds	r1, r2, #0
    6a80:	6023      	str	r3, [r4, #0]
    6a82:	f7fd fa65 	bl	3f50 <_fstat>
    6a86:	1c43      	adds	r3, r0, #1
    6a88:	d103      	bne.n	6a92 <_fstat_r+0x1e>
    6a8a:	6823      	ldr	r3, [r4, #0]
    6a8c:	2b00      	cmp	r3, #0
    6a8e:	d000      	beq.n	6a92 <_fstat_r+0x1e>
    6a90:	602b      	str	r3, [r5, #0]
    6a92:	bd38      	pop	{r3, r4, r5, pc}
    6a94:	20002f04 	.word	0x20002f04

00006a98 <_isatty_r>:
    6a98:	b538      	push	{r3, r4, r5, lr}
    6a9a:	4c07      	ldr	r4, [pc, #28]	; (6ab8 <_isatty_r+0x20>)
    6a9c:	2300      	movs	r3, #0
    6a9e:	1c05      	adds	r5, r0, #0
    6aa0:	1c08      	adds	r0, r1, #0
    6aa2:	6023      	str	r3, [r4, #0]
    6aa4:	f7fd fa5a 	bl	3f5c <_isatty>
    6aa8:	1c43      	adds	r3, r0, #1
    6aaa:	d103      	bne.n	6ab4 <_isatty_r+0x1c>
    6aac:	6823      	ldr	r3, [r4, #0]
    6aae:	2b00      	cmp	r3, #0
    6ab0:	d000      	beq.n	6ab4 <_isatty_r+0x1c>
    6ab2:	602b      	str	r3, [r5, #0]
    6ab4:	bd38      	pop	{r3, r4, r5, pc}
    6ab6:	46c0      	nop			; (mov r8, r8)
    6ab8:	20002f04 	.word	0x20002f04

00006abc <_lseek_r>:
    6abc:	b538      	push	{r3, r4, r5, lr}
    6abe:	4c08      	ldr	r4, [pc, #32]	; (6ae0 <_lseek_r+0x24>)
    6ac0:	1c05      	adds	r5, r0, #0
    6ac2:	2000      	movs	r0, #0
    6ac4:	6020      	str	r0, [r4, #0]
    6ac6:	1c08      	adds	r0, r1, #0
    6ac8:	1c11      	adds	r1, r2, #0
    6aca:	1c1a      	adds	r2, r3, #0
    6acc:	f7fd fa48 	bl	3f60 <_lseek>
    6ad0:	1c43      	adds	r3, r0, #1
    6ad2:	d103      	bne.n	6adc <_lseek_r+0x20>
    6ad4:	6823      	ldr	r3, [r4, #0]
    6ad6:	2b00      	cmp	r3, #0
    6ad8:	d000      	beq.n	6adc <_lseek_r+0x20>
    6ada:	602b      	str	r3, [r5, #0]
    6adc:	bd38      	pop	{r3, r4, r5, pc}
    6ade:	46c0      	nop			; (mov r8, r8)
    6ae0:	20002f04 	.word	0x20002f04

00006ae4 <_malloc_usable_size_r>:
    6ae4:	3904      	subs	r1, #4
    6ae6:	680b      	ldr	r3, [r1, #0]
    6ae8:	1f18      	subs	r0, r3, #4
    6aea:	2b00      	cmp	r3, #0
    6aec:	da02      	bge.n	6af4 <_malloc_usable_size_r+0x10>
    6aee:	58c8      	ldr	r0, [r1, r3]
    6af0:	181b      	adds	r3, r3, r0
    6af2:	1f18      	subs	r0, r3, #4
    6af4:	4770      	bx	lr
	...

00006af8 <_read_r>:
    6af8:	b538      	push	{r3, r4, r5, lr}
    6afa:	4c08      	ldr	r4, [pc, #32]	; (6b1c <_read_r+0x24>)
    6afc:	1c05      	adds	r5, r0, #0
    6afe:	2000      	movs	r0, #0
    6b00:	6020      	str	r0, [r4, #0]
    6b02:	1c08      	adds	r0, r1, #0
    6b04:	1c11      	adds	r1, r2, #0
    6b06:	1c1a      	adds	r2, r3, #0
    6b08:	f7fd f9c0 	bl	3e8c <_read>
    6b0c:	1c43      	adds	r3, r0, #1
    6b0e:	d103      	bne.n	6b18 <_read_r+0x20>
    6b10:	6823      	ldr	r3, [r4, #0]
    6b12:	2b00      	cmp	r3, #0
    6b14:	d000      	beq.n	6b18 <_read_r+0x20>
    6b16:	602b      	str	r3, [r5, #0]
    6b18:	bd38      	pop	{r3, r4, r5, pc}
    6b1a:	46c0      	nop			; (mov r8, r8)
    6b1c:	20002f04 	.word	0x20002f04

00006b20 <__gnu_thumb1_case_uqi>:
    6b20:	b402      	push	{r1}
    6b22:	4671      	mov	r1, lr
    6b24:	0849      	lsrs	r1, r1, #1
    6b26:	0049      	lsls	r1, r1, #1
    6b28:	5c09      	ldrb	r1, [r1, r0]
    6b2a:	0049      	lsls	r1, r1, #1
    6b2c:	448e      	add	lr, r1
    6b2e:	bc02      	pop	{r1}
    6b30:	4770      	bx	lr
    6b32:	46c0      	nop			; (mov r8, r8)

00006b34 <__aeabi_uidiv>:
    6b34:	2900      	cmp	r1, #0
    6b36:	d034      	beq.n	6ba2 <.udivsi3_skip_div0_test+0x6a>

00006b38 <.udivsi3_skip_div0_test>:
    6b38:	2301      	movs	r3, #1
    6b3a:	2200      	movs	r2, #0
    6b3c:	b410      	push	{r4}
    6b3e:	4288      	cmp	r0, r1
    6b40:	d32c      	bcc.n	6b9c <.udivsi3_skip_div0_test+0x64>
    6b42:	2401      	movs	r4, #1
    6b44:	0724      	lsls	r4, r4, #28
    6b46:	42a1      	cmp	r1, r4
    6b48:	d204      	bcs.n	6b54 <.udivsi3_skip_div0_test+0x1c>
    6b4a:	4281      	cmp	r1, r0
    6b4c:	d202      	bcs.n	6b54 <.udivsi3_skip_div0_test+0x1c>
    6b4e:	0109      	lsls	r1, r1, #4
    6b50:	011b      	lsls	r3, r3, #4
    6b52:	e7f8      	b.n	6b46 <.udivsi3_skip_div0_test+0xe>
    6b54:	00e4      	lsls	r4, r4, #3
    6b56:	42a1      	cmp	r1, r4
    6b58:	d204      	bcs.n	6b64 <.udivsi3_skip_div0_test+0x2c>
    6b5a:	4281      	cmp	r1, r0
    6b5c:	d202      	bcs.n	6b64 <.udivsi3_skip_div0_test+0x2c>
    6b5e:	0049      	lsls	r1, r1, #1
    6b60:	005b      	lsls	r3, r3, #1
    6b62:	e7f8      	b.n	6b56 <.udivsi3_skip_div0_test+0x1e>
    6b64:	4288      	cmp	r0, r1
    6b66:	d301      	bcc.n	6b6c <.udivsi3_skip_div0_test+0x34>
    6b68:	1a40      	subs	r0, r0, r1
    6b6a:	431a      	orrs	r2, r3
    6b6c:	084c      	lsrs	r4, r1, #1
    6b6e:	42a0      	cmp	r0, r4
    6b70:	d302      	bcc.n	6b78 <.udivsi3_skip_div0_test+0x40>
    6b72:	1b00      	subs	r0, r0, r4
    6b74:	085c      	lsrs	r4, r3, #1
    6b76:	4322      	orrs	r2, r4
    6b78:	088c      	lsrs	r4, r1, #2
    6b7a:	42a0      	cmp	r0, r4
    6b7c:	d302      	bcc.n	6b84 <.udivsi3_skip_div0_test+0x4c>
    6b7e:	1b00      	subs	r0, r0, r4
    6b80:	089c      	lsrs	r4, r3, #2
    6b82:	4322      	orrs	r2, r4
    6b84:	08cc      	lsrs	r4, r1, #3
    6b86:	42a0      	cmp	r0, r4
    6b88:	d302      	bcc.n	6b90 <.udivsi3_skip_div0_test+0x58>
    6b8a:	1b00      	subs	r0, r0, r4
    6b8c:	08dc      	lsrs	r4, r3, #3
    6b8e:	4322      	orrs	r2, r4
    6b90:	2800      	cmp	r0, #0
    6b92:	d003      	beq.n	6b9c <.udivsi3_skip_div0_test+0x64>
    6b94:	091b      	lsrs	r3, r3, #4
    6b96:	d001      	beq.n	6b9c <.udivsi3_skip_div0_test+0x64>
    6b98:	0909      	lsrs	r1, r1, #4
    6b9a:	e7e3      	b.n	6b64 <.udivsi3_skip_div0_test+0x2c>
    6b9c:	1c10      	adds	r0, r2, #0
    6b9e:	bc10      	pop	{r4}
    6ba0:	4770      	bx	lr
    6ba2:	2800      	cmp	r0, #0
    6ba4:	d001      	beq.n	6baa <.udivsi3_skip_div0_test+0x72>
    6ba6:	2000      	movs	r0, #0
    6ba8:	43c0      	mvns	r0, r0
    6baa:	b407      	push	{r0, r1, r2}
    6bac:	4802      	ldr	r0, [pc, #8]	; (6bb8 <.udivsi3_skip_div0_test+0x80>)
    6bae:	a102      	add	r1, pc, #8	; (adr r1, 6bb8 <.udivsi3_skip_div0_test+0x80>)
    6bb0:	1840      	adds	r0, r0, r1
    6bb2:	9002      	str	r0, [sp, #8]
    6bb4:	bd03      	pop	{r0, r1, pc}
    6bb6:	46c0      	nop			; (mov r8, r8)
    6bb8:	000000d9 	.word	0x000000d9

00006bbc <__aeabi_uidivmod>:
    6bbc:	2900      	cmp	r1, #0
    6bbe:	d0f0      	beq.n	6ba2 <.udivsi3_skip_div0_test+0x6a>
    6bc0:	b503      	push	{r0, r1, lr}
    6bc2:	f7ff ffb9 	bl	6b38 <.udivsi3_skip_div0_test>
    6bc6:	bc0e      	pop	{r1, r2, r3}
    6bc8:	4342      	muls	r2, r0
    6bca:	1a89      	subs	r1, r1, r2
    6bcc:	4718      	bx	r3
    6bce:	46c0      	nop			; (mov r8, r8)

00006bd0 <__aeabi_idiv>:
    6bd0:	2900      	cmp	r1, #0
    6bd2:	d041      	beq.n	6c58 <.divsi3_skip_div0_test+0x84>

00006bd4 <.divsi3_skip_div0_test>:
    6bd4:	b410      	push	{r4}
    6bd6:	1c04      	adds	r4, r0, #0
    6bd8:	404c      	eors	r4, r1
    6bda:	46a4      	mov	ip, r4
    6bdc:	2301      	movs	r3, #1
    6bde:	2200      	movs	r2, #0
    6be0:	2900      	cmp	r1, #0
    6be2:	d500      	bpl.n	6be6 <.divsi3_skip_div0_test+0x12>
    6be4:	4249      	negs	r1, r1
    6be6:	2800      	cmp	r0, #0
    6be8:	d500      	bpl.n	6bec <.divsi3_skip_div0_test+0x18>
    6bea:	4240      	negs	r0, r0
    6bec:	4288      	cmp	r0, r1
    6bee:	d32c      	bcc.n	6c4a <.divsi3_skip_div0_test+0x76>
    6bf0:	2401      	movs	r4, #1
    6bf2:	0724      	lsls	r4, r4, #28
    6bf4:	42a1      	cmp	r1, r4
    6bf6:	d204      	bcs.n	6c02 <.divsi3_skip_div0_test+0x2e>
    6bf8:	4281      	cmp	r1, r0
    6bfa:	d202      	bcs.n	6c02 <.divsi3_skip_div0_test+0x2e>
    6bfc:	0109      	lsls	r1, r1, #4
    6bfe:	011b      	lsls	r3, r3, #4
    6c00:	e7f8      	b.n	6bf4 <.divsi3_skip_div0_test+0x20>
    6c02:	00e4      	lsls	r4, r4, #3
    6c04:	42a1      	cmp	r1, r4
    6c06:	d204      	bcs.n	6c12 <.divsi3_skip_div0_test+0x3e>
    6c08:	4281      	cmp	r1, r0
    6c0a:	d202      	bcs.n	6c12 <.divsi3_skip_div0_test+0x3e>
    6c0c:	0049      	lsls	r1, r1, #1
    6c0e:	005b      	lsls	r3, r3, #1
    6c10:	e7f8      	b.n	6c04 <.divsi3_skip_div0_test+0x30>
    6c12:	4288      	cmp	r0, r1
    6c14:	d301      	bcc.n	6c1a <.divsi3_skip_div0_test+0x46>
    6c16:	1a40      	subs	r0, r0, r1
    6c18:	431a      	orrs	r2, r3
    6c1a:	084c      	lsrs	r4, r1, #1
    6c1c:	42a0      	cmp	r0, r4
    6c1e:	d302      	bcc.n	6c26 <.divsi3_skip_div0_test+0x52>
    6c20:	1b00      	subs	r0, r0, r4
    6c22:	085c      	lsrs	r4, r3, #1
    6c24:	4322      	orrs	r2, r4
    6c26:	088c      	lsrs	r4, r1, #2
    6c28:	42a0      	cmp	r0, r4
    6c2a:	d302      	bcc.n	6c32 <.divsi3_skip_div0_test+0x5e>
    6c2c:	1b00      	subs	r0, r0, r4
    6c2e:	089c      	lsrs	r4, r3, #2
    6c30:	4322      	orrs	r2, r4
    6c32:	08cc      	lsrs	r4, r1, #3
    6c34:	42a0      	cmp	r0, r4
    6c36:	d302      	bcc.n	6c3e <.divsi3_skip_div0_test+0x6a>
    6c38:	1b00      	subs	r0, r0, r4
    6c3a:	08dc      	lsrs	r4, r3, #3
    6c3c:	4322      	orrs	r2, r4
    6c3e:	2800      	cmp	r0, #0
    6c40:	d003      	beq.n	6c4a <.divsi3_skip_div0_test+0x76>
    6c42:	091b      	lsrs	r3, r3, #4
    6c44:	d001      	beq.n	6c4a <.divsi3_skip_div0_test+0x76>
    6c46:	0909      	lsrs	r1, r1, #4
    6c48:	e7e3      	b.n	6c12 <.divsi3_skip_div0_test+0x3e>
    6c4a:	1c10      	adds	r0, r2, #0
    6c4c:	4664      	mov	r4, ip
    6c4e:	2c00      	cmp	r4, #0
    6c50:	d500      	bpl.n	6c54 <.divsi3_skip_div0_test+0x80>
    6c52:	4240      	negs	r0, r0
    6c54:	bc10      	pop	{r4}
    6c56:	4770      	bx	lr
    6c58:	2800      	cmp	r0, #0
    6c5a:	d006      	beq.n	6c6a <.divsi3_skip_div0_test+0x96>
    6c5c:	db03      	blt.n	6c66 <.divsi3_skip_div0_test+0x92>
    6c5e:	2000      	movs	r0, #0
    6c60:	43c0      	mvns	r0, r0
    6c62:	0840      	lsrs	r0, r0, #1
    6c64:	e001      	b.n	6c6a <.divsi3_skip_div0_test+0x96>
    6c66:	2080      	movs	r0, #128	; 0x80
    6c68:	0600      	lsls	r0, r0, #24
    6c6a:	b407      	push	{r0, r1, r2}
    6c6c:	4802      	ldr	r0, [pc, #8]	; (6c78 <.divsi3_skip_div0_test+0xa4>)
    6c6e:	a102      	add	r1, pc, #8	; (adr r1, 6c78 <.divsi3_skip_div0_test+0xa4>)
    6c70:	1840      	adds	r0, r0, r1
    6c72:	9002      	str	r0, [sp, #8]
    6c74:	bd03      	pop	{r0, r1, pc}
    6c76:	46c0      	nop			; (mov r8, r8)
    6c78:	00000019 	.word	0x00000019

00006c7c <__aeabi_idivmod>:
    6c7c:	2900      	cmp	r1, #0
    6c7e:	d0eb      	beq.n	6c58 <.divsi3_skip_div0_test+0x84>
    6c80:	b503      	push	{r0, r1, lr}
    6c82:	f7ff ffa7 	bl	6bd4 <.divsi3_skip_div0_test>
    6c86:	bc0e      	pop	{r1, r2, r3}
    6c88:	4342      	muls	r2, r0
    6c8a:	1a89      	subs	r1, r1, r2
    6c8c:	4718      	bx	r3
    6c8e:	46c0      	nop			; (mov r8, r8)

00006c90 <__aeabi_idiv0>:
    6c90:	4770      	bx	lr
    6c92:	46c0      	nop			; (mov r8, r8)

00006c94 <__aeabi_cdrcmple>:
    6c94:	4684      	mov	ip, r0
    6c96:	1c10      	adds	r0, r2, #0
    6c98:	4662      	mov	r2, ip
    6c9a:	468c      	mov	ip, r1
    6c9c:	1c19      	adds	r1, r3, #0
    6c9e:	4663      	mov	r3, ip
    6ca0:	e000      	b.n	6ca4 <__aeabi_cdcmpeq>
    6ca2:	46c0      	nop			; (mov r8, r8)

00006ca4 <__aeabi_cdcmpeq>:
    6ca4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    6ca6:	f001 fa65 	bl	8174 <__ledf2>
    6caa:	2800      	cmp	r0, #0
    6cac:	d401      	bmi.n	6cb2 <__aeabi_cdcmpeq+0xe>
    6cae:	2100      	movs	r1, #0
    6cb0:	42c8      	cmn	r0, r1
    6cb2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00006cb4 <__aeabi_dcmpeq>:
    6cb4:	b510      	push	{r4, lr}
    6cb6:	f001 f995 	bl	7fe4 <__eqdf2>
    6cba:	4240      	negs	r0, r0
    6cbc:	3001      	adds	r0, #1
    6cbe:	bd10      	pop	{r4, pc}

00006cc0 <__aeabi_dcmplt>:
    6cc0:	b510      	push	{r4, lr}
    6cc2:	f001 fa57 	bl	8174 <__ledf2>
    6cc6:	2800      	cmp	r0, #0
    6cc8:	db01      	blt.n	6cce <__aeabi_dcmplt+0xe>
    6cca:	2000      	movs	r0, #0
    6ccc:	bd10      	pop	{r4, pc}
    6cce:	2001      	movs	r0, #1
    6cd0:	bd10      	pop	{r4, pc}
    6cd2:	46c0      	nop			; (mov r8, r8)

00006cd4 <__aeabi_dcmple>:
    6cd4:	b510      	push	{r4, lr}
    6cd6:	f001 fa4d 	bl	8174 <__ledf2>
    6cda:	2800      	cmp	r0, #0
    6cdc:	dd01      	ble.n	6ce2 <__aeabi_dcmple+0xe>
    6cde:	2000      	movs	r0, #0
    6ce0:	bd10      	pop	{r4, pc}
    6ce2:	2001      	movs	r0, #1
    6ce4:	bd10      	pop	{r4, pc}
    6ce6:	46c0      	nop			; (mov r8, r8)

00006ce8 <__aeabi_dcmpgt>:
    6ce8:	b510      	push	{r4, lr}
    6cea:	f001 f9c5 	bl	8078 <__gedf2>
    6cee:	2800      	cmp	r0, #0
    6cf0:	dc01      	bgt.n	6cf6 <__aeabi_dcmpgt+0xe>
    6cf2:	2000      	movs	r0, #0
    6cf4:	bd10      	pop	{r4, pc}
    6cf6:	2001      	movs	r0, #1
    6cf8:	bd10      	pop	{r4, pc}
    6cfa:	46c0      	nop			; (mov r8, r8)

00006cfc <__aeabi_dcmpge>:
    6cfc:	b510      	push	{r4, lr}
    6cfe:	f001 f9bb 	bl	8078 <__gedf2>
    6d02:	2800      	cmp	r0, #0
    6d04:	da01      	bge.n	6d0a <__aeabi_dcmpge+0xe>
    6d06:	2000      	movs	r0, #0
    6d08:	bd10      	pop	{r4, pc}
    6d0a:	2001      	movs	r0, #1
    6d0c:	bd10      	pop	{r4, pc}
    6d0e:	46c0      	nop			; (mov r8, r8)

00006d10 <__aeabi_cfrcmple>:
    6d10:	4684      	mov	ip, r0
    6d12:	1c08      	adds	r0, r1, #0
    6d14:	4661      	mov	r1, ip
    6d16:	e7ff      	b.n	6d18 <__aeabi_cfcmpeq>

00006d18 <__aeabi_cfcmpeq>:
    6d18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    6d1a:	f000 f8df 	bl	6edc <__lesf2>
    6d1e:	2800      	cmp	r0, #0
    6d20:	d401      	bmi.n	6d26 <__aeabi_cfcmpeq+0xe>
    6d22:	2100      	movs	r1, #0
    6d24:	42c8      	cmn	r0, r1
    6d26:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00006d28 <__aeabi_fcmpeq>:
    6d28:	b510      	push	{r4, lr}
    6d2a:	f000 f865 	bl	6df8 <__eqsf2>
    6d2e:	4240      	negs	r0, r0
    6d30:	3001      	adds	r0, #1
    6d32:	bd10      	pop	{r4, pc}

00006d34 <__aeabi_fcmplt>:
    6d34:	b510      	push	{r4, lr}
    6d36:	f000 f8d1 	bl	6edc <__lesf2>
    6d3a:	2800      	cmp	r0, #0
    6d3c:	db01      	blt.n	6d42 <__aeabi_fcmplt+0xe>
    6d3e:	2000      	movs	r0, #0
    6d40:	bd10      	pop	{r4, pc}
    6d42:	2001      	movs	r0, #1
    6d44:	bd10      	pop	{r4, pc}
    6d46:	46c0      	nop			; (mov r8, r8)

00006d48 <__aeabi_fcmple>:
    6d48:	b510      	push	{r4, lr}
    6d4a:	f000 f8c7 	bl	6edc <__lesf2>
    6d4e:	2800      	cmp	r0, #0
    6d50:	dd01      	ble.n	6d56 <__aeabi_fcmple+0xe>
    6d52:	2000      	movs	r0, #0
    6d54:	bd10      	pop	{r4, pc}
    6d56:	2001      	movs	r0, #1
    6d58:	bd10      	pop	{r4, pc}
    6d5a:	46c0      	nop			; (mov r8, r8)

00006d5c <__aeabi_fcmpgt>:
    6d5c:	b510      	push	{r4, lr}
    6d5e:	f000 f875 	bl	6e4c <__gesf2>
    6d62:	2800      	cmp	r0, #0
    6d64:	dc01      	bgt.n	6d6a <__aeabi_fcmpgt+0xe>
    6d66:	2000      	movs	r0, #0
    6d68:	bd10      	pop	{r4, pc}
    6d6a:	2001      	movs	r0, #1
    6d6c:	bd10      	pop	{r4, pc}
    6d6e:	46c0      	nop			; (mov r8, r8)

00006d70 <__aeabi_fcmpge>:
    6d70:	b510      	push	{r4, lr}
    6d72:	f000 f86b 	bl	6e4c <__gesf2>
    6d76:	2800      	cmp	r0, #0
    6d78:	da01      	bge.n	6d7e <__aeabi_fcmpge+0xe>
    6d7a:	2000      	movs	r0, #0
    6d7c:	bd10      	pop	{r4, pc}
    6d7e:	2001      	movs	r0, #1
    6d80:	bd10      	pop	{r4, pc}
    6d82:	46c0      	nop			; (mov r8, r8)

00006d84 <__aeabi_f2uiz>:
    6d84:	219e      	movs	r1, #158	; 0x9e
    6d86:	b510      	push	{r4, lr}
    6d88:	05c9      	lsls	r1, r1, #23
    6d8a:	1c04      	adds	r4, r0, #0
    6d8c:	f7ff fff0 	bl	6d70 <__aeabi_fcmpge>
    6d90:	2800      	cmp	r0, #0
    6d92:	d103      	bne.n	6d9c <__aeabi_f2uiz+0x18>
    6d94:	1c20      	adds	r0, r4, #0
    6d96:	f000 fa63 	bl	7260 <__aeabi_f2iz>
    6d9a:	bd10      	pop	{r4, pc}
    6d9c:	219e      	movs	r1, #158	; 0x9e
    6d9e:	05c9      	lsls	r1, r1, #23
    6da0:	1c20      	adds	r0, r4, #0
    6da2:	f000 f8e7 	bl	6f74 <__aeabi_fsub>
    6da6:	f000 fa5b 	bl	7260 <__aeabi_f2iz>
    6daa:	2380      	movs	r3, #128	; 0x80
    6dac:	061b      	lsls	r3, r3, #24
    6dae:	18c0      	adds	r0, r0, r3
    6db0:	e7f3      	b.n	6d9a <__aeabi_f2uiz+0x16>
    6db2:	46c0      	nop			; (mov r8, r8)
    6db4:	0000      	movs	r0, r0
	...

00006db8 <__aeabi_d2uiz>:
    6db8:	b538      	push	{r3, r4, r5, lr}
    6dba:	4b0e      	ldr	r3, [pc, #56]	; (6df4 <__aeabi_d2uiz+0x3c>)
    6dbc:	4a0c      	ldr	r2, [pc, #48]	; (6df0 <__aeabi_d2uiz+0x38>)
    6dbe:	1c04      	adds	r4, r0, #0
    6dc0:	1c0d      	adds	r5, r1, #0
    6dc2:	f7ff ff9b 	bl	6cfc <__aeabi_dcmpge>
    6dc6:	2800      	cmp	r0, #0
    6dc8:	d104      	bne.n	6dd4 <__aeabi_d2uiz+0x1c>
    6dca:	1c20      	adds	r0, r4, #0
    6dcc:	1c29      	adds	r1, r5, #0
    6dce:	f002 f813 	bl	8df8 <__aeabi_d2iz>
    6dd2:	bd38      	pop	{r3, r4, r5, pc}
    6dd4:	4b07      	ldr	r3, [pc, #28]	; (6df4 <__aeabi_d2uiz+0x3c>)
    6dd6:	4a06      	ldr	r2, [pc, #24]	; (6df0 <__aeabi_d2uiz+0x38>)
    6dd8:	1c20      	adds	r0, r4, #0
    6dda:	1c29      	adds	r1, r5, #0
    6ddc:	f001 fcd8 	bl	8790 <__aeabi_dsub>
    6de0:	f002 f80a 	bl	8df8 <__aeabi_d2iz>
    6de4:	2380      	movs	r3, #128	; 0x80
    6de6:	061b      	lsls	r3, r3, #24
    6de8:	18c0      	adds	r0, r0, r3
    6dea:	e7f2      	b.n	6dd2 <__aeabi_d2uiz+0x1a>
    6dec:	46c0      	nop			; (mov r8, r8)
    6dee:	46c0      	nop			; (mov r8, r8)
    6df0:	00000000 	.word	0x00000000
    6df4:	41e00000 	.word	0x41e00000

00006df8 <__eqsf2>:
    6df8:	024a      	lsls	r2, r1, #9
    6dfa:	0243      	lsls	r3, r0, #9
    6dfc:	b570      	push	{r4, r5, r6, lr}
    6dfe:	0a5c      	lsrs	r4, r3, #9
    6e00:	0a55      	lsrs	r5, r2, #9
    6e02:	0043      	lsls	r3, r0, #1
    6e04:	004a      	lsls	r2, r1, #1
    6e06:	0e1b      	lsrs	r3, r3, #24
    6e08:	0fc6      	lsrs	r6, r0, #31
    6e0a:	0e12      	lsrs	r2, r2, #24
    6e0c:	0fc9      	lsrs	r1, r1, #31
    6e0e:	2bff      	cmp	r3, #255	; 0xff
    6e10:	d005      	beq.n	6e1e <__eqsf2+0x26>
    6e12:	2aff      	cmp	r2, #255	; 0xff
    6e14:	d008      	beq.n	6e28 <__eqsf2+0x30>
    6e16:	2001      	movs	r0, #1
    6e18:	4293      	cmp	r3, r2
    6e1a:	d00b      	beq.n	6e34 <__eqsf2+0x3c>
    6e1c:	bd70      	pop	{r4, r5, r6, pc}
    6e1e:	2001      	movs	r0, #1
    6e20:	2c00      	cmp	r4, #0
    6e22:	d1fb      	bne.n	6e1c <__eqsf2+0x24>
    6e24:	2aff      	cmp	r2, #255	; 0xff
    6e26:	d1f6      	bne.n	6e16 <__eqsf2+0x1e>
    6e28:	2001      	movs	r0, #1
    6e2a:	2d00      	cmp	r5, #0
    6e2c:	d1f6      	bne.n	6e1c <__eqsf2+0x24>
    6e2e:	2001      	movs	r0, #1
    6e30:	4293      	cmp	r3, r2
    6e32:	d1f3      	bne.n	6e1c <__eqsf2+0x24>
    6e34:	42ac      	cmp	r4, r5
    6e36:	d1f1      	bne.n	6e1c <__eqsf2+0x24>
    6e38:	428e      	cmp	r6, r1
    6e3a:	d005      	beq.n	6e48 <__eqsf2+0x50>
    6e3c:	2b00      	cmp	r3, #0
    6e3e:	d1ed      	bne.n	6e1c <__eqsf2+0x24>
    6e40:	1c20      	adds	r0, r4, #0
    6e42:	1e44      	subs	r4, r0, #1
    6e44:	41a0      	sbcs	r0, r4
    6e46:	e7e9      	b.n	6e1c <__eqsf2+0x24>
    6e48:	2000      	movs	r0, #0
    6e4a:	e7e7      	b.n	6e1c <__eqsf2+0x24>

00006e4c <__gesf2>:
    6e4c:	024a      	lsls	r2, r1, #9
    6e4e:	0243      	lsls	r3, r0, #9
    6e50:	b5f0      	push	{r4, r5, r6, r7, lr}
    6e52:	0a5c      	lsrs	r4, r3, #9
    6e54:	0a55      	lsrs	r5, r2, #9
    6e56:	0043      	lsls	r3, r0, #1
    6e58:	004a      	lsls	r2, r1, #1
    6e5a:	0e1b      	lsrs	r3, r3, #24
    6e5c:	0fc6      	lsrs	r6, r0, #31
    6e5e:	0e12      	lsrs	r2, r2, #24
    6e60:	0fc9      	lsrs	r1, r1, #31
    6e62:	2bff      	cmp	r3, #255	; 0xff
    6e64:	d031      	beq.n	6eca <__gesf2+0x7e>
    6e66:	2aff      	cmp	r2, #255	; 0xff
    6e68:	d034      	beq.n	6ed4 <__gesf2+0x88>
    6e6a:	2b00      	cmp	r3, #0
    6e6c:	d116      	bne.n	6e9c <__gesf2+0x50>
    6e6e:	4260      	negs	r0, r4
    6e70:	4160      	adcs	r0, r4
    6e72:	4684      	mov	ip, r0
    6e74:	2a00      	cmp	r2, #0
    6e76:	d014      	beq.n	6ea2 <__gesf2+0x56>
    6e78:	2800      	cmp	r0, #0
    6e7a:	d120      	bne.n	6ebe <__gesf2+0x72>
    6e7c:	428e      	cmp	r6, r1
    6e7e:	d117      	bne.n	6eb0 <__gesf2+0x64>
    6e80:	4293      	cmp	r3, r2
    6e82:	dc15      	bgt.n	6eb0 <__gesf2+0x64>
    6e84:	db04      	blt.n	6e90 <__gesf2+0x44>
    6e86:	42ac      	cmp	r4, r5
    6e88:	d812      	bhi.n	6eb0 <__gesf2+0x64>
    6e8a:	2000      	movs	r0, #0
    6e8c:	42ac      	cmp	r4, r5
    6e8e:	d212      	bcs.n	6eb6 <__gesf2+0x6a>
    6e90:	4270      	negs	r0, r6
    6e92:	4170      	adcs	r0, r6
    6e94:	4240      	negs	r0, r0
    6e96:	2301      	movs	r3, #1
    6e98:	4318      	orrs	r0, r3
    6e9a:	e00c      	b.n	6eb6 <__gesf2+0x6a>
    6e9c:	2a00      	cmp	r2, #0
    6e9e:	d1ed      	bne.n	6e7c <__gesf2+0x30>
    6ea0:	4694      	mov	ip, r2
    6ea2:	426f      	negs	r7, r5
    6ea4:	416f      	adcs	r7, r5
    6ea6:	4660      	mov	r0, ip
    6ea8:	2800      	cmp	r0, #0
    6eaa:	d105      	bne.n	6eb8 <__gesf2+0x6c>
    6eac:	2f00      	cmp	r7, #0
    6eae:	d0e5      	beq.n	6e7c <__gesf2+0x30>
    6eb0:	4270      	negs	r0, r6
    6eb2:	2301      	movs	r3, #1
    6eb4:	4318      	orrs	r0, r3
    6eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6eb8:	2000      	movs	r0, #0
    6eba:	2f00      	cmp	r7, #0
    6ebc:	d1fb      	bne.n	6eb6 <__gesf2+0x6a>
    6ebe:	4248      	negs	r0, r1
    6ec0:	4148      	adcs	r0, r1
    6ec2:	4240      	negs	r0, r0
    6ec4:	2301      	movs	r3, #1
    6ec6:	4318      	orrs	r0, r3
    6ec8:	e7f5      	b.n	6eb6 <__gesf2+0x6a>
    6eca:	2c00      	cmp	r4, #0
    6ecc:	d0cb      	beq.n	6e66 <__gesf2+0x1a>
    6ece:	2002      	movs	r0, #2
    6ed0:	4240      	negs	r0, r0
    6ed2:	e7f0      	b.n	6eb6 <__gesf2+0x6a>
    6ed4:	2d00      	cmp	r5, #0
    6ed6:	d0c8      	beq.n	6e6a <__gesf2+0x1e>
    6ed8:	e7f9      	b.n	6ece <__gesf2+0x82>
    6eda:	46c0      	nop			; (mov r8, r8)

00006edc <__lesf2>:
    6edc:	024a      	lsls	r2, r1, #9
    6ede:	0243      	lsls	r3, r0, #9
    6ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
    6ee2:	0a5c      	lsrs	r4, r3, #9
    6ee4:	0a55      	lsrs	r5, r2, #9
    6ee6:	0043      	lsls	r3, r0, #1
    6ee8:	004a      	lsls	r2, r1, #1
    6eea:	0e1b      	lsrs	r3, r3, #24
    6eec:	0fc6      	lsrs	r6, r0, #31
    6eee:	0e12      	lsrs	r2, r2, #24
    6ef0:	0fc9      	lsrs	r1, r1, #31
    6ef2:	2bff      	cmp	r3, #255	; 0xff
    6ef4:	d027      	beq.n	6f46 <__lesf2+0x6a>
    6ef6:	2aff      	cmp	r2, #255	; 0xff
    6ef8:	d029      	beq.n	6f4e <__lesf2+0x72>
    6efa:	2b00      	cmp	r3, #0
    6efc:	d010      	beq.n	6f20 <__lesf2+0x44>
    6efe:	2a00      	cmp	r2, #0
    6f00:	d115      	bne.n	6f2e <__lesf2+0x52>
    6f02:	4694      	mov	ip, r2
    6f04:	426f      	negs	r7, r5
    6f06:	416f      	adcs	r7, r5
    6f08:	4660      	mov	r0, ip
    6f0a:	2800      	cmp	r0, #0
    6f0c:	d015      	beq.n	6f3a <__lesf2+0x5e>
    6f0e:	2000      	movs	r0, #0
    6f10:	2f00      	cmp	r7, #0
    6f12:	d104      	bne.n	6f1e <__lesf2+0x42>
    6f14:	4248      	negs	r0, r1
    6f16:	4148      	adcs	r0, r1
    6f18:	4240      	negs	r0, r0
    6f1a:	2301      	movs	r3, #1
    6f1c:	4318      	orrs	r0, r3
    6f1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6f20:	4260      	negs	r0, r4
    6f22:	4160      	adcs	r0, r4
    6f24:	4684      	mov	ip, r0
    6f26:	2a00      	cmp	r2, #0
    6f28:	d0ec      	beq.n	6f04 <__lesf2+0x28>
    6f2a:	2800      	cmp	r0, #0
    6f2c:	d1f2      	bne.n	6f14 <__lesf2+0x38>
    6f2e:	428e      	cmp	r6, r1
    6f30:	d011      	beq.n	6f56 <__lesf2+0x7a>
    6f32:	4270      	negs	r0, r6
    6f34:	2301      	movs	r3, #1
    6f36:	4318      	orrs	r0, r3
    6f38:	e7f1      	b.n	6f1e <__lesf2+0x42>
    6f3a:	2f00      	cmp	r7, #0
    6f3c:	d0f7      	beq.n	6f2e <__lesf2+0x52>
    6f3e:	4270      	negs	r0, r6
    6f40:	2301      	movs	r3, #1
    6f42:	4318      	orrs	r0, r3
    6f44:	e7eb      	b.n	6f1e <__lesf2+0x42>
    6f46:	2002      	movs	r0, #2
    6f48:	2c00      	cmp	r4, #0
    6f4a:	d1e8      	bne.n	6f1e <__lesf2+0x42>
    6f4c:	e7d3      	b.n	6ef6 <__lesf2+0x1a>
    6f4e:	2002      	movs	r0, #2
    6f50:	2d00      	cmp	r5, #0
    6f52:	d1e4      	bne.n	6f1e <__lesf2+0x42>
    6f54:	e7d1      	b.n	6efa <__lesf2+0x1e>
    6f56:	4293      	cmp	r3, r2
    6f58:	dceb      	bgt.n	6f32 <__lesf2+0x56>
    6f5a:	db04      	blt.n	6f66 <__lesf2+0x8a>
    6f5c:	42ac      	cmp	r4, r5
    6f5e:	d8e8      	bhi.n	6f32 <__lesf2+0x56>
    6f60:	2000      	movs	r0, #0
    6f62:	42ac      	cmp	r4, r5
    6f64:	d2db      	bcs.n	6f1e <__lesf2+0x42>
    6f66:	4270      	negs	r0, r6
    6f68:	4170      	adcs	r0, r6
    6f6a:	4240      	negs	r0, r0
    6f6c:	2301      	movs	r3, #1
    6f6e:	4318      	orrs	r0, r3
    6f70:	e7d5      	b.n	6f1e <__lesf2+0x42>
    6f72:	46c0      	nop			; (mov r8, r8)

00006f74 <__aeabi_fsub>:
    6f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6f76:	0fc2      	lsrs	r2, r0, #31
    6f78:	0243      	lsls	r3, r0, #9
    6f7a:	0044      	lsls	r4, r0, #1
    6f7c:	024d      	lsls	r5, r1, #9
    6f7e:	0048      	lsls	r0, r1, #1
    6f80:	0e24      	lsrs	r4, r4, #24
    6f82:	1c16      	adds	r6, r2, #0
    6f84:	099b      	lsrs	r3, r3, #6
    6f86:	0e00      	lsrs	r0, r0, #24
    6f88:	0fc9      	lsrs	r1, r1, #31
    6f8a:	09ad      	lsrs	r5, r5, #6
    6f8c:	28ff      	cmp	r0, #255	; 0xff
    6f8e:	d100      	bne.n	6f92 <__aeabi_fsub+0x1e>
    6f90:	e083      	b.n	709a <__aeabi_fsub+0x126>
    6f92:	2701      	movs	r7, #1
    6f94:	4079      	eors	r1, r7
    6f96:	428a      	cmp	r2, r1
    6f98:	d05c      	beq.n	7054 <__aeabi_fsub+0xe0>
    6f9a:	1a22      	subs	r2, r4, r0
    6f9c:	2a00      	cmp	r2, #0
    6f9e:	dc00      	bgt.n	6fa2 <__aeabi_fsub+0x2e>
    6fa0:	e08e      	b.n	70c0 <__aeabi_fsub+0x14c>
    6fa2:	2800      	cmp	r0, #0
    6fa4:	d11e      	bne.n	6fe4 <__aeabi_fsub+0x70>
    6fa6:	2d00      	cmp	r5, #0
    6fa8:	d000      	beq.n	6fac <__aeabi_fsub+0x38>
    6faa:	e07a      	b.n	70a2 <__aeabi_fsub+0x12e>
    6fac:	0758      	lsls	r0, r3, #29
    6fae:	d004      	beq.n	6fba <__aeabi_fsub+0x46>
    6fb0:	220f      	movs	r2, #15
    6fb2:	401a      	ands	r2, r3
    6fb4:	2a04      	cmp	r2, #4
    6fb6:	d000      	beq.n	6fba <__aeabi_fsub+0x46>
    6fb8:	3304      	adds	r3, #4
    6fba:	2180      	movs	r1, #128	; 0x80
    6fbc:	04c9      	lsls	r1, r1, #19
    6fbe:	2201      	movs	r2, #1
    6fc0:	4019      	ands	r1, r3
    6fc2:	4032      	ands	r2, r6
    6fc4:	2900      	cmp	r1, #0
    6fc6:	d03a      	beq.n	703e <__aeabi_fsub+0xca>
    6fc8:	3401      	adds	r4, #1
    6fca:	2cff      	cmp	r4, #255	; 0xff
    6fcc:	d100      	bne.n	6fd0 <__aeabi_fsub+0x5c>
    6fce:	e083      	b.n	70d8 <__aeabi_fsub+0x164>
    6fd0:	019b      	lsls	r3, r3, #6
    6fd2:	0a5b      	lsrs	r3, r3, #9
    6fd4:	025b      	lsls	r3, r3, #9
    6fd6:	b2e4      	uxtb	r4, r4
    6fd8:	05e4      	lsls	r4, r4, #23
    6fda:	0a58      	lsrs	r0, r3, #9
    6fdc:	07d2      	lsls	r2, r2, #31
    6fde:	4320      	orrs	r0, r4
    6fe0:	4310      	orrs	r0, r2
    6fe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6fe4:	2cff      	cmp	r4, #255	; 0xff
    6fe6:	d0e1      	beq.n	6fac <__aeabi_fsub+0x38>
    6fe8:	2180      	movs	r1, #128	; 0x80
    6fea:	04c9      	lsls	r1, r1, #19
    6fec:	430d      	orrs	r5, r1
    6fee:	2a1b      	cmp	r2, #27
    6ff0:	dd00      	ble.n	6ff4 <__aeabi_fsub+0x80>
    6ff2:	e131      	b.n	7258 <__aeabi_fsub+0x2e4>
    6ff4:	1c29      	adds	r1, r5, #0
    6ff6:	2020      	movs	r0, #32
    6ff8:	40d1      	lsrs	r1, r2
    6ffa:	1a82      	subs	r2, r0, r2
    6ffc:	4095      	lsls	r5, r2
    6ffe:	1e6a      	subs	r2, r5, #1
    7000:	4195      	sbcs	r5, r2
    7002:	430d      	orrs	r5, r1
    7004:	1b5b      	subs	r3, r3, r5
    7006:	0158      	lsls	r0, r3, #5
    7008:	d5d0      	bpl.n	6fac <__aeabi_fsub+0x38>
    700a:	019b      	lsls	r3, r3, #6
    700c:	099f      	lsrs	r7, r3, #6
    700e:	1c38      	adds	r0, r7, #0
    7010:	f001 ffea 	bl	8fe8 <__clzsi2>
    7014:	1f42      	subs	r2, r0, #5
    7016:	4097      	lsls	r7, r2
    7018:	4294      	cmp	r4, r2
    701a:	dc5f      	bgt.n	70dc <__aeabi_fsub+0x168>
    701c:	1b14      	subs	r4, r2, r4
    701e:	231f      	movs	r3, #31
    7020:	1b1b      	subs	r3, r3, r4
    7022:	1c3a      	adds	r2, r7, #0
    7024:	409f      	lsls	r7, r3
    7026:	1c61      	adds	r1, r4, #1
    7028:	1c3b      	adds	r3, r7, #0
    702a:	40ca      	lsrs	r2, r1
    702c:	1e5f      	subs	r7, r3, #1
    702e:	41bb      	sbcs	r3, r7
    7030:	4313      	orrs	r3, r2
    7032:	2400      	movs	r4, #0
    7034:	e7ba      	b.n	6fac <__aeabi_fsub+0x38>
    7036:	1e13      	subs	r3, r2, #0
    7038:	d1b8      	bne.n	6fac <__aeabi_fsub+0x38>
    703a:	2300      	movs	r3, #0
    703c:	2200      	movs	r2, #0
    703e:	08db      	lsrs	r3, r3, #3
    7040:	2cff      	cmp	r4, #255	; 0xff
    7042:	d104      	bne.n	704e <__aeabi_fsub+0xda>
    7044:	2b00      	cmp	r3, #0
    7046:	d047      	beq.n	70d8 <__aeabi_fsub+0x164>
    7048:	2080      	movs	r0, #128	; 0x80
    704a:	03c0      	lsls	r0, r0, #15
    704c:	4303      	orrs	r3, r0
    704e:	025b      	lsls	r3, r3, #9
    7050:	0a5b      	lsrs	r3, r3, #9
    7052:	e7bf      	b.n	6fd4 <__aeabi_fsub+0x60>
    7054:	1a21      	subs	r1, r4, r0
    7056:	2900      	cmp	r1, #0
    7058:	dd44      	ble.n	70e4 <__aeabi_fsub+0x170>
    705a:	2800      	cmp	r0, #0
    705c:	d027      	beq.n	70ae <__aeabi_fsub+0x13a>
    705e:	2cff      	cmp	r4, #255	; 0xff
    7060:	d0a4      	beq.n	6fac <__aeabi_fsub+0x38>
    7062:	2080      	movs	r0, #128	; 0x80
    7064:	04c0      	lsls	r0, r0, #19
    7066:	4305      	orrs	r5, r0
    7068:	291b      	cmp	r1, #27
    706a:	dd00      	ble.n	706e <__aeabi_fsub+0xfa>
    706c:	e0f2      	b.n	7254 <__aeabi_fsub+0x2e0>
    706e:	1c28      	adds	r0, r5, #0
    7070:	2720      	movs	r7, #32
    7072:	40c8      	lsrs	r0, r1
    7074:	1a79      	subs	r1, r7, r1
    7076:	408d      	lsls	r5, r1
    7078:	1e69      	subs	r1, r5, #1
    707a:	418d      	sbcs	r5, r1
    707c:	4305      	orrs	r5, r0
    707e:	195b      	adds	r3, r3, r5
    7080:	0159      	lsls	r1, r3, #5
    7082:	d400      	bmi.n	7086 <__aeabi_fsub+0x112>
    7084:	e792      	b.n	6fac <__aeabi_fsub+0x38>
    7086:	3401      	adds	r4, #1
    7088:	2cff      	cmp	r4, #255	; 0xff
    708a:	d059      	beq.n	7140 <__aeabi_fsub+0x1cc>
    708c:	4973      	ldr	r1, [pc, #460]	; (725c <__aeabi_fsub+0x2e8>)
    708e:	2201      	movs	r2, #1
    7090:	401a      	ands	r2, r3
    7092:	400b      	ands	r3, r1
    7094:	085b      	lsrs	r3, r3, #1
    7096:	4313      	orrs	r3, r2
    7098:	e788      	b.n	6fac <__aeabi_fsub+0x38>
    709a:	2d00      	cmp	r5, #0
    709c:	d000      	beq.n	70a0 <__aeabi_fsub+0x12c>
    709e:	e77a      	b.n	6f96 <__aeabi_fsub+0x22>
    70a0:	e777      	b.n	6f92 <__aeabi_fsub+0x1e>
    70a2:	3a01      	subs	r2, #1
    70a4:	2a00      	cmp	r2, #0
    70a6:	d0ad      	beq.n	7004 <__aeabi_fsub+0x90>
    70a8:	2cff      	cmp	r4, #255	; 0xff
    70aa:	d1a0      	bne.n	6fee <__aeabi_fsub+0x7a>
    70ac:	e77e      	b.n	6fac <__aeabi_fsub+0x38>
    70ae:	2d00      	cmp	r5, #0
    70b0:	d100      	bne.n	70b4 <__aeabi_fsub+0x140>
    70b2:	e77b      	b.n	6fac <__aeabi_fsub+0x38>
    70b4:	3901      	subs	r1, #1
    70b6:	2900      	cmp	r1, #0
    70b8:	d0e1      	beq.n	707e <__aeabi_fsub+0x10a>
    70ba:	2cff      	cmp	r4, #255	; 0xff
    70bc:	d1d4      	bne.n	7068 <__aeabi_fsub+0xf4>
    70be:	e775      	b.n	6fac <__aeabi_fsub+0x38>
    70c0:	2a00      	cmp	r2, #0
    70c2:	d11b      	bne.n	70fc <__aeabi_fsub+0x188>
    70c4:	1c62      	adds	r2, r4, #1
    70c6:	b2d2      	uxtb	r2, r2
    70c8:	2a01      	cmp	r2, #1
    70ca:	dd4b      	ble.n	7164 <__aeabi_fsub+0x1f0>
    70cc:	1b5f      	subs	r7, r3, r5
    70ce:	017a      	lsls	r2, r7, #5
    70d0:	d523      	bpl.n	711a <__aeabi_fsub+0x1a6>
    70d2:	1aef      	subs	r7, r5, r3
    70d4:	1c0e      	adds	r6, r1, #0
    70d6:	e79a      	b.n	700e <__aeabi_fsub+0x9a>
    70d8:	2300      	movs	r3, #0
    70da:	e77b      	b.n	6fd4 <__aeabi_fsub+0x60>
    70dc:	4b5f      	ldr	r3, [pc, #380]	; (725c <__aeabi_fsub+0x2e8>)
    70de:	1aa4      	subs	r4, r4, r2
    70e0:	403b      	ands	r3, r7
    70e2:	e763      	b.n	6fac <__aeabi_fsub+0x38>
    70e4:	2900      	cmp	r1, #0
    70e6:	d146      	bne.n	7176 <__aeabi_fsub+0x202>
    70e8:	1c61      	adds	r1, r4, #1
    70ea:	b2c8      	uxtb	r0, r1
    70ec:	2801      	cmp	r0, #1
    70ee:	dd29      	ble.n	7144 <__aeabi_fsub+0x1d0>
    70f0:	29ff      	cmp	r1, #255	; 0xff
    70f2:	d024      	beq.n	713e <__aeabi_fsub+0x1ca>
    70f4:	18eb      	adds	r3, r5, r3
    70f6:	085b      	lsrs	r3, r3, #1
    70f8:	1c0c      	adds	r4, r1, #0
    70fa:	e757      	b.n	6fac <__aeabi_fsub+0x38>
    70fc:	2c00      	cmp	r4, #0
    70fe:	d013      	beq.n	7128 <__aeabi_fsub+0x1b4>
    7100:	28ff      	cmp	r0, #255	; 0xff
    7102:	d018      	beq.n	7136 <__aeabi_fsub+0x1c2>
    7104:	2480      	movs	r4, #128	; 0x80
    7106:	04e4      	lsls	r4, r4, #19
    7108:	4252      	negs	r2, r2
    710a:	4323      	orrs	r3, r4
    710c:	2a1b      	cmp	r2, #27
    710e:	dd4d      	ble.n	71ac <__aeabi_fsub+0x238>
    7110:	2301      	movs	r3, #1
    7112:	1aeb      	subs	r3, r5, r3
    7114:	1c04      	adds	r4, r0, #0
    7116:	1c0e      	adds	r6, r1, #0
    7118:	e775      	b.n	7006 <__aeabi_fsub+0x92>
    711a:	2f00      	cmp	r7, #0
    711c:	d000      	beq.n	7120 <__aeabi_fsub+0x1ac>
    711e:	e776      	b.n	700e <__aeabi_fsub+0x9a>
    7120:	2300      	movs	r3, #0
    7122:	2200      	movs	r2, #0
    7124:	2400      	movs	r4, #0
    7126:	e78a      	b.n	703e <__aeabi_fsub+0xca>
    7128:	2b00      	cmp	r3, #0
    712a:	d03b      	beq.n	71a4 <__aeabi_fsub+0x230>
    712c:	43d2      	mvns	r2, r2
    712e:	2a00      	cmp	r2, #0
    7130:	d0ef      	beq.n	7112 <__aeabi_fsub+0x19e>
    7132:	28ff      	cmp	r0, #255	; 0xff
    7134:	d1ea      	bne.n	710c <__aeabi_fsub+0x198>
    7136:	1c2b      	adds	r3, r5, #0
    7138:	24ff      	movs	r4, #255	; 0xff
    713a:	1c0e      	adds	r6, r1, #0
    713c:	e736      	b.n	6fac <__aeabi_fsub+0x38>
    713e:	24ff      	movs	r4, #255	; 0xff
    7140:	2300      	movs	r3, #0
    7142:	e77c      	b.n	703e <__aeabi_fsub+0xca>
    7144:	2c00      	cmp	r4, #0
    7146:	d15c      	bne.n	7202 <__aeabi_fsub+0x28e>
    7148:	2b00      	cmp	r3, #0
    714a:	d100      	bne.n	714e <__aeabi_fsub+0x1da>
    714c:	e080      	b.n	7250 <__aeabi_fsub+0x2dc>
    714e:	2d00      	cmp	r5, #0
    7150:	d100      	bne.n	7154 <__aeabi_fsub+0x1e0>
    7152:	e72b      	b.n	6fac <__aeabi_fsub+0x38>
    7154:	195b      	adds	r3, r3, r5
    7156:	0158      	lsls	r0, r3, #5
    7158:	d400      	bmi.n	715c <__aeabi_fsub+0x1e8>
    715a:	e727      	b.n	6fac <__aeabi_fsub+0x38>
    715c:	4a3f      	ldr	r2, [pc, #252]	; (725c <__aeabi_fsub+0x2e8>)
    715e:	2401      	movs	r4, #1
    7160:	4013      	ands	r3, r2
    7162:	e723      	b.n	6fac <__aeabi_fsub+0x38>
    7164:	2c00      	cmp	r4, #0
    7166:	d115      	bne.n	7194 <__aeabi_fsub+0x220>
    7168:	2b00      	cmp	r3, #0
    716a:	d140      	bne.n	71ee <__aeabi_fsub+0x27a>
    716c:	2d00      	cmp	r5, #0
    716e:	d063      	beq.n	7238 <__aeabi_fsub+0x2c4>
    7170:	1c2b      	adds	r3, r5, #0
    7172:	1c0e      	adds	r6, r1, #0
    7174:	e71a      	b.n	6fac <__aeabi_fsub+0x38>
    7176:	2c00      	cmp	r4, #0
    7178:	d121      	bne.n	71be <__aeabi_fsub+0x24a>
    717a:	2b00      	cmp	r3, #0
    717c:	d054      	beq.n	7228 <__aeabi_fsub+0x2b4>
    717e:	43c9      	mvns	r1, r1
    7180:	2900      	cmp	r1, #0
    7182:	d004      	beq.n	718e <__aeabi_fsub+0x21a>
    7184:	28ff      	cmp	r0, #255	; 0xff
    7186:	d04c      	beq.n	7222 <__aeabi_fsub+0x2ae>
    7188:	291b      	cmp	r1, #27
    718a:	dd58      	ble.n	723e <__aeabi_fsub+0x2ca>
    718c:	2301      	movs	r3, #1
    718e:	195b      	adds	r3, r3, r5
    7190:	1c04      	adds	r4, r0, #0
    7192:	e775      	b.n	7080 <__aeabi_fsub+0x10c>
    7194:	2b00      	cmp	r3, #0
    7196:	d119      	bne.n	71cc <__aeabi_fsub+0x258>
    7198:	2d00      	cmp	r5, #0
    719a:	d048      	beq.n	722e <__aeabi_fsub+0x2ba>
    719c:	1c2b      	adds	r3, r5, #0
    719e:	1c0e      	adds	r6, r1, #0
    71a0:	24ff      	movs	r4, #255	; 0xff
    71a2:	e703      	b.n	6fac <__aeabi_fsub+0x38>
    71a4:	1c2b      	adds	r3, r5, #0
    71a6:	1c04      	adds	r4, r0, #0
    71a8:	1c0e      	adds	r6, r1, #0
    71aa:	e6ff      	b.n	6fac <__aeabi_fsub+0x38>
    71ac:	1c1c      	adds	r4, r3, #0
    71ae:	2620      	movs	r6, #32
    71b0:	40d4      	lsrs	r4, r2
    71b2:	1ab2      	subs	r2, r6, r2
    71b4:	4093      	lsls	r3, r2
    71b6:	1e5a      	subs	r2, r3, #1
    71b8:	4193      	sbcs	r3, r2
    71ba:	4323      	orrs	r3, r4
    71bc:	e7a9      	b.n	7112 <__aeabi_fsub+0x19e>
    71be:	28ff      	cmp	r0, #255	; 0xff
    71c0:	d02f      	beq.n	7222 <__aeabi_fsub+0x2ae>
    71c2:	2480      	movs	r4, #128	; 0x80
    71c4:	04e4      	lsls	r4, r4, #19
    71c6:	4249      	negs	r1, r1
    71c8:	4323      	orrs	r3, r4
    71ca:	e7dd      	b.n	7188 <__aeabi_fsub+0x214>
    71cc:	24ff      	movs	r4, #255	; 0xff
    71ce:	2d00      	cmp	r5, #0
    71d0:	d100      	bne.n	71d4 <__aeabi_fsub+0x260>
    71d2:	e6eb      	b.n	6fac <__aeabi_fsub+0x38>
    71d4:	2280      	movs	r2, #128	; 0x80
    71d6:	08db      	lsrs	r3, r3, #3
    71d8:	03d2      	lsls	r2, r2, #15
    71da:	4213      	tst	r3, r2
    71dc:	d004      	beq.n	71e8 <__aeabi_fsub+0x274>
    71de:	08ed      	lsrs	r5, r5, #3
    71e0:	4215      	tst	r5, r2
    71e2:	d101      	bne.n	71e8 <__aeabi_fsub+0x274>
    71e4:	1c2b      	adds	r3, r5, #0
    71e6:	1c0e      	adds	r6, r1, #0
    71e8:	00db      	lsls	r3, r3, #3
    71ea:	24ff      	movs	r4, #255	; 0xff
    71ec:	e6de      	b.n	6fac <__aeabi_fsub+0x38>
    71ee:	2d00      	cmp	r5, #0
    71f0:	d100      	bne.n	71f4 <__aeabi_fsub+0x280>
    71f2:	e6db      	b.n	6fac <__aeabi_fsub+0x38>
    71f4:	1b5a      	subs	r2, r3, r5
    71f6:	0150      	lsls	r0, r2, #5
    71f8:	d400      	bmi.n	71fc <__aeabi_fsub+0x288>
    71fa:	e71c      	b.n	7036 <__aeabi_fsub+0xc2>
    71fc:	1aeb      	subs	r3, r5, r3
    71fe:	1c0e      	adds	r6, r1, #0
    7200:	e6d4      	b.n	6fac <__aeabi_fsub+0x38>
    7202:	2b00      	cmp	r3, #0
    7204:	d00d      	beq.n	7222 <__aeabi_fsub+0x2ae>
    7206:	24ff      	movs	r4, #255	; 0xff
    7208:	2d00      	cmp	r5, #0
    720a:	d100      	bne.n	720e <__aeabi_fsub+0x29a>
    720c:	e6ce      	b.n	6fac <__aeabi_fsub+0x38>
    720e:	2280      	movs	r2, #128	; 0x80
    7210:	08db      	lsrs	r3, r3, #3
    7212:	03d2      	lsls	r2, r2, #15
    7214:	4213      	tst	r3, r2
    7216:	d0e7      	beq.n	71e8 <__aeabi_fsub+0x274>
    7218:	08ed      	lsrs	r5, r5, #3
    721a:	4215      	tst	r5, r2
    721c:	d1e4      	bne.n	71e8 <__aeabi_fsub+0x274>
    721e:	1c2b      	adds	r3, r5, #0
    7220:	e7e2      	b.n	71e8 <__aeabi_fsub+0x274>
    7222:	1c2b      	adds	r3, r5, #0
    7224:	24ff      	movs	r4, #255	; 0xff
    7226:	e6c1      	b.n	6fac <__aeabi_fsub+0x38>
    7228:	1c2b      	adds	r3, r5, #0
    722a:	1c04      	adds	r4, r0, #0
    722c:	e6be      	b.n	6fac <__aeabi_fsub+0x38>
    722e:	2380      	movs	r3, #128	; 0x80
    7230:	2200      	movs	r2, #0
    7232:	049b      	lsls	r3, r3, #18
    7234:	24ff      	movs	r4, #255	; 0xff
    7236:	e702      	b.n	703e <__aeabi_fsub+0xca>
    7238:	1c23      	adds	r3, r4, #0
    723a:	2200      	movs	r2, #0
    723c:	e6ff      	b.n	703e <__aeabi_fsub+0xca>
    723e:	1c1c      	adds	r4, r3, #0
    7240:	2720      	movs	r7, #32
    7242:	40cc      	lsrs	r4, r1
    7244:	1a79      	subs	r1, r7, r1
    7246:	408b      	lsls	r3, r1
    7248:	1e59      	subs	r1, r3, #1
    724a:	418b      	sbcs	r3, r1
    724c:	4323      	orrs	r3, r4
    724e:	e79e      	b.n	718e <__aeabi_fsub+0x21a>
    7250:	1c2b      	adds	r3, r5, #0
    7252:	e6ab      	b.n	6fac <__aeabi_fsub+0x38>
    7254:	2501      	movs	r5, #1
    7256:	e712      	b.n	707e <__aeabi_fsub+0x10a>
    7258:	2501      	movs	r5, #1
    725a:	e6d3      	b.n	7004 <__aeabi_fsub+0x90>
    725c:	fbffffff 	.word	0xfbffffff

00007260 <__aeabi_f2iz>:
    7260:	0243      	lsls	r3, r0, #9
    7262:	0a59      	lsrs	r1, r3, #9
    7264:	0043      	lsls	r3, r0, #1
    7266:	0fc2      	lsrs	r2, r0, #31
    7268:	0e1b      	lsrs	r3, r3, #24
    726a:	2000      	movs	r0, #0
    726c:	2b7e      	cmp	r3, #126	; 0x7e
    726e:	dd0d      	ble.n	728c <__aeabi_f2iz+0x2c>
    7270:	2b9d      	cmp	r3, #157	; 0x9d
    7272:	dc0c      	bgt.n	728e <__aeabi_f2iz+0x2e>
    7274:	2080      	movs	r0, #128	; 0x80
    7276:	0400      	lsls	r0, r0, #16
    7278:	4301      	orrs	r1, r0
    727a:	2b95      	cmp	r3, #149	; 0x95
    727c:	dc0a      	bgt.n	7294 <__aeabi_f2iz+0x34>
    727e:	2096      	movs	r0, #150	; 0x96
    7280:	1ac3      	subs	r3, r0, r3
    7282:	40d9      	lsrs	r1, r3
    7284:	4248      	negs	r0, r1
    7286:	2a00      	cmp	r2, #0
    7288:	d100      	bne.n	728c <__aeabi_f2iz+0x2c>
    728a:	1c08      	adds	r0, r1, #0
    728c:	4770      	bx	lr
    728e:	4b03      	ldr	r3, [pc, #12]	; (729c <__aeabi_f2iz+0x3c>)
    7290:	18d0      	adds	r0, r2, r3
    7292:	e7fb      	b.n	728c <__aeabi_f2iz+0x2c>
    7294:	3b96      	subs	r3, #150	; 0x96
    7296:	4099      	lsls	r1, r3
    7298:	e7f4      	b.n	7284 <__aeabi_f2iz+0x24>
    729a:	46c0      	nop			; (mov r8, r8)
    729c:	7fffffff 	.word	0x7fffffff

000072a0 <__aeabi_i2f>:
    72a0:	b570      	push	{r4, r5, r6, lr}
    72a2:	1e04      	subs	r4, r0, #0
    72a4:	d03c      	beq.n	7320 <__aeabi_i2f+0x80>
    72a6:	0fc6      	lsrs	r6, r0, #31
    72a8:	d000      	beq.n	72ac <__aeabi_i2f+0xc>
    72aa:	4244      	negs	r4, r0
    72ac:	1c20      	adds	r0, r4, #0
    72ae:	f001 fe9b 	bl	8fe8 <__clzsi2>
    72b2:	239e      	movs	r3, #158	; 0x9e
    72b4:	1c25      	adds	r5, r4, #0
    72b6:	1a1b      	subs	r3, r3, r0
    72b8:	2b96      	cmp	r3, #150	; 0x96
    72ba:	dc0c      	bgt.n	72d6 <__aeabi_i2f+0x36>
    72bc:	3808      	subs	r0, #8
    72be:	4084      	lsls	r4, r0
    72c0:	0264      	lsls	r4, r4, #9
    72c2:	0a64      	lsrs	r4, r4, #9
    72c4:	b2db      	uxtb	r3, r3
    72c6:	1c32      	adds	r2, r6, #0
    72c8:	0264      	lsls	r4, r4, #9
    72ca:	05db      	lsls	r3, r3, #23
    72cc:	0a60      	lsrs	r0, r4, #9
    72ce:	07d2      	lsls	r2, r2, #31
    72d0:	4318      	orrs	r0, r3
    72d2:	4310      	orrs	r0, r2
    72d4:	bd70      	pop	{r4, r5, r6, pc}
    72d6:	2b99      	cmp	r3, #153	; 0x99
    72d8:	dd0a      	ble.n	72f0 <__aeabi_i2f+0x50>
    72da:	2205      	movs	r2, #5
    72dc:	1a12      	subs	r2, r2, r0
    72de:	1c21      	adds	r1, r4, #0
    72e0:	40d1      	lsrs	r1, r2
    72e2:	1c0a      	adds	r2, r1, #0
    72e4:	1c01      	adds	r1, r0, #0
    72e6:	311b      	adds	r1, #27
    72e8:	408d      	lsls	r5, r1
    72ea:	1e69      	subs	r1, r5, #1
    72ec:	418d      	sbcs	r5, r1
    72ee:	4315      	orrs	r5, r2
    72f0:	2805      	cmp	r0, #5
    72f2:	dd01      	ble.n	72f8 <__aeabi_i2f+0x58>
    72f4:	1f42      	subs	r2, r0, #5
    72f6:	4095      	lsls	r5, r2
    72f8:	4c16      	ldr	r4, [pc, #88]	; (7354 <__aeabi_i2f+0xb4>)
    72fa:	402c      	ands	r4, r5
    72fc:	076a      	lsls	r2, r5, #29
    72fe:	d004      	beq.n	730a <__aeabi_i2f+0x6a>
    7300:	220f      	movs	r2, #15
    7302:	4015      	ands	r5, r2
    7304:	2d04      	cmp	r5, #4
    7306:	d000      	beq.n	730a <__aeabi_i2f+0x6a>
    7308:	3404      	adds	r4, #4
    730a:	0161      	lsls	r1, r4, #5
    730c:	d50c      	bpl.n	7328 <__aeabi_i2f+0x88>
    730e:	239f      	movs	r3, #159	; 0x9f
    7310:	1a18      	subs	r0, r3, r0
    7312:	28ff      	cmp	r0, #255	; 0xff
    7314:	d01a      	beq.n	734c <__aeabi_i2f+0xac>
    7316:	01a4      	lsls	r4, r4, #6
    7318:	0a64      	lsrs	r4, r4, #9
    731a:	b2c3      	uxtb	r3, r0
    731c:	1c32      	adds	r2, r6, #0
    731e:	e7d3      	b.n	72c8 <__aeabi_i2f+0x28>
    7320:	2200      	movs	r2, #0
    7322:	2300      	movs	r3, #0
    7324:	2400      	movs	r4, #0
    7326:	e7cf      	b.n	72c8 <__aeabi_i2f+0x28>
    7328:	08e4      	lsrs	r4, r4, #3
    732a:	2bff      	cmp	r3, #255	; 0xff
    732c:	d004      	beq.n	7338 <__aeabi_i2f+0x98>
    732e:	0264      	lsls	r4, r4, #9
    7330:	0a64      	lsrs	r4, r4, #9
    7332:	b2db      	uxtb	r3, r3
    7334:	1c32      	adds	r2, r6, #0
    7336:	e7c7      	b.n	72c8 <__aeabi_i2f+0x28>
    7338:	2c00      	cmp	r4, #0
    733a:	d004      	beq.n	7346 <__aeabi_i2f+0xa6>
    733c:	2080      	movs	r0, #128	; 0x80
    733e:	03c0      	lsls	r0, r0, #15
    7340:	4304      	orrs	r4, r0
    7342:	0264      	lsls	r4, r4, #9
    7344:	0a64      	lsrs	r4, r4, #9
    7346:	1c32      	adds	r2, r6, #0
    7348:	23ff      	movs	r3, #255	; 0xff
    734a:	e7bd      	b.n	72c8 <__aeabi_i2f+0x28>
    734c:	1c32      	adds	r2, r6, #0
    734e:	23ff      	movs	r3, #255	; 0xff
    7350:	2400      	movs	r4, #0
    7352:	e7b9      	b.n	72c8 <__aeabi_i2f+0x28>
    7354:	fbffffff 	.word	0xfbffffff

00007358 <__aeabi_dadd>:
    7358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    735a:	465f      	mov	r7, fp
    735c:	4656      	mov	r6, sl
    735e:	4644      	mov	r4, r8
    7360:	464d      	mov	r5, r9
    7362:	b4f0      	push	{r4, r5, r6, r7}
    7364:	030c      	lsls	r4, r1, #12
    7366:	004d      	lsls	r5, r1, #1
    7368:	0fce      	lsrs	r6, r1, #31
    736a:	0a61      	lsrs	r1, r4, #9
    736c:	0f44      	lsrs	r4, r0, #29
    736e:	4321      	orrs	r1, r4
    7370:	00c4      	lsls	r4, r0, #3
    7372:	0318      	lsls	r0, r3, #12
    7374:	4680      	mov	r8, r0
    7376:	0058      	lsls	r0, r3, #1
    7378:	0d40      	lsrs	r0, r0, #21
    737a:	4682      	mov	sl, r0
    737c:	0fd8      	lsrs	r0, r3, #31
    737e:	4684      	mov	ip, r0
    7380:	4640      	mov	r0, r8
    7382:	0a40      	lsrs	r0, r0, #9
    7384:	0f53      	lsrs	r3, r2, #29
    7386:	4303      	orrs	r3, r0
    7388:	00d0      	lsls	r0, r2, #3
    738a:	0d6d      	lsrs	r5, r5, #21
    738c:	1c37      	adds	r7, r6, #0
    738e:	4683      	mov	fp, r0
    7390:	4652      	mov	r2, sl
    7392:	4566      	cmp	r6, ip
    7394:	d100      	bne.n	7398 <__aeabi_dadd+0x40>
    7396:	e0a4      	b.n	74e2 <__aeabi_dadd+0x18a>
    7398:	1aaf      	subs	r7, r5, r2
    739a:	2f00      	cmp	r7, #0
    739c:	dc00      	bgt.n	73a0 <__aeabi_dadd+0x48>
    739e:	e109      	b.n	75b4 <__aeabi_dadd+0x25c>
    73a0:	2a00      	cmp	r2, #0
    73a2:	d13b      	bne.n	741c <__aeabi_dadd+0xc4>
    73a4:	4318      	orrs	r0, r3
    73a6:	d000      	beq.n	73aa <__aeabi_dadd+0x52>
    73a8:	e0ea      	b.n	7580 <__aeabi_dadd+0x228>
    73aa:	0763      	lsls	r3, r4, #29
    73ac:	d100      	bne.n	73b0 <__aeabi_dadd+0x58>
    73ae:	e087      	b.n	74c0 <__aeabi_dadd+0x168>
    73b0:	230f      	movs	r3, #15
    73b2:	4023      	ands	r3, r4
    73b4:	2b04      	cmp	r3, #4
    73b6:	d100      	bne.n	73ba <__aeabi_dadd+0x62>
    73b8:	e082      	b.n	74c0 <__aeabi_dadd+0x168>
    73ba:	1d22      	adds	r2, r4, #4
    73bc:	42a2      	cmp	r2, r4
    73be:	41a4      	sbcs	r4, r4
    73c0:	4264      	negs	r4, r4
    73c2:	2380      	movs	r3, #128	; 0x80
    73c4:	1909      	adds	r1, r1, r4
    73c6:	041b      	lsls	r3, r3, #16
    73c8:	400b      	ands	r3, r1
    73ca:	1c37      	adds	r7, r6, #0
    73cc:	1c14      	adds	r4, r2, #0
    73ce:	2b00      	cmp	r3, #0
    73d0:	d100      	bne.n	73d4 <__aeabi_dadd+0x7c>
    73d2:	e07c      	b.n	74ce <__aeabi_dadd+0x176>
    73d4:	4bce      	ldr	r3, [pc, #824]	; (7710 <__aeabi_dadd+0x3b8>)
    73d6:	3501      	adds	r5, #1
    73d8:	429d      	cmp	r5, r3
    73da:	d100      	bne.n	73de <__aeabi_dadd+0x86>
    73dc:	e105      	b.n	75ea <__aeabi_dadd+0x292>
    73de:	4bcd      	ldr	r3, [pc, #820]	; (7714 <__aeabi_dadd+0x3bc>)
    73e0:	08e4      	lsrs	r4, r4, #3
    73e2:	4019      	ands	r1, r3
    73e4:	0748      	lsls	r0, r1, #29
    73e6:	0249      	lsls	r1, r1, #9
    73e8:	4304      	orrs	r4, r0
    73ea:	0b0b      	lsrs	r3, r1, #12
    73ec:	2000      	movs	r0, #0
    73ee:	2100      	movs	r1, #0
    73f0:	031b      	lsls	r3, r3, #12
    73f2:	0b1a      	lsrs	r2, r3, #12
    73f4:	0d0b      	lsrs	r3, r1, #20
    73f6:	056d      	lsls	r5, r5, #21
    73f8:	051b      	lsls	r3, r3, #20
    73fa:	4313      	orrs	r3, r2
    73fc:	086a      	lsrs	r2, r5, #1
    73fe:	4dc6      	ldr	r5, [pc, #792]	; (7718 <__aeabi_dadd+0x3c0>)
    7400:	07ff      	lsls	r7, r7, #31
    7402:	401d      	ands	r5, r3
    7404:	4315      	orrs	r5, r2
    7406:	006d      	lsls	r5, r5, #1
    7408:	086d      	lsrs	r5, r5, #1
    740a:	1c29      	adds	r1, r5, #0
    740c:	4339      	orrs	r1, r7
    740e:	1c20      	adds	r0, r4, #0
    7410:	bc3c      	pop	{r2, r3, r4, r5}
    7412:	4690      	mov	r8, r2
    7414:	4699      	mov	r9, r3
    7416:	46a2      	mov	sl, r4
    7418:	46ab      	mov	fp, r5
    741a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    741c:	48bc      	ldr	r0, [pc, #752]	; (7710 <__aeabi_dadd+0x3b8>)
    741e:	4285      	cmp	r5, r0
    7420:	d0c3      	beq.n	73aa <__aeabi_dadd+0x52>
    7422:	2080      	movs	r0, #128	; 0x80
    7424:	0400      	lsls	r0, r0, #16
    7426:	4303      	orrs	r3, r0
    7428:	2f38      	cmp	r7, #56	; 0x38
    742a:	dd00      	ble.n	742e <__aeabi_dadd+0xd6>
    742c:	e0f0      	b.n	7610 <__aeabi_dadd+0x2b8>
    742e:	2f1f      	cmp	r7, #31
    7430:	dd00      	ble.n	7434 <__aeabi_dadd+0xdc>
    7432:	e124      	b.n	767e <__aeabi_dadd+0x326>
    7434:	2020      	movs	r0, #32
    7436:	1bc0      	subs	r0, r0, r7
    7438:	1c1a      	adds	r2, r3, #0
    743a:	4681      	mov	r9, r0
    743c:	4082      	lsls	r2, r0
    743e:	4658      	mov	r0, fp
    7440:	40f8      	lsrs	r0, r7
    7442:	4302      	orrs	r2, r0
    7444:	4694      	mov	ip, r2
    7446:	4658      	mov	r0, fp
    7448:	464a      	mov	r2, r9
    744a:	4090      	lsls	r0, r2
    744c:	1e42      	subs	r2, r0, #1
    744e:	4190      	sbcs	r0, r2
    7450:	40fb      	lsrs	r3, r7
    7452:	4662      	mov	r2, ip
    7454:	4302      	orrs	r2, r0
    7456:	1c1f      	adds	r7, r3, #0
    7458:	1aa2      	subs	r2, r4, r2
    745a:	4294      	cmp	r4, r2
    745c:	41a4      	sbcs	r4, r4
    745e:	4264      	negs	r4, r4
    7460:	1bc9      	subs	r1, r1, r7
    7462:	1b09      	subs	r1, r1, r4
    7464:	1c14      	adds	r4, r2, #0
    7466:	020b      	lsls	r3, r1, #8
    7468:	d59f      	bpl.n	73aa <__aeabi_dadd+0x52>
    746a:	0249      	lsls	r1, r1, #9
    746c:	0a4f      	lsrs	r7, r1, #9
    746e:	2f00      	cmp	r7, #0
    7470:	d100      	bne.n	7474 <__aeabi_dadd+0x11c>
    7472:	e0c8      	b.n	7606 <__aeabi_dadd+0x2ae>
    7474:	1c38      	adds	r0, r7, #0
    7476:	f001 fdb7 	bl	8fe8 <__clzsi2>
    747a:	1c02      	adds	r2, r0, #0
    747c:	3a08      	subs	r2, #8
    747e:	2a1f      	cmp	r2, #31
    7480:	dd00      	ble.n	7484 <__aeabi_dadd+0x12c>
    7482:	e0b5      	b.n	75f0 <__aeabi_dadd+0x298>
    7484:	2128      	movs	r1, #40	; 0x28
    7486:	1a09      	subs	r1, r1, r0
    7488:	1c20      	adds	r0, r4, #0
    748a:	4097      	lsls	r7, r2
    748c:	40c8      	lsrs	r0, r1
    748e:	4307      	orrs	r7, r0
    7490:	4094      	lsls	r4, r2
    7492:	4295      	cmp	r5, r2
    7494:	dd00      	ble.n	7498 <__aeabi_dadd+0x140>
    7496:	e0b2      	b.n	75fe <__aeabi_dadd+0x2a6>
    7498:	1b55      	subs	r5, r2, r5
    749a:	1c69      	adds	r1, r5, #1
    749c:	291f      	cmp	r1, #31
    749e:	dd00      	ble.n	74a2 <__aeabi_dadd+0x14a>
    74a0:	e0dc      	b.n	765c <__aeabi_dadd+0x304>
    74a2:	221f      	movs	r2, #31
    74a4:	1b55      	subs	r5, r2, r5
    74a6:	1c3b      	adds	r3, r7, #0
    74a8:	1c22      	adds	r2, r4, #0
    74aa:	40ab      	lsls	r3, r5
    74ac:	40ca      	lsrs	r2, r1
    74ae:	40ac      	lsls	r4, r5
    74b0:	1e65      	subs	r5, r4, #1
    74b2:	41ac      	sbcs	r4, r5
    74b4:	4313      	orrs	r3, r2
    74b6:	40cf      	lsrs	r7, r1
    74b8:	431c      	orrs	r4, r3
    74ba:	1c39      	adds	r1, r7, #0
    74bc:	2500      	movs	r5, #0
    74be:	e774      	b.n	73aa <__aeabi_dadd+0x52>
    74c0:	2380      	movs	r3, #128	; 0x80
    74c2:	041b      	lsls	r3, r3, #16
    74c4:	400b      	ands	r3, r1
    74c6:	1c37      	adds	r7, r6, #0
    74c8:	2b00      	cmp	r3, #0
    74ca:	d000      	beq.n	74ce <__aeabi_dadd+0x176>
    74cc:	e782      	b.n	73d4 <__aeabi_dadd+0x7c>
    74ce:	4b90      	ldr	r3, [pc, #576]	; (7710 <__aeabi_dadd+0x3b8>)
    74d0:	0748      	lsls	r0, r1, #29
    74d2:	08e4      	lsrs	r4, r4, #3
    74d4:	4304      	orrs	r4, r0
    74d6:	08c9      	lsrs	r1, r1, #3
    74d8:	429d      	cmp	r5, r3
    74da:	d048      	beq.n	756e <__aeabi_dadd+0x216>
    74dc:	0309      	lsls	r1, r1, #12
    74de:	0b0b      	lsrs	r3, r1, #12
    74e0:	e784      	b.n	73ec <__aeabi_dadd+0x94>
    74e2:	1aaa      	subs	r2, r5, r2
    74e4:	4694      	mov	ip, r2
    74e6:	2a00      	cmp	r2, #0
    74e8:	dc00      	bgt.n	74ec <__aeabi_dadd+0x194>
    74ea:	e098      	b.n	761e <__aeabi_dadd+0x2c6>
    74ec:	4650      	mov	r0, sl
    74ee:	2800      	cmp	r0, #0
    74f0:	d052      	beq.n	7598 <__aeabi_dadd+0x240>
    74f2:	4887      	ldr	r0, [pc, #540]	; (7710 <__aeabi_dadd+0x3b8>)
    74f4:	4285      	cmp	r5, r0
    74f6:	d100      	bne.n	74fa <__aeabi_dadd+0x1a2>
    74f8:	e757      	b.n	73aa <__aeabi_dadd+0x52>
    74fa:	2080      	movs	r0, #128	; 0x80
    74fc:	0400      	lsls	r0, r0, #16
    74fe:	4303      	orrs	r3, r0
    7500:	4662      	mov	r2, ip
    7502:	2a38      	cmp	r2, #56	; 0x38
    7504:	dd00      	ble.n	7508 <__aeabi_dadd+0x1b0>
    7506:	e0fc      	b.n	7702 <__aeabi_dadd+0x3aa>
    7508:	2a1f      	cmp	r2, #31
    750a:	dd00      	ble.n	750e <__aeabi_dadd+0x1b6>
    750c:	e14a      	b.n	77a4 <__aeabi_dadd+0x44c>
    750e:	2220      	movs	r2, #32
    7510:	4660      	mov	r0, ip
    7512:	1a10      	subs	r0, r2, r0
    7514:	1c1a      	adds	r2, r3, #0
    7516:	4082      	lsls	r2, r0
    7518:	4682      	mov	sl, r0
    751a:	4691      	mov	r9, r2
    751c:	4658      	mov	r0, fp
    751e:	4662      	mov	r2, ip
    7520:	40d0      	lsrs	r0, r2
    7522:	464a      	mov	r2, r9
    7524:	4302      	orrs	r2, r0
    7526:	4690      	mov	r8, r2
    7528:	4658      	mov	r0, fp
    752a:	4652      	mov	r2, sl
    752c:	4090      	lsls	r0, r2
    752e:	1e42      	subs	r2, r0, #1
    7530:	4190      	sbcs	r0, r2
    7532:	4642      	mov	r2, r8
    7534:	4302      	orrs	r2, r0
    7536:	4660      	mov	r0, ip
    7538:	40c3      	lsrs	r3, r0
    753a:	1912      	adds	r2, r2, r4
    753c:	42a2      	cmp	r2, r4
    753e:	41a4      	sbcs	r4, r4
    7540:	4264      	negs	r4, r4
    7542:	1859      	adds	r1, r3, r1
    7544:	1909      	adds	r1, r1, r4
    7546:	1c14      	adds	r4, r2, #0
    7548:	0208      	lsls	r0, r1, #8
    754a:	d400      	bmi.n	754e <__aeabi_dadd+0x1f6>
    754c:	e72d      	b.n	73aa <__aeabi_dadd+0x52>
    754e:	4b70      	ldr	r3, [pc, #448]	; (7710 <__aeabi_dadd+0x3b8>)
    7550:	3501      	adds	r5, #1
    7552:	429d      	cmp	r5, r3
    7554:	d100      	bne.n	7558 <__aeabi_dadd+0x200>
    7556:	e122      	b.n	779e <__aeabi_dadd+0x446>
    7558:	4b6e      	ldr	r3, [pc, #440]	; (7714 <__aeabi_dadd+0x3bc>)
    755a:	0860      	lsrs	r0, r4, #1
    755c:	4019      	ands	r1, r3
    755e:	2301      	movs	r3, #1
    7560:	4023      	ands	r3, r4
    7562:	1c1c      	adds	r4, r3, #0
    7564:	4304      	orrs	r4, r0
    7566:	07cb      	lsls	r3, r1, #31
    7568:	431c      	orrs	r4, r3
    756a:	0849      	lsrs	r1, r1, #1
    756c:	e71d      	b.n	73aa <__aeabi_dadd+0x52>
    756e:	1c23      	adds	r3, r4, #0
    7570:	430b      	orrs	r3, r1
    7572:	d03a      	beq.n	75ea <__aeabi_dadd+0x292>
    7574:	2380      	movs	r3, #128	; 0x80
    7576:	031b      	lsls	r3, r3, #12
    7578:	430b      	orrs	r3, r1
    757a:	031b      	lsls	r3, r3, #12
    757c:	0b1b      	lsrs	r3, r3, #12
    757e:	e735      	b.n	73ec <__aeabi_dadd+0x94>
    7580:	3f01      	subs	r7, #1
    7582:	2f00      	cmp	r7, #0
    7584:	d165      	bne.n	7652 <__aeabi_dadd+0x2fa>
    7586:	4658      	mov	r0, fp
    7588:	1a22      	subs	r2, r4, r0
    758a:	4294      	cmp	r4, r2
    758c:	41a4      	sbcs	r4, r4
    758e:	4264      	negs	r4, r4
    7590:	1ac9      	subs	r1, r1, r3
    7592:	1b09      	subs	r1, r1, r4
    7594:	1c14      	adds	r4, r2, #0
    7596:	e766      	b.n	7466 <__aeabi_dadd+0x10e>
    7598:	4658      	mov	r0, fp
    759a:	4318      	orrs	r0, r3
    759c:	d100      	bne.n	75a0 <__aeabi_dadd+0x248>
    759e:	e704      	b.n	73aa <__aeabi_dadd+0x52>
    75a0:	2201      	movs	r2, #1
    75a2:	4252      	negs	r2, r2
    75a4:	4494      	add	ip, r2
    75a6:	4660      	mov	r0, ip
    75a8:	2800      	cmp	r0, #0
    75aa:	d000      	beq.n	75ae <__aeabi_dadd+0x256>
    75ac:	e0c5      	b.n	773a <__aeabi_dadd+0x3e2>
    75ae:	4658      	mov	r0, fp
    75b0:	1902      	adds	r2, r0, r4
    75b2:	e7c3      	b.n	753c <__aeabi_dadd+0x1e4>
    75b4:	2f00      	cmp	r7, #0
    75b6:	d173      	bne.n	76a0 <__aeabi_dadd+0x348>
    75b8:	1c68      	adds	r0, r5, #1
    75ba:	0540      	lsls	r0, r0, #21
    75bc:	0d40      	lsrs	r0, r0, #21
    75be:	2801      	cmp	r0, #1
    75c0:	dc00      	bgt.n	75c4 <__aeabi_dadd+0x26c>
    75c2:	e0de      	b.n	7782 <__aeabi_dadd+0x42a>
    75c4:	465a      	mov	r2, fp
    75c6:	1aa2      	subs	r2, r4, r2
    75c8:	4294      	cmp	r4, r2
    75ca:	41bf      	sbcs	r7, r7
    75cc:	1ac8      	subs	r0, r1, r3
    75ce:	427f      	negs	r7, r7
    75d0:	1bc7      	subs	r7, r0, r7
    75d2:	0238      	lsls	r0, r7, #8
    75d4:	d400      	bmi.n	75d8 <__aeabi_dadd+0x280>
    75d6:	e089      	b.n	76ec <__aeabi_dadd+0x394>
    75d8:	465a      	mov	r2, fp
    75da:	1b14      	subs	r4, r2, r4
    75dc:	45a3      	cmp	fp, r4
    75de:	4192      	sbcs	r2, r2
    75e0:	1a59      	subs	r1, r3, r1
    75e2:	4252      	negs	r2, r2
    75e4:	1a8f      	subs	r7, r1, r2
    75e6:	4666      	mov	r6, ip
    75e8:	e741      	b.n	746e <__aeabi_dadd+0x116>
    75ea:	2300      	movs	r3, #0
    75ec:	2400      	movs	r4, #0
    75ee:	e6fd      	b.n	73ec <__aeabi_dadd+0x94>
    75f0:	1c27      	adds	r7, r4, #0
    75f2:	3828      	subs	r0, #40	; 0x28
    75f4:	4087      	lsls	r7, r0
    75f6:	2400      	movs	r4, #0
    75f8:	4295      	cmp	r5, r2
    75fa:	dc00      	bgt.n	75fe <__aeabi_dadd+0x2a6>
    75fc:	e74c      	b.n	7498 <__aeabi_dadd+0x140>
    75fe:	4945      	ldr	r1, [pc, #276]	; (7714 <__aeabi_dadd+0x3bc>)
    7600:	1aad      	subs	r5, r5, r2
    7602:	4039      	ands	r1, r7
    7604:	e6d1      	b.n	73aa <__aeabi_dadd+0x52>
    7606:	1c20      	adds	r0, r4, #0
    7608:	f001 fcee 	bl	8fe8 <__clzsi2>
    760c:	3020      	adds	r0, #32
    760e:	e734      	b.n	747a <__aeabi_dadd+0x122>
    7610:	465a      	mov	r2, fp
    7612:	431a      	orrs	r2, r3
    7614:	1e53      	subs	r3, r2, #1
    7616:	419a      	sbcs	r2, r3
    7618:	b2d2      	uxtb	r2, r2
    761a:	2700      	movs	r7, #0
    761c:	e71c      	b.n	7458 <__aeabi_dadd+0x100>
    761e:	2a00      	cmp	r2, #0
    7620:	d000      	beq.n	7624 <__aeabi_dadd+0x2cc>
    7622:	e0dc      	b.n	77de <__aeabi_dadd+0x486>
    7624:	1c68      	adds	r0, r5, #1
    7626:	0542      	lsls	r2, r0, #21
    7628:	0d52      	lsrs	r2, r2, #21
    762a:	2a01      	cmp	r2, #1
    762c:	dc00      	bgt.n	7630 <__aeabi_dadd+0x2d8>
    762e:	e08d      	b.n	774c <__aeabi_dadd+0x3f4>
    7630:	4d37      	ldr	r5, [pc, #220]	; (7710 <__aeabi_dadd+0x3b8>)
    7632:	42a8      	cmp	r0, r5
    7634:	d100      	bne.n	7638 <__aeabi_dadd+0x2e0>
    7636:	e0f3      	b.n	7820 <__aeabi_dadd+0x4c8>
    7638:	465d      	mov	r5, fp
    763a:	192a      	adds	r2, r5, r4
    763c:	42a2      	cmp	r2, r4
    763e:	41a4      	sbcs	r4, r4
    7640:	4264      	negs	r4, r4
    7642:	1859      	adds	r1, r3, r1
    7644:	1909      	adds	r1, r1, r4
    7646:	07cc      	lsls	r4, r1, #31
    7648:	0852      	lsrs	r2, r2, #1
    764a:	4314      	orrs	r4, r2
    764c:	0849      	lsrs	r1, r1, #1
    764e:	1c05      	adds	r5, r0, #0
    7650:	e6ab      	b.n	73aa <__aeabi_dadd+0x52>
    7652:	482f      	ldr	r0, [pc, #188]	; (7710 <__aeabi_dadd+0x3b8>)
    7654:	4285      	cmp	r5, r0
    7656:	d000      	beq.n	765a <__aeabi_dadd+0x302>
    7658:	e6e6      	b.n	7428 <__aeabi_dadd+0xd0>
    765a:	e6a6      	b.n	73aa <__aeabi_dadd+0x52>
    765c:	1c2b      	adds	r3, r5, #0
    765e:	3b1f      	subs	r3, #31
    7660:	1c3a      	adds	r2, r7, #0
    7662:	40da      	lsrs	r2, r3
    7664:	1c13      	adds	r3, r2, #0
    7666:	2920      	cmp	r1, #32
    7668:	d06c      	beq.n	7744 <__aeabi_dadd+0x3ec>
    766a:	223f      	movs	r2, #63	; 0x3f
    766c:	1b55      	subs	r5, r2, r5
    766e:	40af      	lsls	r7, r5
    7670:	433c      	orrs	r4, r7
    7672:	1e60      	subs	r0, r4, #1
    7674:	4184      	sbcs	r4, r0
    7676:	431c      	orrs	r4, r3
    7678:	2100      	movs	r1, #0
    767a:	2500      	movs	r5, #0
    767c:	e695      	b.n	73aa <__aeabi_dadd+0x52>
    767e:	1c38      	adds	r0, r7, #0
    7680:	3820      	subs	r0, #32
    7682:	1c1a      	adds	r2, r3, #0
    7684:	40c2      	lsrs	r2, r0
    7686:	1c10      	adds	r0, r2, #0
    7688:	2f20      	cmp	r7, #32
    768a:	d05d      	beq.n	7748 <__aeabi_dadd+0x3f0>
    768c:	2240      	movs	r2, #64	; 0x40
    768e:	1bd7      	subs	r7, r2, r7
    7690:	40bb      	lsls	r3, r7
    7692:	465a      	mov	r2, fp
    7694:	431a      	orrs	r2, r3
    7696:	1e53      	subs	r3, r2, #1
    7698:	419a      	sbcs	r2, r3
    769a:	4302      	orrs	r2, r0
    769c:	2700      	movs	r7, #0
    769e:	e6db      	b.n	7458 <__aeabi_dadd+0x100>
    76a0:	2d00      	cmp	r5, #0
    76a2:	d03b      	beq.n	771c <__aeabi_dadd+0x3c4>
    76a4:	4d1a      	ldr	r5, [pc, #104]	; (7710 <__aeabi_dadd+0x3b8>)
    76a6:	45aa      	cmp	sl, r5
    76a8:	d100      	bne.n	76ac <__aeabi_dadd+0x354>
    76aa:	e093      	b.n	77d4 <__aeabi_dadd+0x47c>
    76ac:	2580      	movs	r5, #128	; 0x80
    76ae:	042d      	lsls	r5, r5, #16
    76b0:	427f      	negs	r7, r7
    76b2:	4329      	orrs	r1, r5
    76b4:	2f38      	cmp	r7, #56	; 0x38
    76b6:	dd00      	ble.n	76ba <__aeabi_dadd+0x362>
    76b8:	e0ac      	b.n	7814 <__aeabi_dadd+0x4bc>
    76ba:	2f1f      	cmp	r7, #31
    76bc:	dd00      	ble.n	76c0 <__aeabi_dadd+0x368>
    76be:	e129      	b.n	7914 <__aeabi_dadd+0x5bc>
    76c0:	2520      	movs	r5, #32
    76c2:	1bed      	subs	r5, r5, r7
    76c4:	1c08      	adds	r0, r1, #0
    76c6:	1c26      	adds	r6, r4, #0
    76c8:	40a8      	lsls	r0, r5
    76ca:	40fe      	lsrs	r6, r7
    76cc:	40ac      	lsls	r4, r5
    76ce:	4306      	orrs	r6, r0
    76d0:	1e65      	subs	r5, r4, #1
    76d2:	41ac      	sbcs	r4, r5
    76d4:	4334      	orrs	r4, r6
    76d6:	40f9      	lsrs	r1, r7
    76d8:	465d      	mov	r5, fp
    76da:	1b2c      	subs	r4, r5, r4
    76dc:	45a3      	cmp	fp, r4
    76de:	4192      	sbcs	r2, r2
    76e0:	1a5b      	subs	r3, r3, r1
    76e2:	4252      	negs	r2, r2
    76e4:	1a99      	subs	r1, r3, r2
    76e6:	4655      	mov	r5, sl
    76e8:	4666      	mov	r6, ip
    76ea:	e6bc      	b.n	7466 <__aeabi_dadd+0x10e>
    76ec:	1c13      	adds	r3, r2, #0
    76ee:	433b      	orrs	r3, r7
    76f0:	1c14      	adds	r4, r2, #0
    76f2:	2b00      	cmp	r3, #0
    76f4:	d000      	beq.n	76f8 <__aeabi_dadd+0x3a0>
    76f6:	e6ba      	b.n	746e <__aeabi_dadd+0x116>
    76f8:	2700      	movs	r7, #0
    76fa:	2100      	movs	r1, #0
    76fc:	2500      	movs	r5, #0
    76fe:	2400      	movs	r4, #0
    7700:	e6e5      	b.n	74ce <__aeabi_dadd+0x176>
    7702:	465a      	mov	r2, fp
    7704:	431a      	orrs	r2, r3
    7706:	1e53      	subs	r3, r2, #1
    7708:	419a      	sbcs	r2, r3
    770a:	b2d2      	uxtb	r2, r2
    770c:	2300      	movs	r3, #0
    770e:	e714      	b.n	753a <__aeabi_dadd+0x1e2>
    7710:	000007ff 	.word	0x000007ff
    7714:	ff7fffff 	.word	0xff7fffff
    7718:	800fffff 	.word	0x800fffff
    771c:	1c0d      	adds	r5, r1, #0
    771e:	4325      	orrs	r5, r4
    7720:	d058      	beq.n	77d4 <__aeabi_dadd+0x47c>
    7722:	43ff      	mvns	r7, r7
    7724:	2f00      	cmp	r7, #0
    7726:	d151      	bne.n	77cc <__aeabi_dadd+0x474>
    7728:	1b04      	subs	r4, r0, r4
    772a:	45a3      	cmp	fp, r4
    772c:	4192      	sbcs	r2, r2
    772e:	1a59      	subs	r1, r3, r1
    7730:	4252      	negs	r2, r2
    7732:	1a89      	subs	r1, r1, r2
    7734:	4655      	mov	r5, sl
    7736:	4666      	mov	r6, ip
    7738:	e695      	b.n	7466 <__aeabi_dadd+0x10e>
    773a:	4896      	ldr	r0, [pc, #600]	; (7994 <__aeabi_dadd+0x63c>)
    773c:	4285      	cmp	r5, r0
    773e:	d000      	beq.n	7742 <__aeabi_dadd+0x3ea>
    7740:	e6de      	b.n	7500 <__aeabi_dadd+0x1a8>
    7742:	e632      	b.n	73aa <__aeabi_dadd+0x52>
    7744:	2700      	movs	r7, #0
    7746:	e793      	b.n	7670 <__aeabi_dadd+0x318>
    7748:	2300      	movs	r3, #0
    774a:	e7a2      	b.n	7692 <__aeabi_dadd+0x33a>
    774c:	1c08      	adds	r0, r1, #0
    774e:	4320      	orrs	r0, r4
    7750:	2d00      	cmp	r5, #0
    7752:	d000      	beq.n	7756 <__aeabi_dadd+0x3fe>
    7754:	e0c4      	b.n	78e0 <__aeabi_dadd+0x588>
    7756:	2800      	cmp	r0, #0
    7758:	d100      	bne.n	775c <__aeabi_dadd+0x404>
    775a:	e0f7      	b.n	794c <__aeabi_dadd+0x5f4>
    775c:	4658      	mov	r0, fp
    775e:	4318      	orrs	r0, r3
    7760:	d100      	bne.n	7764 <__aeabi_dadd+0x40c>
    7762:	e622      	b.n	73aa <__aeabi_dadd+0x52>
    7764:	4658      	mov	r0, fp
    7766:	1902      	adds	r2, r0, r4
    7768:	42a2      	cmp	r2, r4
    776a:	41a4      	sbcs	r4, r4
    776c:	4264      	negs	r4, r4
    776e:	1859      	adds	r1, r3, r1
    7770:	1909      	adds	r1, r1, r4
    7772:	1c14      	adds	r4, r2, #0
    7774:	020a      	lsls	r2, r1, #8
    7776:	d400      	bmi.n	777a <__aeabi_dadd+0x422>
    7778:	e617      	b.n	73aa <__aeabi_dadd+0x52>
    777a:	4b87      	ldr	r3, [pc, #540]	; (7998 <__aeabi_dadd+0x640>)
    777c:	2501      	movs	r5, #1
    777e:	4019      	ands	r1, r3
    7780:	e613      	b.n	73aa <__aeabi_dadd+0x52>
    7782:	1c08      	adds	r0, r1, #0
    7784:	4320      	orrs	r0, r4
    7786:	2d00      	cmp	r5, #0
    7788:	d139      	bne.n	77fe <__aeabi_dadd+0x4a6>
    778a:	2800      	cmp	r0, #0
    778c:	d171      	bne.n	7872 <__aeabi_dadd+0x51a>
    778e:	4659      	mov	r1, fp
    7790:	4319      	orrs	r1, r3
    7792:	d003      	beq.n	779c <__aeabi_dadd+0x444>
    7794:	1c19      	adds	r1, r3, #0
    7796:	465c      	mov	r4, fp
    7798:	4666      	mov	r6, ip
    779a:	e606      	b.n	73aa <__aeabi_dadd+0x52>
    779c:	2700      	movs	r7, #0
    779e:	2100      	movs	r1, #0
    77a0:	2400      	movs	r4, #0
    77a2:	e694      	b.n	74ce <__aeabi_dadd+0x176>
    77a4:	4660      	mov	r0, ip
    77a6:	3820      	subs	r0, #32
    77a8:	1c1a      	adds	r2, r3, #0
    77aa:	40c2      	lsrs	r2, r0
    77ac:	4660      	mov	r0, ip
    77ae:	4691      	mov	r9, r2
    77b0:	2820      	cmp	r0, #32
    77b2:	d100      	bne.n	77b6 <__aeabi_dadd+0x45e>
    77b4:	e0ac      	b.n	7910 <__aeabi_dadd+0x5b8>
    77b6:	2240      	movs	r2, #64	; 0x40
    77b8:	1a12      	subs	r2, r2, r0
    77ba:	4093      	lsls	r3, r2
    77bc:	465a      	mov	r2, fp
    77be:	431a      	orrs	r2, r3
    77c0:	1e53      	subs	r3, r2, #1
    77c2:	419a      	sbcs	r2, r3
    77c4:	464b      	mov	r3, r9
    77c6:	431a      	orrs	r2, r3
    77c8:	2300      	movs	r3, #0
    77ca:	e6b6      	b.n	753a <__aeabi_dadd+0x1e2>
    77cc:	4d71      	ldr	r5, [pc, #452]	; (7994 <__aeabi_dadd+0x63c>)
    77ce:	45aa      	cmp	sl, r5
    77d0:	d000      	beq.n	77d4 <__aeabi_dadd+0x47c>
    77d2:	e76f      	b.n	76b4 <__aeabi_dadd+0x35c>
    77d4:	1c19      	adds	r1, r3, #0
    77d6:	465c      	mov	r4, fp
    77d8:	4655      	mov	r5, sl
    77da:	4666      	mov	r6, ip
    77dc:	e5e5      	b.n	73aa <__aeabi_dadd+0x52>
    77de:	2d00      	cmp	r5, #0
    77e0:	d122      	bne.n	7828 <__aeabi_dadd+0x4d0>
    77e2:	1c0d      	adds	r5, r1, #0
    77e4:	4325      	orrs	r5, r4
    77e6:	d077      	beq.n	78d8 <__aeabi_dadd+0x580>
    77e8:	43d5      	mvns	r5, r2
    77ea:	2d00      	cmp	r5, #0
    77ec:	d171      	bne.n	78d2 <__aeabi_dadd+0x57a>
    77ee:	445c      	add	r4, fp
    77f0:	455c      	cmp	r4, fp
    77f2:	4192      	sbcs	r2, r2
    77f4:	1859      	adds	r1, r3, r1
    77f6:	4252      	negs	r2, r2
    77f8:	1889      	adds	r1, r1, r2
    77fa:	4655      	mov	r5, sl
    77fc:	e6a4      	b.n	7548 <__aeabi_dadd+0x1f0>
    77fe:	2800      	cmp	r0, #0
    7800:	d14d      	bne.n	789e <__aeabi_dadd+0x546>
    7802:	4659      	mov	r1, fp
    7804:	4319      	orrs	r1, r3
    7806:	d100      	bne.n	780a <__aeabi_dadd+0x4b2>
    7808:	e094      	b.n	7934 <__aeabi_dadd+0x5dc>
    780a:	1c19      	adds	r1, r3, #0
    780c:	465c      	mov	r4, fp
    780e:	4666      	mov	r6, ip
    7810:	4d60      	ldr	r5, [pc, #384]	; (7994 <__aeabi_dadd+0x63c>)
    7812:	e5ca      	b.n	73aa <__aeabi_dadd+0x52>
    7814:	430c      	orrs	r4, r1
    7816:	1e61      	subs	r1, r4, #1
    7818:	418c      	sbcs	r4, r1
    781a:	b2e4      	uxtb	r4, r4
    781c:	2100      	movs	r1, #0
    781e:	e75b      	b.n	76d8 <__aeabi_dadd+0x380>
    7820:	1c05      	adds	r5, r0, #0
    7822:	2100      	movs	r1, #0
    7824:	2400      	movs	r4, #0
    7826:	e652      	b.n	74ce <__aeabi_dadd+0x176>
    7828:	4d5a      	ldr	r5, [pc, #360]	; (7994 <__aeabi_dadd+0x63c>)
    782a:	45aa      	cmp	sl, r5
    782c:	d054      	beq.n	78d8 <__aeabi_dadd+0x580>
    782e:	4255      	negs	r5, r2
    7830:	2280      	movs	r2, #128	; 0x80
    7832:	0410      	lsls	r0, r2, #16
    7834:	4301      	orrs	r1, r0
    7836:	2d38      	cmp	r5, #56	; 0x38
    7838:	dd00      	ble.n	783c <__aeabi_dadd+0x4e4>
    783a:	e081      	b.n	7940 <__aeabi_dadd+0x5e8>
    783c:	2d1f      	cmp	r5, #31
    783e:	dd00      	ble.n	7842 <__aeabi_dadd+0x4ea>
    7840:	e092      	b.n	7968 <__aeabi_dadd+0x610>
    7842:	2220      	movs	r2, #32
    7844:	1b50      	subs	r0, r2, r5
    7846:	1c0a      	adds	r2, r1, #0
    7848:	4684      	mov	ip, r0
    784a:	4082      	lsls	r2, r0
    784c:	1c20      	adds	r0, r4, #0
    784e:	40e8      	lsrs	r0, r5
    7850:	4302      	orrs	r2, r0
    7852:	4690      	mov	r8, r2
    7854:	4662      	mov	r2, ip
    7856:	4094      	lsls	r4, r2
    7858:	1e60      	subs	r0, r4, #1
    785a:	4184      	sbcs	r4, r0
    785c:	4642      	mov	r2, r8
    785e:	4314      	orrs	r4, r2
    7860:	40e9      	lsrs	r1, r5
    7862:	445c      	add	r4, fp
    7864:	455c      	cmp	r4, fp
    7866:	4192      	sbcs	r2, r2
    7868:	18cb      	adds	r3, r1, r3
    786a:	4252      	negs	r2, r2
    786c:	1899      	adds	r1, r3, r2
    786e:	4655      	mov	r5, sl
    7870:	e66a      	b.n	7548 <__aeabi_dadd+0x1f0>
    7872:	4658      	mov	r0, fp
    7874:	4318      	orrs	r0, r3
    7876:	d100      	bne.n	787a <__aeabi_dadd+0x522>
    7878:	e597      	b.n	73aa <__aeabi_dadd+0x52>
    787a:	4658      	mov	r0, fp
    787c:	1a27      	subs	r7, r4, r0
    787e:	42bc      	cmp	r4, r7
    7880:	4192      	sbcs	r2, r2
    7882:	1ac8      	subs	r0, r1, r3
    7884:	4252      	negs	r2, r2
    7886:	1a80      	subs	r0, r0, r2
    7888:	0202      	lsls	r2, r0, #8
    788a:	d566      	bpl.n	795a <__aeabi_dadd+0x602>
    788c:	4658      	mov	r0, fp
    788e:	1b04      	subs	r4, r0, r4
    7890:	45a3      	cmp	fp, r4
    7892:	4192      	sbcs	r2, r2
    7894:	1a59      	subs	r1, r3, r1
    7896:	4252      	negs	r2, r2
    7898:	1a89      	subs	r1, r1, r2
    789a:	4666      	mov	r6, ip
    789c:	e585      	b.n	73aa <__aeabi_dadd+0x52>
    789e:	4658      	mov	r0, fp
    78a0:	4318      	orrs	r0, r3
    78a2:	d033      	beq.n	790c <__aeabi_dadd+0x5b4>
    78a4:	0748      	lsls	r0, r1, #29
    78a6:	08e4      	lsrs	r4, r4, #3
    78a8:	4304      	orrs	r4, r0
    78aa:	2080      	movs	r0, #128	; 0x80
    78ac:	08c9      	lsrs	r1, r1, #3
    78ae:	0300      	lsls	r0, r0, #12
    78b0:	4201      	tst	r1, r0
    78b2:	d008      	beq.n	78c6 <__aeabi_dadd+0x56e>
    78b4:	08dd      	lsrs	r5, r3, #3
    78b6:	4205      	tst	r5, r0
    78b8:	d105      	bne.n	78c6 <__aeabi_dadd+0x56e>
    78ba:	4659      	mov	r1, fp
    78bc:	08ca      	lsrs	r2, r1, #3
    78be:	075c      	lsls	r4, r3, #29
    78c0:	4314      	orrs	r4, r2
    78c2:	1c29      	adds	r1, r5, #0
    78c4:	4666      	mov	r6, ip
    78c6:	0f63      	lsrs	r3, r4, #29
    78c8:	00c9      	lsls	r1, r1, #3
    78ca:	4319      	orrs	r1, r3
    78cc:	00e4      	lsls	r4, r4, #3
    78ce:	4d31      	ldr	r5, [pc, #196]	; (7994 <__aeabi_dadd+0x63c>)
    78d0:	e56b      	b.n	73aa <__aeabi_dadd+0x52>
    78d2:	4a30      	ldr	r2, [pc, #192]	; (7994 <__aeabi_dadd+0x63c>)
    78d4:	4592      	cmp	sl, r2
    78d6:	d1ae      	bne.n	7836 <__aeabi_dadd+0x4de>
    78d8:	1c19      	adds	r1, r3, #0
    78da:	465c      	mov	r4, fp
    78dc:	4655      	mov	r5, sl
    78de:	e564      	b.n	73aa <__aeabi_dadd+0x52>
    78e0:	2800      	cmp	r0, #0
    78e2:	d036      	beq.n	7952 <__aeabi_dadd+0x5fa>
    78e4:	4658      	mov	r0, fp
    78e6:	4318      	orrs	r0, r3
    78e8:	d010      	beq.n	790c <__aeabi_dadd+0x5b4>
    78ea:	2580      	movs	r5, #128	; 0x80
    78ec:	0748      	lsls	r0, r1, #29
    78ee:	08e4      	lsrs	r4, r4, #3
    78f0:	08c9      	lsrs	r1, r1, #3
    78f2:	032d      	lsls	r5, r5, #12
    78f4:	4304      	orrs	r4, r0
    78f6:	4229      	tst	r1, r5
    78f8:	d0e5      	beq.n	78c6 <__aeabi_dadd+0x56e>
    78fa:	08d8      	lsrs	r0, r3, #3
    78fc:	4228      	tst	r0, r5
    78fe:	d1e2      	bne.n	78c6 <__aeabi_dadd+0x56e>
    7900:	465d      	mov	r5, fp
    7902:	08ea      	lsrs	r2, r5, #3
    7904:	075c      	lsls	r4, r3, #29
    7906:	4314      	orrs	r4, r2
    7908:	1c01      	adds	r1, r0, #0
    790a:	e7dc      	b.n	78c6 <__aeabi_dadd+0x56e>
    790c:	4d21      	ldr	r5, [pc, #132]	; (7994 <__aeabi_dadd+0x63c>)
    790e:	e54c      	b.n	73aa <__aeabi_dadd+0x52>
    7910:	2300      	movs	r3, #0
    7912:	e753      	b.n	77bc <__aeabi_dadd+0x464>
    7914:	1c3d      	adds	r5, r7, #0
    7916:	3d20      	subs	r5, #32
    7918:	1c0a      	adds	r2, r1, #0
    791a:	40ea      	lsrs	r2, r5
    791c:	1c15      	adds	r5, r2, #0
    791e:	2f20      	cmp	r7, #32
    7920:	d034      	beq.n	798c <__aeabi_dadd+0x634>
    7922:	2640      	movs	r6, #64	; 0x40
    7924:	1bf7      	subs	r7, r6, r7
    7926:	40b9      	lsls	r1, r7
    7928:	430c      	orrs	r4, r1
    792a:	1e61      	subs	r1, r4, #1
    792c:	418c      	sbcs	r4, r1
    792e:	432c      	orrs	r4, r5
    7930:	2100      	movs	r1, #0
    7932:	e6d1      	b.n	76d8 <__aeabi_dadd+0x380>
    7934:	2180      	movs	r1, #128	; 0x80
    7936:	2700      	movs	r7, #0
    7938:	03c9      	lsls	r1, r1, #15
    793a:	4d16      	ldr	r5, [pc, #88]	; (7994 <__aeabi_dadd+0x63c>)
    793c:	2400      	movs	r4, #0
    793e:	e5c6      	b.n	74ce <__aeabi_dadd+0x176>
    7940:	430c      	orrs	r4, r1
    7942:	1e61      	subs	r1, r4, #1
    7944:	418c      	sbcs	r4, r1
    7946:	b2e4      	uxtb	r4, r4
    7948:	2100      	movs	r1, #0
    794a:	e78a      	b.n	7862 <__aeabi_dadd+0x50a>
    794c:	1c19      	adds	r1, r3, #0
    794e:	465c      	mov	r4, fp
    7950:	e52b      	b.n	73aa <__aeabi_dadd+0x52>
    7952:	1c19      	adds	r1, r3, #0
    7954:	465c      	mov	r4, fp
    7956:	4d0f      	ldr	r5, [pc, #60]	; (7994 <__aeabi_dadd+0x63c>)
    7958:	e527      	b.n	73aa <__aeabi_dadd+0x52>
    795a:	1c03      	adds	r3, r0, #0
    795c:	433b      	orrs	r3, r7
    795e:	d100      	bne.n	7962 <__aeabi_dadd+0x60a>
    7960:	e71c      	b.n	779c <__aeabi_dadd+0x444>
    7962:	1c01      	adds	r1, r0, #0
    7964:	1c3c      	adds	r4, r7, #0
    7966:	e520      	b.n	73aa <__aeabi_dadd+0x52>
    7968:	2020      	movs	r0, #32
    796a:	4240      	negs	r0, r0
    796c:	1940      	adds	r0, r0, r5
    796e:	1c0a      	adds	r2, r1, #0
    7970:	40c2      	lsrs	r2, r0
    7972:	4690      	mov	r8, r2
    7974:	2d20      	cmp	r5, #32
    7976:	d00b      	beq.n	7990 <__aeabi_dadd+0x638>
    7978:	2040      	movs	r0, #64	; 0x40
    797a:	1b45      	subs	r5, r0, r5
    797c:	40a9      	lsls	r1, r5
    797e:	430c      	orrs	r4, r1
    7980:	1e61      	subs	r1, r4, #1
    7982:	418c      	sbcs	r4, r1
    7984:	4645      	mov	r5, r8
    7986:	432c      	orrs	r4, r5
    7988:	2100      	movs	r1, #0
    798a:	e76a      	b.n	7862 <__aeabi_dadd+0x50a>
    798c:	2100      	movs	r1, #0
    798e:	e7cb      	b.n	7928 <__aeabi_dadd+0x5d0>
    7990:	2100      	movs	r1, #0
    7992:	e7f4      	b.n	797e <__aeabi_dadd+0x626>
    7994:	000007ff 	.word	0x000007ff
    7998:	ff7fffff 	.word	0xff7fffff

0000799c <__aeabi_ddiv>:
    799c:	b5f0      	push	{r4, r5, r6, r7, lr}
    799e:	4656      	mov	r6, sl
    79a0:	4644      	mov	r4, r8
    79a2:	465f      	mov	r7, fp
    79a4:	464d      	mov	r5, r9
    79a6:	b4f0      	push	{r4, r5, r6, r7}
    79a8:	1c1f      	adds	r7, r3, #0
    79aa:	030b      	lsls	r3, r1, #12
    79ac:	0b1b      	lsrs	r3, r3, #12
    79ae:	4698      	mov	r8, r3
    79b0:	004b      	lsls	r3, r1, #1
    79b2:	b087      	sub	sp, #28
    79b4:	1c04      	adds	r4, r0, #0
    79b6:	4681      	mov	r9, r0
    79b8:	0d5b      	lsrs	r3, r3, #21
    79ba:	0fc8      	lsrs	r0, r1, #31
    79bc:	1c16      	adds	r6, r2, #0
    79be:	469a      	mov	sl, r3
    79c0:	9000      	str	r0, [sp, #0]
    79c2:	2b00      	cmp	r3, #0
    79c4:	d051      	beq.n	7a6a <__aeabi_ddiv+0xce>
    79c6:	4b6a      	ldr	r3, [pc, #424]	; (7b70 <__aeabi_ddiv+0x1d4>)
    79c8:	459a      	cmp	sl, r3
    79ca:	d031      	beq.n	7a30 <__aeabi_ddiv+0x94>
    79cc:	2280      	movs	r2, #128	; 0x80
    79ce:	4641      	mov	r1, r8
    79d0:	0352      	lsls	r2, r2, #13
    79d2:	430a      	orrs	r2, r1
    79d4:	0f63      	lsrs	r3, r4, #29
    79d6:	00d2      	lsls	r2, r2, #3
    79d8:	431a      	orrs	r2, r3
    79da:	4b66      	ldr	r3, [pc, #408]	; (7b74 <__aeabi_ddiv+0x1d8>)
    79dc:	4690      	mov	r8, r2
    79de:	2500      	movs	r5, #0
    79e0:	00e2      	lsls	r2, r4, #3
    79e2:	4691      	mov	r9, r2
    79e4:	449a      	add	sl, r3
    79e6:	2400      	movs	r4, #0
    79e8:	9502      	str	r5, [sp, #8]
    79ea:	033b      	lsls	r3, r7, #12
    79ec:	0b1b      	lsrs	r3, r3, #12
    79ee:	469b      	mov	fp, r3
    79f0:	0ffd      	lsrs	r5, r7, #31
    79f2:	007b      	lsls	r3, r7, #1
    79f4:	1c31      	adds	r1, r6, #0
    79f6:	0d5b      	lsrs	r3, r3, #21
    79f8:	9501      	str	r5, [sp, #4]
    79fa:	d060      	beq.n	7abe <__aeabi_ddiv+0x122>
    79fc:	4a5c      	ldr	r2, [pc, #368]	; (7b70 <__aeabi_ddiv+0x1d4>)
    79fe:	4293      	cmp	r3, r2
    7a00:	d054      	beq.n	7aac <__aeabi_ddiv+0x110>
    7a02:	2180      	movs	r1, #128	; 0x80
    7a04:	4658      	mov	r0, fp
    7a06:	0349      	lsls	r1, r1, #13
    7a08:	4301      	orrs	r1, r0
    7a0a:	0f72      	lsrs	r2, r6, #29
    7a0c:	00c9      	lsls	r1, r1, #3
    7a0e:	4311      	orrs	r1, r2
    7a10:	4a58      	ldr	r2, [pc, #352]	; (7b74 <__aeabi_ddiv+0x1d8>)
    7a12:	468b      	mov	fp, r1
    7a14:	189b      	adds	r3, r3, r2
    7a16:	00f1      	lsls	r1, r6, #3
    7a18:	2000      	movs	r0, #0
    7a1a:	9a00      	ldr	r2, [sp, #0]
    7a1c:	4304      	orrs	r4, r0
    7a1e:	406a      	eors	r2, r5
    7a20:	9203      	str	r2, [sp, #12]
    7a22:	2c0f      	cmp	r4, #15
    7a24:	d900      	bls.n	7a28 <__aeabi_ddiv+0x8c>
    7a26:	e0ad      	b.n	7b84 <__aeabi_ddiv+0x1e8>
    7a28:	4e53      	ldr	r6, [pc, #332]	; (7b78 <__aeabi_ddiv+0x1dc>)
    7a2a:	00a4      	lsls	r4, r4, #2
    7a2c:	5934      	ldr	r4, [r6, r4]
    7a2e:	46a7      	mov	pc, r4
    7a30:	4640      	mov	r0, r8
    7a32:	4304      	orrs	r4, r0
    7a34:	d16e      	bne.n	7b14 <__aeabi_ddiv+0x178>
    7a36:	2100      	movs	r1, #0
    7a38:	2502      	movs	r5, #2
    7a3a:	2408      	movs	r4, #8
    7a3c:	4688      	mov	r8, r1
    7a3e:	4689      	mov	r9, r1
    7a40:	9502      	str	r5, [sp, #8]
    7a42:	e7d2      	b.n	79ea <__aeabi_ddiv+0x4e>
    7a44:	9c00      	ldr	r4, [sp, #0]
    7a46:	9802      	ldr	r0, [sp, #8]
    7a48:	46c3      	mov	fp, r8
    7a4a:	4649      	mov	r1, r9
    7a4c:	9401      	str	r4, [sp, #4]
    7a4e:	2802      	cmp	r0, #2
    7a50:	d064      	beq.n	7b1c <__aeabi_ddiv+0x180>
    7a52:	2803      	cmp	r0, #3
    7a54:	d100      	bne.n	7a58 <__aeabi_ddiv+0xbc>
    7a56:	e2ab      	b.n	7fb0 <__aeabi_ddiv+0x614>
    7a58:	2801      	cmp	r0, #1
    7a5a:	d000      	beq.n	7a5e <__aeabi_ddiv+0xc2>
    7a5c:	e238      	b.n	7ed0 <__aeabi_ddiv+0x534>
    7a5e:	9a01      	ldr	r2, [sp, #4]
    7a60:	2400      	movs	r4, #0
    7a62:	4002      	ands	r2, r0
    7a64:	2500      	movs	r5, #0
    7a66:	46a1      	mov	r9, r4
    7a68:	e060      	b.n	7b2c <__aeabi_ddiv+0x190>
    7a6a:	4643      	mov	r3, r8
    7a6c:	4323      	orrs	r3, r4
    7a6e:	d04a      	beq.n	7b06 <__aeabi_ddiv+0x16a>
    7a70:	4640      	mov	r0, r8
    7a72:	2800      	cmp	r0, #0
    7a74:	d100      	bne.n	7a78 <__aeabi_ddiv+0xdc>
    7a76:	e1c0      	b.n	7dfa <__aeabi_ddiv+0x45e>
    7a78:	f001 fab6 	bl	8fe8 <__clzsi2>
    7a7c:	1e03      	subs	r3, r0, #0
    7a7e:	2b27      	cmp	r3, #39	; 0x27
    7a80:	dd00      	ble.n	7a84 <__aeabi_ddiv+0xe8>
    7a82:	e1b3      	b.n	7dec <__aeabi_ddiv+0x450>
    7a84:	2128      	movs	r1, #40	; 0x28
    7a86:	1a0d      	subs	r5, r1, r0
    7a88:	1c21      	adds	r1, r4, #0
    7a8a:	3b08      	subs	r3, #8
    7a8c:	4642      	mov	r2, r8
    7a8e:	40e9      	lsrs	r1, r5
    7a90:	409a      	lsls	r2, r3
    7a92:	1c0d      	adds	r5, r1, #0
    7a94:	4315      	orrs	r5, r2
    7a96:	1c22      	adds	r2, r4, #0
    7a98:	409a      	lsls	r2, r3
    7a9a:	46a8      	mov	r8, r5
    7a9c:	4691      	mov	r9, r2
    7a9e:	4b37      	ldr	r3, [pc, #220]	; (7b7c <__aeabi_ddiv+0x1e0>)
    7aa0:	2500      	movs	r5, #0
    7aa2:	1a1b      	subs	r3, r3, r0
    7aa4:	469a      	mov	sl, r3
    7aa6:	2400      	movs	r4, #0
    7aa8:	9502      	str	r5, [sp, #8]
    7aaa:	e79e      	b.n	79ea <__aeabi_ddiv+0x4e>
    7aac:	465a      	mov	r2, fp
    7aae:	4316      	orrs	r6, r2
    7ab0:	2003      	movs	r0, #3
    7ab2:	2e00      	cmp	r6, #0
    7ab4:	d1b1      	bne.n	7a1a <__aeabi_ddiv+0x7e>
    7ab6:	46b3      	mov	fp, r6
    7ab8:	2100      	movs	r1, #0
    7aba:	2002      	movs	r0, #2
    7abc:	e7ad      	b.n	7a1a <__aeabi_ddiv+0x7e>
    7abe:	465a      	mov	r2, fp
    7ac0:	4332      	orrs	r2, r6
    7ac2:	d01b      	beq.n	7afc <__aeabi_ddiv+0x160>
    7ac4:	465b      	mov	r3, fp
    7ac6:	2b00      	cmp	r3, #0
    7ac8:	d100      	bne.n	7acc <__aeabi_ddiv+0x130>
    7aca:	e18a      	b.n	7de2 <__aeabi_ddiv+0x446>
    7acc:	4658      	mov	r0, fp
    7ace:	f001 fa8b 	bl	8fe8 <__clzsi2>
    7ad2:	2827      	cmp	r0, #39	; 0x27
    7ad4:	dd00      	ble.n	7ad8 <__aeabi_ddiv+0x13c>
    7ad6:	e17d      	b.n	7dd4 <__aeabi_ddiv+0x438>
    7ad8:	2228      	movs	r2, #40	; 0x28
    7ada:	1a17      	subs	r7, r2, r0
    7adc:	1c01      	adds	r1, r0, #0
    7ade:	1c32      	adds	r2, r6, #0
    7ae0:	3908      	subs	r1, #8
    7ae2:	465b      	mov	r3, fp
    7ae4:	40fa      	lsrs	r2, r7
    7ae6:	408b      	lsls	r3, r1
    7ae8:	1c17      	adds	r7, r2, #0
    7aea:	431f      	orrs	r7, r3
    7aec:	1c33      	adds	r3, r6, #0
    7aee:	408b      	lsls	r3, r1
    7af0:	46bb      	mov	fp, r7
    7af2:	1c19      	adds	r1, r3, #0
    7af4:	4b21      	ldr	r3, [pc, #132]	; (7b7c <__aeabi_ddiv+0x1e0>)
    7af6:	1a1b      	subs	r3, r3, r0
    7af8:	2000      	movs	r0, #0
    7afa:	e78e      	b.n	7a1a <__aeabi_ddiv+0x7e>
    7afc:	2700      	movs	r7, #0
    7afe:	46bb      	mov	fp, r7
    7b00:	2100      	movs	r1, #0
    7b02:	2001      	movs	r0, #1
    7b04:	e789      	b.n	7a1a <__aeabi_ddiv+0x7e>
    7b06:	2000      	movs	r0, #0
    7b08:	2501      	movs	r5, #1
    7b0a:	2404      	movs	r4, #4
    7b0c:	4680      	mov	r8, r0
    7b0e:	4681      	mov	r9, r0
    7b10:	9502      	str	r5, [sp, #8]
    7b12:	e76a      	b.n	79ea <__aeabi_ddiv+0x4e>
    7b14:	2503      	movs	r5, #3
    7b16:	240c      	movs	r4, #12
    7b18:	9502      	str	r5, [sp, #8]
    7b1a:	e766      	b.n	79ea <__aeabi_ddiv+0x4e>
    7b1c:	9c01      	ldr	r4, [sp, #4]
    7b1e:	9403      	str	r4, [sp, #12]
    7b20:	9d03      	ldr	r5, [sp, #12]
    7b22:	2201      	movs	r2, #1
    7b24:	402a      	ands	r2, r5
    7b26:	2400      	movs	r4, #0
    7b28:	4d11      	ldr	r5, [pc, #68]	; (7b70 <__aeabi_ddiv+0x1d4>)
    7b2a:	46a1      	mov	r9, r4
    7b2c:	2000      	movs	r0, #0
    7b2e:	2100      	movs	r1, #0
    7b30:	0324      	lsls	r4, r4, #12
    7b32:	0b26      	lsrs	r6, r4, #12
    7b34:	0d0c      	lsrs	r4, r1, #20
    7b36:	0524      	lsls	r4, r4, #20
    7b38:	4b11      	ldr	r3, [pc, #68]	; (7b80 <__aeabi_ddiv+0x1e4>)
    7b3a:	4334      	orrs	r4, r6
    7b3c:	052d      	lsls	r5, r5, #20
    7b3e:	4023      	ands	r3, r4
    7b40:	432b      	orrs	r3, r5
    7b42:	005b      	lsls	r3, r3, #1
    7b44:	085b      	lsrs	r3, r3, #1
    7b46:	07d2      	lsls	r2, r2, #31
    7b48:	1c19      	adds	r1, r3, #0
    7b4a:	4648      	mov	r0, r9
    7b4c:	4311      	orrs	r1, r2
    7b4e:	b007      	add	sp, #28
    7b50:	bc3c      	pop	{r2, r3, r4, r5}
    7b52:	4690      	mov	r8, r2
    7b54:	4699      	mov	r9, r3
    7b56:	46a2      	mov	sl, r4
    7b58:	46ab      	mov	fp, r5
    7b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7b5c:	2200      	movs	r2, #0
    7b5e:	2480      	movs	r4, #128	; 0x80
    7b60:	0324      	lsls	r4, r4, #12
    7b62:	4691      	mov	r9, r2
    7b64:	4d02      	ldr	r5, [pc, #8]	; (7b70 <__aeabi_ddiv+0x1d4>)
    7b66:	e7e1      	b.n	7b2c <__aeabi_ddiv+0x190>
    7b68:	2400      	movs	r4, #0
    7b6a:	2500      	movs	r5, #0
    7b6c:	46a1      	mov	r9, r4
    7b6e:	e7dd      	b.n	7b2c <__aeabi_ddiv+0x190>
    7b70:	000007ff 	.word	0x000007ff
    7b74:	fffffc01 	.word	0xfffffc01
    7b78:	0000ae4c 	.word	0x0000ae4c
    7b7c:	fffffc0d 	.word	0xfffffc0d
    7b80:	800fffff 	.word	0x800fffff
    7b84:	4655      	mov	r5, sl
    7b86:	1aed      	subs	r5, r5, r3
    7b88:	9504      	str	r5, [sp, #16]
    7b8a:	45d8      	cmp	r8, fp
    7b8c:	d900      	bls.n	7b90 <__aeabi_ddiv+0x1f4>
    7b8e:	e153      	b.n	7e38 <__aeabi_ddiv+0x49c>
    7b90:	d100      	bne.n	7b94 <__aeabi_ddiv+0x1f8>
    7b92:	e14e      	b.n	7e32 <__aeabi_ddiv+0x496>
    7b94:	9c04      	ldr	r4, [sp, #16]
    7b96:	2500      	movs	r5, #0
    7b98:	3c01      	subs	r4, #1
    7b9a:	464e      	mov	r6, r9
    7b9c:	9404      	str	r4, [sp, #16]
    7b9e:	4647      	mov	r7, r8
    7ba0:	46a9      	mov	r9, r5
    7ba2:	4658      	mov	r0, fp
    7ba4:	0203      	lsls	r3, r0, #8
    7ba6:	0e0c      	lsrs	r4, r1, #24
    7ba8:	431c      	orrs	r4, r3
    7baa:	0209      	lsls	r1, r1, #8
    7bac:	0c25      	lsrs	r5, r4, #16
    7bae:	0423      	lsls	r3, r4, #16
    7bb0:	0c1b      	lsrs	r3, r3, #16
    7bb2:	9100      	str	r1, [sp, #0]
    7bb4:	1c38      	adds	r0, r7, #0
    7bb6:	1c29      	adds	r1, r5, #0
    7bb8:	9301      	str	r3, [sp, #4]
    7bba:	f7fe ffbb 	bl	6b34 <__aeabi_uidiv>
    7bbe:	9901      	ldr	r1, [sp, #4]
    7bc0:	4683      	mov	fp, r0
    7bc2:	4341      	muls	r1, r0
    7bc4:	1c38      	adds	r0, r7, #0
    7bc6:	468a      	mov	sl, r1
    7bc8:	1c29      	adds	r1, r5, #0
    7bca:	f7fe fff7 	bl	6bbc <__aeabi_uidivmod>
    7bce:	0c33      	lsrs	r3, r6, #16
    7bd0:	0409      	lsls	r1, r1, #16
    7bd2:	4319      	orrs	r1, r3
    7bd4:	458a      	cmp	sl, r1
    7bd6:	d90c      	bls.n	7bf2 <__aeabi_ddiv+0x256>
    7bd8:	465b      	mov	r3, fp
    7bda:	1909      	adds	r1, r1, r4
    7bdc:	3b01      	subs	r3, #1
    7bde:	428c      	cmp	r4, r1
    7be0:	d900      	bls.n	7be4 <__aeabi_ddiv+0x248>
    7be2:	e147      	b.n	7e74 <__aeabi_ddiv+0x4d8>
    7be4:	458a      	cmp	sl, r1
    7be6:	d800      	bhi.n	7bea <__aeabi_ddiv+0x24e>
    7be8:	e144      	b.n	7e74 <__aeabi_ddiv+0x4d8>
    7bea:	2202      	movs	r2, #2
    7bec:	4252      	negs	r2, r2
    7bee:	4493      	add	fp, r2
    7bf0:	1909      	adds	r1, r1, r4
    7bf2:	4653      	mov	r3, sl
    7bf4:	1acb      	subs	r3, r1, r3
    7bf6:	1c18      	adds	r0, r3, #0
    7bf8:	1c29      	adds	r1, r5, #0
    7bfa:	4698      	mov	r8, r3
    7bfc:	f7fe ff9a 	bl	6b34 <__aeabi_uidiv>
    7c00:	1c07      	adds	r7, r0, #0
    7c02:	9801      	ldr	r0, [sp, #4]
    7c04:	1c29      	adds	r1, r5, #0
    7c06:	4378      	muls	r0, r7
    7c08:	4682      	mov	sl, r0
    7c0a:	4640      	mov	r0, r8
    7c0c:	f7fe ffd6 	bl	6bbc <__aeabi_uidivmod>
    7c10:	0436      	lsls	r6, r6, #16
    7c12:	040b      	lsls	r3, r1, #16
    7c14:	0c36      	lsrs	r6, r6, #16
    7c16:	4333      	orrs	r3, r6
    7c18:	459a      	cmp	sl, r3
    7c1a:	d909      	bls.n	7c30 <__aeabi_ddiv+0x294>
    7c1c:	191b      	adds	r3, r3, r4
    7c1e:	1e7a      	subs	r2, r7, #1
    7c20:	429c      	cmp	r4, r3
    7c22:	d900      	bls.n	7c26 <__aeabi_ddiv+0x28a>
    7c24:	e124      	b.n	7e70 <__aeabi_ddiv+0x4d4>
    7c26:	459a      	cmp	sl, r3
    7c28:	d800      	bhi.n	7c2c <__aeabi_ddiv+0x290>
    7c2a:	e121      	b.n	7e70 <__aeabi_ddiv+0x4d4>
    7c2c:	3f02      	subs	r7, #2
    7c2e:	191b      	adds	r3, r3, r4
    7c30:	465e      	mov	r6, fp
    7c32:	0432      	lsls	r2, r6, #16
    7c34:	4317      	orrs	r7, r2
    7c36:	0c38      	lsrs	r0, r7, #16
    7c38:	46bb      	mov	fp, r7
    7c3a:	9e00      	ldr	r6, [sp, #0]
    7c3c:	9f00      	ldr	r7, [sp, #0]
    7c3e:	4651      	mov	r1, sl
    7c40:	0c3f      	lsrs	r7, r7, #16
    7c42:	0432      	lsls	r2, r6, #16
    7c44:	1a5b      	subs	r3, r3, r1
    7c46:	4659      	mov	r1, fp
    7c48:	46ba      	mov	sl, r7
    7c4a:	0c12      	lsrs	r2, r2, #16
    7c4c:	040f      	lsls	r7, r1, #16
    7c4e:	0c3f      	lsrs	r7, r7, #16
    7c50:	4690      	mov	r8, r2
    7c52:	4651      	mov	r1, sl
    7c54:	437a      	muls	r2, r7
    7c56:	434f      	muls	r7, r1
    7c58:	4641      	mov	r1, r8
    7c5a:	4341      	muls	r1, r0
    7c5c:	4656      	mov	r6, sl
    7c5e:	4370      	muls	r0, r6
    7c60:	19cf      	adds	r7, r1, r7
    7c62:	0c16      	lsrs	r6, r2, #16
    7c64:	19be      	adds	r6, r7, r6
    7c66:	42b1      	cmp	r1, r6
    7c68:	d902      	bls.n	7c70 <__aeabi_ddiv+0x2d4>
    7c6a:	2780      	movs	r7, #128	; 0x80
    7c6c:	027f      	lsls	r7, r7, #9
    7c6e:	19c0      	adds	r0, r0, r7
    7c70:	0c31      	lsrs	r1, r6, #16
    7c72:	0412      	lsls	r2, r2, #16
    7c74:	0436      	lsls	r6, r6, #16
    7c76:	0c12      	lsrs	r2, r2, #16
    7c78:	1840      	adds	r0, r0, r1
    7c7a:	18b6      	adds	r6, r6, r2
    7c7c:	4283      	cmp	r3, r0
    7c7e:	d200      	bcs.n	7c82 <__aeabi_ddiv+0x2e6>
    7c80:	e0c4      	b.n	7e0c <__aeabi_ddiv+0x470>
    7c82:	d100      	bne.n	7c86 <__aeabi_ddiv+0x2ea>
    7c84:	e0be      	b.n	7e04 <__aeabi_ddiv+0x468>
    7c86:	1a19      	subs	r1, r3, r0
    7c88:	4648      	mov	r0, r9
    7c8a:	1b86      	subs	r6, r0, r6
    7c8c:	45b1      	cmp	r9, r6
    7c8e:	41bf      	sbcs	r7, r7
    7c90:	427f      	negs	r7, r7
    7c92:	1bcf      	subs	r7, r1, r7
    7c94:	42a7      	cmp	r7, r4
    7c96:	d100      	bne.n	7c9a <__aeabi_ddiv+0x2fe>
    7c98:	e113      	b.n	7ec2 <__aeabi_ddiv+0x526>
    7c9a:	1c29      	adds	r1, r5, #0
    7c9c:	1c38      	adds	r0, r7, #0
    7c9e:	f7fe ff49 	bl	6b34 <__aeabi_uidiv>
    7ca2:	9901      	ldr	r1, [sp, #4]
    7ca4:	9002      	str	r0, [sp, #8]
    7ca6:	4341      	muls	r1, r0
    7ca8:	1c38      	adds	r0, r7, #0
    7caa:	4689      	mov	r9, r1
    7cac:	1c29      	adds	r1, r5, #0
    7cae:	f7fe ff85 	bl	6bbc <__aeabi_uidivmod>
    7cb2:	0c33      	lsrs	r3, r6, #16
    7cb4:	0409      	lsls	r1, r1, #16
    7cb6:	4319      	orrs	r1, r3
    7cb8:	4589      	cmp	r9, r1
    7cba:	d90c      	bls.n	7cd6 <__aeabi_ddiv+0x33a>
    7cbc:	9b02      	ldr	r3, [sp, #8]
    7cbe:	1909      	adds	r1, r1, r4
    7cc0:	3b01      	subs	r3, #1
    7cc2:	428c      	cmp	r4, r1
    7cc4:	d900      	bls.n	7cc8 <__aeabi_ddiv+0x32c>
    7cc6:	e0ff      	b.n	7ec8 <__aeabi_ddiv+0x52c>
    7cc8:	4589      	cmp	r9, r1
    7cca:	d800      	bhi.n	7cce <__aeabi_ddiv+0x332>
    7ccc:	e0fc      	b.n	7ec8 <__aeabi_ddiv+0x52c>
    7cce:	9f02      	ldr	r7, [sp, #8]
    7cd0:	1909      	adds	r1, r1, r4
    7cd2:	3f02      	subs	r7, #2
    7cd4:	9702      	str	r7, [sp, #8]
    7cd6:	464f      	mov	r7, r9
    7cd8:	1bcf      	subs	r7, r1, r7
    7cda:	1c38      	adds	r0, r7, #0
    7cdc:	1c29      	adds	r1, r5, #0
    7cde:	9705      	str	r7, [sp, #20]
    7ce0:	f7fe ff28 	bl	6b34 <__aeabi_uidiv>
    7ce4:	1c07      	adds	r7, r0, #0
    7ce6:	9801      	ldr	r0, [sp, #4]
    7ce8:	1c29      	adds	r1, r5, #0
    7cea:	4378      	muls	r0, r7
    7cec:	4681      	mov	r9, r0
    7cee:	9805      	ldr	r0, [sp, #20]
    7cf0:	f7fe ff64 	bl	6bbc <__aeabi_uidivmod>
    7cf4:	0436      	lsls	r6, r6, #16
    7cf6:	0409      	lsls	r1, r1, #16
    7cf8:	0c36      	lsrs	r6, r6, #16
    7cfa:	430e      	orrs	r6, r1
    7cfc:	45b1      	cmp	r9, r6
    7cfe:	d909      	bls.n	7d14 <__aeabi_ddiv+0x378>
    7d00:	1936      	adds	r6, r6, r4
    7d02:	1e7b      	subs	r3, r7, #1
    7d04:	42b4      	cmp	r4, r6
    7d06:	d900      	bls.n	7d0a <__aeabi_ddiv+0x36e>
    7d08:	e0e0      	b.n	7ecc <__aeabi_ddiv+0x530>
    7d0a:	45b1      	cmp	r9, r6
    7d0c:	d800      	bhi.n	7d10 <__aeabi_ddiv+0x374>
    7d0e:	e0dd      	b.n	7ecc <__aeabi_ddiv+0x530>
    7d10:	3f02      	subs	r7, #2
    7d12:	1936      	adds	r6, r6, r4
    7d14:	9d02      	ldr	r5, [sp, #8]
    7d16:	4649      	mov	r1, r9
    7d18:	1a76      	subs	r6, r6, r1
    7d1a:	0429      	lsls	r1, r5, #16
    7d1c:	4339      	orrs	r1, r7
    7d1e:	040b      	lsls	r3, r1, #16
    7d20:	4657      	mov	r7, sl
    7d22:	0c0a      	lsrs	r2, r1, #16
    7d24:	0c1b      	lsrs	r3, r3, #16
    7d26:	4640      	mov	r0, r8
    7d28:	4645      	mov	r5, r8
    7d2a:	4358      	muls	r0, r3
    7d2c:	4355      	muls	r5, r2
    7d2e:	437b      	muls	r3, r7
    7d30:	437a      	muls	r2, r7
    7d32:	18eb      	adds	r3, r5, r3
    7d34:	0c07      	lsrs	r7, r0, #16
    7d36:	19db      	adds	r3, r3, r7
    7d38:	429d      	cmp	r5, r3
    7d3a:	d902      	bls.n	7d42 <__aeabi_ddiv+0x3a6>
    7d3c:	2580      	movs	r5, #128	; 0x80
    7d3e:	026d      	lsls	r5, r5, #9
    7d40:	1952      	adds	r2, r2, r5
    7d42:	0c1d      	lsrs	r5, r3, #16
    7d44:	0400      	lsls	r0, r0, #16
    7d46:	041b      	lsls	r3, r3, #16
    7d48:	0c00      	lsrs	r0, r0, #16
    7d4a:	1952      	adds	r2, r2, r5
    7d4c:	181b      	adds	r3, r3, r0
    7d4e:	4296      	cmp	r6, r2
    7d50:	d335      	bcc.n	7dbe <__aeabi_ddiv+0x422>
    7d52:	d100      	bne.n	7d56 <__aeabi_ddiv+0x3ba>
    7d54:	e0fc      	b.n	7f50 <__aeabi_ddiv+0x5b4>
    7d56:	2301      	movs	r3, #1
    7d58:	4319      	orrs	r1, r3
    7d5a:	9e04      	ldr	r6, [sp, #16]
    7d5c:	4f99      	ldr	r7, [pc, #612]	; (7fc4 <__aeabi_ddiv+0x628>)
    7d5e:	19f5      	adds	r5, r6, r7
    7d60:	2d00      	cmp	r5, #0
    7d62:	dc00      	bgt.n	7d66 <__aeabi_ddiv+0x3ca>
    7d64:	e0a1      	b.n	7eaa <__aeabi_ddiv+0x50e>
    7d66:	0748      	lsls	r0, r1, #29
    7d68:	d009      	beq.n	7d7e <__aeabi_ddiv+0x3e2>
    7d6a:	230f      	movs	r3, #15
    7d6c:	400b      	ands	r3, r1
    7d6e:	2b04      	cmp	r3, #4
    7d70:	d005      	beq.n	7d7e <__aeabi_ddiv+0x3e2>
    7d72:	1d0b      	adds	r3, r1, #4
    7d74:	428b      	cmp	r3, r1
    7d76:	4189      	sbcs	r1, r1
    7d78:	4249      	negs	r1, r1
    7d7a:	448b      	add	fp, r1
    7d7c:	1c19      	adds	r1, r3, #0
    7d7e:	465a      	mov	r2, fp
    7d80:	01d2      	lsls	r2, r2, #7
    7d82:	d507      	bpl.n	7d94 <__aeabi_ddiv+0x3f8>
    7d84:	4b90      	ldr	r3, [pc, #576]	; (7fc8 <__aeabi_ddiv+0x62c>)
    7d86:	465c      	mov	r4, fp
    7d88:	9e04      	ldr	r6, [sp, #16]
    7d8a:	2780      	movs	r7, #128	; 0x80
    7d8c:	401c      	ands	r4, r3
    7d8e:	00ff      	lsls	r7, r7, #3
    7d90:	46a3      	mov	fp, r4
    7d92:	19f5      	adds	r5, r6, r7
    7d94:	4b8d      	ldr	r3, [pc, #564]	; (7fcc <__aeabi_ddiv+0x630>)
    7d96:	429d      	cmp	r5, r3
    7d98:	dd7a      	ble.n	7e90 <__aeabi_ddiv+0x4f4>
    7d9a:	9c03      	ldr	r4, [sp, #12]
    7d9c:	2201      	movs	r2, #1
    7d9e:	4022      	ands	r2, r4
    7da0:	2400      	movs	r4, #0
    7da2:	4d8b      	ldr	r5, [pc, #556]	; (7fd0 <__aeabi_ddiv+0x634>)
    7da4:	46a1      	mov	r9, r4
    7da6:	e6c1      	b.n	7b2c <__aeabi_ddiv+0x190>
    7da8:	2480      	movs	r4, #128	; 0x80
    7daa:	0324      	lsls	r4, r4, #12
    7dac:	4647      	mov	r7, r8
    7dae:	4227      	tst	r7, r4
    7db0:	d14c      	bne.n	7e4c <__aeabi_ddiv+0x4b0>
    7db2:	433c      	orrs	r4, r7
    7db4:	0324      	lsls	r4, r4, #12
    7db6:	0b24      	lsrs	r4, r4, #12
    7db8:	9a00      	ldr	r2, [sp, #0]
    7dba:	4d85      	ldr	r5, [pc, #532]	; (7fd0 <__aeabi_ddiv+0x634>)
    7dbc:	e6b6      	b.n	7b2c <__aeabi_ddiv+0x190>
    7dbe:	1936      	adds	r6, r6, r4
    7dc0:	1e48      	subs	r0, r1, #1
    7dc2:	42b4      	cmp	r4, r6
    7dc4:	d95e      	bls.n	7e84 <__aeabi_ddiv+0x4e8>
    7dc6:	1c01      	adds	r1, r0, #0
    7dc8:	4296      	cmp	r6, r2
    7dca:	d1c4      	bne.n	7d56 <__aeabi_ddiv+0x3ba>
    7dcc:	9e00      	ldr	r6, [sp, #0]
    7dce:	429e      	cmp	r6, r3
    7dd0:	d1c1      	bne.n	7d56 <__aeabi_ddiv+0x3ba>
    7dd2:	e7c2      	b.n	7d5a <__aeabi_ddiv+0x3be>
    7dd4:	1c03      	adds	r3, r0, #0
    7dd6:	3b28      	subs	r3, #40	; 0x28
    7dd8:	1c31      	adds	r1, r6, #0
    7dda:	4099      	lsls	r1, r3
    7ddc:	468b      	mov	fp, r1
    7dde:	2100      	movs	r1, #0
    7de0:	e688      	b.n	7af4 <__aeabi_ddiv+0x158>
    7de2:	1c30      	adds	r0, r6, #0
    7de4:	f001 f900 	bl	8fe8 <__clzsi2>
    7de8:	3020      	adds	r0, #32
    7dea:	e672      	b.n	7ad2 <__aeabi_ddiv+0x136>
    7dec:	3b28      	subs	r3, #40	; 0x28
    7dee:	1c21      	adds	r1, r4, #0
    7df0:	4099      	lsls	r1, r3
    7df2:	2200      	movs	r2, #0
    7df4:	4688      	mov	r8, r1
    7df6:	4691      	mov	r9, r2
    7df8:	e651      	b.n	7a9e <__aeabi_ddiv+0x102>
    7dfa:	1c20      	adds	r0, r4, #0
    7dfc:	f001 f8f4 	bl	8fe8 <__clzsi2>
    7e00:	3020      	adds	r0, #32
    7e02:	e63b      	b.n	7a7c <__aeabi_ddiv+0xe0>
    7e04:	2100      	movs	r1, #0
    7e06:	45b1      	cmp	r9, r6
    7e08:	d300      	bcc.n	7e0c <__aeabi_ddiv+0x470>
    7e0a:	e73d      	b.n	7c88 <__aeabi_ddiv+0x2ec>
    7e0c:	9f00      	ldr	r7, [sp, #0]
    7e0e:	465a      	mov	r2, fp
    7e10:	44b9      	add	r9, r7
    7e12:	45b9      	cmp	r9, r7
    7e14:	41bf      	sbcs	r7, r7
    7e16:	427f      	negs	r7, r7
    7e18:	193f      	adds	r7, r7, r4
    7e1a:	18fb      	adds	r3, r7, r3
    7e1c:	3a01      	subs	r2, #1
    7e1e:	429c      	cmp	r4, r3
    7e20:	d21e      	bcs.n	7e60 <__aeabi_ddiv+0x4c4>
    7e22:	4298      	cmp	r0, r3
    7e24:	d900      	bls.n	7e28 <__aeabi_ddiv+0x48c>
    7e26:	e07e      	b.n	7f26 <__aeabi_ddiv+0x58a>
    7e28:	d100      	bne.n	7e2c <__aeabi_ddiv+0x490>
    7e2a:	e0b5      	b.n	7f98 <__aeabi_ddiv+0x5fc>
    7e2c:	1a19      	subs	r1, r3, r0
    7e2e:	4693      	mov	fp, r2
    7e30:	e72a      	b.n	7c88 <__aeabi_ddiv+0x2ec>
    7e32:	4589      	cmp	r9, r1
    7e34:	d800      	bhi.n	7e38 <__aeabi_ddiv+0x49c>
    7e36:	e6ad      	b.n	7b94 <__aeabi_ddiv+0x1f8>
    7e38:	4648      	mov	r0, r9
    7e3a:	4646      	mov	r6, r8
    7e3c:	4642      	mov	r2, r8
    7e3e:	0877      	lsrs	r7, r6, #1
    7e40:	07d3      	lsls	r3, r2, #31
    7e42:	0846      	lsrs	r6, r0, #1
    7e44:	07c0      	lsls	r0, r0, #31
    7e46:	431e      	orrs	r6, r3
    7e48:	4681      	mov	r9, r0
    7e4a:	e6aa      	b.n	7ba2 <__aeabi_ddiv+0x206>
    7e4c:	4658      	mov	r0, fp
    7e4e:	4220      	tst	r0, r4
    7e50:	d112      	bne.n	7e78 <__aeabi_ddiv+0x4dc>
    7e52:	4304      	orrs	r4, r0
    7e54:	0324      	lsls	r4, r4, #12
    7e56:	1c2a      	adds	r2, r5, #0
    7e58:	0b24      	lsrs	r4, r4, #12
    7e5a:	4689      	mov	r9, r1
    7e5c:	4d5c      	ldr	r5, [pc, #368]	; (7fd0 <__aeabi_ddiv+0x634>)
    7e5e:	e665      	b.n	7b2c <__aeabi_ddiv+0x190>
    7e60:	42a3      	cmp	r3, r4
    7e62:	d1e3      	bne.n	7e2c <__aeabi_ddiv+0x490>
    7e64:	9f00      	ldr	r7, [sp, #0]
    7e66:	454f      	cmp	r7, r9
    7e68:	d9db      	bls.n	7e22 <__aeabi_ddiv+0x486>
    7e6a:	1a21      	subs	r1, r4, r0
    7e6c:	4693      	mov	fp, r2
    7e6e:	e70b      	b.n	7c88 <__aeabi_ddiv+0x2ec>
    7e70:	1c17      	adds	r7, r2, #0
    7e72:	e6dd      	b.n	7c30 <__aeabi_ddiv+0x294>
    7e74:	469b      	mov	fp, r3
    7e76:	e6bc      	b.n	7bf2 <__aeabi_ddiv+0x256>
    7e78:	433c      	orrs	r4, r7
    7e7a:	0324      	lsls	r4, r4, #12
    7e7c:	0b24      	lsrs	r4, r4, #12
    7e7e:	9a00      	ldr	r2, [sp, #0]
    7e80:	4d53      	ldr	r5, [pc, #332]	; (7fd0 <__aeabi_ddiv+0x634>)
    7e82:	e653      	b.n	7b2c <__aeabi_ddiv+0x190>
    7e84:	42b2      	cmp	r2, r6
    7e86:	d859      	bhi.n	7f3c <__aeabi_ddiv+0x5a0>
    7e88:	d100      	bne.n	7e8c <__aeabi_ddiv+0x4f0>
    7e8a:	e08a      	b.n	7fa2 <__aeabi_ddiv+0x606>
    7e8c:	1c01      	adds	r1, r0, #0
    7e8e:	e762      	b.n	7d56 <__aeabi_ddiv+0x3ba>
    7e90:	465f      	mov	r7, fp
    7e92:	08c9      	lsrs	r1, r1, #3
    7e94:	077b      	lsls	r3, r7, #29
    7e96:	9e03      	ldr	r6, [sp, #12]
    7e98:	430b      	orrs	r3, r1
    7e9a:	027c      	lsls	r4, r7, #9
    7e9c:	056d      	lsls	r5, r5, #21
    7e9e:	2201      	movs	r2, #1
    7ea0:	4699      	mov	r9, r3
    7ea2:	0b24      	lsrs	r4, r4, #12
    7ea4:	0d6d      	lsrs	r5, r5, #21
    7ea6:	4032      	ands	r2, r6
    7ea8:	e640      	b.n	7b2c <__aeabi_ddiv+0x190>
    7eaa:	4b4a      	ldr	r3, [pc, #296]	; (7fd4 <__aeabi_ddiv+0x638>)
    7eac:	9f04      	ldr	r7, [sp, #16]
    7eae:	1bdb      	subs	r3, r3, r7
    7eb0:	2b38      	cmp	r3, #56	; 0x38
    7eb2:	dd10      	ble.n	7ed6 <__aeabi_ddiv+0x53a>
    7eb4:	9c03      	ldr	r4, [sp, #12]
    7eb6:	2201      	movs	r2, #1
    7eb8:	4022      	ands	r2, r4
    7eba:	2400      	movs	r4, #0
    7ebc:	2500      	movs	r5, #0
    7ebe:	46a1      	mov	r9, r4
    7ec0:	e634      	b.n	7b2c <__aeabi_ddiv+0x190>
    7ec2:	2101      	movs	r1, #1
    7ec4:	4249      	negs	r1, r1
    7ec6:	e748      	b.n	7d5a <__aeabi_ddiv+0x3be>
    7ec8:	9302      	str	r3, [sp, #8]
    7eca:	e704      	b.n	7cd6 <__aeabi_ddiv+0x33a>
    7ecc:	1c1f      	adds	r7, r3, #0
    7ece:	e721      	b.n	7d14 <__aeabi_ddiv+0x378>
    7ed0:	9c01      	ldr	r4, [sp, #4]
    7ed2:	9403      	str	r4, [sp, #12]
    7ed4:	e741      	b.n	7d5a <__aeabi_ddiv+0x3be>
    7ed6:	2b1f      	cmp	r3, #31
    7ed8:	dc40      	bgt.n	7f5c <__aeabi_ddiv+0x5c0>
    7eda:	483f      	ldr	r0, [pc, #252]	; (7fd8 <__aeabi_ddiv+0x63c>)
    7edc:	9f04      	ldr	r7, [sp, #16]
    7ede:	1c0c      	adds	r4, r1, #0
    7ee0:	183a      	adds	r2, r7, r0
    7ee2:	4658      	mov	r0, fp
    7ee4:	4091      	lsls	r1, r2
    7ee6:	40dc      	lsrs	r4, r3
    7ee8:	4090      	lsls	r0, r2
    7eea:	4320      	orrs	r0, r4
    7eec:	1c0a      	adds	r2, r1, #0
    7eee:	1e51      	subs	r1, r2, #1
    7ef0:	418a      	sbcs	r2, r1
    7ef2:	1c01      	adds	r1, r0, #0
    7ef4:	4311      	orrs	r1, r2
    7ef6:	465a      	mov	r2, fp
    7ef8:	40da      	lsrs	r2, r3
    7efa:	1c13      	adds	r3, r2, #0
    7efc:	0748      	lsls	r0, r1, #29
    7efe:	d009      	beq.n	7f14 <__aeabi_ddiv+0x578>
    7f00:	220f      	movs	r2, #15
    7f02:	400a      	ands	r2, r1
    7f04:	2a04      	cmp	r2, #4
    7f06:	d005      	beq.n	7f14 <__aeabi_ddiv+0x578>
    7f08:	1d0a      	adds	r2, r1, #4
    7f0a:	428a      	cmp	r2, r1
    7f0c:	4189      	sbcs	r1, r1
    7f0e:	4249      	negs	r1, r1
    7f10:	185b      	adds	r3, r3, r1
    7f12:	1c11      	adds	r1, r2, #0
    7f14:	021a      	lsls	r2, r3, #8
    7f16:	d534      	bpl.n	7f82 <__aeabi_ddiv+0x5e6>
    7f18:	9c03      	ldr	r4, [sp, #12]
    7f1a:	2201      	movs	r2, #1
    7f1c:	4022      	ands	r2, r4
    7f1e:	2400      	movs	r4, #0
    7f20:	2501      	movs	r5, #1
    7f22:	46a1      	mov	r9, r4
    7f24:	e602      	b.n	7b2c <__aeabi_ddiv+0x190>
    7f26:	9f00      	ldr	r7, [sp, #0]
    7f28:	2102      	movs	r1, #2
    7f2a:	4249      	negs	r1, r1
    7f2c:	44b9      	add	r9, r7
    7f2e:	448b      	add	fp, r1
    7f30:	45b9      	cmp	r9, r7
    7f32:	4189      	sbcs	r1, r1
    7f34:	4249      	negs	r1, r1
    7f36:	1909      	adds	r1, r1, r4
    7f38:	18cb      	adds	r3, r1, r3
    7f3a:	e6a4      	b.n	7c86 <__aeabi_ddiv+0x2ea>
    7f3c:	9d00      	ldr	r5, [sp, #0]
    7f3e:	1e88      	subs	r0, r1, #2
    7f40:	0069      	lsls	r1, r5, #1
    7f42:	42a9      	cmp	r1, r5
    7f44:	41ad      	sbcs	r5, r5
    7f46:	426d      	negs	r5, r5
    7f48:	192c      	adds	r4, r5, r4
    7f4a:	1936      	adds	r6, r6, r4
    7f4c:	9100      	str	r1, [sp, #0]
    7f4e:	e73a      	b.n	7dc6 <__aeabi_ddiv+0x42a>
    7f50:	2b00      	cmp	r3, #0
    7f52:	d000      	beq.n	7f56 <__aeabi_ddiv+0x5ba>
    7f54:	e733      	b.n	7dbe <__aeabi_ddiv+0x422>
    7f56:	2400      	movs	r4, #0
    7f58:	9400      	str	r4, [sp, #0]
    7f5a:	e737      	b.n	7dcc <__aeabi_ddiv+0x430>
    7f5c:	4a1f      	ldr	r2, [pc, #124]	; (7fdc <__aeabi_ddiv+0x640>)
    7f5e:	9c04      	ldr	r4, [sp, #16]
    7f60:	465d      	mov	r5, fp
    7f62:	1b12      	subs	r2, r2, r4
    7f64:	40d5      	lsrs	r5, r2
    7f66:	1c2a      	adds	r2, r5, #0
    7f68:	2b20      	cmp	r3, #32
    7f6a:	d01f      	beq.n	7fac <__aeabi_ddiv+0x610>
    7f6c:	4e1c      	ldr	r6, [pc, #112]	; (7fe0 <__aeabi_ddiv+0x644>)
    7f6e:	465f      	mov	r7, fp
    7f70:	19a3      	adds	r3, r4, r6
    7f72:	409f      	lsls	r7, r3
    7f74:	1c3b      	adds	r3, r7, #0
    7f76:	4319      	orrs	r1, r3
    7f78:	1e4b      	subs	r3, r1, #1
    7f7a:	4199      	sbcs	r1, r3
    7f7c:	4311      	orrs	r1, r2
    7f7e:	2300      	movs	r3, #0
    7f80:	e7bc      	b.n	7efc <__aeabi_ddiv+0x560>
    7f82:	075a      	lsls	r2, r3, #29
    7f84:	08c9      	lsrs	r1, r1, #3
    7f86:	430a      	orrs	r2, r1
    7f88:	9f03      	ldr	r7, [sp, #12]
    7f8a:	4691      	mov	r9, r2
    7f8c:	025b      	lsls	r3, r3, #9
    7f8e:	2201      	movs	r2, #1
    7f90:	0b1c      	lsrs	r4, r3, #12
    7f92:	403a      	ands	r2, r7
    7f94:	2500      	movs	r5, #0
    7f96:	e5c9      	b.n	7b2c <__aeabi_ddiv+0x190>
    7f98:	454e      	cmp	r6, r9
    7f9a:	d8c4      	bhi.n	7f26 <__aeabi_ddiv+0x58a>
    7f9c:	4693      	mov	fp, r2
    7f9e:	2100      	movs	r1, #0
    7fa0:	e672      	b.n	7c88 <__aeabi_ddiv+0x2ec>
    7fa2:	9f00      	ldr	r7, [sp, #0]
    7fa4:	429f      	cmp	r7, r3
    7fa6:	d3c9      	bcc.n	7f3c <__aeabi_ddiv+0x5a0>
    7fa8:	1c01      	adds	r1, r0, #0
    7faa:	e70f      	b.n	7dcc <__aeabi_ddiv+0x430>
    7fac:	2300      	movs	r3, #0
    7fae:	e7e2      	b.n	7f76 <__aeabi_ddiv+0x5da>
    7fb0:	2480      	movs	r4, #128	; 0x80
    7fb2:	0324      	lsls	r4, r4, #12
    7fb4:	465f      	mov	r7, fp
    7fb6:	433c      	orrs	r4, r7
    7fb8:	0324      	lsls	r4, r4, #12
    7fba:	0b24      	lsrs	r4, r4, #12
    7fbc:	9a01      	ldr	r2, [sp, #4]
    7fbe:	4689      	mov	r9, r1
    7fc0:	4d03      	ldr	r5, [pc, #12]	; (7fd0 <__aeabi_ddiv+0x634>)
    7fc2:	e5b3      	b.n	7b2c <__aeabi_ddiv+0x190>
    7fc4:	000003ff 	.word	0x000003ff
    7fc8:	feffffff 	.word	0xfeffffff
    7fcc:	000007fe 	.word	0x000007fe
    7fd0:	000007ff 	.word	0x000007ff
    7fd4:	fffffc02 	.word	0xfffffc02
    7fd8:	0000041e 	.word	0x0000041e
    7fdc:	fffffbe2 	.word	0xfffffbe2
    7fe0:	0000043e 	.word	0x0000043e

00007fe4 <__eqdf2>:
    7fe4:	b5f0      	push	{r4, r5, r6, r7, lr}
    7fe6:	465f      	mov	r7, fp
    7fe8:	4656      	mov	r6, sl
    7fea:	464d      	mov	r5, r9
    7fec:	4644      	mov	r4, r8
    7fee:	b4f0      	push	{r4, r5, r6, r7}
    7ff0:	1c0d      	adds	r5, r1, #0
    7ff2:	1c04      	adds	r4, r0, #0
    7ff4:	4680      	mov	r8, r0
    7ff6:	0fe8      	lsrs	r0, r5, #31
    7ff8:	4681      	mov	r9, r0
    7ffa:	0318      	lsls	r0, r3, #12
    7ffc:	030f      	lsls	r7, r1, #12
    7ffe:	0b00      	lsrs	r0, r0, #12
    8000:	0b3f      	lsrs	r7, r7, #12
    8002:	b083      	sub	sp, #12
    8004:	4684      	mov	ip, r0
    8006:	481b      	ldr	r0, [pc, #108]	; (8074 <__eqdf2+0x90>)
    8008:	9700      	str	r7, [sp, #0]
    800a:	0049      	lsls	r1, r1, #1
    800c:	005e      	lsls	r6, r3, #1
    800e:	0fdf      	lsrs	r7, r3, #31
    8010:	0d49      	lsrs	r1, r1, #21
    8012:	4692      	mov	sl, r2
    8014:	0d76      	lsrs	r6, r6, #21
    8016:	46bb      	mov	fp, r7
    8018:	4281      	cmp	r1, r0
    801a:	d00c      	beq.n	8036 <__eqdf2+0x52>
    801c:	4815      	ldr	r0, [pc, #84]	; (8074 <__eqdf2+0x90>)
    801e:	4286      	cmp	r6, r0
    8020:	d010      	beq.n	8044 <__eqdf2+0x60>
    8022:	2001      	movs	r0, #1
    8024:	42b1      	cmp	r1, r6
    8026:	d015      	beq.n	8054 <__eqdf2+0x70>
    8028:	b003      	add	sp, #12
    802a:	bc3c      	pop	{r2, r3, r4, r5}
    802c:	4690      	mov	r8, r2
    802e:	4699      	mov	r9, r3
    8030:	46a2      	mov	sl, r4
    8032:	46ab      	mov	fp, r5
    8034:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8036:	9f00      	ldr	r7, [sp, #0]
    8038:	2001      	movs	r0, #1
    803a:	4327      	orrs	r7, r4
    803c:	d1f4      	bne.n	8028 <__eqdf2+0x44>
    803e:	480d      	ldr	r0, [pc, #52]	; (8074 <__eqdf2+0x90>)
    8040:	4286      	cmp	r6, r0
    8042:	d1ee      	bne.n	8022 <__eqdf2+0x3e>
    8044:	4660      	mov	r0, ip
    8046:	4302      	orrs	r2, r0
    8048:	2001      	movs	r0, #1
    804a:	2a00      	cmp	r2, #0
    804c:	d1ec      	bne.n	8028 <__eqdf2+0x44>
    804e:	2001      	movs	r0, #1
    8050:	42b1      	cmp	r1, r6
    8052:	d1e9      	bne.n	8028 <__eqdf2+0x44>
    8054:	9b00      	ldr	r3, [sp, #0]
    8056:	4563      	cmp	r3, ip
    8058:	d1e6      	bne.n	8028 <__eqdf2+0x44>
    805a:	45d0      	cmp	r8, sl
    805c:	d1e4      	bne.n	8028 <__eqdf2+0x44>
    805e:	45d9      	cmp	r9, fp
    8060:	d006      	beq.n	8070 <__eqdf2+0x8c>
    8062:	2900      	cmp	r1, #0
    8064:	d1e0      	bne.n	8028 <__eqdf2+0x44>
    8066:	431c      	orrs	r4, r3
    8068:	1c20      	adds	r0, r4, #0
    806a:	1e44      	subs	r4, r0, #1
    806c:	41a0      	sbcs	r0, r4
    806e:	e7db      	b.n	8028 <__eqdf2+0x44>
    8070:	2000      	movs	r0, #0
    8072:	e7d9      	b.n	8028 <__eqdf2+0x44>
    8074:	000007ff 	.word	0x000007ff

00008078 <__gedf2>:
    8078:	b5f0      	push	{r4, r5, r6, r7, lr}
    807a:	465f      	mov	r7, fp
    807c:	4656      	mov	r6, sl
    807e:	464d      	mov	r5, r9
    8080:	4644      	mov	r4, r8
    8082:	b4f0      	push	{r4, r5, r6, r7}
    8084:	0fcd      	lsrs	r5, r1, #31
    8086:	0fde      	lsrs	r6, r3, #31
    8088:	46ac      	mov	ip, r5
    808a:	031d      	lsls	r5, r3, #12
    808c:	0b2d      	lsrs	r5, r5, #12
    808e:	46b1      	mov	r9, r6
    8090:	4e37      	ldr	r6, [pc, #220]	; (8170 <__gedf2+0xf8>)
    8092:	030f      	lsls	r7, r1, #12
    8094:	004c      	lsls	r4, r1, #1
    8096:	46ab      	mov	fp, r5
    8098:	005d      	lsls	r5, r3, #1
    809a:	4680      	mov	r8, r0
    809c:	0b3f      	lsrs	r7, r7, #12
    809e:	0d64      	lsrs	r4, r4, #21
    80a0:	4692      	mov	sl, r2
    80a2:	0d6d      	lsrs	r5, r5, #21
    80a4:	42b4      	cmp	r4, r6
    80a6:	d032      	beq.n	810e <__gedf2+0x96>
    80a8:	4e31      	ldr	r6, [pc, #196]	; (8170 <__gedf2+0xf8>)
    80aa:	42b5      	cmp	r5, r6
    80ac:	d035      	beq.n	811a <__gedf2+0xa2>
    80ae:	2c00      	cmp	r4, #0
    80b0:	d10e      	bne.n	80d0 <__gedf2+0x58>
    80b2:	4338      	orrs	r0, r7
    80b4:	4241      	negs	r1, r0
    80b6:	4141      	adcs	r1, r0
    80b8:	1c08      	adds	r0, r1, #0
    80ba:	2d00      	cmp	r5, #0
    80bc:	d00b      	beq.n	80d6 <__gedf2+0x5e>
    80be:	2900      	cmp	r1, #0
    80c0:	d119      	bne.n	80f6 <__gedf2+0x7e>
    80c2:	45cc      	cmp	ip, r9
    80c4:	d02d      	beq.n	8122 <__gedf2+0xaa>
    80c6:	4665      	mov	r5, ip
    80c8:	4268      	negs	r0, r5
    80ca:	2301      	movs	r3, #1
    80cc:	4318      	orrs	r0, r3
    80ce:	e018      	b.n	8102 <__gedf2+0x8a>
    80d0:	2d00      	cmp	r5, #0
    80d2:	d1f6      	bne.n	80c2 <__gedf2+0x4a>
    80d4:	1c28      	adds	r0, r5, #0
    80d6:	4659      	mov	r1, fp
    80d8:	430a      	orrs	r2, r1
    80da:	4253      	negs	r3, r2
    80dc:	4153      	adcs	r3, r2
    80de:	2800      	cmp	r0, #0
    80e0:	d106      	bne.n	80f0 <__gedf2+0x78>
    80e2:	2b00      	cmp	r3, #0
    80e4:	d0ed      	beq.n	80c2 <__gedf2+0x4a>
    80e6:	4663      	mov	r3, ip
    80e8:	4258      	negs	r0, r3
    80ea:	2301      	movs	r3, #1
    80ec:	4318      	orrs	r0, r3
    80ee:	e008      	b.n	8102 <__gedf2+0x8a>
    80f0:	2000      	movs	r0, #0
    80f2:	2b00      	cmp	r3, #0
    80f4:	d105      	bne.n	8102 <__gedf2+0x8a>
    80f6:	464a      	mov	r2, r9
    80f8:	4250      	negs	r0, r2
    80fa:	4150      	adcs	r0, r2
    80fc:	4240      	negs	r0, r0
    80fe:	2301      	movs	r3, #1
    8100:	4318      	orrs	r0, r3
    8102:	bc3c      	pop	{r2, r3, r4, r5}
    8104:	4690      	mov	r8, r2
    8106:	4699      	mov	r9, r3
    8108:	46a2      	mov	sl, r4
    810a:	46ab      	mov	fp, r5
    810c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    810e:	1c3e      	adds	r6, r7, #0
    8110:	4306      	orrs	r6, r0
    8112:	d0c9      	beq.n	80a8 <__gedf2+0x30>
    8114:	2002      	movs	r0, #2
    8116:	4240      	negs	r0, r0
    8118:	e7f3      	b.n	8102 <__gedf2+0x8a>
    811a:	465e      	mov	r6, fp
    811c:	4316      	orrs	r6, r2
    811e:	d0c6      	beq.n	80ae <__gedf2+0x36>
    8120:	e7f8      	b.n	8114 <__gedf2+0x9c>
    8122:	42ac      	cmp	r4, r5
    8124:	dc07      	bgt.n	8136 <__gedf2+0xbe>
    8126:	da0b      	bge.n	8140 <__gedf2+0xc8>
    8128:	4661      	mov	r1, ip
    812a:	4248      	negs	r0, r1
    812c:	4148      	adcs	r0, r1
    812e:	4240      	negs	r0, r0
    8130:	2301      	movs	r3, #1
    8132:	4318      	orrs	r0, r3
    8134:	e7e5      	b.n	8102 <__gedf2+0x8a>
    8136:	4666      	mov	r6, ip
    8138:	4270      	negs	r0, r6
    813a:	2301      	movs	r3, #1
    813c:	4318      	orrs	r0, r3
    813e:	e7e0      	b.n	8102 <__gedf2+0x8a>
    8140:	455f      	cmp	r7, fp
    8142:	d80a      	bhi.n	815a <__gedf2+0xe2>
    8144:	d00e      	beq.n	8164 <__gedf2+0xec>
    8146:	2000      	movs	r0, #0
    8148:	455f      	cmp	r7, fp
    814a:	d2da      	bcs.n	8102 <__gedf2+0x8a>
    814c:	4665      	mov	r5, ip
    814e:	4268      	negs	r0, r5
    8150:	4168      	adcs	r0, r5
    8152:	4240      	negs	r0, r0
    8154:	2301      	movs	r3, #1
    8156:	4318      	orrs	r0, r3
    8158:	e7d3      	b.n	8102 <__gedf2+0x8a>
    815a:	4662      	mov	r2, ip
    815c:	4250      	negs	r0, r2
    815e:	2301      	movs	r3, #1
    8160:	4318      	orrs	r0, r3
    8162:	e7ce      	b.n	8102 <__gedf2+0x8a>
    8164:	45d0      	cmp	r8, sl
    8166:	d8f8      	bhi.n	815a <__gedf2+0xe2>
    8168:	2000      	movs	r0, #0
    816a:	45d0      	cmp	r8, sl
    816c:	d3ee      	bcc.n	814c <__gedf2+0xd4>
    816e:	e7c8      	b.n	8102 <__gedf2+0x8a>
    8170:	000007ff 	.word	0x000007ff

00008174 <__ledf2>:
    8174:	b5f0      	push	{r4, r5, r6, r7, lr}
    8176:	4656      	mov	r6, sl
    8178:	464d      	mov	r5, r9
    817a:	4644      	mov	r4, r8
    817c:	465f      	mov	r7, fp
    817e:	b4f0      	push	{r4, r5, r6, r7}
    8180:	1c0d      	adds	r5, r1, #0
    8182:	b083      	sub	sp, #12
    8184:	1c04      	adds	r4, r0, #0
    8186:	9001      	str	r0, [sp, #4]
    8188:	0fe8      	lsrs	r0, r5, #31
    818a:	4681      	mov	r9, r0
    818c:	0318      	lsls	r0, r3, #12
    818e:	030f      	lsls	r7, r1, #12
    8190:	0b00      	lsrs	r0, r0, #12
    8192:	0b3f      	lsrs	r7, r7, #12
    8194:	4684      	mov	ip, r0
    8196:	4835      	ldr	r0, [pc, #212]	; (826c <__ledf2+0xf8>)
    8198:	9700      	str	r7, [sp, #0]
    819a:	0049      	lsls	r1, r1, #1
    819c:	005e      	lsls	r6, r3, #1
    819e:	0fdf      	lsrs	r7, r3, #31
    81a0:	0d49      	lsrs	r1, r1, #21
    81a2:	4692      	mov	sl, r2
    81a4:	0d76      	lsrs	r6, r6, #21
    81a6:	46b8      	mov	r8, r7
    81a8:	4281      	cmp	r1, r0
    81aa:	d034      	beq.n	8216 <__ledf2+0xa2>
    81ac:	482f      	ldr	r0, [pc, #188]	; (826c <__ledf2+0xf8>)
    81ae:	4286      	cmp	r6, r0
    81b0:	d036      	beq.n	8220 <__ledf2+0xac>
    81b2:	2900      	cmp	r1, #0
    81b4:	d018      	beq.n	81e8 <__ledf2+0x74>
    81b6:	2e00      	cmp	r6, #0
    81b8:	d11f      	bne.n	81fa <__ledf2+0x86>
    81ba:	1c34      	adds	r4, r6, #0
    81bc:	4667      	mov	r7, ip
    81be:	433a      	orrs	r2, r7
    81c0:	4253      	negs	r3, r2
    81c2:	4153      	adcs	r3, r2
    81c4:	2c00      	cmp	r4, #0
    81c6:	d01f      	beq.n	8208 <__ledf2+0x94>
    81c8:	2000      	movs	r0, #0
    81ca:	2b00      	cmp	r3, #0
    81cc:	d105      	bne.n	81da <__ledf2+0x66>
    81ce:	4642      	mov	r2, r8
    81d0:	4250      	negs	r0, r2
    81d2:	4150      	adcs	r0, r2
    81d4:	4240      	negs	r0, r0
    81d6:	2301      	movs	r3, #1
    81d8:	4318      	orrs	r0, r3
    81da:	b003      	add	sp, #12
    81dc:	bc3c      	pop	{r2, r3, r4, r5}
    81de:	4690      	mov	r8, r2
    81e0:	4699      	mov	r9, r3
    81e2:	46a2      	mov	sl, r4
    81e4:	46ab      	mov	fp, r5
    81e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    81e8:	9800      	ldr	r0, [sp, #0]
    81ea:	4304      	orrs	r4, r0
    81ec:	4260      	negs	r0, r4
    81ee:	4160      	adcs	r0, r4
    81f0:	1c04      	adds	r4, r0, #0
    81f2:	2e00      	cmp	r6, #0
    81f4:	d0e2      	beq.n	81bc <__ledf2+0x48>
    81f6:	2800      	cmp	r0, #0
    81f8:	d1e9      	bne.n	81ce <__ledf2+0x5a>
    81fa:	45c1      	cmp	r9, r8
    81fc:	d015      	beq.n	822a <__ledf2+0xb6>
    81fe:	464f      	mov	r7, r9
    8200:	4278      	negs	r0, r7
    8202:	2301      	movs	r3, #1
    8204:	4318      	orrs	r0, r3
    8206:	e7e8      	b.n	81da <__ledf2+0x66>
    8208:	2b00      	cmp	r3, #0
    820a:	d0f6      	beq.n	81fa <__ledf2+0x86>
    820c:	464b      	mov	r3, r9
    820e:	4258      	negs	r0, r3
    8210:	2301      	movs	r3, #1
    8212:	4318      	orrs	r0, r3
    8214:	e7e1      	b.n	81da <__ledf2+0x66>
    8216:	9f00      	ldr	r7, [sp, #0]
    8218:	2002      	movs	r0, #2
    821a:	4327      	orrs	r7, r4
    821c:	d1dd      	bne.n	81da <__ledf2+0x66>
    821e:	e7c5      	b.n	81ac <__ledf2+0x38>
    8220:	4667      	mov	r7, ip
    8222:	2002      	movs	r0, #2
    8224:	4317      	orrs	r7, r2
    8226:	d1d8      	bne.n	81da <__ledf2+0x66>
    8228:	e7c3      	b.n	81b2 <__ledf2+0x3e>
    822a:	42b1      	cmp	r1, r6
    822c:	dd04      	ble.n	8238 <__ledf2+0xc4>
    822e:	464a      	mov	r2, r9
    8230:	4250      	negs	r0, r2
    8232:	2301      	movs	r3, #1
    8234:	4318      	orrs	r0, r3
    8236:	e7d0      	b.n	81da <__ledf2+0x66>
    8238:	42b1      	cmp	r1, r6
    823a:	db07      	blt.n	824c <__ledf2+0xd8>
    823c:	9800      	ldr	r0, [sp, #0]
    823e:	4560      	cmp	r0, ip
    8240:	d8e4      	bhi.n	820c <__ledf2+0x98>
    8242:	d00a      	beq.n	825a <__ledf2+0xe6>
    8244:	9f00      	ldr	r7, [sp, #0]
    8246:	2000      	movs	r0, #0
    8248:	4567      	cmp	r7, ip
    824a:	d2c6      	bcs.n	81da <__ledf2+0x66>
    824c:	464f      	mov	r7, r9
    824e:	4278      	negs	r0, r7
    8250:	4178      	adcs	r0, r7
    8252:	4240      	negs	r0, r0
    8254:	2301      	movs	r3, #1
    8256:	4318      	orrs	r0, r3
    8258:	e7bf      	b.n	81da <__ledf2+0x66>
    825a:	9a01      	ldr	r2, [sp, #4]
    825c:	4552      	cmp	r2, sl
    825e:	d8d5      	bhi.n	820c <__ledf2+0x98>
    8260:	9a01      	ldr	r2, [sp, #4]
    8262:	2000      	movs	r0, #0
    8264:	4552      	cmp	r2, sl
    8266:	d3f1      	bcc.n	824c <__ledf2+0xd8>
    8268:	e7b7      	b.n	81da <__ledf2+0x66>
    826a:	46c0      	nop			; (mov r8, r8)
    826c:	000007ff 	.word	0x000007ff

00008270 <__aeabi_dmul>:
    8270:	b5f0      	push	{r4, r5, r6, r7, lr}
    8272:	4656      	mov	r6, sl
    8274:	4644      	mov	r4, r8
    8276:	465f      	mov	r7, fp
    8278:	464d      	mov	r5, r9
    827a:	b4f0      	push	{r4, r5, r6, r7}
    827c:	1c1f      	adds	r7, r3, #0
    827e:	030b      	lsls	r3, r1, #12
    8280:	0b1b      	lsrs	r3, r3, #12
    8282:	469a      	mov	sl, r3
    8284:	004b      	lsls	r3, r1, #1
    8286:	b087      	sub	sp, #28
    8288:	1c04      	adds	r4, r0, #0
    828a:	4680      	mov	r8, r0
    828c:	0d5b      	lsrs	r3, r3, #21
    828e:	0fc8      	lsrs	r0, r1, #31
    8290:	1c16      	adds	r6, r2, #0
    8292:	9302      	str	r3, [sp, #8]
    8294:	4681      	mov	r9, r0
    8296:	2b00      	cmp	r3, #0
    8298:	d068      	beq.n	836c <__aeabi_dmul+0xfc>
    829a:	4b69      	ldr	r3, [pc, #420]	; (8440 <__aeabi_dmul+0x1d0>)
    829c:	9902      	ldr	r1, [sp, #8]
    829e:	4299      	cmp	r1, r3
    82a0:	d032      	beq.n	8308 <__aeabi_dmul+0x98>
    82a2:	2280      	movs	r2, #128	; 0x80
    82a4:	4653      	mov	r3, sl
    82a6:	0352      	lsls	r2, r2, #13
    82a8:	431a      	orrs	r2, r3
    82aa:	00d2      	lsls	r2, r2, #3
    82ac:	0f63      	lsrs	r3, r4, #29
    82ae:	431a      	orrs	r2, r3
    82b0:	4692      	mov	sl, r2
    82b2:	4a64      	ldr	r2, [pc, #400]	; (8444 <__aeabi_dmul+0x1d4>)
    82b4:	00e0      	lsls	r0, r4, #3
    82b6:	1889      	adds	r1, r1, r2
    82b8:	4680      	mov	r8, r0
    82ba:	9102      	str	r1, [sp, #8]
    82bc:	2400      	movs	r4, #0
    82be:	2500      	movs	r5, #0
    82c0:	033b      	lsls	r3, r7, #12
    82c2:	0b1b      	lsrs	r3, r3, #12
    82c4:	469b      	mov	fp, r3
    82c6:	0078      	lsls	r0, r7, #1
    82c8:	0ffb      	lsrs	r3, r7, #31
    82ca:	1c32      	adds	r2, r6, #0
    82cc:	0d40      	lsrs	r0, r0, #21
    82ce:	9303      	str	r3, [sp, #12]
    82d0:	d100      	bne.n	82d4 <__aeabi_dmul+0x64>
    82d2:	e075      	b.n	83c0 <__aeabi_dmul+0x150>
    82d4:	4b5a      	ldr	r3, [pc, #360]	; (8440 <__aeabi_dmul+0x1d0>)
    82d6:	4298      	cmp	r0, r3
    82d8:	d069      	beq.n	83ae <__aeabi_dmul+0x13e>
    82da:	2280      	movs	r2, #128	; 0x80
    82dc:	4659      	mov	r1, fp
    82de:	0352      	lsls	r2, r2, #13
    82e0:	430a      	orrs	r2, r1
    82e2:	0f73      	lsrs	r3, r6, #29
    82e4:	00d2      	lsls	r2, r2, #3
    82e6:	431a      	orrs	r2, r3
    82e8:	4b56      	ldr	r3, [pc, #344]	; (8444 <__aeabi_dmul+0x1d4>)
    82ea:	4693      	mov	fp, r2
    82ec:	18c0      	adds	r0, r0, r3
    82ee:	00f2      	lsls	r2, r6, #3
    82f0:	2300      	movs	r3, #0
    82f2:	9903      	ldr	r1, [sp, #12]
    82f4:	464e      	mov	r6, r9
    82f6:	4071      	eors	r1, r6
    82f8:	431c      	orrs	r4, r3
    82fa:	2c0f      	cmp	r4, #15
    82fc:	d900      	bls.n	8300 <__aeabi_dmul+0x90>
    82fe:	e0a9      	b.n	8454 <__aeabi_dmul+0x1e4>
    8300:	4e51      	ldr	r6, [pc, #324]	; (8448 <__aeabi_dmul+0x1d8>)
    8302:	00a4      	lsls	r4, r4, #2
    8304:	5934      	ldr	r4, [r6, r4]
    8306:	46a7      	mov	pc, r4
    8308:	4653      	mov	r3, sl
    830a:	431c      	orrs	r4, r3
    830c:	d000      	beq.n	8310 <__aeabi_dmul+0xa0>
    830e:	e087      	b.n	8420 <__aeabi_dmul+0x1b0>
    8310:	2500      	movs	r5, #0
    8312:	46aa      	mov	sl, r5
    8314:	46a8      	mov	r8, r5
    8316:	2408      	movs	r4, #8
    8318:	2502      	movs	r5, #2
    831a:	e7d1      	b.n	82c0 <__aeabi_dmul+0x50>
    831c:	4649      	mov	r1, r9
    831e:	2d02      	cmp	r5, #2
    8320:	d06c      	beq.n	83fc <__aeabi_dmul+0x18c>
    8322:	2d03      	cmp	r5, #3
    8324:	d100      	bne.n	8328 <__aeabi_dmul+0xb8>
    8326:	e217      	b.n	8758 <__aeabi_dmul+0x4e8>
    8328:	2d01      	cmp	r5, #1
    832a:	d000      	beq.n	832e <__aeabi_dmul+0xbe>
    832c:	e158      	b.n	85e0 <__aeabi_dmul+0x370>
    832e:	400d      	ands	r5, r1
    8330:	b2ed      	uxtb	r5, r5
    8332:	2400      	movs	r4, #0
    8334:	46a9      	mov	r9, r5
    8336:	2300      	movs	r3, #0
    8338:	46a0      	mov	r8, r4
    833a:	2000      	movs	r0, #0
    833c:	2100      	movs	r1, #0
    833e:	0325      	lsls	r5, r4, #12
    8340:	0d0a      	lsrs	r2, r1, #20
    8342:	051c      	lsls	r4, r3, #20
    8344:	0b2d      	lsrs	r5, r5, #12
    8346:	0512      	lsls	r2, r2, #20
    8348:	4b40      	ldr	r3, [pc, #256]	; (844c <__aeabi_dmul+0x1dc>)
    834a:	432a      	orrs	r2, r5
    834c:	4013      	ands	r3, r2
    834e:	4323      	orrs	r3, r4
    8350:	005b      	lsls	r3, r3, #1
    8352:	464c      	mov	r4, r9
    8354:	085b      	lsrs	r3, r3, #1
    8356:	07e2      	lsls	r2, r4, #31
    8358:	1c19      	adds	r1, r3, #0
    835a:	4640      	mov	r0, r8
    835c:	4311      	orrs	r1, r2
    835e:	b007      	add	sp, #28
    8360:	bc3c      	pop	{r2, r3, r4, r5}
    8362:	4690      	mov	r8, r2
    8364:	4699      	mov	r9, r3
    8366:	46a2      	mov	sl, r4
    8368:	46ab      	mov	fp, r5
    836a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    836c:	4653      	mov	r3, sl
    836e:	4323      	orrs	r3, r4
    8370:	d050      	beq.n	8414 <__aeabi_dmul+0x1a4>
    8372:	4653      	mov	r3, sl
    8374:	2b00      	cmp	r3, #0
    8376:	d100      	bne.n	837a <__aeabi_dmul+0x10a>
    8378:	e184      	b.n	8684 <__aeabi_dmul+0x414>
    837a:	4650      	mov	r0, sl
    837c:	f000 fe34 	bl	8fe8 <__clzsi2>
    8380:	1e03      	subs	r3, r0, #0
    8382:	2b27      	cmp	r3, #39	; 0x27
    8384:	dd00      	ble.n	8388 <__aeabi_dmul+0x118>
    8386:	e176      	b.n	8676 <__aeabi_dmul+0x406>
    8388:	2128      	movs	r1, #40	; 0x28
    838a:	1a0d      	subs	r5, r1, r0
    838c:	1c21      	adds	r1, r4, #0
    838e:	3b08      	subs	r3, #8
    8390:	4652      	mov	r2, sl
    8392:	40e9      	lsrs	r1, r5
    8394:	409a      	lsls	r2, r3
    8396:	1c0d      	adds	r5, r1, #0
    8398:	4315      	orrs	r5, r2
    839a:	1c22      	adds	r2, r4, #0
    839c:	409a      	lsls	r2, r3
    839e:	46aa      	mov	sl, r5
    83a0:	4690      	mov	r8, r2
    83a2:	4b2b      	ldr	r3, [pc, #172]	; (8450 <__aeabi_dmul+0x1e0>)
    83a4:	2400      	movs	r4, #0
    83a6:	1a1b      	subs	r3, r3, r0
    83a8:	9302      	str	r3, [sp, #8]
    83aa:	2500      	movs	r5, #0
    83ac:	e788      	b.n	82c0 <__aeabi_dmul+0x50>
    83ae:	465b      	mov	r3, fp
    83b0:	431e      	orrs	r6, r3
    83b2:	2303      	movs	r3, #3
    83b4:	2e00      	cmp	r6, #0
    83b6:	d19c      	bne.n	82f2 <__aeabi_dmul+0x82>
    83b8:	46b3      	mov	fp, r6
    83ba:	2200      	movs	r2, #0
    83bc:	2302      	movs	r3, #2
    83be:	e798      	b.n	82f2 <__aeabi_dmul+0x82>
    83c0:	465b      	mov	r3, fp
    83c2:	4333      	orrs	r3, r6
    83c4:	d021      	beq.n	840a <__aeabi_dmul+0x19a>
    83c6:	4658      	mov	r0, fp
    83c8:	2800      	cmp	r0, #0
    83ca:	d100      	bne.n	83ce <__aeabi_dmul+0x15e>
    83cc:	e14e      	b.n	866c <__aeabi_dmul+0x3fc>
    83ce:	f000 fe0b 	bl	8fe8 <__clzsi2>
    83d2:	2827      	cmp	r0, #39	; 0x27
    83d4:	dd00      	ble.n	83d8 <__aeabi_dmul+0x168>
    83d6:	e142      	b.n	865e <__aeabi_dmul+0x3ee>
    83d8:	2128      	movs	r1, #40	; 0x28
    83da:	1a0f      	subs	r7, r1, r0
    83dc:	1c02      	adds	r2, r0, #0
    83de:	1c31      	adds	r1, r6, #0
    83e0:	3a08      	subs	r2, #8
    83e2:	465b      	mov	r3, fp
    83e4:	40f9      	lsrs	r1, r7
    83e6:	4093      	lsls	r3, r2
    83e8:	1c0f      	adds	r7, r1, #0
    83ea:	431f      	orrs	r7, r3
    83ec:	1c33      	adds	r3, r6, #0
    83ee:	4093      	lsls	r3, r2
    83f0:	46bb      	mov	fp, r7
    83f2:	1c1a      	adds	r2, r3, #0
    83f4:	4b16      	ldr	r3, [pc, #88]	; (8450 <__aeabi_dmul+0x1e0>)
    83f6:	1a18      	subs	r0, r3, r0
    83f8:	2300      	movs	r3, #0
    83fa:	e77a      	b.n	82f2 <__aeabi_dmul+0x82>
    83fc:	2301      	movs	r3, #1
    83fe:	400b      	ands	r3, r1
    8400:	2400      	movs	r4, #0
    8402:	4699      	mov	r9, r3
    8404:	46a0      	mov	r8, r4
    8406:	4b0e      	ldr	r3, [pc, #56]	; (8440 <__aeabi_dmul+0x1d0>)
    8408:	e797      	b.n	833a <__aeabi_dmul+0xca>
    840a:	2700      	movs	r7, #0
    840c:	46bb      	mov	fp, r7
    840e:	2200      	movs	r2, #0
    8410:	2301      	movs	r3, #1
    8412:	e76e      	b.n	82f2 <__aeabi_dmul+0x82>
    8414:	2100      	movs	r1, #0
    8416:	2404      	movs	r4, #4
    8418:	468a      	mov	sl, r1
    841a:	4688      	mov	r8, r1
    841c:	2501      	movs	r5, #1
    841e:	e74f      	b.n	82c0 <__aeabi_dmul+0x50>
    8420:	240c      	movs	r4, #12
    8422:	2503      	movs	r5, #3
    8424:	e74c      	b.n	82c0 <__aeabi_dmul+0x50>
    8426:	2500      	movs	r5, #0
    8428:	2480      	movs	r4, #128	; 0x80
    842a:	46a9      	mov	r9, r5
    842c:	0324      	lsls	r4, r4, #12
    842e:	46a8      	mov	r8, r5
    8430:	4b03      	ldr	r3, [pc, #12]	; (8440 <__aeabi_dmul+0x1d0>)
    8432:	e782      	b.n	833a <__aeabi_dmul+0xca>
    8434:	46da      	mov	sl, fp
    8436:	4690      	mov	r8, r2
    8438:	9903      	ldr	r1, [sp, #12]
    843a:	1c1d      	adds	r5, r3, #0
    843c:	e76f      	b.n	831e <__aeabi_dmul+0xae>
    843e:	46c0      	nop			; (mov r8, r8)
    8440:	000007ff 	.word	0x000007ff
    8444:	fffffc01 	.word	0xfffffc01
    8448:	0000ae8c 	.word	0x0000ae8c
    844c:	800fffff 	.word	0x800fffff
    8450:	fffffc0d 	.word	0xfffffc0d
    8454:	9f02      	ldr	r7, [sp, #8]
    8456:	0c16      	lsrs	r6, r2, #16
    8458:	1838      	adds	r0, r7, r0
    845a:	9004      	str	r0, [sp, #16]
    845c:	4640      	mov	r0, r8
    845e:	0c07      	lsrs	r7, r0, #16
    8460:	0400      	lsls	r0, r0, #16
    8462:	0c00      	lsrs	r0, r0, #16
    8464:	0412      	lsls	r2, r2, #16
    8466:	0c12      	lsrs	r2, r2, #16
    8468:	1c03      	adds	r3, r0, #0
    846a:	4353      	muls	r3, r2
    846c:	1c04      	adds	r4, r0, #0
    846e:	1c3d      	adds	r5, r7, #0
    8470:	4374      	muls	r4, r6
    8472:	4355      	muls	r5, r2
    8474:	4698      	mov	r8, r3
    8476:	1c3b      	adds	r3, r7, #0
    8478:	4373      	muls	r3, r6
    847a:	1964      	adds	r4, r4, r5
    847c:	46a4      	mov	ip, r4
    847e:	4644      	mov	r4, r8
    8480:	9302      	str	r3, [sp, #8]
    8482:	0c23      	lsrs	r3, r4, #16
    8484:	4463      	add	r3, ip
    8486:	429d      	cmp	r5, r3
    8488:	d904      	bls.n	8494 <__aeabi_dmul+0x224>
    848a:	9d02      	ldr	r5, [sp, #8]
    848c:	2480      	movs	r4, #128	; 0x80
    848e:	0264      	lsls	r4, r4, #9
    8490:	192d      	adds	r5, r5, r4
    8492:	9502      	str	r5, [sp, #8]
    8494:	0c1d      	lsrs	r5, r3, #16
    8496:	9503      	str	r5, [sp, #12]
    8498:	4645      	mov	r5, r8
    849a:	042c      	lsls	r4, r5, #16
    849c:	041b      	lsls	r3, r3, #16
    849e:	0c24      	lsrs	r4, r4, #16
    84a0:	191c      	adds	r4, r3, r4
    84a2:	9405      	str	r4, [sp, #20]
    84a4:	465c      	mov	r4, fp
    84a6:	0c23      	lsrs	r3, r4, #16
    84a8:	1c05      	adds	r5, r0, #0
    84aa:	4358      	muls	r0, r3
    84ac:	0424      	lsls	r4, r4, #16
    84ae:	0c24      	lsrs	r4, r4, #16
    84b0:	4684      	mov	ip, r0
    84b2:	1c38      	adds	r0, r7, #0
    84b4:	4360      	muls	r0, r4
    84b6:	4365      	muls	r5, r4
    84b8:	435f      	muls	r7, r3
    84ba:	4681      	mov	r9, r0
    84bc:	44cc      	add	ip, r9
    84be:	0c28      	lsrs	r0, r5, #16
    84c0:	4460      	add	r0, ip
    84c2:	46bb      	mov	fp, r7
    84c4:	4581      	cmp	r9, r0
    84c6:	d902      	bls.n	84ce <__aeabi_dmul+0x25e>
    84c8:	2780      	movs	r7, #128	; 0x80
    84ca:	027f      	lsls	r7, r7, #9
    84cc:	44bb      	add	fp, r7
    84ce:	042d      	lsls	r5, r5, #16
    84d0:	0c07      	lsrs	r7, r0, #16
    84d2:	0c2d      	lsrs	r5, r5, #16
    84d4:	0400      	lsls	r0, r0, #16
    84d6:	1940      	adds	r0, r0, r5
    84d8:	4655      	mov	r5, sl
    84da:	46bc      	mov	ip, r7
    84dc:	042f      	lsls	r7, r5, #16
    84de:	44e3      	add	fp, ip
    84e0:	4684      	mov	ip, r0
    84e2:	0c28      	lsrs	r0, r5, #16
    84e4:	0c3d      	lsrs	r5, r7, #16
    84e6:	1c2f      	adds	r7, r5, #0
    84e8:	4357      	muls	r7, r2
    84ea:	46b8      	mov	r8, r7
    84ec:	1c2f      	adds	r7, r5, #0
    84ee:	4377      	muls	r7, r6
    84f0:	4342      	muls	r2, r0
    84f2:	46b9      	mov	r9, r7
    84f4:	4647      	mov	r7, r8
    84f6:	0c3f      	lsrs	r7, r7, #16
    84f8:	4491      	add	r9, r2
    84fa:	46ba      	mov	sl, r7
    84fc:	44d1      	add	r9, sl
    84fe:	4346      	muls	r6, r0
    8500:	454a      	cmp	r2, r9
    8502:	d902      	bls.n	850a <__aeabi_dmul+0x29a>
    8504:	2280      	movs	r2, #128	; 0x80
    8506:	0252      	lsls	r2, r2, #9
    8508:	18b6      	adds	r6, r6, r2
    850a:	464f      	mov	r7, r9
    850c:	0c3a      	lsrs	r2, r7, #16
    850e:	18b6      	adds	r6, r6, r2
    8510:	043a      	lsls	r2, r7, #16
    8512:	4647      	mov	r7, r8
    8514:	043f      	lsls	r7, r7, #16
    8516:	0c3f      	lsrs	r7, r7, #16
    8518:	46b8      	mov	r8, r7
    851a:	1c2f      	adds	r7, r5, #0
    851c:	4367      	muls	r7, r4
    851e:	435d      	muls	r5, r3
    8520:	4344      	muls	r4, r0
    8522:	4358      	muls	r0, r3
    8524:	1965      	adds	r5, r4, r5
    8526:	9001      	str	r0, [sp, #4]
    8528:	0c38      	lsrs	r0, r7, #16
    852a:	182d      	adds	r5, r5, r0
    852c:	4442      	add	r2, r8
    852e:	46b8      	mov	r8, r7
    8530:	42ac      	cmp	r4, r5
    8532:	d904      	bls.n	853e <__aeabi_dmul+0x2ce>
    8534:	9801      	ldr	r0, [sp, #4]
    8536:	2380      	movs	r3, #128	; 0x80
    8538:	025b      	lsls	r3, r3, #9
    853a:	18c0      	adds	r0, r0, r3
    853c:	9001      	str	r0, [sp, #4]
    853e:	9c03      	ldr	r4, [sp, #12]
    8540:	9f02      	ldr	r7, [sp, #8]
    8542:	1c20      	adds	r0, r4, #0
    8544:	4460      	add	r0, ip
    8546:	19c0      	adds	r0, r0, r7
    8548:	4560      	cmp	r0, ip
    854a:	41a4      	sbcs	r4, r4
    854c:	4647      	mov	r7, r8
    854e:	4264      	negs	r4, r4
    8550:	46a4      	mov	ip, r4
    8552:	042b      	lsls	r3, r5, #16
    8554:	043c      	lsls	r4, r7, #16
    8556:	4699      	mov	r9, r3
    8558:	0c24      	lsrs	r4, r4, #16
    855a:	444c      	add	r4, r9
    855c:	46a0      	mov	r8, r4
    855e:	44d8      	add	r8, fp
    8560:	1880      	adds	r0, r0, r2
    8562:	46c2      	mov	sl, r8
    8564:	44e2      	add	sl, ip
    8566:	4290      	cmp	r0, r2
    8568:	4192      	sbcs	r2, r2
    856a:	4657      	mov	r7, sl
    856c:	4252      	negs	r2, r2
    856e:	4691      	mov	r9, r2
    8570:	19f2      	adds	r2, r6, r7
    8572:	45e2      	cmp	sl, ip
    8574:	41bf      	sbcs	r7, r7
    8576:	427f      	negs	r7, r7
    8578:	464b      	mov	r3, r9
    857a:	46bc      	mov	ip, r7
    857c:	45d8      	cmp	r8, fp
    857e:	41bf      	sbcs	r7, r7
    8580:	18d4      	adds	r4, r2, r3
    8582:	427f      	negs	r7, r7
    8584:	4663      	mov	r3, ip
    8586:	431f      	orrs	r7, r3
    8588:	0c2d      	lsrs	r5, r5, #16
    858a:	197f      	adds	r7, r7, r5
    858c:	42b2      	cmp	r2, r6
    858e:	4192      	sbcs	r2, r2
    8590:	454c      	cmp	r4, r9
    8592:	41ad      	sbcs	r5, r5
    8594:	4252      	negs	r2, r2
    8596:	426d      	negs	r5, r5
    8598:	4315      	orrs	r5, r2
    859a:	9e01      	ldr	r6, [sp, #4]
    859c:	197d      	adds	r5, r7, r5
    859e:	19ab      	adds	r3, r5, r6
    85a0:	0de2      	lsrs	r2, r4, #23
    85a2:	025b      	lsls	r3, r3, #9
    85a4:	9f05      	ldr	r7, [sp, #20]
    85a6:	4313      	orrs	r3, r2
    85a8:	0242      	lsls	r2, r0, #9
    85aa:	433a      	orrs	r2, r7
    85ac:	469a      	mov	sl, r3
    85ae:	1e53      	subs	r3, r2, #1
    85b0:	419a      	sbcs	r2, r3
    85b2:	0dc3      	lsrs	r3, r0, #23
    85b4:	1c10      	adds	r0, r2, #0
    85b6:	4318      	orrs	r0, r3
    85b8:	0264      	lsls	r4, r4, #9
    85ba:	4320      	orrs	r0, r4
    85bc:	4680      	mov	r8, r0
    85be:	4650      	mov	r0, sl
    85c0:	01c0      	lsls	r0, r0, #7
    85c2:	d50d      	bpl.n	85e0 <__aeabi_dmul+0x370>
    85c4:	4645      	mov	r5, r8
    85c6:	2201      	movs	r2, #1
    85c8:	4656      	mov	r6, sl
    85ca:	9c04      	ldr	r4, [sp, #16]
    85cc:	086b      	lsrs	r3, r5, #1
    85ce:	402a      	ands	r2, r5
    85d0:	431a      	orrs	r2, r3
    85d2:	07f3      	lsls	r3, r6, #31
    85d4:	3401      	adds	r4, #1
    85d6:	431a      	orrs	r2, r3
    85d8:	0876      	lsrs	r6, r6, #1
    85da:	9404      	str	r4, [sp, #16]
    85dc:	4690      	mov	r8, r2
    85de:	46b2      	mov	sl, r6
    85e0:	9e04      	ldr	r6, [sp, #16]
    85e2:	4f63      	ldr	r7, [pc, #396]	; (8770 <__aeabi_dmul+0x500>)
    85e4:	19f3      	adds	r3, r6, r7
    85e6:	2b00      	cmp	r3, #0
    85e8:	dd61      	ble.n	86ae <__aeabi_dmul+0x43e>
    85ea:	4640      	mov	r0, r8
    85ec:	0740      	lsls	r0, r0, #29
    85ee:	d00b      	beq.n	8608 <__aeabi_dmul+0x398>
    85f0:	220f      	movs	r2, #15
    85f2:	4644      	mov	r4, r8
    85f4:	4022      	ands	r2, r4
    85f6:	2a04      	cmp	r2, #4
    85f8:	d006      	beq.n	8608 <__aeabi_dmul+0x398>
    85fa:	4642      	mov	r2, r8
    85fc:	3204      	adds	r2, #4
    85fe:	4542      	cmp	r2, r8
    8600:	4180      	sbcs	r0, r0
    8602:	4240      	negs	r0, r0
    8604:	4482      	add	sl, r0
    8606:	4690      	mov	r8, r2
    8608:	4655      	mov	r5, sl
    860a:	01ed      	lsls	r5, r5, #7
    860c:	d507      	bpl.n	861e <__aeabi_dmul+0x3ae>
    860e:	4b59      	ldr	r3, [pc, #356]	; (8774 <__aeabi_dmul+0x504>)
    8610:	4656      	mov	r6, sl
    8612:	9f04      	ldr	r7, [sp, #16]
    8614:	2080      	movs	r0, #128	; 0x80
    8616:	401e      	ands	r6, r3
    8618:	00c0      	lsls	r0, r0, #3
    861a:	46b2      	mov	sl, r6
    861c:	183b      	adds	r3, r7, r0
    861e:	4a56      	ldr	r2, [pc, #344]	; (8778 <__aeabi_dmul+0x508>)
    8620:	4293      	cmp	r3, r2
    8622:	dd00      	ble.n	8626 <__aeabi_dmul+0x3b6>
    8624:	e6ea      	b.n	83fc <__aeabi_dmul+0x18c>
    8626:	4644      	mov	r4, r8
    8628:	4655      	mov	r5, sl
    862a:	08e2      	lsrs	r2, r4, #3
    862c:	0768      	lsls	r0, r5, #29
    862e:	4310      	orrs	r0, r2
    8630:	2201      	movs	r2, #1
    8632:	026c      	lsls	r4, r5, #9
    8634:	055b      	lsls	r3, r3, #21
    8636:	400a      	ands	r2, r1
    8638:	4680      	mov	r8, r0
    863a:	0b24      	lsrs	r4, r4, #12
    863c:	0d5b      	lsrs	r3, r3, #21
    863e:	4691      	mov	r9, r2
    8640:	e67b      	b.n	833a <__aeabi_dmul+0xca>
    8642:	46da      	mov	sl, fp
    8644:	4690      	mov	r8, r2
    8646:	1c1d      	adds	r5, r3, #0
    8648:	e669      	b.n	831e <__aeabi_dmul+0xae>
    864a:	2480      	movs	r4, #128	; 0x80
    864c:	0324      	lsls	r4, r4, #12
    864e:	4657      	mov	r7, sl
    8650:	4227      	tst	r7, r4
    8652:	d11c      	bne.n	868e <__aeabi_dmul+0x41e>
    8654:	433c      	orrs	r4, r7
    8656:	0324      	lsls	r4, r4, #12
    8658:	0b24      	lsrs	r4, r4, #12
    865a:	4b48      	ldr	r3, [pc, #288]	; (877c <__aeabi_dmul+0x50c>)
    865c:	e66d      	b.n	833a <__aeabi_dmul+0xca>
    865e:	1c03      	adds	r3, r0, #0
    8660:	3b28      	subs	r3, #40	; 0x28
    8662:	1c31      	adds	r1, r6, #0
    8664:	4099      	lsls	r1, r3
    8666:	468b      	mov	fp, r1
    8668:	2200      	movs	r2, #0
    866a:	e6c3      	b.n	83f4 <__aeabi_dmul+0x184>
    866c:	1c30      	adds	r0, r6, #0
    866e:	f000 fcbb 	bl	8fe8 <__clzsi2>
    8672:	3020      	adds	r0, #32
    8674:	e6ad      	b.n	83d2 <__aeabi_dmul+0x162>
    8676:	3b28      	subs	r3, #40	; 0x28
    8678:	1c21      	adds	r1, r4, #0
    867a:	4099      	lsls	r1, r3
    867c:	2200      	movs	r2, #0
    867e:	468a      	mov	sl, r1
    8680:	4690      	mov	r8, r2
    8682:	e68e      	b.n	83a2 <__aeabi_dmul+0x132>
    8684:	1c20      	adds	r0, r4, #0
    8686:	f000 fcaf 	bl	8fe8 <__clzsi2>
    868a:	3020      	adds	r0, #32
    868c:	e678      	b.n	8380 <__aeabi_dmul+0x110>
    868e:	4658      	mov	r0, fp
    8690:	4220      	tst	r0, r4
    8692:	d107      	bne.n	86a4 <__aeabi_dmul+0x434>
    8694:	4304      	orrs	r4, r0
    8696:	9903      	ldr	r1, [sp, #12]
    8698:	0324      	lsls	r4, r4, #12
    869a:	0b24      	lsrs	r4, r4, #12
    869c:	4689      	mov	r9, r1
    869e:	4690      	mov	r8, r2
    86a0:	4b36      	ldr	r3, [pc, #216]	; (877c <__aeabi_dmul+0x50c>)
    86a2:	e64a      	b.n	833a <__aeabi_dmul+0xca>
    86a4:	433c      	orrs	r4, r7
    86a6:	0324      	lsls	r4, r4, #12
    86a8:	0b24      	lsrs	r4, r4, #12
    86aa:	4b34      	ldr	r3, [pc, #208]	; (877c <__aeabi_dmul+0x50c>)
    86ac:	e645      	b.n	833a <__aeabi_dmul+0xca>
    86ae:	4b34      	ldr	r3, [pc, #208]	; (8780 <__aeabi_dmul+0x510>)
    86b0:	9e04      	ldr	r6, [sp, #16]
    86b2:	1b9b      	subs	r3, r3, r6
    86b4:	2b38      	cmp	r3, #56	; 0x38
    86b6:	dd06      	ble.n	86c6 <__aeabi_dmul+0x456>
    86b8:	2301      	movs	r3, #1
    86ba:	400b      	ands	r3, r1
    86bc:	2400      	movs	r4, #0
    86be:	4699      	mov	r9, r3
    86c0:	46a0      	mov	r8, r4
    86c2:	2300      	movs	r3, #0
    86c4:	e639      	b.n	833a <__aeabi_dmul+0xca>
    86c6:	2b1f      	cmp	r3, #31
    86c8:	dc25      	bgt.n	8716 <__aeabi_dmul+0x4a6>
    86ca:	9c04      	ldr	r4, [sp, #16]
    86cc:	4d2d      	ldr	r5, [pc, #180]	; (8784 <__aeabi_dmul+0x514>)
    86ce:	4646      	mov	r6, r8
    86d0:	1960      	adds	r0, r4, r5
    86d2:	4652      	mov	r2, sl
    86d4:	4644      	mov	r4, r8
    86d6:	4086      	lsls	r6, r0
    86d8:	40dc      	lsrs	r4, r3
    86da:	4082      	lsls	r2, r0
    86dc:	4657      	mov	r7, sl
    86de:	1c30      	adds	r0, r6, #0
    86e0:	4322      	orrs	r2, r4
    86e2:	40df      	lsrs	r7, r3
    86e4:	1e44      	subs	r4, r0, #1
    86e6:	41a0      	sbcs	r0, r4
    86e8:	4302      	orrs	r2, r0
    86ea:	1c3b      	adds	r3, r7, #0
    86ec:	0754      	lsls	r4, r2, #29
    86ee:	d009      	beq.n	8704 <__aeabi_dmul+0x494>
    86f0:	200f      	movs	r0, #15
    86f2:	4010      	ands	r0, r2
    86f4:	2804      	cmp	r0, #4
    86f6:	d005      	beq.n	8704 <__aeabi_dmul+0x494>
    86f8:	1d10      	adds	r0, r2, #4
    86fa:	4290      	cmp	r0, r2
    86fc:	4192      	sbcs	r2, r2
    86fe:	4252      	negs	r2, r2
    8700:	189b      	adds	r3, r3, r2
    8702:	1c02      	adds	r2, r0, #0
    8704:	021d      	lsls	r5, r3, #8
    8706:	d51a      	bpl.n	873e <__aeabi_dmul+0x4ce>
    8708:	2301      	movs	r3, #1
    870a:	400b      	ands	r3, r1
    870c:	2400      	movs	r4, #0
    870e:	4699      	mov	r9, r3
    8710:	46a0      	mov	r8, r4
    8712:	2301      	movs	r3, #1
    8714:	e611      	b.n	833a <__aeabi_dmul+0xca>
    8716:	481c      	ldr	r0, [pc, #112]	; (8788 <__aeabi_dmul+0x518>)
    8718:	9c04      	ldr	r4, [sp, #16]
    871a:	4655      	mov	r5, sl
    871c:	1b00      	subs	r0, r0, r4
    871e:	40c5      	lsrs	r5, r0
    8720:	1c28      	adds	r0, r5, #0
    8722:	2b20      	cmp	r3, #32
    8724:	d016      	beq.n	8754 <__aeabi_dmul+0x4e4>
    8726:	4e19      	ldr	r6, [pc, #100]	; (878c <__aeabi_dmul+0x51c>)
    8728:	4657      	mov	r7, sl
    872a:	19a2      	adds	r2, r4, r6
    872c:	4097      	lsls	r7, r2
    872e:	1c3a      	adds	r2, r7, #0
    8730:	4643      	mov	r3, r8
    8732:	431a      	orrs	r2, r3
    8734:	1e53      	subs	r3, r2, #1
    8736:	419a      	sbcs	r2, r3
    8738:	4302      	orrs	r2, r0
    873a:	2300      	movs	r3, #0
    873c:	e7d6      	b.n	86ec <__aeabi_dmul+0x47c>
    873e:	0758      	lsls	r0, r3, #29
    8740:	025b      	lsls	r3, r3, #9
    8742:	08d2      	lsrs	r2, r2, #3
    8744:	0b1c      	lsrs	r4, r3, #12
    8746:	2301      	movs	r3, #1
    8748:	400b      	ands	r3, r1
    874a:	4310      	orrs	r0, r2
    874c:	4699      	mov	r9, r3
    874e:	4680      	mov	r8, r0
    8750:	2300      	movs	r3, #0
    8752:	e5f2      	b.n	833a <__aeabi_dmul+0xca>
    8754:	2200      	movs	r2, #0
    8756:	e7eb      	b.n	8730 <__aeabi_dmul+0x4c0>
    8758:	2480      	movs	r4, #128	; 0x80
    875a:	0324      	lsls	r4, r4, #12
    875c:	4650      	mov	r0, sl
    875e:	2301      	movs	r3, #1
    8760:	4304      	orrs	r4, r0
    8762:	4019      	ands	r1, r3
    8764:	0324      	lsls	r4, r4, #12
    8766:	0b24      	lsrs	r4, r4, #12
    8768:	4689      	mov	r9, r1
    876a:	4b04      	ldr	r3, [pc, #16]	; (877c <__aeabi_dmul+0x50c>)
    876c:	e5e5      	b.n	833a <__aeabi_dmul+0xca>
    876e:	46c0      	nop			; (mov r8, r8)
    8770:	000003ff 	.word	0x000003ff
    8774:	feffffff 	.word	0xfeffffff
    8778:	000007fe 	.word	0x000007fe
    877c:	000007ff 	.word	0x000007ff
    8780:	fffffc02 	.word	0xfffffc02
    8784:	0000041e 	.word	0x0000041e
    8788:	fffffbe2 	.word	0xfffffbe2
    878c:	0000043e 	.word	0x0000043e

00008790 <__aeabi_dsub>:
    8790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8792:	465f      	mov	r7, fp
    8794:	4656      	mov	r6, sl
    8796:	4644      	mov	r4, r8
    8798:	464d      	mov	r5, r9
    879a:	b4f0      	push	{r4, r5, r6, r7}
    879c:	030c      	lsls	r4, r1, #12
    879e:	004d      	lsls	r5, r1, #1
    87a0:	0fcf      	lsrs	r7, r1, #31
    87a2:	0a61      	lsrs	r1, r4, #9
    87a4:	0f44      	lsrs	r4, r0, #29
    87a6:	4321      	orrs	r1, r4
    87a8:	00c4      	lsls	r4, r0, #3
    87aa:	0318      	lsls	r0, r3, #12
    87ac:	0fde      	lsrs	r6, r3, #31
    87ae:	4680      	mov	r8, r0
    87b0:	46b4      	mov	ip, r6
    87b2:	4646      	mov	r6, r8
    87b4:	0058      	lsls	r0, r3, #1
    87b6:	0a76      	lsrs	r6, r6, #9
    87b8:	0f53      	lsrs	r3, r2, #29
    87ba:	4333      	orrs	r3, r6
    87bc:	00d6      	lsls	r6, r2, #3
    87be:	4ad1      	ldr	r2, [pc, #836]	; (8b04 <__aeabi_dsub+0x374>)
    87c0:	0d6d      	lsrs	r5, r5, #21
    87c2:	46ba      	mov	sl, r7
    87c4:	0d40      	lsrs	r0, r0, #21
    87c6:	46b3      	mov	fp, r6
    87c8:	4290      	cmp	r0, r2
    87ca:	d100      	bne.n	87ce <__aeabi_dsub+0x3e>
    87cc:	e0f5      	b.n	89ba <__aeabi_dsub+0x22a>
    87ce:	4662      	mov	r2, ip
    87d0:	2601      	movs	r6, #1
    87d2:	4072      	eors	r2, r6
    87d4:	4694      	mov	ip, r2
    87d6:	4567      	cmp	r7, ip
    87d8:	d100      	bne.n	87dc <__aeabi_dsub+0x4c>
    87da:	e0ab      	b.n	8934 <__aeabi_dsub+0x1a4>
    87dc:	1a2f      	subs	r7, r5, r0
    87de:	2f00      	cmp	r7, #0
    87e0:	dc00      	bgt.n	87e4 <__aeabi_dsub+0x54>
    87e2:	e111      	b.n	8a08 <__aeabi_dsub+0x278>
    87e4:	2800      	cmp	r0, #0
    87e6:	d13e      	bne.n	8866 <__aeabi_dsub+0xd6>
    87e8:	4658      	mov	r0, fp
    87ea:	4318      	orrs	r0, r3
    87ec:	d000      	beq.n	87f0 <__aeabi_dsub+0x60>
    87ee:	e0f1      	b.n	89d4 <__aeabi_dsub+0x244>
    87f0:	0760      	lsls	r0, r4, #29
    87f2:	d100      	bne.n	87f6 <__aeabi_dsub+0x66>
    87f4:	e097      	b.n	8926 <__aeabi_dsub+0x196>
    87f6:	230f      	movs	r3, #15
    87f8:	4023      	ands	r3, r4
    87fa:	2b04      	cmp	r3, #4
    87fc:	d100      	bne.n	8800 <__aeabi_dsub+0x70>
    87fe:	e122      	b.n	8a46 <__aeabi_dsub+0x2b6>
    8800:	1d22      	adds	r2, r4, #4
    8802:	42a2      	cmp	r2, r4
    8804:	41a4      	sbcs	r4, r4
    8806:	4264      	negs	r4, r4
    8808:	2380      	movs	r3, #128	; 0x80
    880a:	1909      	adds	r1, r1, r4
    880c:	041b      	lsls	r3, r3, #16
    880e:	2701      	movs	r7, #1
    8810:	4650      	mov	r0, sl
    8812:	400b      	ands	r3, r1
    8814:	4007      	ands	r7, r0
    8816:	1c14      	adds	r4, r2, #0
    8818:	2b00      	cmp	r3, #0
    881a:	d100      	bne.n	881e <__aeabi_dsub+0x8e>
    881c:	e079      	b.n	8912 <__aeabi_dsub+0x182>
    881e:	4bb9      	ldr	r3, [pc, #740]	; (8b04 <__aeabi_dsub+0x374>)
    8820:	3501      	adds	r5, #1
    8822:	429d      	cmp	r5, r3
    8824:	d100      	bne.n	8828 <__aeabi_dsub+0x98>
    8826:	e10b      	b.n	8a40 <__aeabi_dsub+0x2b0>
    8828:	4bb7      	ldr	r3, [pc, #732]	; (8b08 <__aeabi_dsub+0x378>)
    882a:	08e4      	lsrs	r4, r4, #3
    882c:	4019      	ands	r1, r3
    882e:	0748      	lsls	r0, r1, #29
    8830:	0249      	lsls	r1, r1, #9
    8832:	4304      	orrs	r4, r0
    8834:	0b0b      	lsrs	r3, r1, #12
    8836:	2000      	movs	r0, #0
    8838:	2100      	movs	r1, #0
    883a:	031b      	lsls	r3, r3, #12
    883c:	0b1a      	lsrs	r2, r3, #12
    883e:	0d0b      	lsrs	r3, r1, #20
    8840:	056d      	lsls	r5, r5, #21
    8842:	051b      	lsls	r3, r3, #20
    8844:	4313      	orrs	r3, r2
    8846:	086a      	lsrs	r2, r5, #1
    8848:	4db0      	ldr	r5, [pc, #704]	; (8b0c <__aeabi_dsub+0x37c>)
    884a:	07ff      	lsls	r7, r7, #31
    884c:	401d      	ands	r5, r3
    884e:	4315      	orrs	r5, r2
    8850:	006d      	lsls	r5, r5, #1
    8852:	086d      	lsrs	r5, r5, #1
    8854:	1c29      	adds	r1, r5, #0
    8856:	4339      	orrs	r1, r7
    8858:	1c20      	adds	r0, r4, #0
    885a:	bc3c      	pop	{r2, r3, r4, r5}
    885c:	4690      	mov	r8, r2
    885e:	4699      	mov	r9, r3
    8860:	46a2      	mov	sl, r4
    8862:	46ab      	mov	fp, r5
    8864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8866:	48a7      	ldr	r0, [pc, #668]	; (8b04 <__aeabi_dsub+0x374>)
    8868:	4285      	cmp	r5, r0
    886a:	d0c1      	beq.n	87f0 <__aeabi_dsub+0x60>
    886c:	2080      	movs	r0, #128	; 0x80
    886e:	0400      	lsls	r0, r0, #16
    8870:	4303      	orrs	r3, r0
    8872:	2f38      	cmp	r7, #56	; 0x38
    8874:	dd00      	ble.n	8878 <__aeabi_dsub+0xe8>
    8876:	e0fd      	b.n	8a74 <__aeabi_dsub+0x2e4>
    8878:	2f1f      	cmp	r7, #31
    887a:	dd00      	ble.n	887e <__aeabi_dsub+0xee>
    887c:	e131      	b.n	8ae2 <__aeabi_dsub+0x352>
    887e:	2020      	movs	r0, #32
    8880:	1bc0      	subs	r0, r0, r7
    8882:	1c1a      	adds	r2, r3, #0
    8884:	465e      	mov	r6, fp
    8886:	4082      	lsls	r2, r0
    8888:	40fe      	lsrs	r6, r7
    888a:	4332      	orrs	r2, r6
    888c:	4694      	mov	ip, r2
    888e:	465a      	mov	r2, fp
    8890:	4082      	lsls	r2, r0
    8892:	1c10      	adds	r0, r2, #0
    8894:	1e42      	subs	r2, r0, #1
    8896:	4190      	sbcs	r0, r2
    8898:	40fb      	lsrs	r3, r7
    889a:	4662      	mov	r2, ip
    889c:	4302      	orrs	r2, r0
    889e:	1c1f      	adds	r7, r3, #0
    88a0:	1aa2      	subs	r2, r4, r2
    88a2:	4294      	cmp	r4, r2
    88a4:	41a4      	sbcs	r4, r4
    88a6:	4264      	negs	r4, r4
    88a8:	1bc9      	subs	r1, r1, r7
    88aa:	1b09      	subs	r1, r1, r4
    88ac:	1c14      	adds	r4, r2, #0
    88ae:	020a      	lsls	r2, r1, #8
    88b0:	d59e      	bpl.n	87f0 <__aeabi_dsub+0x60>
    88b2:	0249      	lsls	r1, r1, #9
    88b4:	0a4f      	lsrs	r7, r1, #9
    88b6:	2f00      	cmp	r7, #0
    88b8:	d100      	bne.n	88bc <__aeabi_dsub+0x12c>
    88ba:	e0d6      	b.n	8a6a <__aeabi_dsub+0x2da>
    88bc:	1c38      	adds	r0, r7, #0
    88be:	f000 fb93 	bl	8fe8 <__clzsi2>
    88c2:	1c02      	adds	r2, r0, #0
    88c4:	3a08      	subs	r2, #8
    88c6:	2a1f      	cmp	r2, #31
    88c8:	dd00      	ble.n	88cc <__aeabi_dsub+0x13c>
    88ca:	e0c3      	b.n	8a54 <__aeabi_dsub+0x2c4>
    88cc:	2128      	movs	r1, #40	; 0x28
    88ce:	1c23      	adds	r3, r4, #0
    88d0:	1a09      	subs	r1, r1, r0
    88d2:	4097      	lsls	r7, r2
    88d4:	40cb      	lsrs	r3, r1
    88d6:	431f      	orrs	r7, r3
    88d8:	4094      	lsls	r4, r2
    88da:	4295      	cmp	r5, r2
    88dc:	dd00      	ble.n	88e0 <__aeabi_dsub+0x150>
    88de:	e0c0      	b.n	8a62 <__aeabi_dsub+0x2d2>
    88e0:	1b55      	subs	r5, r2, r5
    88e2:	1c69      	adds	r1, r5, #1
    88e4:	291f      	cmp	r1, #31
    88e6:	dd00      	ble.n	88ea <__aeabi_dsub+0x15a>
    88e8:	e0ea      	b.n	8ac0 <__aeabi_dsub+0x330>
    88ea:	221f      	movs	r2, #31
    88ec:	1b55      	subs	r5, r2, r5
    88ee:	1c3b      	adds	r3, r7, #0
    88f0:	1c22      	adds	r2, r4, #0
    88f2:	40ab      	lsls	r3, r5
    88f4:	40ca      	lsrs	r2, r1
    88f6:	40ac      	lsls	r4, r5
    88f8:	1e65      	subs	r5, r4, #1
    88fa:	41ac      	sbcs	r4, r5
    88fc:	4313      	orrs	r3, r2
    88fe:	40cf      	lsrs	r7, r1
    8900:	431c      	orrs	r4, r3
    8902:	1c39      	adds	r1, r7, #0
    8904:	2500      	movs	r5, #0
    8906:	e773      	b.n	87f0 <__aeabi_dsub+0x60>
    8908:	2180      	movs	r1, #128	; 0x80
    890a:	4d7e      	ldr	r5, [pc, #504]	; (8b04 <__aeabi_dsub+0x374>)
    890c:	2700      	movs	r7, #0
    890e:	03c9      	lsls	r1, r1, #15
    8910:	2400      	movs	r4, #0
    8912:	4b7c      	ldr	r3, [pc, #496]	; (8b04 <__aeabi_dsub+0x374>)
    8914:	0748      	lsls	r0, r1, #29
    8916:	08e4      	lsrs	r4, r4, #3
    8918:	4304      	orrs	r4, r0
    891a:	08c9      	lsrs	r1, r1, #3
    891c:	429d      	cmp	r5, r3
    891e:	d050      	beq.n	89c2 <__aeabi_dsub+0x232>
    8920:	0309      	lsls	r1, r1, #12
    8922:	0b0b      	lsrs	r3, r1, #12
    8924:	e787      	b.n	8836 <__aeabi_dsub+0xa6>
    8926:	2380      	movs	r3, #128	; 0x80
    8928:	041b      	lsls	r3, r3, #16
    892a:	2701      	movs	r7, #1
    892c:	4652      	mov	r2, sl
    892e:	400b      	ands	r3, r1
    8930:	4017      	ands	r7, r2
    8932:	e771      	b.n	8818 <__aeabi_dsub+0x88>
    8934:	1a2a      	subs	r2, r5, r0
    8936:	4694      	mov	ip, r2
    8938:	2a00      	cmp	r2, #0
    893a:	dc00      	bgt.n	893e <__aeabi_dsub+0x1ae>
    893c:	e0a1      	b.n	8a82 <__aeabi_dsub+0x2f2>
    893e:	2800      	cmp	r0, #0
    8940:	d054      	beq.n	89ec <__aeabi_dsub+0x25c>
    8942:	4870      	ldr	r0, [pc, #448]	; (8b04 <__aeabi_dsub+0x374>)
    8944:	4285      	cmp	r5, r0
    8946:	d100      	bne.n	894a <__aeabi_dsub+0x1ba>
    8948:	e752      	b.n	87f0 <__aeabi_dsub+0x60>
    894a:	2080      	movs	r0, #128	; 0x80
    894c:	0400      	lsls	r0, r0, #16
    894e:	4303      	orrs	r3, r0
    8950:	4660      	mov	r0, ip
    8952:	2838      	cmp	r0, #56	; 0x38
    8954:	dd00      	ble.n	8958 <__aeabi_dsub+0x1c8>
    8956:	e10e      	b.n	8b76 <__aeabi_dsub+0x3e6>
    8958:	281f      	cmp	r0, #31
    895a:	dd00      	ble.n	895e <__aeabi_dsub+0x1ce>
    895c:	e157      	b.n	8c0e <__aeabi_dsub+0x47e>
    895e:	4662      	mov	r2, ip
    8960:	2020      	movs	r0, #32
    8962:	1a80      	subs	r0, r0, r2
    8964:	1c1e      	adds	r6, r3, #0
    8966:	4086      	lsls	r6, r0
    8968:	46b1      	mov	r9, r6
    896a:	465e      	mov	r6, fp
    896c:	40d6      	lsrs	r6, r2
    896e:	464a      	mov	r2, r9
    8970:	4332      	orrs	r2, r6
    8972:	465e      	mov	r6, fp
    8974:	4086      	lsls	r6, r0
    8976:	4690      	mov	r8, r2
    8978:	1c30      	adds	r0, r6, #0
    897a:	1e42      	subs	r2, r0, #1
    897c:	4190      	sbcs	r0, r2
    897e:	4642      	mov	r2, r8
    8980:	4302      	orrs	r2, r0
    8982:	4660      	mov	r0, ip
    8984:	40c3      	lsrs	r3, r0
    8986:	1912      	adds	r2, r2, r4
    8988:	42a2      	cmp	r2, r4
    898a:	41a4      	sbcs	r4, r4
    898c:	4264      	negs	r4, r4
    898e:	1859      	adds	r1, r3, r1
    8990:	1909      	adds	r1, r1, r4
    8992:	1c14      	adds	r4, r2, #0
    8994:	0208      	lsls	r0, r1, #8
    8996:	d400      	bmi.n	899a <__aeabi_dsub+0x20a>
    8998:	e72a      	b.n	87f0 <__aeabi_dsub+0x60>
    899a:	4b5a      	ldr	r3, [pc, #360]	; (8b04 <__aeabi_dsub+0x374>)
    899c:	3501      	adds	r5, #1
    899e:	429d      	cmp	r5, r3
    89a0:	d100      	bne.n	89a4 <__aeabi_dsub+0x214>
    89a2:	e131      	b.n	8c08 <__aeabi_dsub+0x478>
    89a4:	4b58      	ldr	r3, [pc, #352]	; (8b08 <__aeabi_dsub+0x378>)
    89a6:	0860      	lsrs	r0, r4, #1
    89a8:	4019      	ands	r1, r3
    89aa:	2301      	movs	r3, #1
    89ac:	4023      	ands	r3, r4
    89ae:	1c1c      	adds	r4, r3, #0
    89b0:	4304      	orrs	r4, r0
    89b2:	07cb      	lsls	r3, r1, #31
    89b4:	431c      	orrs	r4, r3
    89b6:	0849      	lsrs	r1, r1, #1
    89b8:	e71a      	b.n	87f0 <__aeabi_dsub+0x60>
    89ba:	431e      	orrs	r6, r3
    89bc:	d000      	beq.n	89c0 <__aeabi_dsub+0x230>
    89be:	e70a      	b.n	87d6 <__aeabi_dsub+0x46>
    89c0:	e705      	b.n	87ce <__aeabi_dsub+0x3e>
    89c2:	1c23      	adds	r3, r4, #0
    89c4:	430b      	orrs	r3, r1
    89c6:	d03b      	beq.n	8a40 <__aeabi_dsub+0x2b0>
    89c8:	2380      	movs	r3, #128	; 0x80
    89ca:	031b      	lsls	r3, r3, #12
    89cc:	430b      	orrs	r3, r1
    89ce:	031b      	lsls	r3, r3, #12
    89d0:	0b1b      	lsrs	r3, r3, #12
    89d2:	e730      	b.n	8836 <__aeabi_dsub+0xa6>
    89d4:	3f01      	subs	r7, #1
    89d6:	2f00      	cmp	r7, #0
    89d8:	d16d      	bne.n	8ab6 <__aeabi_dsub+0x326>
    89da:	465e      	mov	r6, fp
    89dc:	1ba2      	subs	r2, r4, r6
    89de:	4294      	cmp	r4, r2
    89e0:	41a4      	sbcs	r4, r4
    89e2:	4264      	negs	r4, r4
    89e4:	1ac9      	subs	r1, r1, r3
    89e6:	1b09      	subs	r1, r1, r4
    89e8:	1c14      	adds	r4, r2, #0
    89ea:	e760      	b.n	88ae <__aeabi_dsub+0x11e>
    89ec:	4658      	mov	r0, fp
    89ee:	4318      	orrs	r0, r3
    89f0:	d100      	bne.n	89f4 <__aeabi_dsub+0x264>
    89f2:	e6fd      	b.n	87f0 <__aeabi_dsub+0x60>
    89f4:	2601      	movs	r6, #1
    89f6:	4276      	negs	r6, r6
    89f8:	44b4      	add	ip, r6
    89fa:	4660      	mov	r0, ip
    89fc:	2800      	cmp	r0, #0
    89fe:	d000      	beq.n	8a02 <__aeabi_dsub+0x272>
    8a00:	e0d0      	b.n	8ba4 <__aeabi_dsub+0x414>
    8a02:	465e      	mov	r6, fp
    8a04:	1932      	adds	r2, r6, r4
    8a06:	e7bf      	b.n	8988 <__aeabi_dsub+0x1f8>
    8a08:	2f00      	cmp	r7, #0
    8a0a:	d000      	beq.n	8a0e <__aeabi_dsub+0x27e>
    8a0c:	e080      	b.n	8b10 <__aeabi_dsub+0x380>
    8a0e:	1c68      	adds	r0, r5, #1
    8a10:	0540      	lsls	r0, r0, #21
    8a12:	0d40      	lsrs	r0, r0, #21
    8a14:	2801      	cmp	r0, #1
    8a16:	dc00      	bgt.n	8a1a <__aeabi_dsub+0x28a>
    8a18:	e0e8      	b.n	8bec <__aeabi_dsub+0x45c>
    8a1a:	465a      	mov	r2, fp
    8a1c:	1aa2      	subs	r2, r4, r2
    8a1e:	4294      	cmp	r4, r2
    8a20:	41bf      	sbcs	r7, r7
    8a22:	1ac8      	subs	r0, r1, r3
    8a24:	427f      	negs	r7, r7
    8a26:	1bc7      	subs	r7, r0, r7
    8a28:	023e      	lsls	r6, r7, #8
    8a2a:	d400      	bmi.n	8a2e <__aeabi_dsub+0x29e>
    8a2c:	e098      	b.n	8b60 <__aeabi_dsub+0x3d0>
    8a2e:	4658      	mov	r0, fp
    8a30:	1b04      	subs	r4, r0, r4
    8a32:	45a3      	cmp	fp, r4
    8a34:	4192      	sbcs	r2, r2
    8a36:	1a59      	subs	r1, r3, r1
    8a38:	4252      	negs	r2, r2
    8a3a:	1a8f      	subs	r7, r1, r2
    8a3c:	46e2      	mov	sl, ip
    8a3e:	e73a      	b.n	88b6 <__aeabi_dsub+0x126>
    8a40:	2300      	movs	r3, #0
    8a42:	2400      	movs	r4, #0
    8a44:	e6f7      	b.n	8836 <__aeabi_dsub+0xa6>
    8a46:	2380      	movs	r3, #128	; 0x80
    8a48:	041b      	lsls	r3, r3, #16
    8a4a:	2701      	movs	r7, #1
    8a4c:	4656      	mov	r6, sl
    8a4e:	400b      	ands	r3, r1
    8a50:	4037      	ands	r7, r6
    8a52:	e6e1      	b.n	8818 <__aeabi_dsub+0x88>
    8a54:	1c27      	adds	r7, r4, #0
    8a56:	3828      	subs	r0, #40	; 0x28
    8a58:	4087      	lsls	r7, r0
    8a5a:	2400      	movs	r4, #0
    8a5c:	4295      	cmp	r5, r2
    8a5e:	dc00      	bgt.n	8a62 <__aeabi_dsub+0x2d2>
    8a60:	e73e      	b.n	88e0 <__aeabi_dsub+0x150>
    8a62:	4929      	ldr	r1, [pc, #164]	; (8b08 <__aeabi_dsub+0x378>)
    8a64:	1aad      	subs	r5, r5, r2
    8a66:	4039      	ands	r1, r7
    8a68:	e6c2      	b.n	87f0 <__aeabi_dsub+0x60>
    8a6a:	1c20      	adds	r0, r4, #0
    8a6c:	f000 fabc 	bl	8fe8 <__clzsi2>
    8a70:	3020      	adds	r0, #32
    8a72:	e726      	b.n	88c2 <__aeabi_dsub+0x132>
    8a74:	465a      	mov	r2, fp
    8a76:	431a      	orrs	r2, r3
    8a78:	1e53      	subs	r3, r2, #1
    8a7a:	419a      	sbcs	r2, r3
    8a7c:	b2d2      	uxtb	r2, r2
    8a7e:	2700      	movs	r7, #0
    8a80:	e70e      	b.n	88a0 <__aeabi_dsub+0x110>
    8a82:	2a00      	cmp	r2, #0
    8a84:	d000      	beq.n	8a88 <__aeabi_dsub+0x2f8>
    8a86:	e0de      	b.n	8c46 <__aeabi_dsub+0x4b6>
    8a88:	1c68      	adds	r0, r5, #1
    8a8a:	0546      	lsls	r6, r0, #21
    8a8c:	0d76      	lsrs	r6, r6, #21
    8a8e:	2e01      	cmp	r6, #1
    8a90:	dc00      	bgt.n	8a94 <__aeabi_dsub+0x304>
    8a92:	e090      	b.n	8bb6 <__aeabi_dsub+0x426>
    8a94:	4d1b      	ldr	r5, [pc, #108]	; (8b04 <__aeabi_dsub+0x374>)
    8a96:	42a8      	cmp	r0, r5
    8a98:	d100      	bne.n	8a9c <__aeabi_dsub+0x30c>
    8a9a:	e0f5      	b.n	8c88 <__aeabi_dsub+0x4f8>
    8a9c:	465e      	mov	r6, fp
    8a9e:	1932      	adds	r2, r6, r4
    8aa0:	42a2      	cmp	r2, r4
    8aa2:	41a4      	sbcs	r4, r4
    8aa4:	4264      	negs	r4, r4
    8aa6:	1859      	adds	r1, r3, r1
    8aa8:	1909      	adds	r1, r1, r4
    8aaa:	07cc      	lsls	r4, r1, #31
    8aac:	0852      	lsrs	r2, r2, #1
    8aae:	4314      	orrs	r4, r2
    8ab0:	0849      	lsrs	r1, r1, #1
    8ab2:	1c05      	adds	r5, r0, #0
    8ab4:	e69c      	b.n	87f0 <__aeabi_dsub+0x60>
    8ab6:	4813      	ldr	r0, [pc, #76]	; (8b04 <__aeabi_dsub+0x374>)
    8ab8:	4285      	cmp	r5, r0
    8aba:	d000      	beq.n	8abe <__aeabi_dsub+0x32e>
    8abc:	e6d9      	b.n	8872 <__aeabi_dsub+0xe2>
    8abe:	e697      	b.n	87f0 <__aeabi_dsub+0x60>
    8ac0:	1c2b      	adds	r3, r5, #0
    8ac2:	3b1f      	subs	r3, #31
    8ac4:	1c3e      	adds	r6, r7, #0
    8ac6:	40de      	lsrs	r6, r3
    8ac8:	1c33      	adds	r3, r6, #0
    8aca:	2920      	cmp	r1, #32
    8acc:	d06f      	beq.n	8bae <__aeabi_dsub+0x41e>
    8ace:	223f      	movs	r2, #63	; 0x3f
    8ad0:	1b55      	subs	r5, r2, r5
    8ad2:	40af      	lsls	r7, r5
    8ad4:	433c      	orrs	r4, r7
    8ad6:	1e60      	subs	r0, r4, #1
    8ad8:	4184      	sbcs	r4, r0
    8ada:	431c      	orrs	r4, r3
    8adc:	2100      	movs	r1, #0
    8ade:	2500      	movs	r5, #0
    8ae0:	e686      	b.n	87f0 <__aeabi_dsub+0x60>
    8ae2:	1c38      	adds	r0, r7, #0
    8ae4:	3820      	subs	r0, #32
    8ae6:	1c1e      	adds	r6, r3, #0
    8ae8:	40c6      	lsrs	r6, r0
    8aea:	1c30      	adds	r0, r6, #0
    8aec:	2f20      	cmp	r7, #32
    8aee:	d060      	beq.n	8bb2 <__aeabi_dsub+0x422>
    8af0:	2240      	movs	r2, #64	; 0x40
    8af2:	1bd7      	subs	r7, r2, r7
    8af4:	40bb      	lsls	r3, r7
    8af6:	465a      	mov	r2, fp
    8af8:	431a      	orrs	r2, r3
    8afa:	1e53      	subs	r3, r2, #1
    8afc:	419a      	sbcs	r2, r3
    8afe:	4302      	orrs	r2, r0
    8b00:	2700      	movs	r7, #0
    8b02:	e6cd      	b.n	88a0 <__aeabi_dsub+0x110>
    8b04:	000007ff 	.word	0x000007ff
    8b08:	ff7fffff 	.word	0xff7fffff
    8b0c:	800fffff 	.word	0x800fffff
    8b10:	2d00      	cmp	r5, #0
    8b12:	d037      	beq.n	8b84 <__aeabi_dsub+0x3f4>
    8b14:	4db6      	ldr	r5, [pc, #728]	; (8df0 <__aeabi_dsub+0x660>)
    8b16:	42a8      	cmp	r0, r5
    8b18:	d100      	bne.n	8b1c <__aeabi_dsub+0x38c>
    8b1a:	e08f      	b.n	8c3c <__aeabi_dsub+0x4ac>
    8b1c:	2580      	movs	r5, #128	; 0x80
    8b1e:	042d      	lsls	r5, r5, #16
    8b20:	427f      	negs	r7, r7
    8b22:	4329      	orrs	r1, r5
    8b24:	2f38      	cmp	r7, #56	; 0x38
    8b26:	dd00      	ble.n	8b2a <__aeabi_dsub+0x39a>
    8b28:	e0a8      	b.n	8c7c <__aeabi_dsub+0x4ec>
    8b2a:	2f1f      	cmp	r7, #31
    8b2c:	dd00      	ble.n	8b30 <__aeabi_dsub+0x3a0>
    8b2e:	e124      	b.n	8d7a <__aeabi_dsub+0x5ea>
    8b30:	2520      	movs	r5, #32
    8b32:	1bed      	subs	r5, r5, r7
    8b34:	1c0e      	adds	r6, r1, #0
    8b36:	40ae      	lsls	r6, r5
    8b38:	46b0      	mov	r8, r6
    8b3a:	1c26      	adds	r6, r4, #0
    8b3c:	40fe      	lsrs	r6, r7
    8b3e:	4642      	mov	r2, r8
    8b40:	40ac      	lsls	r4, r5
    8b42:	4316      	orrs	r6, r2
    8b44:	1e65      	subs	r5, r4, #1
    8b46:	41ac      	sbcs	r4, r5
    8b48:	4334      	orrs	r4, r6
    8b4a:	40f9      	lsrs	r1, r7
    8b4c:	465a      	mov	r2, fp
    8b4e:	1b14      	subs	r4, r2, r4
    8b50:	45a3      	cmp	fp, r4
    8b52:	4192      	sbcs	r2, r2
    8b54:	1a5b      	subs	r3, r3, r1
    8b56:	4252      	negs	r2, r2
    8b58:	1a99      	subs	r1, r3, r2
    8b5a:	1c05      	adds	r5, r0, #0
    8b5c:	46e2      	mov	sl, ip
    8b5e:	e6a6      	b.n	88ae <__aeabi_dsub+0x11e>
    8b60:	1c13      	adds	r3, r2, #0
    8b62:	433b      	orrs	r3, r7
    8b64:	1c14      	adds	r4, r2, #0
    8b66:	2b00      	cmp	r3, #0
    8b68:	d000      	beq.n	8b6c <__aeabi_dsub+0x3dc>
    8b6a:	e6a4      	b.n	88b6 <__aeabi_dsub+0x126>
    8b6c:	2700      	movs	r7, #0
    8b6e:	2100      	movs	r1, #0
    8b70:	2500      	movs	r5, #0
    8b72:	2400      	movs	r4, #0
    8b74:	e6cd      	b.n	8912 <__aeabi_dsub+0x182>
    8b76:	465a      	mov	r2, fp
    8b78:	431a      	orrs	r2, r3
    8b7a:	1e53      	subs	r3, r2, #1
    8b7c:	419a      	sbcs	r2, r3
    8b7e:	b2d2      	uxtb	r2, r2
    8b80:	2300      	movs	r3, #0
    8b82:	e700      	b.n	8986 <__aeabi_dsub+0x1f6>
    8b84:	1c0d      	adds	r5, r1, #0
    8b86:	4325      	orrs	r5, r4
    8b88:	d058      	beq.n	8c3c <__aeabi_dsub+0x4ac>
    8b8a:	43ff      	mvns	r7, r7
    8b8c:	2f00      	cmp	r7, #0
    8b8e:	d151      	bne.n	8c34 <__aeabi_dsub+0x4a4>
    8b90:	465a      	mov	r2, fp
    8b92:	1b14      	subs	r4, r2, r4
    8b94:	45a3      	cmp	fp, r4
    8b96:	4192      	sbcs	r2, r2
    8b98:	1a59      	subs	r1, r3, r1
    8b9a:	4252      	negs	r2, r2
    8b9c:	1a89      	subs	r1, r1, r2
    8b9e:	1c05      	adds	r5, r0, #0
    8ba0:	46e2      	mov	sl, ip
    8ba2:	e684      	b.n	88ae <__aeabi_dsub+0x11e>
    8ba4:	4892      	ldr	r0, [pc, #584]	; (8df0 <__aeabi_dsub+0x660>)
    8ba6:	4285      	cmp	r5, r0
    8ba8:	d000      	beq.n	8bac <__aeabi_dsub+0x41c>
    8baa:	e6d1      	b.n	8950 <__aeabi_dsub+0x1c0>
    8bac:	e620      	b.n	87f0 <__aeabi_dsub+0x60>
    8bae:	2700      	movs	r7, #0
    8bb0:	e790      	b.n	8ad4 <__aeabi_dsub+0x344>
    8bb2:	2300      	movs	r3, #0
    8bb4:	e79f      	b.n	8af6 <__aeabi_dsub+0x366>
    8bb6:	1c08      	adds	r0, r1, #0
    8bb8:	4320      	orrs	r0, r4
    8bba:	2d00      	cmp	r5, #0
    8bbc:	d000      	beq.n	8bc0 <__aeabi_dsub+0x430>
    8bbe:	e0c2      	b.n	8d46 <__aeabi_dsub+0x5b6>
    8bc0:	2800      	cmp	r0, #0
    8bc2:	d100      	bne.n	8bc6 <__aeabi_dsub+0x436>
    8bc4:	e0ef      	b.n	8da6 <__aeabi_dsub+0x616>
    8bc6:	4658      	mov	r0, fp
    8bc8:	4318      	orrs	r0, r3
    8bca:	d100      	bne.n	8bce <__aeabi_dsub+0x43e>
    8bcc:	e610      	b.n	87f0 <__aeabi_dsub+0x60>
    8bce:	4658      	mov	r0, fp
    8bd0:	1902      	adds	r2, r0, r4
    8bd2:	42a2      	cmp	r2, r4
    8bd4:	41a4      	sbcs	r4, r4
    8bd6:	4264      	negs	r4, r4
    8bd8:	1859      	adds	r1, r3, r1
    8bda:	1909      	adds	r1, r1, r4
    8bdc:	1c14      	adds	r4, r2, #0
    8bde:	020a      	lsls	r2, r1, #8
    8be0:	d400      	bmi.n	8be4 <__aeabi_dsub+0x454>
    8be2:	e605      	b.n	87f0 <__aeabi_dsub+0x60>
    8be4:	4b83      	ldr	r3, [pc, #524]	; (8df4 <__aeabi_dsub+0x664>)
    8be6:	2501      	movs	r5, #1
    8be8:	4019      	ands	r1, r3
    8bea:	e601      	b.n	87f0 <__aeabi_dsub+0x60>
    8bec:	1c08      	adds	r0, r1, #0
    8bee:	4320      	orrs	r0, r4
    8bf0:	2d00      	cmp	r5, #0
    8bf2:	d138      	bne.n	8c66 <__aeabi_dsub+0x4d6>
    8bf4:	2800      	cmp	r0, #0
    8bf6:	d16f      	bne.n	8cd8 <__aeabi_dsub+0x548>
    8bf8:	4659      	mov	r1, fp
    8bfa:	4319      	orrs	r1, r3
    8bfc:	d003      	beq.n	8c06 <__aeabi_dsub+0x476>
    8bfe:	1c19      	adds	r1, r3, #0
    8c00:	465c      	mov	r4, fp
    8c02:	46e2      	mov	sl, ip
    8c04:	e5f4      	b.n	87f0 <__aeabi_dsub+0x60>
    8c06:	2700      	movs	r7, #0
    8c08:	2100      	movs	r1, #0
    8c0a:	2400      	movs	r4, #0
    8c0c:	e681      	b.n	8912 <__aeabi_dsub+0x182>
    8c0e:	4660      	mov	r0, ip
    8c10:	3820      	subs	r0, #32
    8c12:	1c1a      	adds	r2, r3, #0
    8c14:	40c2      	lsrs	r2, r0
    8c16:	4666      	mov	r6, ip
    8c18:	1c10      	adds	r0, r2, #0
    8c1a:	2e20      	cmp	r6, #32
    8c1c:	d100      	bne.n	8c20 <__aeabi_dsub+0x490>
    8c1e:	e0aa      	b.n	8d76 <__aeabi_dsub+0x5e6>
    8c20:	2240      	movs	r2, #64	; 0x40
    8c22:	1b92      	subs	r2, r2, r6
    8c24:	4093      	lsls	r3, r2
    8c26:	465a      	mov	r2, fp
    8c28:	431a      	orrs	r2, r3
    8c2a:	1e53      	subs	r3, r2, #1
    8c2c:	419a      	sbcs	r2, r3
    8c2e:	4302      	orrs	r2, r0
    8c30:	2300      	movs	r3, #0
    8c32:	e6a8      	b.n	8986 <__aeabi_dsub+0x1f6>
    8c34:	4d6e      	ldr	r5, [pc, #440]	; (8df0 <__aeabi_dsub+0x660>)
    8c36:	42a8      	cmp	r0, r5
    8c38:	d000      	beq.n	8c3c <__aeabi_dsub+0x4ac>
    8c3a:	e773      	b.n	8b24 <__aeabi_dsub+0x394>
    8c3c:	1c19      	adds	r1, r3, #0
    8c3e:	465c      	mov	r4, fp
    8c40:	1c05      	adds	r5, r0, #0
    8c42:	46e2      	mov	sl, ip
    8c44:	e5d4      	b.n	87f0 <__aeabi_dsub+0x60>
    8c46:	2d00      	cmp	r5, #0
    8c48:	d122      	bne.n	8c90 <__aeabi_dsub+0x500>
    8c4a:	1c0d      	adds	r5, r1, #0
    8c4c:	4325      	orrs	r5, r4
    8c4e:	d076      	beq.n	8d3e <__aeabi_dsub+0x5ae>
    8c50:	43d5      	mvns	r5, r2
    8c52:	2d00      	cmp	r5, #0
    8c54:	d170      	bne.n	8d38 <__aeabi_dsub+0x5a8>
    8c56:	445c      	add	r4, fp
    8c58:	455c      	cmp	r4, fp
    8c5a:	4192      	sbcs	r2, r2
    8c5c:	1859      	adds	r1, r3, r1
    8c5e:	4252      	negs	r2, r2
    8c60:	1889      	adds	r1, r1, r2
    8c62:	1c05      	adds	r5, r0, #0
    8c64:	e696      	b.n	8994 <__aeabi_dsub+0x204>
    8c66:	2800      	cmp	r0, #0
    8c68:	d14c      	bne.n	8d04 <__aeabi_dsub+0x574>
    8c6a:	4659      	mov	r1, fp
    8c6c:	4319      	orrs	r1, r3
    8c6e:	d100      	bne.n	8c72 <__aeabi_dsub+0x4e2>
    8c70:	e64a      	b.n	8908 <__aeabi_dsub+0x178>
    8c72:	1c19      	adds	r1, r3, #0
    8c74:	465c      	mov	r4, fp
    8c76:	46e2      	mov	sl, ip
    8c78:	4d5d      	ldr	r5, [pc, #372]	; (8df0 <__aeabi_dsub+0x660>)
    8c7a:	e5b9      	b.n	87f0 <__aeabi_dsub+0x60>
    8c7c:	430c      	orrs	r4, r1
    8c7e:	1e61      	subs	r1, r4, #1
    8c80:	418c      	sbcs	r4, r1
    8c82:	b2e4      	uxtb	r4, r4
    8c84:	2100      	movs	r1, #0
    8c86:	e761      	b.n	8b4c <__aeabi_dsub+0x3bc>
    8c88:	1c05      	adds	r5, r0, #0
    8c8a:	2100      	movs	r1, #0
    8c8c:	2400      	movs	r4, #0
    8c8e:	e640      	b.n	8912 <__aeabi_dsub+0x182>
    8c90:	4d57      	ldr	r5, [pc, #348]	; (8df0 <__aeabi_dsub+0x660>)
    8c92:	42a8      	cmp	r0, r5
    8c94:	d053      	beq.n	8d3e <__aeabi_dsub+0x5ae>
    8c96:	4255      	negs	r5, r2
    8c98:	2280      	movs	r2, #128	; 0x80
    8c9a:	0416      	lsls	r6, r2, #16
    8c9c:	4331      	orrs	r1, r6
    8c9e:	2d38      	cmp	r5, #56	; 0x38
    8ca0:	dc7b      	bgt.n	8d9a <__aeabi_dsub+0x60a>
    8ca2:	2d1f      	cmp	r5, #31
    8ca4:	dd00      	ble.n	8ca8 <__aeabi_dsub+0x518>
    8ca6:	e08c      	b.n	8dc2 <__aeabi_dsub+0x632>
    8ca8:	2220      	movs	r2, #32
    8caa:	1b56      	subs	r6, r2, r5
    8cac:	1c0a      	adds	r2, r1, #0
    8cae:	46b4      	mov	ip, r6
    8cb0:	40b2      	lsls	r2, r6
    8cb2:	1c26      	adds	r6, r4, #0
    8cb4:	40ee      	lsrs	r6, r5
    8cb6:	4332      	orrs	r2, r6
    8cb8:	4690      	mov	r8, r2
    8cba:	4662      	mov	r2, ip
    8cbc:	4094      	lsls	r4, r2
    8cbe:	1e66      	subs	r6, r4, #1
    8cc0:	41b4      	sbcs	r4, r6
    8cc2:	4642      	mov	r2, r8
    8cc4:	4314      	orrs	r4, r2
    8cc6:	40e9      	lsrs	r1, r5
    8cc8:	445c      	add	r4, fp
    8cca:	455c      	cmp	r4, fp
    8ccc:	4192      	sbcs	r2, r2
    8cce:	18cb      	adds	r3, r1, r3
    8cd0:	4252      	negs	r2, r2
    8cd2:	1899      	adds	r1, r3, r2
    8cd4:	1c05      	adds	r5, r0, #0
    8cd6:	e65d      	b.n	8994 <__aeabi_dsub+0x204>
    8cd8:	4658      	mov	r0, fp
    8cda:	4318      	orrs	r0, r3
    8cdc:	d100      	bne.n	8ce0 <__aeabi_dsub+0x550>
    8cde:	e587      	b.n	87f0 <__aeabi_dsub+0x60>
    8ce0:	465e      	mov	r6, fp
    8ce2:	1ba7      	subs	r7, r4, r6
    8ce4:	42bc      	cmp	r4, r7
    8ce6:	4192      	sbcs	r2, r2
    8ce8:	1ac8      	subs	r0, r1, r3
    8cea:	4252      	negs	r2, r2
    8cec:	1a80      	subs	r0, r0, r2
    8cee:	0206      	lsls	r6, r0, #8
    8cf0:	d560      	bpl.n	8db4 <__aeabi_dsub+0x624>
    8cf2:	4658      	mov	r0, fp
    8cf4:	1b04      	subs	r4, r0, r4
    8cf6:	45a3      	cmp	fp, r4
    8cf8:	4192      	sbcs	r2, r2
    8cfa:	1a59      	subs	r1, r3, r1
    8cfc:	4252      	negs	r2, r2
    8cfe:	1a89      	subs	r1, r1, r2
    8d00:	46e2      	mov	sl, ip
    8d02:	e575      	b.n	87f0 <__aeabi_dsub+0x60>
    8d04:	4658      	mov	r0, fp
    8d06:	4318      	orrs	r0, r3
    8d08:	d033      	beq.n	8d72 <__aeabi_dsub+0x5e2>
    8d0a:	0748      	lsls	r0, r1, #29
    8d0c:	08e4      	lsrs	r4, r4, #3
    8d0e:	4304      	orrs	r4, r0
    8d10:	2080      	movs	r0, #128	; 0x80
    8d12:	08c9      	lsrs	r1, r1, #3
    8d14:	0300      	lsls	r0, r0, #12
    8d16:	4201      	tst	r1, r0
    8d18:	d008      	beq.n	8d2c <__aeabi_dsub+0x59c>
    8d1a:	08dd      	lsrs	r5, r3, #3
    8d1c:	4205      	tst	r5, r0
    8d1e:	d105      	bne.n	8d2c <__aeabi_dsub+0x59c>
    8d20:	4659      	mov	r1, fp
    8d22:	08ca      	lsrs	r2, r1, #3
    8d24:	075c      	lsls	r4, r3, #29
    8d26:	4314      	orrs	r4, r2
    8d28:	1c29      	adds	r1, r5, #0
    8d2a:	46e2      	mov	sl, ip
    8d2c:	0f63      	lsrs	r3, r4, #29
    8d2e:	00c9      	lsls	r1, r1, #3
    8d30:	4319      	orrs	r1, r3
    8d32:	00e4      	lsls	r4, r4, #3
    8d34:	4d2e      	ldr	r5, [pc, #184]	; (8df0 <__aeabi_dsub+0x660>)
    8d36:	e55b      	b.n	87f0 <__aeabi_dsub+0x60>
    8d38:	4a2d      	ldr	r2, [pc, #180]	; (8df0 <__aeabi_dsub+0x660>)
    8d3a:	4290      	cmp	r0, r2
    8d3c:	d1af      	bne.n	8c9e <__aeabi_dsub+0x50e>
    8d3e:	1c19      	adds	r1, r3, #0
    8d40:	465c      	mov	r4, fp
    8d42:	1c05      	adds	r5, r0, #0
    8d44:	e554      	b.n	87f0 <__aeabi_dsub+0x60>
    8d46:	2800      	cmp	r0, #0
    8d48:	d030      	beq.n	8dac <__aeabi_dsub+0x61c>
    8d4a:	4658      	mov	r0, fp
    8d4c:	4318      	orrs	r0, r3
    8d4e:	d010      	beq.n	8d72 <__aeabi_dsub+0x5e2>
    8d50:	2580      	movs	r5, #128	; 0x80
    8d52:	0748      	lsls	r0, r1, #29
    8d54:	08e4      	lsrs	r4, r4, #3
    8d56:	08c9      	lsrs	r1, r1, #3
    8d58:	032d      	lsls	r5, r5, #12
    8d5a:	4304      	orrs	r4, r0
    8d5c:	4229      	tst	r1, r5
    8d5e:	d0e5      	beq.n	8d2c <__aeabi_dsub+0x59c>
    8d60:	08d8      	lsrs	r0, r3, #3
    8d62:	4228      	tst	r0, r5
    8d64:	d1e2      	bne.n	8d2c <__aeabi_dsub+0x59c>
    8d66:	465d      	mov	r5, fp
    8d68:	08ea      	lsrs	r2, r5, #3
    8d6a:	075c      	lsls	r4, r3, #29
    8d6c:	4314      	orrs	r4, r2
    8d6e:	1c01      	adds	r1, r0, #0
    8d70:	e7dc      	b.n	8d2c <__aeabi_dsub+0x59c>
    8d72:	4d1f      	ldr	r5, [pc, #124]	; (8df0 <__aeabi_dsub+0x660>)
    8d74:	e53c      	b.n	87f0 <__aeabi_dsub+0x60>
    8d76:	2300      	movs	r3, #0
    8d78:	e755      	b.n	8c26 <__aeabi_dsub+0x496>
    8d7a:	1c3d      	adds	r5, r7, #0
    8d7c:	3d20      	subs	r5, #32
    8d7e:	1c0e      	adds	r6, r1, #0
    8d80:	40ee      	lsrs	r6, r5
    8d82:	1c35      	adds	r5, r6, #0
    8d84:	2f20      	cmp	r7, #32
    8d86:	d02e      	beq.n	8de6 <__aeabi_dsub+0x656>
    8d88:	2640      	movs	r6, #64	; 0x40
    8d8a:	1bf7      	subs	r7, r6, r7
    8d8c:	40b9      	lsls	r1, r7
    8d8e:	430c      	orrs	r4, r1
    8d90:	1e61      	subs	r1, r4, #1
    8d92:	418c      	sbcs	r4, r1
    8d94:	432c      	orrs	r4, r5
    8d96:	2100      	movs	r1, #0
    8d98:	e6d8      	b.n	8b4c <__aeabi_dsub+0x3bc>
    8d9a:	430c      	orrs	r4, r1
    8d9c:	1e61      	subs	r1, r4, #1
    8d9e:	418c      	sbcs	r4, r1
    8da0:	b2e4      	uxtb	r4, r4
    8da2:	2100      	movs	r1, #0
    8da4:	e790      	b.n	8cc8 <__aeabi_dsub+0x538>
    8da6:	1c19      	adds	r1, r3, #0
    8da8:	465c      	mov	r4, fp
    8daa:	e521      	b.n	87f0 <__aeabi_dsub+0x60>
    8dac:	1c19      	adds	r1, r3, #0
    8dae:	465c      	mov	r4, fp
    8db0:	4d0f      	ldr	r5, [pc, #60]	; (8df0 <__aeabi_dsub+0x660>)
    8db2:	e51d      	b.n	87f0 <__aeabi_dsub+0x60>
    8db4:	1c03      	adds	r3, r0, #0
    8db6:	433b      	orrs	r3, r7
    8db8:	d100      	bne.n	8dbc <__aeabi_dsub+0x62c>
    8dba:	e724      	b.n	8c06 <__aeabi_dsub+0x476>
    8dbc:	1c01      	adds	r1, r0, #0
    8dbe:	1c3c      	adds	r4, r7, #0
    8dc0:	e516      	b.n	87f0 <__aeabi_dsub+0x60>
    8dc2:	2620      	movs	r6, #32
    8dc4:	4276      	negs	r6, r6
    8dc6:	1976      	adds	r6, r6, r5
    8dc8:	1c0a      	adds	r2, r1, #0
    8dca:	40f2      	lsrs	r2, r6
    8dcc:	4690      	mov	r8, r2
    8dce:	2d20      	cmp	r5, #32
    8dd0:	d00b      	beq.n	8dea <__aeabi_dsub+0x65a>
    8dd2:	2640      	movs	r6, #64	; 0x40
    8dd4:	1b75      	subs	r5, r6, r5
    8dd6:	40a9      	lsls	r1, r5
    8dd8:	430c      	orrs	r4, r1
    8dda:	1e61      	subs	r1, r4, #1
    8ddc:	418c      	sbcs	r4, r1
    8dde:	4645      	mov	r5, r8
    8de0:	432c      	orrs	r4, r5
    8de2:	2100      	movs	r1, #0
    8de4:	e770      	b.n	8cc8 <__aeabi_dsub+0x538>
    8de6:	2100      	movs	r1, #0
    8de8:	e7d1      	b.n	8d8e <__aeabi_dsub+0x5fe>
    8dea:	2100      	movs	r1, #0
    8dec:	e7f4      	b.n	8dd8 <__aeabi_dsub+0x648>
    8dee:	46c0      	nop			; (mov r8, r8)
    8df0:	000007ff 	.word	0x000007ff
    8df4:	ff7fffff 	.word	0xff7fffff

00008df8 <__aeabi_d2iz>:
    8df8:	b570      	push	{r4, r5, r6, lr}
    8dfa:	1c0b      	adds	r3, r1, #0
    8dfc:	4c12      	ldr	r4, [pc, #72]	; (8e48 <__aeabi_d2iz+0x50>)
    8dfe:	0309      	lsls	r1, r1, #12
    8e00:	0b0e      	lsrs	r6, r1, #12
    8e02:	0059      	lsls	r1, r3, #1
    8e04:	1c02      	adds	r2, r0, #0
    8e06:	0d49      	lsrs	r1, r1, #21
    8e08:	0fdd      	lsrs	r5, r3, #31
    8e0a:	2000      	movs	r0, #0
    8e0c:	42a1      	cmp	r1, r4
    8e0e:	dd11      	ble.n	8e34 <__aeabi_d2iz+0x3c>
    8e10:	480e      	ldr	r0, [pc, #56]	; (8e4c <__aeabi_d2iz+0x54>)
    8e12:	4281      	cmp	r1, r0
    8e14:	dc0f      	bgt.n	8e36 <__aeabi_d2iz+0x3e>
    8e16:	2080      	movs	r0, #128	; 0x80
    8e18:	0340      	lsls	r0, r0, #13
    8e1a:	4306      	orrs	r6, r0
    8e1c:	480c      	ldr	r0, [pc, #48]	; (8e50 <__aeabi_d2iz+0x58>)
    8e1e:	1a40      	subs	r0, r0, r1
    8e20:	281f      	cmp	r0, #31
    8e22:	dd0b      	ble.n	8e3c <__aeabi_d2iz+0x44>
    8e24:	4a0b      	ldr	r2, [pc, #44]	; (8e54 <__aeabi_d2iz+0x5c>)
    8e26:	1a52      	subs	r2, r2, r1
    8e28:	40d6      	lsrs	r6, r2
    8e2a:	1c32      	adds	r2, r6, #0
    8e2c:	4250      	negs	r0, r2
    8e2e:	2d00      	cmp	r5, #0
    8e30:	d100      	bne.n	8e34 <__aeabi_d2iz+0x3c>
    8e32:	1c10      	adds	r0, r2, #0
    8e34:	bd70      	pop	{r4, r5, r6, pc}
    8e36:	4b08      	ldr	r3, [pc, #32]	; (8e58 <__aeabi_d2iz+0x60>)
    8e38:	18e8      	adds	r0, r5, r3
    8e3a:	e7fb      	b.n	8e34 <__aeabi_d2iz+0x3c>
    8e3c:	4b07      	ldr	r3, [pc, #28]	; (8e5c <__aeabi_d2iz+0x64>)
    8e3e:	40c2      	lsrs	r2, r0
    8e40:	18c9      	adds	r1, r1, r3
    8e42:	408e      	lsls	r6, r1
    8e44:	4332      	orrs	r2, r6
    8e46:	e7f1      	b.n	8e2c <__aeabi_d2iz+0x34>
    8e48:	000003fe 	.word	0x000003fe
    8e4c:	0000041d 	.word	0x0000041d
    8e50:	00000433 	.word	0x00000433
    8e54:	00000413 	.word	0x00000413
    8e58:	7fffffff 	.word	0x7fffffff
    8e5c:	fffffbed 	.word	0xfffffbed

00008e60 <__aeabi_i2d>:
    8e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8e62:	1e04      	subs	r4, r0, #0
    8e64:	d031      	beq.n	8eca <__aeabi_i2d+0x6a>
    8e66:	0fc7      	lsrs	r7, r0, #31
    8e68:	d000      	beq.n	8e6c <__aeabi_i2d+0xc>
    8e6a:	4244      	negs	r4, r0
    8e6c:	1c20      	adds	r0, r4, #0
    8e6e:	f000 f8bb 	bl	8fe8 <__clzsi2>
    8e72:	4d18      	ldr	r5, [pc, #96]	; (8ed4 <__aeabi_i2d+0x74>)
    8e74:	1a2d      	subs	r5, r5, r0
    8e76:	280a      	cmp	r0, #10
    8e78:	dd19      	ble.n	8eae <__aeabi_i2d+0x4e>
    8e7a:	380b      	subs	r0, #11
    8e7c:	4084      	lsls	r4, r0
    8e7e:	0324      	lsls	r4, r4, #12
    8e80:	056d      	lsls	r5, r5, #21
    8e82:	0b24      	lsrs	r4, r4, #12
    8e84:	0d6d      	lsrs	r5, r5, #21
    8e86:	1c3a      	adds	r2, r7, #0
    8e88:	2600      	movs	r6, #0
    8e8a:	2000      	movs	r0, #0
    8e8c:	2100      	movs	r1, #0
    8e8e:	0d0b      	lsrs	r3, r1, #20
    8e90:	0324      	lsls	r4, r4, #12
    8e92:	0b24      	lsrs	r4, r4, #12
    8e94:	051b      	lsls	r3, r3, #20
    8e96:	4323      	orrs	r3, r4
    8e98:	4c0f      	ldr	r4, [pc, #60]	; (8ed8 <__aeabi_i2d+0x78>)
    8e9a:	052d      	lsls	r5, r5, #20
    8e9c:	401c      	ands	r4, r3
    8e9e:	432c      	orrs	r4, r5
    8ea0:	0064      	lsls	r4, r4, #1
    8ea2:	0864      	lsrs	r4, r4, #1
    8ea4:	07d3      	lsls	r3, r2, #31
    8ea6:	1c21      	adds	r1, r4, #0
    8ea8:	1c30      	adds	r0, r6, #0
    8eaa:	4319      	orrs	r1, r3
    8eac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8eae:	1c06      	adds	r6, r0, #0
    8eb0:	3615      	adds	r6, #21
    8eb2:	1c23      	adds	r3, r4, #0
    8eb4:	40b3      	lsls	r3, r6
    8eb6:	1c1e      	adds	r6, r3, #0
    8eb8:	230b      	movs	r3, #11
    8eba:	1a18      	subs	r0, r3, r0
    8ebc:	40c4      	lsrs	r4, r0
    8ebe:	0324      	lsls	r4, r4, #12
    8ec0:	056d      	lsls	r5, r5, #21
    8ec2:	0b24      	lsrs	r4, r4, #12
    8ec4:	0d6d      	lsrs	r5, r5, #21
    8ec6:	1c3a      	adds	r2, r7, #0
    8ec8:	e7df      	b.n	8e8a <__aeabi_i2d+0x2a>
    8eca:	2200      	movs	r2, #0
    8ecc:	2500      	movs	r5, #0
    8ece:	2400      	movs	r4, #0
    8ed0:	2600      	movs	r6, #0
    8ed2:	e7da      	b.n	8e8a <__aeabi_i2d+0x2a>
    8ed4:	0000041e 	.word	0x0000041e
    8ed8:	800fffff 	.word	0x800fffff

00008edc <__aeabi_ui2d>:
    8edc:	b510      	push	{r4, lr}
    8ede:	1e04      	subs	r4, r0, #0
    8ee0:	d028      	beq.n	8f34 <__aeabi_ui2d+0x58>
    8ee2:	f000 f881 	bl	8fe8 <__clzsi2>
    8ee6:	4a15      	ldr	r2, [pc, #84]	; (8f3c <__aeabi_ui2d+0x60>)
    8ee8:	1a12      	subs	r2, r2, r0
    8eea:	280a      	cmp	r0, #10
    8eec:	dd15      	ble.n	8f1a <__aeabi_ui2d+0x3e>
    8eee:	380b      	subs	r0, #11
    8ef0:	4084      	lsls	r4, r0
    8ef2:	0324      	lsls	r4, r4, #12
    8ef4:	0552      	lsls	r2, r2, #21
    8ef6:	0b24      	lsrs	r4, r4, #12
    8ef8:	0d52      	lsrs	r2, r2, #21
    8efa:	2300      	movs	r3, #0
    8efc:	2000      	movs	r0, #0
    8efe:	2100      	movs	r1, #0
    8f00:	0324      	lsls	r4, r4, #12
    8f02:	1c18      	adds	r0, r3, #0
    8f04:	0d0b      	lsrs	r3, r1, #20
    8f06:	0b24      	lsrs	r4, r4, #12
    8f08:	051b      	lsls	r3, r3, #20
    8f0a:	4323      	orrs	r3, r4
    8f0c:	4c0c      	ldr	r4, [pc, #48]	; (8f40 <__aeabi_ui2d+0x64>)
    8f0e:	0512      	lsls	r2, r2, #20
    8f10:	401c      	ands	r4, r3
    8f12:	4314      	orrs	r4, r2
    8f14:	0064      	lsls	r4, r4, #1
    8f16:	0861      	lsrs	r1, r4, #1
    8f18:	bd10      	pop	{r4, pc}
    8f1a:	1c03      	adds	r3, r0, #0
    8f1c:	3315      	adds	r3, #21
    8f1e:	1c21      	adds	r1, r4, #0
    8f20:	4099      	lsls	r1, r3
    8f22:	1c0b      	adds	r3, r1, #0
    8f24:	210b      	movs	r1, #11
    8f26:	1a08      	subs	r0, r1, r0
    8f28:	40c4      	lsrs	r4, r0
    8f2a:	0324      	lsls	r4, r4, #12
    8f2c:	0552      	lsls	r2, r2, #21
    8f2e:	0b24      	lsrs	r4, r4, #12
    8f30:	0d52      	lsrs	r2, r2, #21
    8f32:	e7e3      	b.n	8efc <__aeabi_ui2d+0x20>
    8f34:	2200      	movs	r2, #0
    8f36:	2400      	movs	r4, #0
    8f38:	2300      	movs	r3, #0
    8f3a:	e7df      	b.n	8efc <__aeabi_ui2d+0x20>
    8f3c:	0000041e 	.word	0x0000041e
    8f40:	800fffff 	.word	0x800fffff

00008f44 <__aeabi_f2d>:
    8f44:	0043      	lsls	r3, r0, #1
    8f46:	0e1b      	lsrs	r3, r3, #24
    8f48:	1c5a      	adds	r2, r3, #1
    8f4a:	0241      	lsls	r1, r0, #9
    8f4c:	b2d2      	uxtb	r2, r2
    8f4e:	b570      	push	{r4, r5, r6, lr}
    8f50:	0a4c      	lsrs	r4, r1, #9
    8f52:	0fc5      	lsrs	r5, r0, #31
    8f54:	2a01      	cmp	r2, #1
    8f56:	dd17      	ble.n	8f88 <__aeabi_f2d+0x44>
    8f58:	22e0      	movs	r2, #224	; 0xe0
    8f5a:	0092      	lsls	r2, r2, #2
    8f5c:	0764      	lsls	r4, r4, #29
    8f5e:	0b09      	lsrs	r1, r1, #12
    8f60:	1898      	adds	r0, r3, r2
    8f62:	2200      	movs	r2, #0
    8f64:	2300      	movs	r3, #0
    8f66:	0d1e      	lsrs	r6, r3, #20
    8f68:	1c22      	adds	r2, r4, #0
    8f6a:	0534      	lsls	r4, r6, #20
    8f6c:	430c      	orrs	r4, r1
    8f6e:	491b      	ldr	r1, [pc, #108]	; (8fdc <__aeabi_f2d+0x98>)
    8f70:	0540      	lsls	r0, r0, #21
    8f72:	0840      	lsrs	r0, r0, #1
    8f74:	4021      	ands	r1, r4
    8f76:	4301      	orrs	r1, r0
    8f78:	0049      	lsls	r1, r1, #1
    8f7a:	0849      	lsrs	r1, r1, #1
    8f7c:	07ed      	lsls	r5, r5, #31
    8f7e:	1c0b      	adds	r3, r1, #0
    8f80:	432b      	orrs	r3, r5
    8f82:	1c10      	adds	r0, r2, #0
    8f84:	1c19      	adds	r1, r3, #0
    8f86:	bd70      	pop	{r4, r5, r6, pc}
    8f88:	2b00      	cmp	r3, #0
    8f8a:	d115      	bne.n	8fb8 <__aeabi_f2d+0x74>
    8f8c:	2c00      	cmp	r4, #0
    8f8e:	d01c      	beq.n	8fca <__aeabi_f2d+0x86>
    8f90:	1c20      	adds	r0, r4, #0
    8f92:	f000 f829 	bl	8fe8 <__clzsi2>
    8f96:	280a      	cmp	r0, #10
    8f98:	dc1a      	bgt.n	8fd0 <__aeabi_f2d+0x8c>
    8f9a:	210b      	movs	r1, #11
    8f9c:	1a09      	subs	r1, r1, r0
    8f9e:	1c23      	adds	r3, r4, #0
    8fa0:	40cb      	lsrs	r3, r1
    8fa2:	1c19      	adds	r1, r3, #0
    8fa4:	1c03      	adds	r3, r0, #0
    8fa6:	3315      	adds	r3, #21
    8fa8:	409c      	lsls	r4, r3
    8faa:	4b0d      	ldr	r3, [pc, #52]	; (8fe0 <__aeabi_f2d+0x9c>)
    8fac:	0309      	lsls	r1, r1, #12
    8fae:	1a18      	subs	r0, r3, r0
    8fb0:	0540      	lsls	r0, r0, #21
    8fb2:	0b09      	lsrs	r1, r1, #12
    8fb4:	0d40      	lsrs	r0, r0, #21
    8fb6:	e7d4      	b.n	8f62 <__aeabi_f2d+0x1e>
    8fb8:	2c00      	cmp	r4, #0
    8fba:	d003      	beq.n	8fc4 <__aeabi_f2d+0x80>
    8fbc:	0764      	lsls	r4, r4, #29
    8fbe:	0b09      	lsrs	r1, r1, #12
    8fc0:	4808      	ldr	r0, [pc, #32]	; (8fe4 <__aeabi_f2d+0xa0>)
    8fc2:	e7ce      	b.n	8f62 <__aeabi_f2d+0x1e>
    8fc4:	4807      	ldr	r0, [pc, #28]	; (8fe4 <__aeabi_f2d+0xa0>)
    8fc6:	2100      	movs	r1, #0
    8fc8:	e7cb      	b.n	8f62 <__aeabi_f2d+0x1e>
    8fca:	2000      	movs	r0, #0
    8fcc:	2100      	movs	r1, #0
    8fce:	e7c8      	b.n	8f62 <__aeabi_f2d+0x1e>
    8fd0:	1c01      	adds	r1, r0, #0
    8fd2:	390b      	subs	r1, #11
    8fd4:	408c      	lsls	r4, r1
    8fd6:	1c21      	adds	r1, r4, #0
    8fd8:	2400      	movs	r4, #0
    8fda:	e7e6      	b.n	8faa <__aeabi_f2d+0x66>
    8fdc:	800fffff 	.word	0x800fffff
    8fe0:	00000389 	.word	0x00000389
    8fe4:	000007ff 	.word	0x000007ff

00008fe8 <__clzsi2>:
    8fe8:	211c      	movs	r1, #28
    8fea:	2301      	movs	r3, #1
    8fec:	041b      	lsls	r3, r3, #16
    8fee:	4298      	cmp	r0, r3
    8ff0:	d301      	bcc.n	8ff6 <__clzsi2+0xe>
    8ff2:	0c00      	lsrs	r0, r0, #16
    8ff4:	3910      	subs	r1, #16
    8ff6:	0a1b      	lsrs	r3, r3, #8
    8ff8:	4298      	cmp	r0, r3
    8ffa:	d301      	bcc.n	9000 <__clzsi2+0x18>
    8ffc:	0a00      	lsrs	r0, r0, #8
    8ffe:	3908      	subs	r1, #8
    9000:	091b      	lsrs	r3, r3, #4
    9002:	4298      	cmp	r0, r3
    9004:	d301      	bcc.n	900a <__clzsi2+0x22>
    9006:	0900      	lsrs	r0, r0, #4
    9008:	3904      	subs	r1, #4
    900a:	a202      	add	r2, pc, #8	; (adr r2, 9014 <__clzsi2+0x2c>)
    900c:	5c10      	ldrb	r0, [r2, r0]
    900e:	1840      	adds	r0, r0, r1
    9010:	4770      	bx	lr
    9012:	46c0      	nop			; (mov r8, r8)
    9014:	02020304 	.word	0x02020304
    9018:	01010101 	.word	0x01010101
	...

00009024 <inputs.13950>:
    9024:	06050400                                ....

00009028 <lucidaSansUnicode_56ptBitmaps>:
    9028:	00000000 c0800000 fcf8f0e0 3e7efefc     ..............~>
    9038:	1f1f1f3f 3f1f1f1f fcfe7e3e e0f0f8fc     ?......?>~......
    9048:	000080c0 00000000 f8e00000 fffffffe     ................
    9058:	01073fff 00000000 00000000 00000000     .?..............
    9068:	07010000 ffffff3f e0f8feff e0000000     ....?...........
    9078:	ffffffff 07ffffff 00000000 00000000     ................
	...
    9094:	ffffff07 ffffffff ffff00e0 ffffffff     ................
    90a4:	0000ffff 00000000 00000000 00000000     ................
	...
    90bc:	ffffffff ffffffff ffff0700 ffffffff     ................
    90cc:	0000e0ff 00000000 00000000 00000000     ................
    90dc:	00000000 ffe00000 ffffffff 0007ffff     ................
    90ec:	1f070000 ffffff7f 80e0fcff 00000000     ................
	...
    9104:	e0800000 fffffffc 071f7fff 00000000     ................
    9114:	00000000 0f070301 7f3f3f1f f8fc7c7e     .........??.~|..
    9124:	f8f8f8f8 7e7cfcf8 1f3f3f7f 0103070f     ......|~.??.....
	...
    9140:	3c3c3c3c 3c3c3c3c fefefe3e fefefefe     <<<<<<<<>.......
	...
    9170:	ffffffff 00ffffff 00000000 00000000     ................
	...
    9194:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    91bc:	ffff0000 ffffffff 000000ff 00000000     ................
	...
    91e4:	ffffff00 ffffffff 00000000 00000000     ................
	...
    920c:	ffffffff 00ffffff 00000000 00000000     ................
	...
    9230:	7f000000 7f7f7f7f 00007f7f 00000000     ................
	...
    924c:	fcfcf800 3e7e7e7c 1f1f3e3e 1f1f1f1f     ....|~~>>>......
    925c:	3f3f1f1f fefe7e3f f8f8fcfc 00c0e0f0     ..???~..........
	...
    9274:	00000001 00000000 00000000 00000000     ................
    9284:	00000000 07010000 ffffffff f8ffffff     ................
	...
    92b0:	fff8e080 ffffffff 00073fff 00000000     .........?......
	...
    92cc:	80000000 f0e0c080 fffffcf8 0f1f3f7f     .............?..
    92dc:	00010307 00000000 00000000 00000000     ................
    92ec:	c0800000 fcf8f0e0 3f7ffffe 07070f1f     ...........?....
    92fc:	00000103 00000000 00000000 00000000     ................
    930c:	00000000 fcf8f0c0 ffffffff 03071f7f     ................
	...
    9334:	7f7f0000 7f7f7f7f 7e7f7f7f 7e7e7e7e     ...........~~~~~
    9344:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    9354:	007e7e7e 00000000 00000000 7e7e7cfc     ~~~..........|~~
    9364:	1f3f3e3e 1f1f1f1f 1f1f1f1f 7e3e3f3f     >>?.........??>~
    9374:	fcfcfefe c0e0f0f8 00000000 00000000     ................
	...
    939c:	ffffff03 feffffff 00000000 00000000     ................
	...
    93b8:	80000000 c0c08080 fef8f0e0 1f3f7fff     ..............?.
    93c8:	0000070f 00000000 00000000 00000000     ................
    93d8:	1f1f1f00 1f1f1f1f 3f3f1f1f ff7f7f3f     ..........???...
    93e8:	f8f8f9fd c0e0f0f0 00000080 00000000     ................
	...
    9410:	ff1f0301 ffffffff 00f0feff 00000000     ................
    9420:	00800000 00000000 00000000 00000000     ................
    9430:	00000000 80000000 fffff0c0 ffffffff     ................
    9440:	00000f7f 00000000 7f3f3f00 7c7e7e7e     .........??.~~~|
    9450:	f8f8fcfc f8f8f8f8 fcfcfcf8 3f7f7f7e     ............~..?
    9460:	0f1f1f3f 00010307 00000000 00000000     ?...............
	...
    947c:	80000000 fcf8f0c0 fefefefe 00fefefe     ................
	...
    94a0:	f8e0c080 3ffffefc ff030f1f ffffffff     .......?........
    94b0:	0000ffff 00000000 00000000 00000000     ................
    94c0:	e0c00000 fffefcf0 030f1f7f 00000001     ................
    94d0:	ffff0000 ffffffff 000000ff 00000000     ................
    94e0:	80000000 fefcf0e0 0f1f7fff 00000107     ................
	...
    94f8:	ffffff00 ffffffff 00000000 00000000     ................
    9508:	fffffffe fcffffff fcfcfcfc fcfcfcfc     ................
    9518:	fcfcfcfc fcfcfcfc ffffffff fcffffff     ................
    9528:	fcfcfcfc 0000fcfc 00000000 00000000     ................
	...
    9544:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    956c:	7f7f0000 7f7f7f7f 0000007f 00000000     ................
    957c:	00000000 fe000000 fefefefe 7e7e7efe     .............~~~
    958c:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    959c:	00007e7e 00000000 00000000 ffff0000     ~~..............
    95ac:	ffffffff 00000000 00000000 00000000     ................
	...
    95d0:	ffffff00 e0ffffff e0e0e0e0 c0c0c0e0     ................
    95e0:	808080c0 00000000 00000000 00000000     ................
	...
    95f8:	03030303 03030303 07070703 1f0f0f07     ................
    9608:	ffff7f3f f8fcfefe 0080c0f0 00000000     ?...............
	...
    9630:	ff070000 ffffffff 00fcffff 00000000     ................
	...
    9654:	80000000 fffff8c0 ffffffff 00000f7f     ................
	...
    966c:	fc7c7c7e f8f8f8fc f8f8f8f8 7cfcf8f8     ~||............|
    967c:	3f7f7f7e 0f0f1f3f 00000307 00000000     ~..??...........
	...
    9694:	e0c08000 fcfcf8f0 3e3e7efe 1f1f1f3f     .........~>>?...
    96a4:	1f1f1f1f 3e3e3f1f 7c7e7e3e 000000fc     .....?>>>~~|....
    96b4:	00000000 fffcf8c0 7fffffff 0001030f     ................
	...
    96dc:	fffec000 ffffffff 000007ff e0c0c080     ................
    96ec:	f0f0e0e0 f0f0f0f0 e0e0f0f0 80c0c0e0     ................
	...
    9704:	ffffffff ffffffff 0f1f3efc 03030707     .........>......
    9714:	01010101 03010101 1f0f0703 ffffff7f     ................
    9724:	e0f8fcfe 1f000000 ffffffff 00ffffff     ................
	...
    9748:	ffffff03 ffffffff 01000000 ffff3f0f     .............?..
    9758:	f0feffff 000080c0 00000000 00000000     ................
    9768:	00000000 f8c08000 ffffffff 00031f7f     ................
    9778:	00000000 07030000 3f1f1f0f 7c7e7f3f     ...........??.~|
    9788:	f8f8f8fc f8f8f8f8 3f7e7cfc 0f1f1f3f     .........|~??...
    9798:	00010307 00000000 fe000000 fefefefe     ................
    97a8:	fefefefe fefefefe fefefefe fefefefe     ................
    97b8:	fefefefe fefefefe fefefefe 0000fefe     ................
	...
    97e0:	f0c08000 fffffefc 030f1f7f 00000001     ................
	...
    9800:	80000000 fefcf0e0 1f3fffff 00000307     ..........?.....
	...
    9824:	f0e08000 fffffefc 03071f7f 00000000     ................
	...
    9844:	80000000 fffcf0e0 7fffffff 0001071f     ................
	...
    9868:	c0000000 fffffef8 3fffffff 00000107     ...........?....
	...
    9890:	7f7f7f70 7f7f7f7f 0000010f 00000000     p...............
	...
    98b4:	c0800000 fcf8f0e0 3e7efefc 1f1f1f3f     ..........~>?...
    98c4:	1f1f1f1f fe7e3f3f f8fcfcfe 00c0e0f0     ....??~.........
	...
    98dc:	fffffffc 81ffffff 00000000 00000000     ................
    98ec:	00000000 03000000 ffffffff 007fffff     ................
    98fc:	00000000 01000000 7f3f1f0f feffffff     ..........?.....
    990c:	f0f0f8fc 80c0c0e0 e0c0c080 7ffffcf8     ................
    991c:	070f1f3f 00000001 00000000 80000000     ?...............
    992c:	f8f0e0c0 3f7ffdf9 1f1f1f3f ff7f7f3f     .......??...?...
    993c:	fdffffff f0f0f8fd 0080c0e0 00000000     ................
    994c:	f8c00000 fffffffe 01071fff 00000000     ................
	...
    9964:	07030301 ff7f1f0f feffffff 0000e0f8     ................
    9974:	ffff1f00 ffffffff 0000c0f0 00000000     ................
	...
    9990:	ffffe080 7fffffff 0000001f 07030000     ................
    99a0:	3f1f0f0f 7e7e7f3f f8f8fc7c f8f8f8f8     ...??.~~|.......
    99b0:	7cfcf8f8 3f3f7e7c 070f1f1f 00000103     ...||~??........
    99c0:	00000000 c0800000 f8f8f0e0 3e7efefc     ..............~>
    99d0:	1f1f1f3f 1f1f1f1f fe7e3e3f f8f8fcfc     ?.......?>~.....
    99e0:	00c0e0f0 00000000 f8c00000 fffffffe     ................
    99f0:	01031fff 00000000 00000000 00000000     ................
    9a00:	01000000 ff7f0f03 fcffffff 0000c0f0     ................
    9a10:	ffff7f00 ffffffff 000000c0 00000000     ................
	...
    9a2c:	ffff0000 ffffffff 0000f8ff 3f0f0300     ...............?
    9a3c:	ffffff7f e0f0f8fe 8080c0c0 80808080     ................
    9a4c:	c0c0c080 7cf8f0e0 ffffff3f ffffffff     .......|?.......
    9a5c:	000000ff 00000000 03010100 0f070703     ................
    9a6c:	0f0f0f0f 070f0f0f 01030707 f0000001     ................
    9a7c:	ffffffff 013fffff 00000000 00000000     ......?.........
	...
    9a9c:	e0c08000 fffffff8 071f7fff 00000001     ................
    9aac:	00000000 7e7e3e3f f8fc7c7c f8f8f8f8     ....?>~~||......
    9abc:	fcf8f8f8 7f7e7c7c 0f1f3f3f 0003070f     ....||~.??......
	...
    9ad8:	fefefefe fefefefe 7e7e7e7e 7e7e7e7e     ........~~~~~~~~
    9ae8:	7e7e7e7e 7e7e7e7e 7e7e7e7e 00007e7e     ~~~~~~~~~~~~~~..
    9af8:	00000000 ff000000 ffffffff 00ffffff     ................
	...
    9b24:	ffff0000 ffffffff 0000ffff 00000000     ................
	...
    9b4c:	ffffff00 ffffffff 3f3f3fff 3f3f3f3f     .........???????
    9b5c:	3f3f3f3f 3f3f3f3f 3f3f3f3f 00000000     ????????????....
	...
    9b74:	ffffffff ffffffff 00000000 00000000     ................
	...
    9b98:	ff000000 ffffffff 00ffffff 00000000     ................
	...
    9bc0:	7f7f0000 7f7f7f7f 7e7e7f7f 7e7e7e7e     ..........~~~~~~
    9bd0:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    9be0:	00007e7e                                ~~..

00009be4 <arrow_right_data>:
    9be4:	80c0e0f0 070f0000 00000103              ............

00009bf0 <sysfont_glyphs>:
	...
    9c14:	00300000 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    9c24:	00300000 00000030 00000000 00000000     ..0.0...........
    9c34:	006c0000 006c006c 0000006c 00000000     ..l.l.l.l.......
	...
    9c58:	00480048 004800fc 00480048 004800fc     H.H...H.H.H...H.
    9c68:	00000048 00000000 00000000 00100000     H...............
    9c78:	003c0010 00300040 00040008 00100078     ..<.@.0.....x...
    9c88:	00000010 00000000 00000000 00000000     ................
    9c98:	00a4007c 004800a8 00140010 004a002a     |.....H.....*.J.
    9ca8:	00000044 00000000 00000000 00700000     D.............p.
    9cb8:	00880088 00700088 008a0088 008c008a     ......p.........
    9cc8:	00000070 00000000 00000000 00100000     p...............
    9cd8:	00100010 00000000 00000000 00000000     ................
	...
    9cf4:	00100008 00200010 00200020 00200020     ...... . . . . .
    9d04:	00100020 00080010 00000000 00000000      ...............
    9d14:	00100020 00080010 00080008 00080008      ...............
    9d24:	00100008 00200010 00000000 00000000     ...... .........
    9d34:	00280000 007c0010 00280010 00000000     ..(...|...(.....
	...
    9d5c:	00100010 00fe0010 00100010 00000010     ................
	...
    9d84:	00180000 00300018 00000020 00000000     ......0. .......
	...
    9da0:	00fe0000 00000000 00000000 00000000     ................
	...
    9dc4:	00180000 00000018 00000000 00000000     ................
    9dd4:	00000000 00080004 00100008 00200010     .............. .
    9de4:	00400020 00000040 00000000 00000000      .@.@...........
    9df4:	00780000 00840084 0094008c 00c400a4     ..x.............
    9e04:	00840084 00000078 00000000 00000000     ....x...........
    9e14:	00100000 00500030 00100010 00100010     ....0.P.........
    9e24:	00100010 0000007c 00000000 00000000     ....|...........
    9e34:	00700000 00080088 00100008 00200010     ..p........... .
    9e44:	00400020 000000fc 00000000 00000000      .@.............
    9e54:	00700000 00080088 00300008 00080008     ..p.......0.....
    9e64:	00880008 00000070 00000000 00000000     ....p...........
    9e74:	00080000 00280018 00480028 00880088     ......(.(.H.....
    9e84:	000800fc 00000008 00000000 00000000     ................
    9e94:	007c0000 00800080 00c400b8 00040004     ..|.............
    9ea4:	00840004 00000078 00000000 00000000     ....x...........
    9eb4:	00380000 00800040 00b00080 008400c8     ..8.@...........
    9ec4:	00480084 00000030 00000000 00000000     ..H.0...........
    9ed4:	00fc0000 00040004 00080008 00100010     ................
    9ee4:	00200020 00000040 00000000 00000000      . .@...........
    9ef4:	00780000 00840084 00780084 00840084     ..x.......x.....
    9f04:	00840084 00000078 00000000 00000000     ....x...........
    9f14:	00780000 00840084 008c0084 00040074     ..x.........t...
    9f24:	00100008 000000e0 00000000 00000000     ................
	...
    9f3c:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
    9f5c:	00600000 00000060 00600000 00c00060     ..`.`.....`.`...
    9f6c:	00000080 00000000 00000000 00000000     ................
    9f7c:	00180004 00800060 00180060 00000004     ....`...`.......
	...
    9f9c:	007e0000 00000000 0000007e 00000000     ..~.....~.......
	...
    9fbc:	00300040 0002000c 0030000c 00000040     @.0.......0.@...
	...
    9fd4:	00700000 00080088 00100008 00200020     ..p......... . .
    9fe4:	00200000 00000020 00000000 00000000     .. . ...........
    9ff4:	00000000 003c0000 00ba0042 00aa00aa     ......<.B.......
    a004:	00bc00aa 003c0040 00000000 00000000     ....@.<.........
    a014:	00100000 00280010 00280028 007c0044     ......(.(.(.D.|.
    a024:	00820044 00000082 00000000 00000000     D...............
    a034:	00f00000 00880088 00f00088 00880088     ................
    a044:	00880088 000000f0 00000000 00000000     ................
    a054:	00380000 00800044 00800080 00800080     ..8.D...........
    a064:	00440080 00000038 00000000 00000000     ..D.8...........
    a074:	00f00000 00840088 00840084 00840084     ................
    a084:	00880084 000000f0 00000000 00000000     ................
    a094:	007c0000 00400040 00780040 00400040     ..|.@.@.@.x.@.@.
    a0a4:	00400040 0000007c 00000000 00000000     @.@.|...........
    a0b4:	007c0000 00400040 00400040 00400078     ..|.@.@.@.@.x.@.
    a0c4:	00400040 00000040 00000000 00000000     @.@.@...........
    a0d4:	00380000 00800044 00800080 0084009c     ..8.D...........
    a0e4:	00440084 0000003c 00000000 00000000     ..D.<...........
    a0f4:	00840000 00840084 00fc0084 00840084     ................
    a104:	00840084 00000084 00000000 00000000     ................
    a114:	007c0000 00100010 00100010 00100010     ..|.............
    a124:	00100010 0000007c 00000000 00000000     ....|...........
    a134:	00f80000 00080008 00080008 00080008     ................
    a144:	00100008 000000e0 00000000 00000000     ................
    a154:	00840000 00880084 00a00090 008800d0     ................
    a164:	00840088 00000084 00000000 00000000     ................
    a174:	00800000 00800080 00800080 00800080     ................
    a184:	00800080 000000fc 00000000 00000000     ................
    a194:	00840000 00cc0084 00b400cc 008400b4     ................
    a1a4:	00840084 00000084 00000000 00000000     ................
    a1b4:	00840000 00c400c4 00a400a4 00940094     ................
    a1c4:	008c008c 00000084 00000000 00000000     ................
    a1d4:	00300000 00840048 00840084 00840084     ..0.H...........
    a1e4:	00480084 00000030 00000000 00000000     ..H.0...........
    a1f4:	00f00000 00840088 00840084 00f00088     ................
    a204:	00800080 00000080 00000000 00000000     ................
    a214:	00300000 00840048 00840084 00840084     ..0.H...........
    a224:	00480084 00200030 0000001c 00000000     ..H.0. .........
    a234:	00f00000 00840088 00880084 009000f0     ................
    a244:	00840088 00000084 00000000 00000000     ................
    a254:	00780000 00800084 00300040 00040008     ..x.....@.0.....
    a264:	00840004 00000078 00000000 00000000     ....x...........
    a274:	00fe0000 00100010 00100010 00100010     ................
    a284:	00100010 00000010 00000000 00000000     ................
    a294:	00840000 00840084 00840084 00840084     ................
    a2a4:	00840084 00000078 00000000 00000000     ....x...........
    a2b4:	00820000 00440082 00440044 00280044     ......D.D.D.D.(.
    a2c4:	00280028 00000010 00000000 00000000     (.(.............
    a2d4:	00840000 00840084 00b40084 00b400b4     ................
    a2e4:	00480078 00000048 00000000 00000000     x.H.H...........
    a2f4:	00820000 00440044 00100028 00280010     ....D.D.(.....(.
    a304:	00440044 00000082 00000000 00000000     D.D.............
    a314:	00820000 00440044 00280028 00100028     ....D.D.(.(.(...
    a324:	00100010 00000010 00000000 00000000     ................
    a334:	00fc0000 00080004 00100008 00200010     .............. .
    a344:	00400040 000000fe 00000000 00000000     @.@.............
    a354:	008000e0 00800080 00800080 00800080     ................
    a364:	00800080 00e00080 00000000 00000000     ................
    a374:	00400000 00200040 00100020 00080010     ..@.@. . .......
    a384:	00040008 00000004 00000000 00000000     ................
    a394:	002000e0 00200020 00200020 00200020     .. . . . . . . .
    a3a4:	00200020 00e00020 00000000 00000000      . . ...........
    a3b4:	00100000 00440028 00000000 00000000     ....(.D.........
	...
    a3e8:	0000007c 00000000 00000000 00200000     |............. .
    a3f8:	00080010 00000000 00000000 00000000     ................
	...
    a41c:	00040078 007c0004 008c0084 00000076     x.....|.....v...
	...
    a434:	00800080 00800080 00c400b8 00840084     ................
    a444:	00880084 000000f0 00000000 00000000     ................
	...
    a45c:	0080007c 00800080 00800080 0000007c     |...........|...
	...
    a474:	00020002 00020002 0042003e 00820082     ........>.B.....
    a484:	00420082 0000003e 00000000 00000000     ..B.>...........
	...
    a49c:	0082007c 00fe0082 00800080 0000007e     |...........~...
	...
    a4b4:	001c0000 00200020 002000fc 00200020     .... . ... . . .
    a4c4:	00200020 000000fc 00000000 00000000      . .............
	...
    a4dc:	0084007c 00840084 008c0084 00040074     |...........t...
    a4ec:	00380044 00000000 00800080 00800080     D.8.............
    a4fc:	00c400b8 00840084 00840084 00000084     ................
	...
    a514:	00100000 00000000 00100070 00100010     ........p.......
    a524:	00100010 0000007c 00000000 00000000     ....|...........
    a534:	00080000 00000000 00080078 00080008     ........x.......
    a544:	00080008 00080008 00e00010 00000000     ................
    a554:	00800080 00800080 00900088 00e000a0     ................
    a564:	00880090 00000084 00000000 00000000     ................
    a574:	00f00000 00100010 00100010 00100010     ................
    a584:	00100010 000000fe 00000000 00000000     ................
	...
    a59c:	00d400ac 00940094 00940094 00000094     ................
	...
    a5bc:	00c400b8 00840084 00840084 00000084     ................
	...
    a5dc:	00840078 00840084 00840084 00000078     x...........x...
	...
    a5fc:	00c400b8 00840084 00840084 008000f8     ................
    a60c:	00800080 00000000 00000000 00000000     ................
    a61c:	0084007c 00840084 00840084 0004007c     |...........|...
    a62c:	00040004 00000000 00000000 00000000     ................
    a63c:	003000cc 00200020 00200020 000000f8     ..0. . . . .....
	...
    a65c:	0080007c 00780080 00040004 000000f8     |.....x.........
	...
    a678:	00200000 002000fc 00200020 00200020     .. ... . . . . .
    a688:	0000001c 00000000 00000000 00000000     ................
    a698:	00000000 00880088 00880088 00880088     ................
    a6a8:	00000074 00000000 00000000 00000000     t...............
    a6b8:	00000000 00440082 00280044 00100028     ......D.D.(.(...
    a6c8:	00000010 00000000 00000000 00000000     ................
    a6d8:	00000000 00840084 00b400b4 00480048     ............H.H.
    a6e8:	00000048 00000000 00000000 00000000     H...............
    a6f8:	00000000 00280044 00100028 00440028     ....D.(.(...(.D.
    a708:	00000044 00000000 00000000 00000000     D...............
    a718:	00000000 00440082 00280044 00280028     ......D.D.(.(.(.
    a728:	00100010 00200020 00000000 00000000     .... . .........
    a738:	00000000 000400fc 00100008 00400020     ............ .@.
    a748:	000000fc 00000000 00000000 00100008     ................
    a758:	00080010 00100008 00080010 00100008     ................
    a768:	00080010 00000000 00000000 00100010     ................
    a778:	00100010 00000010 00100000 00100010     ................
    a788:	00100010 00000000 00000000 00100020     ............ ...
    a798:	00200010 00100020 00200010 00100020     .. . ..... . ...
    a7a8:	00200010 00000000 74696157 20676e69     .. .....Waiting 
    a7b8:	00726f66 20535047 00786966 62616e45     for.GPS fix.Enab
    a7c8:	676e696c 00000000 53525047 00000000     ling....GPRS....
    a7d8:	74746553 73676e69 00000000 004d5347     Settings....GSM.
    a7e8:	204d5347 75646f4d 0000656c 67676f4c     GSM Module..Logg
    a7f8:	20676e69 71657266 0000002e 656c6449     ing freq....Idle
    a808:	646f4d20 00000065 70736944 0079616c      Mode...Display.
    a818:	65656c53 6f6d2070 00006564 65776f50     Sleep mode..Powe
    a828:	00000072 6b636142 00000000 73203031     r...Back....10 s
    a838:	00006365 73203033 00006365 696d2031     ec..30 sec..1 mi
    a848:	0000006e 696d2035 0000006e 6d203031     n...5 min...10 m
    a858:	00006e69 6d203033 00006e69 6f682031     in..30 min..1 ho
    a868:	00007275 6e727554 66666f20 00000000     ur..Turn off....
    a878:	656c6449 646f6d20 00000065 67676f4c     Idle mode...Logg
    a888:	00676e69 74697845 00000000 0000002c     ing.Exit....,...
    a898:	22732522 0000003a 00006425 69766544     "%s":...%d..Devi
    a8a8:	00006563 72746e45 00736569 0000005b     ce..Entries.[...
    a8b8:	0000007b 00000074 66352e25 00000000     {...t...%.5f....
    a8c8:	0000616c 00006e6c 66312e25 00000000     la..ln..%.1f....
    a8d8:	00000073 00000063 00000069 00000067     s...c...i...g...
    a8e8:	00000066 0000007d 0000005d 482b5441     f...}...]...AT+H
    a8f8:	44505454 3d415441 332c6425 30303030     TTPDATA=%d,30000
    a908:	00000000 4e574f44 44414f4c 00000000     ....DOWNLOAD....
    a918:	00004b4f 5454482b 54434150 004e4f49     OK..+HTTPACTION.
    a928:	0a0d7325 00000000 532b5441 52425041     %s......AT+SAPBR
    a938:	312c333d 4f43222c 5059544e 222c2245     =3,1,"CONTYPE","
    a948:	53525047 00000022 532b5441 52425041     GPRS"...AT+SAPBR
    a958:	312c333d 5041222c 222c224e 696c6e6f     =3,1,"APN","onli
    a968:	742e656e 61696c65 2265732e 00000000     ne.telia.se"....
    a978:	482b5441 49505454 0054494e 482b5441     AT+HTTPINIT.AT+H
    a988:	50505454 3d415241 44494322 00312c22     TTPPARA="CID",1.
    a998:	482b5441 50505454 3d415241 22415522     AT+HTTPPARA="UA"
    a9a8:	4f46222c 0022414e 482b5441 50505454     ,"FONA".AT+HTTPP
    a9b8:	3d415241 4e4f4322 544e4554 61222c22     ARA="CONTENT","a
    a9c8:	696c7070 69746163 6a2f6e6f 226e6f73     pplication/json"
    a9d8:	00000000 482b5441 50505454 3d415241     ....AT+HTTPPARA=
    a9e8:	4c525522 68222c22 3a707474 72742f2f     "URL","http://tr
    a9f8:	6f637069 7475706d 612e7265 6572757a     ipcomputer.azure
    aa08:	73626577 73657469 74656e2e 6970612f     websites.net/api
    aa18:	7461642f 676f6c61 00000022 482b5441     /datalog"...AT+H
    aa28:	50505454 3d415241 4d495422 54554f45     TTPPARA="TIMEOUT
    aa38:	30332c22 00000000 532b5441 52425041     ",30....AT+SAPBR
    aa48:	312c303d 00000000 532b5441 52425041     =0,1....AT+SAPBR
    aa58:	312c313d 00000000 305a5441 00000000     =1,1....ATZ0....
    aa68:	30455441 00000000 432b5441 50535047     ATE0....AT+CGPSP
    aa78:	313d5257 00000000 432b5441 50535047     WR=1....AT+CGPSP
    aa88:	303d5257 00000000 432b5441 49535047     WR=0....AT+CGPSI
    aa98:	333d464e 00000032 5047432b 464e4953     NF=32...+CGPSINF
    aaa8:	00000000 432b5441 53535047 55544154     ....AT+CGPSSTATU
    aab8:	00003f53 61636f4c 6e6f6974 00443320     S?..Location 3D.
    aac8:	482b5441 41505454 4f495443 00303d4e     AT+HTTPACTION=0.
    aad8:	482b5441 41505454 4f495443 00313d4e     AT+HTTPACTION=1.
    aae8:	00005441                                AT..

0000aaec <tc_interrupt_vectors.13900>:
    aaec:	00141312 000024f2 0000273c 0000273c     .....$..<'..<'..
    aafc:	0000273c 0000273c 0000273c 0000273c     <'..<'..<'..<'..
    ab0c:	0000273c 0000273c 0000273c 0000273c     <'..<'..<'..<'..
    ab1c:	0000273c 0000273c 0000273c 0000273c     <'..<'..<'..<'..
    ab2c:	0000273c 000024da 0000273c 0000273c     <'...$..<'..<'..
    ab3c:	0000273c 0000273c 0000273c 0000273c     <'..<'..<'..<'..
    ab4c:	0000273c 0000273c 0000273c 0000273c     <'..<'..<'..<'..
    ab5c:	0000273c 0000273c 0000273c 0000273c     <'..<'..<'..<'..
    ab6c:	0000273c 000024ea 0000273c 0000273c     <'...$..<'..<'..
    ab7c:	0000273c 0000273c 0000273c 0000273c     <'..<'..<'..<'..
    ab8c:	0000273c 0000273c 0000273c 0000273c     <'..<'..<'..<'..
    ab9c:	0000273c 0000273c 0000273c 0000273c     <'..<'..<'..<'..
    abac:	0000273c 000024e2 000024c2 000024fa     <'...$...$...$..
    abbc:	000024d2 000024ca 00000002 00000003     .$...$..........
    abcc:	0000ffff 0000ffff 00000004 00000005     ................
    abdc:	00000006 00000007 0000ffff 0000ffff     ................
    abec:	0000ffff 0000ffff 0000ffff 0000ffff     ................
    abfc:	0000ffff 0000ffff 00000008 00000009     ................
    ac0c:	0000000a 0000000b 42000800 42000c00     ...........B...B
    ac1c:	42001000 42001400 0c0b0a09 000032d4     ...B...B.....2..
    ac2c:	00003330 00003330 000032ce 000032ce     03..03...2...2..
    ac3c:	000032ea 000032da 000032f0 0000331e     .2...2...2...3..
    ac4c:	000034b4 00003520 00003520 00003494     .4.. 5.. 5...4..
    ac5c:	000034a6 000034c2 00003498 000034d0     .4...4...4...4..
    ac6c:	00003510 42002c00 42003000 42003400     .5...,.B.0.B.4.B
    ac7c:	001c1c1b 10000800 00002000 00000043     ......... ..C...

0000ac8c <_global_impure_ptr>:
    ac8c:	2000010c 2b302d23 6c680020 6665004c     ... #-0+ .hlL.ef
    ac9c:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    acac:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    acbc:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    accc:	62613938 66656463 666e4900 74696e69     89abcdef.Infinit
    acdc:	614e0079 0000004e                       y.NaN...

0000ace4 <__sf_fake_stdin>:
	...

0000ad04 <__sf_fake_stdout>:
	...

0000ad24 <__sf_fake_stderr>:
	...
    ad44:	49534f50 002e0058 00000000              POSIX.......

0000ad50 <__mprec_tens>:
    ad50:	00000000 3ff00000 00000000 40240000     .......?......$@
    ad60:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    ad70:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    ad80:	00000000 412e8480 00000000 416312d0     .......A......cA
    ad90:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    ada0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    adb0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    adc0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    add0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    ade0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    adf0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    ae00:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    ae10:	79d99db4 44ea7843                       ...yCx.D

0000ae18 <__mprec_bigtens>:
    ae18:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    ae28:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    ae38:	7f73bf3c 75154fdd                       <.s..O.u

0000ae40 <p05.5281>:
    ae40:	00000005 00000019 0000007d 00007b84     ........}....{..
    ae50:	00007b20 00007b68 00007a4e 00007b68      {..h{..Nz..h{..
    ae60:	00007b5c 00007b68 00007a4e 00007b20     \{..h{..Nz.. {..
    ae70:	00007b20 00007b5c 00007a4e 00007a44      {..\{..Nz..Dz..
    ae80:	00007a44 00007a44 00007da8 00008454     Dz..Dz...}..T...
    ae90:	00008642 00008642 00008434 0000831e     B...B...4.......
    aea0:	0000831e 00008426 00008434 0000831e     ....&...4.......
    aeb0:	00008426 0000831e 00008434 0000831c     &.......4.......
    aec0:	0000831c 0000831c 0000864a              ........J...

0000aecc <_init>:
    aecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    aece:	46c0      	nop			; (mov r8, r8)
    aed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    aed2:	bc08      	pop	{r3}
    aed4:	469e      	mov	lr, r3
    aed6:	4770      	bx	lr

0000aed8 <__init_array_start>:
    aed8:	000000d9 	.word	0x000000d9

0000aedc <_fini>:
    aedc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    aede:	46c0      	nop			; (mov r8, r8)
    aee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    aee2:	bc08      	pop	{r3}
    aee4:	469e      	mov	lr, r3
    aee6:	4770      	bx	lr

0000aee8 <__fini_array_start>:
    aee8:	000000b1 	.word	0x000000b1
