// Seed: 2282825881
module module_0 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    output uwire id_3,
    input uwire id_4,
    output uwire id_5,
    output supply0 id_6,
    input tri id_7
);
  assign id_5 = ~id_0;
  wire id_9;
  assign id_2 = (id_0) + -1 % -1;
endmodule
module module_1 (
    input  tri0  id_0#(.id_6(id_6), .id_7(-1'b0), .id_8(-1)),
    id_9,
    input  wor   id_1,
    output uwire id_2,
    output wire  id_3,
    output uwire id_4
);
  wand id_10 = -1, id_11;
  wire id_12;
  tri1 id_13 = id_11;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_4,
      id_1,
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.type_13 = 0;
endmodule
