vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_microblaze_riscv_0_0/sim/design_1_microblaze_riscv_0_0.vhd" \
"../../../bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/sim/design_1_microblaze_riscv_0_axi_intc_0.vhd" \
"../../../bd/design_1/ip/design_1_mdm_2_0/sim/design_1_mdm_2_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/sim/bd_88fd_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \

# Do not sort compile order
nosort
