$date
	Tue Aug 19 03:38:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_vending_mealy $end
$var wire 1 ! dispense $end
$var wire 1 " chg5 $end
$var reg 1 # clk $end
$var reg 2 $ coin [1:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " chg5 $end
$var wire 1 # clk $end
$var wire 2 & coin [1:0] $end
$var wire 1 ! dispense $end
$var wire 1 % rst $end
$var parameter 2 ' S0 $end
$var parameter 2 ( S10 $end
$var parameter 2 ) S15 $end
$var parameter 2 * S5 $end
$var reg 1 + chg5_r $end
$var reg 1 , dispense_r $end
$var reg 2 - next_state [1:0] $end
$var reg 2 . state [1:0] $end
$upscope $end
$scope task put10 $end
$upscope $end
$scope task put5 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 *
b11 )
b10 (
b0 '
$end
#0
$dumpvars
bx .
b0 -
0,
0+
b0 &
1%
b0 $
0#
0"
0!
$end
#5000
b0 .
1#
#10000
0#
#15000
b10 -
b10 $
b10 &
0%
1#
#20000
0#
#25000
b10 .
b10 -
b0 $
b0 &
1#
#26000
b11 -
b1 $
b1 &
#30000
0#
#35000
b11 .
b11 -
b0 $
b0 &
1#
#36000
1!
1,
b0 -
b1 $
b1 &
#40000
0#
#45000
b0 .
0!
0,
b0 -
b0 $
b0 &
1#
#46000
b10 -
b10 $
b10 &
#50000
0#
#55000
b10 .
b10 -
b0 $
b0 &
1#
#56000
1!
1,
b0 -
b10 $
b10 &
#60000
0#
#65000
b0 .
0!
0,
b0 -
b0 $
b0 &
1#
#66000
b1 -
b1 $
b1 &
#70000
0#
#75000
b1 .
b1 -
b0 $
b0 &
1#
#76000
b11 -
b10 $
b10 &
#80000
0#
#85000
b11 .
b11 -
b0 $
b0 &
1#
#86000
1"
1+
1!
1,
b0 -
b10 $
b10 &
#90000
0#
#95000
b0 .
0"
0+
0!
0,
b0 -
b0 $
b0 &
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
