               ramulator.active_cycles_0            72648547                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0            72648547                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0           267760503                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            3.482425                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0            72648547                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0            74027275                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0           267760503                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            3.482425                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0            46187705                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0            46187705                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0            66843424                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.869349                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0            15898688                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0            15898688                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0            16784214                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.218291                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1            15816370                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1            15816370                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1            16613826                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.216075                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2            15863974                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2            15863974                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2            16666180                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.216756                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3            15920295                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3            15920295                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3            16779188                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.218226                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1            46266239                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1            46266239                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1            66982074                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.871152                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0            15904185                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0            15904185                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0            16770660                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.218115                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1            15833102                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1            15833102                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1            16664433                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.216733                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2            15888783                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2            15888783                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2            16756583                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.217932                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3            15943108                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3            15943108                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3            16790398                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.218372                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2            46306201                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2            46306201                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2            66961270                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.870881                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0            15893352                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0            15893352                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0            16735351                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.217656                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1            15873897                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1            15873897                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1            16734649                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.217647                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2            15880562                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2            15880562                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2            16691030                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.217079                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3            15940911                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3            15940911                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3            16800240                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.218500                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3            46259277                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3            46259277                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3            66973731                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.871043                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0            15890944                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0            15890944                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0            16711989                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.217352                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1            15879137                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1            15879137                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1            16753748                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.217895                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2            15862784                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2            15862784                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2            16702910                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.217234                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3            15933300                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3            15933300                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3            16805084                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.218563                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0           321184832                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0           115863040                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core              324656                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core             5117871                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core             1386346                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core               81539                                      # Number of row hits for read requests per channel per core
                                     [0]             81539.0                                      # 
ramulator.read_row_misses_channel_0_core             3921626                                      # Number of row misses for read requests per channel per core
                                     [0]           3921626.0                                      # 
ramulator.read_row_conflicts_channel_0_core             1015348                                      # Number of row conflicts for read requests per channel per core
                                     [0]           1015348.0                                      # 
 ramulator.write_row_hits_channel_0_core              243117                                      # Number of row hits for write requests per channel per core
                                     [0]            243117.0                                      # 
ramulator.write_row_misses_channel_0_core             1196245                                      # Number of row misses for write requests per channel per core
                                     [0]           1196245.0                                      # 
ramulator.write_row_conflicts_channel_0_core              370998                                      # Number of row conflicts for write requests per channel per core
                                     [0]            370998.0                                      # 
      ramulator.useless_activates_0_core               51599                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           58.404189                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0           293102764                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            5.546677                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0           426478973                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            2.628560                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0           202107576                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            2.918117                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0           224371397                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits             81539.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]             81539.0                                      # 
            ramulator.record_read_misses           3921626.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]           3921626.0                                      # 
         ramulator.record_read_conflicts           1015348.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]           1015348.0                                      # 
             ramulator.record_write_hits            243117.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]            243117.0                                      # 
           ramulator.record_write_misses           1196245.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]           1196245.0                                      # 
        ramulator.record_write_conflicts            370998.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]            370998.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            76889093                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests             6828887                                      # Number of incoming requests to DRAM
                 ramulator.read_requests             5018523                                      # Number of incoming read requests to DRAM per core
                                     [0]           5018523.0                                      # 
                ramulator.write_requests             1810364                                      # Number of incoming write requests to DRAM per core
                                     [0]           1810364.0                                      # 
       ramulator.ramulator_active_cycles            72648547                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel           6828887.0                                      # Number of incoming requests to each DRAM channel
                                     [0]           6828887.0                                      # 
ramulator.incoming_read_reqs_per_channel           5018523.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]           5018523.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum           426478973                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum           202107576                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum           224371397                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            5.546677                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            2.628560                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            2.918117                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests           5018523.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]           5018523.0                                      # 
         ramulator.record_write_requests           1810364.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]           1810364.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           205037581                                      # cpu cycle number
            ramulator.record_cycs_core_0           205037581                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0            72109357                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000000                                      # cpu instruction number
