
---------- Begin Simulation Statistics ----------
final_tick                                 4325381000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71233                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738052                       # Number of bytes of host memory used
host_op_rate                                    71390                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    16.08                       # Real time elapsed on the host
host_tick_rate                              269063185                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1145107                       # Number of instructions simulated
sim_ops                                       1147639                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004325                       # Number of seconds simulated
sim_ticks                                  4325381000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            55.734105                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                 117507                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              210835                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            35202                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           149961                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             39793                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          45375                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5582                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 241480                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5404                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           660                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            21716                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    196073                       # Number of branches committed
system.cpu0.commit.bw_lim_events                36112                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           3700                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts         117046                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts             1053927                       # Number of instructions committed
system.cpu0.commit.committedOps               1054528                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      2648116                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.398218                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.228589                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      2178743     82.28%     82.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       282370     10.66%     92.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        52954      2.00%     94.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        58765      2.22%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        15724      0.59%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         9977      0.38%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         6019      0.23%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         7452      0.28%     98.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        36112      1.36%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      2648116                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               60741                       # Number of function calls committed.
system.cpu0.commit.int_insts                  1042630                       # Number of committed integer instructions.
system.cpu0.commit.loads                       293765                       # Number of loads committed
system.cpu0.commit.membars                       2245                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         2254      0.21%      0.21% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          553106     52.45%     52.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            898      0.09%     52.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             596      0.06%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     52.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         294413     27.92%     80.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        203196     19.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1054528                       # Class of committed instruction
system.cpu0.commit.refs                        497644                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                    1053927                       # Number of Instructions Simulated
system.cpu0.committedOps                      1054528                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.204733                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.204733                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles               154794                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                13602                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved              112357                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts               1221243                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 1584509                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   915068                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 22046                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                21191                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                 3199                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     241480                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   198512                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                      1025472                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                13255                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                       1278274                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           52                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                  71080                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.027926                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           1618457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            157300                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.147825                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           2679616                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.477481                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.809169                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1717022     64.08%     64.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  774137     28.89%     92.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  113371      4.23%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   46436      1.73%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   15634      0.58%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    7474      0.28%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1314      0.05%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2335      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1893      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             2679616                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                        5967574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               22104                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  211801                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.132748                       # Inst execution rate
system.cpu0.iew.exec_refs                      541872                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    214398                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                  22890                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts               325931                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1853                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            13641                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              220191                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts            1171543                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               327474                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            12613                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts              1147900                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                   290                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                12736                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 22046                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                13315                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         2862                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           36097                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1563                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        32166                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        16312                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            92                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         6315                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect         15789                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   402163                       # num instructions consuming a value
system.cpu0.iew.wb_count                      1134145                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.823880                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   331334                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.131158                       # insts written-back per cycle
system.cpu0.iew.wb_sent                       1134787                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                 1372154                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 741484                       # number of integer regfile writes
system.cpu0.ipc                              0.121881                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.121881                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2525      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               610382     52.60%     52.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 929      0.08%     52.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  599      0.05%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              331612     28.57%     81.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             214400     18.47%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1160514                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                       6440                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005549                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    313      4.86%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      4.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  4295     66.69%     71.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1829     28.40%     99.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.05%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses               1164359                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           5007217                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses      1134078                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes          1288566                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                   1166912                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                  1160514                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4631                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined         117011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              271                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           931                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        38276                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      2679616                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.433090                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.758422                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            1816074     67.77%     67.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             660695     24.66%     92.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             142879      5.33%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              37464      1.40%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              14560      0.54%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               5219      0.19%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               1849      0.07%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                768      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                108      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        2679616                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.134207                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            19383                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            9797                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              325931                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             220191                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    307                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                         8647190                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                        3845                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                  37596                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps               684046                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  2071                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 1611229                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                 61923                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups              1435374                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts               1202371                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands             788859                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   891026                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 15095                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 22046                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                79185                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                  104808                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups         1435318                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         38534                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               996                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                    13417                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           991                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                     3780315                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2374665                       # The number of ROB writes
system.cpu0.timesIdled                          68688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  263                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            60.807666                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                   4442                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                7305                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             1202                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted             7105                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               821                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           1313                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             492                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  10734                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          328                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           496                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts             1006                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                      7112                       # Number of branches committed
system.cpu1.commit.bw_lim_events                  377                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           1963                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           4921                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts               29516                       # Number of instructions committed
system.cpu1.commit.committedOps                 30141                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples        81394                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.370310                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.068947                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        66610     81.84%     81.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         8678     10.66%     92.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         2425      2.98%     95.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1589      1.95%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          692      0.85%     98.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          223      0.27%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          653      0.80%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          147      0.18%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          377      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        81394                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                1741                       # Number of function calls committed.
system.cpu1.commit.int_insts                    28465                       # Number of committed integer instructions.
system.cpu1.commit.loads                         6413                       # Number of loads committed
system.cpu1.commit.membars                       1043                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1043      3.46%      3.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           18667     61.93%     65.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             31      0.10%     65.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              62      0.21%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.70% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           6909     22.92%     88.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          3417     11.34%     99.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.04%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            30141                       # Class of committed instruction
system.cpu1.commit.refs                         10338                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                      29516                       # Number of Instructions Simulated
system.cpu1.committedOps                        30141                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.008978                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.008978                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                26810                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  200                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved                3995                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                 39551                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   31864                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                    22208                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                  1163                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  317                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                  752                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                      10734                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                     6979                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                        44026                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  493                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                         43728                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                   2718                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072603                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             37382                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches              5263                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.295769                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples             82797                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.542399                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.914931                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   52309     63.18%     63.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   21772     26.30%     89.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    5432      6.56%     96.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    2003      2.42%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     561      0.68%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     485      0.59%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     137      0.17%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      87      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               82797                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          65048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                1047                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                    7679                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.223443                       # Inst execution rate
system.cpu1.iew.exec_refs                       11195                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                      4246                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                   9382                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                 7527                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1038                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              886                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                4505                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts              35063                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                 6949                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              736                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                33035                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                   254                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                  1163                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                  510                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              72                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads         1114                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          580                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          781                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect           266                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                    12191                       # num instructions consuming a value
system.cpu1.iew.wb_count                        32505                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.844804                       # average fanout of values written-back
system.cpu1.iew.wb_producers                    10299                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.219859                       # insts written-back per cycle
system.cpu1.iew.wb_sent                         32675                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                   38885                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  21630                       # number of integer regfile writes
system.cpu1.ipc                              0.199642                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.199642                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1196      3.54%      3.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                20995     62.17%     65.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  37      0.11%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   62      0.18%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                7672     22.72%     88.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               3797     11.24%     99.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%     99.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 33771                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                        369                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010927                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     74     20.05%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   280     75.88%     95.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   12      3.25%     99.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     99.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.81%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                 32929                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads            150690                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses        32493                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes            39978                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                     32912                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                    33771                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2151                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           4921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                9                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           188                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined         2292                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples        82797                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.407877                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.795725                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              59067     71.34%     71.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              17349     20.95%     92.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               4291      5.18%     97.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               1154      1.39%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                565      0.68%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                152      0.18%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                177      0.21%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                 40      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  2      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          82797                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.228422                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads             2266                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             251                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                7527                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               4505                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    153                       # number of misc regfile reads
system.cpu1.numCycles                          147845                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     8497883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                  11357                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps                19707                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  1431                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                   33085                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                   169                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups                41555                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                 36935                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands              24183                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                    21629                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                   136                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                  1163                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 2061                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    4476                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups           41543                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         13502                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               554                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                     4810                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           543                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                      115273                       # The number of ROB reads
system.cpu1.rob.rob_writes                      71528                       # The number of ROB writes
system.cpu1.timesIdled                           1131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            58.634678                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                   5059                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                8628                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect             1413                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted             7745                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               851                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1335                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             484                       # Number of indirect misses.
system.cpu2.branchPred.lookups                  11577                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          324                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           508                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts             1137                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                      7511                       # Number of branches committed
system.cpu2.commit.bw_lim_events                  323                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           2012                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           6013                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts               31141                       # Number of instructions committed
system.cpu2.commit.committedOps                 31776                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples        87124                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.364722                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.039218                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        71204     81.73%     81.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         9327     10.71%     92.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         2750      3.16%     95.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1752      2.01%     97.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          717      0.82%     98.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          225      0.26%     98.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          666      0.76%     99.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          160      0.18%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          323      0.37%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        87124                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                1786                       # Number of function calls committed.
system.cpu2.commit.int_insts                    30057                       # Number of committed integer instructions.
system.cpu2.commit.loads                         6689                       # Number of loads committed
system.cpu2.commit.membars                       1053                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1053      3.31%      3.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           19854     62.48%     65.79% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             31      0.10%     65.89% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              62      0.20%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           7197     22.65%     88.74% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          3567     11.23%     99.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.04%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            31776                       # Class of committed instruction
system.cpu2.commit.refs                         10776                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                      31141                       # Number of Instructions Simulated
system.cpu2.committedOps                        31776                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.790598                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.790598                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                28450                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  287                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved                4436                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                 42543                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                   34340                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                    23820                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                  1318                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  479                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                  861                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                      11577                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                     7285                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                        47288                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  575                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                         47133                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                   3188                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.077602                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles             39877                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches              5910                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.315939                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples             88789                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.543536                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.921754                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   56242     63.34%     63.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   23159     26.08%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    5814      6.55%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    2034      2.29%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     755      0.85%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     549      0.62%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     134      0.15%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      14      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      88      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               88789                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          60395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                1185                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                    8194                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.237224                       # Inst execution rate
system.cpu2.iew.exec_refs                       11796                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                      4440                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                  10694                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                 7951                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              1074                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts             1001                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                4743                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts              37790                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                 7356                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              883                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                35390                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                   256                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    2                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                  1318                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                  539                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              80                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads         1262                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          656                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          820                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect           365                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                    13531                       # num instructions consuming a value
system.cpu2.iew.wb_count                        34786                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.821299                       # average fanout of values written-back
system.cpu2.iew.wb_producers                    11113                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.233175                       # insts written-back per cycle
system.cpu2.iew.wb_sent                         34969                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                   42048                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  23258                       # number of integer regfile writes
system.cpu2.ipc                              0.208742                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.208742                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             1226      3.38%      3.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                22875     63.06%     66.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  32      0.09%     66.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   62      0.17%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                8079     22.27%     88.98% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               3987     10.99%     99.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%     99.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.03%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 36273                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                        406                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.011193                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     95     23.40%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     23.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   281     69.21%     92.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   27      6.65%     99.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     99.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.74%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                 35438                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads            161763                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses        34774                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes            43799                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                     35584                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                    36273                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               2206                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           6013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued               49                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           194                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined         2696                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples        88789                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.408530                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.799606                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              63489     71.51%     71.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              18338     20.65%     92.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               4591      5.17%     97.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               1413      1.59%     98.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                571      0.64%     99.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                141      0.16%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                204      0.23%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                 35      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  7      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          88789                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.243143                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads             2264                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             272                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                7951                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               4743                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    173                       # number of misc regfile reads
system.cpu2.numCycles                          149184                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     8496897                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                  12816                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps                20818                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                  1548                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                   35697                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                   130                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups                45533                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                 40046                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands              26216                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                    23181                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                   415                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                  1318                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 2444                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    5398                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups           45521                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         13333                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               564                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                     4715                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           557                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                      123641                       # The number of ROB reads
system.cpu2.rob.rob_writes                      77243                       # The number of ROB writes
system.cpu2.timesIdled                           1157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            64.299019                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                   5178                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                8053                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             1389                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted             8079                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               913                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           1413                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             500                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  12021                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          271                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           549                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts             1056                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                      7375                       # Number of branches committed
system.cpu3.commit.bw_lim_events                  300                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           2111                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           6347                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts               30523                       # Number of instructions committed
system.cpu3.commit.committedOps                 31194                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples        85287                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.365753                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.008980                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        68991     80.89%     80.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         9728     11.41%     92.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         2938      3.44%     95.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1809      2.12%     97.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          637      0.75%     98.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          207      0.24%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          559      0.66%     99.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          118      0.14%     99.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          300      0.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        85287                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                1816                       # Number of function calls committed.
system.cpu3.commit.int_insts                    29447                       # Number of committed integer instructions.
system.cpu3.commit.loads                         6468                       # Number of loads committed
system.cpu3.commit.membars                       1088                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1088      3.49%      3.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           19583     62.78%     66.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             31      0.10%     66.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              62      0.20%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.56% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           7017     22.49%     89.06% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          3401     10.90%     99.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.04%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            31194                       # Class of committed instruction
system.cpu3.commit.refs                         10430                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                      30523                       # Number of Instructions Simulated
system.cpu3.committedOps                        31194                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.649674                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.649674                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                25398                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  342                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved                4279                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                 42037                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                   35122                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                    24419                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                  1251                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  678                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                  736                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                      12021                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                     7233                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                        44816                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  537                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                         49050                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                   3168                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.084701                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles             40505                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches              6091                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.345612                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples             86926                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.581391                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.958966                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   53381     61.41%     61.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   23507     27.04%     88.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    6289      7.23%     95.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    2023      2.33%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     728      0.84%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     704      0.81%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     193      0.22%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      14      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      87      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               86926                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          54996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                1114                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                    8057                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.243345                       # Inst execution rate
system.cpu3.iew.exec_refs                       11215                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                      4192                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                   8385                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                 7888                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              1273                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              851                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                4576                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts              37542                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                 7023                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              796                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                34536                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                   230                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                  1251                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                  467                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              54                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads         1420                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          614                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          754                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect           360                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                    12783                       # num instructions consuming a value
system.cpu3.iew.wb_count                        34020                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.836502                       # average fanout of values written-back
system.cpu3.iew.wb_producers                    10693                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.239709                       # insts written-back per cycle
system.cpu3.iew.wb_sent                         34236                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                   40719                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  22930                       # number of integer regfile writes
system.cpu3.ipc                              0.215069                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.215069                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             1278      3.62%      3.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                22467     63.59%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  31      0.09%     67.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   62      0.18%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                7795     22.06%     89.53% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               3687     10.44%     99.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%     99.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.03%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 35332                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                        371                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.010500                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     92     24.80%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     24.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   251     67.65%     92.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   25      6.74%     99.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     99.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.81%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                 34410                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads            157995                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses        34008                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes            43884                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                     34984                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                    35332                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               2558                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           6347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued               61                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           447                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined         3027                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples        86926                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.406461                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.768887                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              61456     70.70%     70.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              18900     21.74%     92.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               4604      5.30%     97.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               1127      1.30%     99.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                553      0.64%     99.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                121      0.14%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                134      0.15%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                 26      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  5      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          86926                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.248954                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads             2550                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             305                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                7888                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               4576                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    190                       # number of misc regfile reads
system.cpu3.numCycles                          141922                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     8503991                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                  10100                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                20528                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                  1263                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                   36439                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                   101                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups                44264                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                 39550                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands              26133                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                    23729                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                   269                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                  1251                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 1960                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    5605                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups           44252                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         13447                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               641                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                     4236                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           642                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                      121514                       # The number of ROB reads
system.cpu3.rob.rob_writes                      76722                       # The number of ROB writes
system.cpu3.timesIdled                           1176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        81363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        160027                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        12455                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2996                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        57238                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       229644                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          60234                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              75303                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6665                       # Transaction distribution
system.membus.trans_dist::CleanEvict            71909                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              824                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            402                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4905                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4869                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         75303                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            19                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       240199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 240199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5557568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5557568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1109                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             81453                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   81453    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               81453                       # Request fanout histogram
system.membus.respLayer1.occupancy          427112000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           206687001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                199                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          100                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean        38166890                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   204505914.651452                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          100    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        52000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1792179000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            100                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      508692000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   3816689000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst         5638                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            5638                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst         5638                       # number of overall hits
system.cpu2.icache.overall_hits::total           5638                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         1647                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1647                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         1647                       # number of overall misses
system.cpu2.icache.overall_misses::total         1647                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     69005500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     69005500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     69005500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     69005500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst         7285                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         7285                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst         7285                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         7285                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.226081                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.226081                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.226081                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.226081                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 41897.692775                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 41897.692775                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 41897.692775                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 41897.692775                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          110                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          110                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         1515                       # number of writebacks
system.cpu2.icache.writebacks::total             1515                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          100                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          100                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         1547                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1547                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         1547                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1547                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     61475500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     61475500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     61475500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     61475500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.212354                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.212354                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.212354                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.212354                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 39738.526180                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 39738.526180                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 39738.526180                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 39738.526180                       # average overall mshr miss latency
system.cpu2.icache.replacements                  1515                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst         5638                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           5638                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         1647                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1647                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     69005500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     69005500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst         7285                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         7285                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.226081                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.226081                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 41897.692775                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 41897.692775                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          100                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         1547                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1547                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     61475500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     61475500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.212354                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.212354                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 39738.526180                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 39738.526180                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           27.924137                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               6542                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1515                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             4.318152                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        434165000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    27.924137                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.872629                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.872629                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            16117                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           16117                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data         8352                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            8352                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data         8352                       # number of overall hits
system.cpu2.dcache.overall_hits::total           8352                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data         1881                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1881                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data         1881                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1881                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data     62892498                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     62892498                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data     62892498                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     62892498                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data        10233                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        10233                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data        10233                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        10233                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.183817                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.183817                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.183817                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.183817                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 33435.671451                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33435.671451                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 33435.671451                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33435.671451                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          159                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           53                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks           81                       # number of writebacks
system.cpu2.dcache.writebacks::total               81                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data          888                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          888                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data          888                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          888                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data          993                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          993                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data          993                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          993                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data     23080000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     23080000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data     23080000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     23080000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.097039                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.097039                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.097039                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.097039                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 23242.698892                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23242.698892                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 23242.698892                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23242.698892                       # average overall mshr miss latency
system.cpu2.dcache.replacements                   182                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data         5600                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           5600                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         1332                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1332                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data     43481500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     43481500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data         6932                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         6932                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.192152                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.192152                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 32643.768769                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32643.768769                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          607                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          607                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data          725                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          725                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data     17408500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     17408500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.104587                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.104587                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 24011.724138                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 24011.724138                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data         2752                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          2752                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data          549                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          549                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     19410998                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     19410998                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data         3301                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         3301                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.166313                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.166313                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 35357.009107                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35357.009107                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          281                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          281                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data          268                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          268                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data      5671500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5671500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081188                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081188                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 21162.313433                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21162.313433                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          207                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          207                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          136                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          136                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1117500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1117500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.396501                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.396501                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data  8216.911765                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  8216.911765                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          104                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           32                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       180500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       180500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.093294                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.093294                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5640.625000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5640.625000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          147                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          147                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          112                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       609500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       609500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          259                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          259                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.432432                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.432432                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5441.964286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5441.964286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          112                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       513500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       513500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.432432                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.432432                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4584.821429                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4584.821429                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       139000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       139000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       123000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       123000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          142                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            142                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          366                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          366                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2133000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2133000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          508                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          508                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.720472                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.720472                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5827.868852                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5827.868852                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          366                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          366                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      1767000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      1767000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.720472                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.720472                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4827.868852                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4827.868852                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           18.573607                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               8679                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1199                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.238532                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        434176500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    18.573607                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.580425                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.580425                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            23911                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           23911                       # Number of data accesses
system.cpu3.numPwrStateTransitions                223                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          112                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    34045008.928571                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   193504918.341653                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          112    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1792224500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            112                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      512340000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   3813041000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst         5574                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            5574                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst         5574                       # number of overall hits
system.cpu3.icache.overall_hits::total           5574                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         1659                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1659                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         1659                       # number of overall misses
system.cpu3.icache.overall_misses::total         1659                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     65154500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     65154500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     65154500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     65154500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst         7233                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         7233                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst         7233                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         7233                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.229365                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.229365                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.229365                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.229365                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 39273.357444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 39273.357444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 39273.357444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 39273.357444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          883                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   176.600000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1542                       # number of writebacks
system.cpu3.icache.writebacks::total             1542                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           85                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           85                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         1574                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1574                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         1574                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1574                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     59948500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     59948500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     59948500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     59948500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.217614                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.217614                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.217614                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.217614                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 38086.721728                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 38086.721728                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 38086.721728                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 38086.721728                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1542                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst         5574                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           5574                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         1659                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1659                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     65154500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     65154500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst         7233                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         7233                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.229365                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.229365                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 39273.357444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 39273.357444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           85                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         1574                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1574                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     59948500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     59948500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.217614                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.217614                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 38086.721728                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 38086.721728                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           27.880689                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               6022                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1542                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             3.905318                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        441450000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    27.880689                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.871272                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.871272                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            16040                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           16040                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data         7914                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            7914                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data         7914                       # number of overall hits
system.cpu3.dcache.overall_hits::total           7914                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data         1797                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1797                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data         1797                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1797                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data     57136998                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     57136998                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data     57136998                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     57136998                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data         9711                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         9711                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data         9711                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         9711                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.185048                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.185048                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.185048                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.185048                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 31795.769616                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31795.769616                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 31795.769616                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31795.769616                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          166                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           55                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs           83                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           55                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks           57                       # number of writebacks
system.cpu3.dcache.writebacks::total               57                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data          842                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          842                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data          842                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          842                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          955                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          955                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          955                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          955                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data     19721000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     19721000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data     19721000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     19721000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.098342                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.098342                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.098342                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.098342                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 20650.261780                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20650.261780                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 20650.261780                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20650.261780                       # average overall mshr miss latency
system.cpu3.dcache.replacements                   144                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data         5314                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           5314                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data         1268                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data     38526000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     38526000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data         6582                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         6582                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.192647                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.192647                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 30383.280757                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30383.280757                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data          583                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          583                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data          685                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          685                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data     14339500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     14339500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.104072                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.104072                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 20933.576642                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20933.576642                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data         2600                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2600                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data          529                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          529                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     18610998                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     18610998                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data         3129                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3129                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.169064                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.169064                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 35181.470699                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 35181.470699                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          259                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          259                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data          270                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          270                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data      5381500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5381500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086290                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086290                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 19931.481481                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 19931.481481                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          223                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          223                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          156                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          156                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1260500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1260500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.411609                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.411609                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  8080.128205                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  8080.128205                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           89                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           89                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           67                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       346500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       346500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.176781                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.176781                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5171.641791                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5171.641791                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          155                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          155                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           93                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           93                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       470000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       470000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          248                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          248                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.375000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.375000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5053.763441                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5053.763441                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           91                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           91                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       390000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       390000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.366935                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.366935                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4285.714286                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4285.714286                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        73000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        73000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        62000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        62000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          200                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            200                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          349                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          349                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      2068000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      2068000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          549                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          549                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.635701                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.635701                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  5925.501433                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  5925.501433                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          349                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          349                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1719000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1719000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.635701                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.635701                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  4925.501433                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  4925.501433                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           18.101434                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               7627                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1084                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.035978                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        441461500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    18.101434                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.565670                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.565670                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            22884                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           22884                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    148384.615385                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   205323.946672                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       703500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     4323452000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED      1929000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       133024                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          133024                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       133024                       # number of overall hits
system.cpu0.icache.overall_hits::total         133024                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        65488                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         65488                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        65488                       # number of overall misses
system.cpu0.icache.overall_misses::total        65488                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4302661997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4302661997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4302661997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4302661997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       198512                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       198512                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       198512                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       198512                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.329894                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.329894                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.329894                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.329894                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65701.533059                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65701.533059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65701.533059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65701.533059                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3029                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               45                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.311111                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        62329                       # number of writebacks
system.cpu0.icache.writebacks::total            62329                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         3125                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3125                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         3125                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3125                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        62363                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        62363                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        62363                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        62363                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4064808498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4064808498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4064808498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4064808498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.314152                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.314152                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.314152                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.314152                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65179.810112                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65179.810112                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65179.810112                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65179.810112                       # average overall mshr miss latency
system.cpu0.icache.replacements                 62329                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       133024                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         133024                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        65488                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        65488                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4302661997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4302661997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       198512                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       198512                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.329894                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.329894                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65701.533059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65701.533059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         3125                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3125                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        62363                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        62363                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4064808498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4064808498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.314152                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.314152                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65179.810112                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65179.810112                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.985959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             195268                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            62329                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.132860                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.985959                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999561                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999561                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           459385                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          459385                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       407562                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          407562                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       407562                       # number of overall hits
system.cpu0.dcache.overall_hits::total         407562                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data        77297                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         77297                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data        77297                       # number of overall misses
system.cpu0.dcache.overall_misses::total        77297                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4095666810                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4095666810                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4095666810                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4095666810                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       484859                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       484859                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       484859                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       484859                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.159422                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.159422                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.159422                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.159422                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 52986.103083                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52986.103083                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 52986.103083                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52986.103083                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       164851                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          302                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             3516                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.885950                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        12175                       # number of writebacks
system.cpu0.dcache.writebacks::total            12175                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        31699                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        31699                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        31699                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        31699                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        45598                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        45598                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        45598                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        45598                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   2850512806                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2850512806                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   2850512806                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2850512806                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.094044                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.094044                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.094044                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.094044                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 62513.987587                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 62513.987587                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 62513.987587                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 62513.987587                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 45035                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       229887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         229887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        52276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        52276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   3134604000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3134604000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       282163                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       282163                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.185269                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.185269                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 59962.583212                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59962.583212                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        14386                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14386                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        37890                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        37890                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2547222000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2547222000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.134284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.134284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 67226.761679                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67226.761679                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       177675                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        177675                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        25021                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        25021                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    961062810                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    961062810                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       202696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       202696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.123441                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.123441                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38410.247792                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38410.247792                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        17313                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        17313                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         7708                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7708                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    303290806                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    303290806                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.038027                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038027                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39347.535807                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39347.535807                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          458                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          458                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          123                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      2122000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2122000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.211704                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.211704                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17252.032520                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17252.032520                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          106                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       867000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       867000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.029260                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.029260                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        51000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        51000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          368                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          368                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       662000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       662000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          523                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          523                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.296367                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.296367                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4270.967742                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4270.967742                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       507000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       507000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.296367                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.296367                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3270.967742                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3270.967742                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          451                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            451                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          209                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          209                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       996500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       996500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          660                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          660                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.316667                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.316667                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4767.942584                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4767.942584                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          209                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          209                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       787500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       787500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.316667                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.316667                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3767.942584                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3767.942584                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.923429                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             454021                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            45552                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.967093                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.923429                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997607                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997607                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1018830                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1018830                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               16773                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               11822                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 803                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                 101                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 975                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                 131                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1020                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  44                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31669                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              16773                       # number of overall hits
system.l2.overall_hits::.cpu0.data              11822                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                803                       # number of overall hits
system.l2.overall_hits::.cpu1.data                101                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                975                       # number of overall hits
system.l2.overall_hits::.cpu2.data                131                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1020                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 44                       # number of overall hits
system.l2.overall_hits::total                   31669                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             45589                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             32917                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               267                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               572                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data               232                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               554                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data               192                       # number of demand (read+write) misses
system.l2.demand_misses::total                  80933                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            45589                       # number of overall misses
system.l2.overall_misses::.cpu0.data            32917                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              610                       # number of overall misses
system.l2.overall_misses::.cpu1.data              267                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              572                       # number of overall misses
system.l2.overall_misses::.cpu2.data              232                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              554                       # number of overall misses
system.l2.overall_misses::.cpu3.data              192                       # number of overall misses
system.l2.overall_misses::total                 80933                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3783686500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   2648749000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     50719500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     18140000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     47451000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data     16858000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     45389000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data     14325500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6625318500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3783686500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   2648749000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     50719500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     18140000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     47451000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data     16858000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     45389000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data     14325500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6625318500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           62362                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data           44739                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            1413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             368                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            1547                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data             363                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            1574                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data             236                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112602                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          62362                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data          44739                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           1413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            368                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           1547                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data            363                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           1574                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data            236                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112602                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.731038                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.735756                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.431706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.725543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.369748                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.639118                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.351970                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.813559                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.718753                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.731038                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.735756                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.431706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.725543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.369748                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.639118                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.351970                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.813559                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.718753                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82995.602009                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80467.509190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83146.721311                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 67940.074906                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 82956.293706                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 72663.793103                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 81929.602888                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 74611.979167                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81861.768376                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82995.602009                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80467.509190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83146.721311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 67940.074906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 82956.293706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 72663.793103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 81929.602888                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 74611.979167                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81861.768376                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6665                       # number of writebacks
system.l2.writebacks::total                      6665                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            168                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            215                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            194                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 737                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           168                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           215                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           194                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                737                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        45576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        32916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data          179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data          147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             80196                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        45576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        32916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data          179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data          147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            80196                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3327396501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2319492000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     34644500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     13015500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     27597000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data     12108000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     27947001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data     10496000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5772696502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3327396501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2319492000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     34644500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     13015500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     27597000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data     12108000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     27947001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data     10496000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5772696502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.730830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.735734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.312810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.595109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.230769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.493113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.228717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.622881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.712208                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.730830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.735734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.312810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.595109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.230769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.493113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.228717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.622881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.712208                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73007.646590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70467.006927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78381.221719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 59431.506849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 77302.521008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 67642.458101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 77630.558333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 71401.360544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71982.349519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73007.646590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70467.006927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78381.221719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 59431.506849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 77302.521008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 67642.458101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 77630.558333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 71401.360544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71982.349519                       # average overall mshr miss latency
system.l2.replacements                         120733                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12369                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12369                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        61993                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            61993                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        61993                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        61993                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        17254                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         17254                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  105                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            71                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                119                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1200000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1200000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              224                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.986111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.350000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.350000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.531250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16901.408451                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10084.033613                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           119                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1432500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       417000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       279500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       259500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2388500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.986111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.350000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.350000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.531250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20176.056338                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19857.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19964.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19961.538462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.142857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.244444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        67500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        82000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       229500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.142857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.244444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        22500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20863.636364                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             2459                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data               12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data               12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2490                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           4764                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             38                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4892                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    260841500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      4308500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data      3259000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      2927500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     271336500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         7223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           45                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.659560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.777778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.844444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.662693                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 54752.623846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89760.416667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 77595.238095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 77039.473684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 55465.351594                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         4764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           38                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4892                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    213201500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      3828500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data      2839000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      2547500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    222416500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.659560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.777778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.844444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.662693                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 44752.623846                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79760.416667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 67595.238095                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 67039.473684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 45465.351594                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         16773                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           975                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1020                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19571                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        45589                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          572                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          554                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            47325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3783686500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     50719500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     47451000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     45389000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3927246000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        62362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         1413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         1547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         1574                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          66896                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.731038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.431706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.369748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.351970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.707441                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82995.602009                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83146.721311                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 82956.293706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 81929.602888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82984.595880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          168                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          215                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          194                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           590                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        45576                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        46735                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3327396501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     34644500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     27597000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     27947001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3417585002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.730830                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.312810                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.230769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.228717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.698622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73007.646590                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78381.221719                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 77302.521008                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 77630.558333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73126.885675                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         9363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           89                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data          119                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data           37                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        28153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data          190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data          154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28716                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   2387907500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data     13831500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data     13599000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data     11398000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2426736000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        37516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data          309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data          191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38324                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.750426                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.711039                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.614887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.806283                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.749295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84818.935815                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 63157.534247                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 71573.684211                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 74012.987013                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84508.148767                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           48                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           53                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           45                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          147                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        28152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data          137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   2106290500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      9187000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data      9269000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data      7948500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2132695000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.750400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.555195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.443366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.570681                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.745460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74818.503126                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 53725.146199                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 67656.934307                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 72922.018349                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74650.670307                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              19                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.928571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.950000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       248500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       361000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.928571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.950000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19115.384615                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.977681                       # Cycle average of tags in use
system.l2.tags.total_refs                      201880                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    120734                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.672106                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.175565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       25.011939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.164985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.183924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.055693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.146820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.047718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.145760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.045277                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.330868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.390812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.268203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999651                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1881470                       # Number of tag accesses
system.l2.tags.data_accesses                  1881470                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2916800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2105216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         28288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data         13952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         22848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data         11456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         23040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          9408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5131008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2916800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        28288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        22848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        23040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2990976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       426560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          426560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          45575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          32894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data            179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data            147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               80172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6665                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6665                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        674345220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        486712269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6540002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          3225612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          5282309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          2648553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          5326698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          2175069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1186255731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    674345220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6540002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      5282309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      5326698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        691494229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98617902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98617902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98617902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       674345220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       486712269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6540002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         3225612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         5282309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         2648553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         5326698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         2175069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1284873633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     45575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     27895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples       123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples       109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003501838250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          172                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          172                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152613                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2668                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       80172                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6665                       # Number of write requests accepted
system.mem_ctrls.readBursts                     80172                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6665                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3808                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1105176750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  374875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2510958000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14740.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33490.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    50524                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2488                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 80172                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6665                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.836669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.215450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   198.376209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8446     34.08%     34.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9939     40.10%     74.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2677     10.80%     84.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1367      5.52%     90.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          928      3.74%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          581      2.34%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          220      0.89%     97.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          128      0.52%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          498      2.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24784                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     435.674419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     97.312894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2094.823782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          165     95.93%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.58%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.58%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.58%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            3      1.74%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.58%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           172                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.476744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.452851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.914174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              133     77.33%     77.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.74%     79.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               29     16.86%     95.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      4.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           172                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4798400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  332608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  181376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5131008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               426560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1109.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1186.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4325364500                       # Total gap between requests
system.mem_ctrls.avgGap                      49810.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2916800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1785280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        28288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data         7296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        22848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data         7872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        23040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         6976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       181376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 674345219.530950069427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 412745143.144615471363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6540001.909658363089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1686787.822853062069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 5282309.234724062495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1819955.282551988028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 5326698.387957038358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1612805.900798103306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41932953.420750685036                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        45575                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        32894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data          179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data          147                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6665                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1445326750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1009031500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     16194750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      4950250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     12658250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data      5173750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     12880000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      4742750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 109278125250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31713.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30675.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36639.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     22707.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     35457.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     28903.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     35777.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     32263.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16395817.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             49280280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             26174115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           151189500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            6102180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     341125200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1896682980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         63739680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2534293935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        585.912301                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    150347500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    144300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4030733500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            127770300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             67881165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           384132000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            8691300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     341125200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1951111140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         17905440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2898616545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        670.141323                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     30749500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    144300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4150331500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                181                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           91                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    42029780.219780                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   214109528.597154                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           91    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1792276000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             91                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      500671000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3824710000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst         5465                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            5465                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst         5465                       # number of overall hits
system.cpu1.icache.overall_hits::total           5465                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         1514                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1514                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         1514                       # number of overall misses
system.cpu1.icache.overall_misses::total         1514                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     69767499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     69767499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     69767499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     69767499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst         6979                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         6979                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst         6979                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         6979                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.216937                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.216937                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.216937                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.216937                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 46081.571334                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46081.571334                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 46081.571334                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46081.571334                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          319                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   159.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         1381                       # number of writebacks
system.cpu1.icache.writebacks::total             1381                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          101                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          101                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         1413                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1413                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         1413                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1413                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     62433000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     62433000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     62433000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     62433000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.202465                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.202465                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.202465                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.202465                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 44184.713376                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44184.713376                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 44184.713376                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44184.713376                       # average overall mshr miss latency
system.cpu1.icache.replacements                  1381                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst         5465                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           5465                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         1514                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1514                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     69767499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     69767499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst         6979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         6979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.216937                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.216937                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 46081.571334                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46081.571334                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          101                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         1413                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1413                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     62433000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     62433000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.202465                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.202465                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 44184.713376                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44184.713376                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           27.964056                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               6051                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1381                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.381608                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        426808000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    27.964056                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.873877                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.873877                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            15371                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           15371                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data         7941                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            7941                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data         7941                       # number of overall hits
system.cpu1.dcache.overall_hits::total           7941                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         1762                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1762                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         1762                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1762                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     54592998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     54592998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     54592998                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     54592998                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data         9703                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         9703                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data         9703                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         9703                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.181593                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.181593                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.181593                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.181593                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 30983.540295                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30983.540295                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 30983.540295                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30983.540295                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            7                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets            7                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks           56                       # number of writebacks
system.cpu1.dcache.writebacks::total               56                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data          777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data          777                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          777                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          985                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          985                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          985                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          985                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     24015500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     24015500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     24015500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     24015500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101515                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101515                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.101515                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.101515                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 24381.218274                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24381.218274                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 24381.218274                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24381.218274                       # average overall mshr miss latency
system.cpu1.dcache.replacements                   141                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data         5370                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           5370                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         1175                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1175                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     32667500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     32667500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data         6545                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         6545                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.179526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.179526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 27802.127660                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27802.127660                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          479                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          479                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          696                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          696                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     17186500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     17186500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.106341                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.106341                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24693.247126                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24693.247126                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         2571                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2571                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          587                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          587                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     21925498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     21925498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data         3158                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         3158                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.185877                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.185877                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 37351.785349                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37351.785349                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          298                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          298                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          289                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          289                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      6829000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      6829000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.091514                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.091514                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 23629.757785                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23629.757785                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          198                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          198                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          126                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          126                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1162500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1162500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data  9226.190476                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  9226.190476                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           30                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       125500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       125500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4183.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4183.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          138                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       704000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       704000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          251                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          251                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.450199                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.450199                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6230.088496                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6230.088496                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       599000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       599000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.450199                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.450199                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5300.884956                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5300.884956                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        75500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        75500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        67500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        67500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          113                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            113                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          383                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          383                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      2361000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      2361000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          496                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          496                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.772177                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.772177                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  6164.490862                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  6164.490862                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          383                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          383                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1978000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1978000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.772177                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.772177                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  5164.490862                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  5164.490862                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           18.258102                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               8990                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1195                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.523013                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        426819500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    18.258102                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.570566                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.570566                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            22766                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           22766                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4325381000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            107037                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19034                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        66767                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          147201                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             906                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           436                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1342                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           35                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           35                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8931                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8931                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         66896                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        40151                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           20                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           20                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       187052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       135842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         2112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7980160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      3642496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       178816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        27136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       195968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       199424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        18752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12271168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          125217                       # Total snoops (count)
system.tol2bus.snoopTraffic                    644864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           238108                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.355230                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.626671                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 166888     70.09%     70.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  63049     26.48%     96.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3910      1.64%     98.21% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3330      1.40%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    931      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             238108                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          193968479                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           2018910                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2433213                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1871928                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2462732                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          68573471                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          93563950                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           2013411                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2213257                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8381453500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 114811                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740100                       # Number of bytes of host memory used
host_op_rate                                   115519                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.82                       # Real time elapsed on the host
host_tick_rate                              177721009                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2620285                       # Number of instructions simulated
sim_ops                                       2636457                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004056                       # Number of seconds simulated
sim_ticks                                  4056072500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            69.750431                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  92593                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              132749                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            20432                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           150452                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21918                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          26962                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5044                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 215446                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         4384                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2620                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            13782                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    165288                       # Number of branches committed
system.cpu0.commit.bw_lim_events                17938                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          11997                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          53267                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts              831988                       # Number of instructions committed
system.cpu0.commit.committedOps                834546                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      2274149                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.366971                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.087410                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1865086     82.01%     82.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       243797     10.72%     92.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        66609      2.93%     95.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        43200      1.90%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        18473      0.81%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         7843      0.34%     98.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         7101      0.31%     99.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         4102      0.18%     99.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        17938      0.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      2274149                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      5207                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41810                       # Number of function calls committed.
system.cpu0.commit.int_insts                   820710                       # Number of committed integer instructions.
system.cpu0.commit.loads                       168522                       # Number of loads committed
system.cpu0.commit.membars                       3866                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         4253      0.51%      0.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          505558     60.58%     61.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           5435      0.65%     61.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             620      0.07%     61.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd           128      0.02%     61.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           370      0.04%     61.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1463      0.18%     62.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     62.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     62.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           497      0.06%     62.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          179      0.02%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     62.13% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         169742     20.34%     82.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        143731     17.22%     99.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         1400      0.17%     99.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1170      0.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           834546                       # Class of committed instruction
system.cpu0.commit.refs                        316043                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                     831988                       # Number of Instructions Simulated
system.cpu0.committedOps                       834546                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              9.448317                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        9.448317                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles               332624                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 6744                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved               86602                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                939115                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 1384712                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   553913                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 15684                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                12023                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                 6011                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     215446                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   144726                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       762214                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 8752                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                       1013607                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                  44674                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.027407                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           1508355                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            114511                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.128943                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           2292944                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.445187                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.968282                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1661498     72.46%     72.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  437462     19.08%     91.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  102446      4.47%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   43280      1.89%     97.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   20554      0.90%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13696      0.60%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    6084      0.27%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1997      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5927      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             2292944                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3911                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    3308                       # number of floating regfile writes
system.cpu0.idleCycles                        5567942                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               14371                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  172079                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.112965                       # Inst execution rate
system.cpu0.iew.exec_refs                      343779                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    149151                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   3582                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts               180428                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              8690                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts             8964                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              151340                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts             887804                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               194628                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             9289                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts               888006                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     5                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                41262                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 15684                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                41383                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         4937                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5912                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        11906                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         3819                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            21                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         6648                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect          7723                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   330702                       # num instructions consuming a value
system.cpu0.iew.wb_count                       865504                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.816524                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   270026                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.110103                       # insts written-back per cycle
system.cpu0.iew.wb_sent                        867899                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                 1116062                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 569436                       # number of integer regfile writes
system.cpu0.ipc                              0.105839                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.105839                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             6142      0.68%      0.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               535637     59.69%     60.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5446      0.61%     60.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  620      0.07%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                129      0.01%     61.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                380      0.04%     61.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1473      0.16%     61.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     61.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     61.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                497      0.06%     61.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               180      0.02%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     61.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              197899     22.06%     83.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             146308     16.31%     99.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           1410      0.16%     99.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1173      0.13%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                897294                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   6234                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              11476                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         5230                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              5293                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                      15036                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.016757                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    352      2.34%      2.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      2.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      2.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      2.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                  992      6.60%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  7890     52.47%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5802     38.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                899954                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           4091258                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses       860274                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes           935793                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                    875211                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                   897294                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              12593                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          53261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              165                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           596                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        18380                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      2292944                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.391328                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.823320                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            1698332     74.07%     74.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             416729     18.17%     92.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             106846      4.66%     96.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              34543      1.51%     98.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              24051      1.05%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               8212      0.36%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               3770      0.16%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                328      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                133      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        2292944                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.114147                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads             2912                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            1635                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              180428                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             151340                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6027                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2637                       # number of misc regfile writes
system.cpu0.numCycles                         7860886                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      251362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                  45029                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps               545233                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                    12                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 1402816                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   335                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups              1119707                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                905950                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands             594486                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   541586                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 85249                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 15684                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                89791                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   49258                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3928                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups         1115779                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        198038                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6263                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                    45146                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6148                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                     3123822                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1794441                       # The number of ROB writes
system.cpu0.timesIdled                          60272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1886                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            75.321394                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  40251                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               53439                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             7830                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted            50442                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              8625                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           9572                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             947                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  76662                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1050                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2503                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts             4664                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                     48591                       # Number of branches committed
system.cpu1.commit.bw_lim_events                 4549                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          11761                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts          14646                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts              217467                       # Number of instructions committed
system.cpu1.commit.committedOps                221128                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples       583397                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.379035                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.088946                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       469833     80.53%     80.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        70658     12.11%     92.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        20091      3.44%     96.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         9974      1.71%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         2931      0.50%     98.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1350      0.23%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         2577      0.44%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1434      0.25%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         4549      0.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       583397                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     12344                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               14587                       # Number of function calls committed.
system.cpu1.commit.int_insts                   205464                       # Number of committed integer instructions.
system.cpu1.commit.loads                        42783                       # Number of loads committed
system.cpu1.commit.membars                       5309                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         5309      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          136581     61.77%     64.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            208      0.09%     64.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             256      0.12%     64.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          3912      1.77%     66.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt          1904      0.86%     67.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult          480      0.22%     67.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     67.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv           448      0.20%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          560      0.25%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     67.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          41654     18.84%     86.52% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         24776     11.20%     97.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead         3632      1.64%     99.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         1408      0.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           221128                       # Class of committed instruction
system.cpu1.commit.refs                         71470                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                     217467                       # Number of Instructions Simulated
system.cpu1.committedOps                       221128                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.326624                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.326624                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles               134958                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 3178                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved               28546                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                255624                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                  282101                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                   164898                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                  6166                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 8184                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                 1889                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                      76662                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                    51427                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                       259455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 3732                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                        310252                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                  18664                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.066181                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            321225                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches             48876                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.267836                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples            590012                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.546908                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.977815                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  376538     63.82%     63.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  154803     26.24%     90.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   33891      5.74%     95.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   13949      2.36%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    1861      0.32%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4949      0.84%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2726      0.46%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     655      0.11%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     640      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              590012                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    12954                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   10939                       # number of floating regfile writes
system.cpu1.idleCycles                         568353                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                5082                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                   50028                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.198702                       # Inst execution rate
system.cpu1.iew.exec_refs                       73326                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                     29188                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                  16029                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                45720                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              7362                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts             3933                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts               30100                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts             235765                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                44138                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1665                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts               230170                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                   130                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                 1129                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                  6166                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                 1379                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             115                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads         2937                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores         1413                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          930                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect          4152                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                    80901                       # num instructions consuming a value
system.cpu1.iew.wb_count                       227887                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840249                       # average fanout of values written-back
system.cpu1.iew.wb_producers                    67977                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.196732                       # insts written-back per cycle
system.cpu1.iew.wb_sent                        229458                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                  260070                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 148414                       # number of integer regfile writes
system.cpu1.ipc                              0.187736                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.187736                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             6810      2.94%      2.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               143105     61.73%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 210      0.09%     64.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  256      0.11%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               3936      1.70%     66.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt               1962      0.85%     67.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult               482      0.21%     67.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                448      0.19%     67.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc               563      0.24%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               43478     18.75%     86.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              25456     10.98%     97.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead           3708      1.60%     99.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          1421      0.61%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                231835                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  13940                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads              26460                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        12467                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             14028                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                       2207                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.009520                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    525     23.79%     23.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                 1343     60.85%     84.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                  20      0.91%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     85.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   224     10.15%     95.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   38      1.72%     97.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               57      2.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                213292                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads           1029429                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses       215420                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes           236375                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                    223025                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                   231835                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              12740                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined          14637                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedNonSpecRemoved           979                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined         5947                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples       590012                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.392933                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.747005                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             417725     70.80%     70.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             132290     22.42%     93.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              29246      4.96%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               6003      1.02%     99.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               2431      0.41%     99.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               1037      0.18%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                932      0.16%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                241      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                107      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         590012                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.200140                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads             2359                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             593                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads               45720                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              30100                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                  14198                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  7304                       # number of misc regfile writes
system.cpu1.numCycles                         1158365                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     6825281                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                  17710                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps               151017                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                   941                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  288885                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                  6012                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups               268277                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                243447                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands             166559                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                   159868                       # Number of cycles rename is running
system.cpu1.rename.SquashCycles                  6166                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 9625                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                   15542                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            14636                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups          253641                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        107758                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              5064                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                    13726                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          5031                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                      805314                       # The number of ROB reads
system.cpu1.rob.rob_writes                     478163                       # The number of ROB writes
system.cpu1.timesIdled                          10134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            72.877447                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                  38867                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups               53332                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect             8268                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted            44793                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8704                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           9557                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             853                       # Number of indirect misses.
system.cpu2.branchPred.lookups                  71521                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          930                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          2489                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts             4858                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                     46024                       # Number of branches committed
system.cpu2.commit.bw_lim_events                 3196                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          11770                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts          16502                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts              199458                       # Number of instructions committed
system.cpu2.commit.committedOps                203188                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples       549387                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.369845                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.041838                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       441259     80.32%     80.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        68512     12.47%     92.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        18668      3.40%     96.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         9725      1.77%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         2892      0.53%     98.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1117      0.20%     98.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         2682      0.49%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         1336      0.24%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         3196      0.58%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       549387                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                      7491                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               14218                       # Number of function calls committed.
system.cpu2.commit.int_insts                   190180                       # Number of committed integer instructions.
system.cpu2.commit.loads                        38625                       # Number of loads committed
system.cpu2.commit.membars                       5378                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         5378      2.65%      2.65% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          127150     62.58%     65.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            170      0.08%     65.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             256      0.13%     65.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          2107      1.04%     66.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt          1260      0.62%     67.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult          252      0.12%     67.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     67.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv           336      0.17%     67.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc          294      0.14%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     67.53% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          38886     19.14%     86.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         23857     11.74%     98.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead         2228      1.10%     99.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite         1014      0.50%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           203188                       # Class of committed instruction
system.cpu2.commit.refs                         65985                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                     199458                       # Number of Instructions Simulated
system.cpu2.committedOps                       203188                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.422044                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.422044                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles               121750                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 3414                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved               27976                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                238987                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  269441                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                   157108                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                  6340                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 9791                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                 1578                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                      71521                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                    51677                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                       238184                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 3757                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                        289651                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                  19500                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.066133                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            308283                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches             47571                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.267831                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples            556217                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.541262                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.945196                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  352019     63.29%     63.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  149667     26.91%     90.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   33049      5.94%     96.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   12674      2.28%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    1698      0.31%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    3941      0.71%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    2045      0.37%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     487      0.09%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     637      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              556217                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                     7495                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    6485                       # number of floating regfile writes
system.cpu2.idleCycles                         525253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                5333                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                   47970                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.198190                       # Inst execution rate
system.cpu2.iew.exec_refs                       68688                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                     28395                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                   9787                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                41559                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              7221                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts             4423                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts               29419                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts             219682                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                40293                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             1934                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts               214337                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                    70                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                  583                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                  6340                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                  718                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              76                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads         2934                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores         2059                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          975                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect          4358                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                    70121                       # num instructions consuming a value
system.cpu2.iew.wb_count                       211896                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.839078                       # average fanout of values written-back
system.cpu2.iew.wb_producers                    58837                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.195933                       # insts written-back per cycle
system.cpu2.iew.wb_sent                        213446                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                  243277                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 139688                       # number of integer regfile writes
system.cpu2.ipc                              0.184432                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.184432                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             6859      3.17%      3.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               135068     62.45%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 170      0.08%     65.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  256      0.12%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               2137      0.99%     66.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt               1316      0.61%     67.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult               256      0.12%     67.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                336      0.16%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc               299      0.14%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.83% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               40964     18.94%     86.77% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              25267     11.68%     98.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead           2313      1.07%     99.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite          1030      0.48%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                216271                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                   7972                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads              15659                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses         7623                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes              9051                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                       1167                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005396                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                    510     43.70%     43.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     43.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     43.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     43.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     43.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     43.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     43.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     43.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                  257     22.02%     65.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   1      0.09%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     65.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   350     29.99%     95.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   22      1.89%     97.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead               27      2.31%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                202607                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads            974267                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses       204273                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes           227126                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                    206989                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                   216271                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              12693                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined          16494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedNonSpecRemoved           923                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined         5832                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples       556217                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.388825                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.732603                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             393189     70.69%     70.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             126527     22.75%     93.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              27256      4.90%     98.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               5478      0.98%     99.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               1644      0.30%     99.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                817      0.15%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               1058      0.19%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                195      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                 53      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         556217                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.199979                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads             1785                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             426                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads               41559                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              29419                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   8876                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  4249                       # number of misc regfile writes
system.cpu2.numCycles                         1081470                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     6901570                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                  10665                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps               136653                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                   476                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  276627                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                  2679                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups               246062                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                227905                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands             153800                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                   151433                       # Number of cycles rename is running
system.cpu2.rename.SquashCycles                  6340                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 5682                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                   17147                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups             8981                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups          237081                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        105470                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              4844                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                    11523                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          4797                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                      757210                       # The number of ROB reads
system.cpu2.rob.rob_writes                     446210                       # The number of ROB writes
system.cpu2.timesIdled                           9323                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            77.832586                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                  41498                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups               53317                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             8545                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted            50506                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              8505                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           9630                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1125                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  77466                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1025                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          2522                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts             5016                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                     50354                       # Number of branches committed
system.cpu3.commit.bw_lim_events                 5006                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          11870                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts          16502                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts              226265                       # Number of instructions committed
system.cpu3.commit.committedOps                229956                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples       600569                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.382897                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.115122                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       485118     80.78%     80.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        71696     11.94%     92.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        19517      3.25%     95.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        10205      1.70%     97.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         2981      0.50%     98.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1395      0.23%     98.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         2893      0.48%     98.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         1758      0.29%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         5006      0.83%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       600569                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                     14421                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               14769                       # Number of function calls committed.
system.cpu3.commit.int_insts                   212936                       # Number of committed integer instructions.
system.cpu3.commit.loads                        44851                       # Number of loads committed
system.cpu3.commit.membars                       5339                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         5339      2.32%      2.32% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          141244     61.42%     63.74% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            230      0.10%     63.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             256      0.11%     63.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          4957      2.16%     66.11% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.11% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt          2100      0.91%     67.02% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult          612      0.27%     67.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     67.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv           336      0.15%     67.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc          714      0.31%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          43105     18.74%     86.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         25361     11.03%     97.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead         4268      1.86%     99.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite         1434      0.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           229956                       # Class of committed instruction
system.cpu3.commit.refs                         74168                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                     226265                       # Number of Instructions Simulated
system.cpu3.committedOps                       229956                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.283376                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.283376                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles               142076                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 3534                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved               30079                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                267089                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  288809                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                   168043                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                  6498                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 9611                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                 2207                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                      77466                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                    53003                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                       270423                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 3885                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                        320878                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                  20054                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.064801                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            327183                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches             50003                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.268418                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples            607633                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.547885                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.984673                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  387770     63.82%     63.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  159748     26.29%     90.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   34291      5.64%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   14871      2.45%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    1817      0.30%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    4456      0.73%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    3037      0.50%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     944      0.16%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     699      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              607633                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                    15583                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                   13014                       # number of floating regfile writes
system.cpu3.idleCycles                         587810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                5517                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                   52252                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.201599                       # Inst execution rate
system.cpu3.iew.exec_refs                       76609                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                     30148                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                  21900                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                47653                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              7421                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts             4557                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts               31062                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts             246448                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                46461                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             1979                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts               241000                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                   188                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                 2176                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                  6498                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                 2494                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             170                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads         2802                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores         1745                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          997                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect          4520                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                    90198                       # num instructions consuming a value
system.cpu3.iew.wb_count                       238642                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.828688                       # average fanout of values written-back
system.cpu3.iew.wb_producers                    74746                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.199626                       # insts written-back per cycle
system.cpu3.iew.wb_sent                        240223                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                  271956                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 154298                       # number of integer regfile writes
system.cpu3.ipc                              0.189273                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.189273                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             6820      2.81%      2.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               149429     61.50%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 230      0.09%     64.40% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  256      0.11%     64.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               4986      2.05%     66.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt               2165      0.89%     67.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult               616      0.25%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                336      0.14%     67.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc               719      0.30%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               45146     18.58%     86.72% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              26477     10.90%     97.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead           4360      1.79%     99.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite          1439      0.59%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                242979                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                  15950                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads              30571                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses        14558                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes             16299                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                       2288                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.009416                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                    538     23.51%     23.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     23.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     23.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     23.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     23.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     23.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     23.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     23.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                 1232     53.85%     77.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                  24      1.05%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   368     16.08%     94.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   53      2.32%     96.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead               73      3.19%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                222497                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads           1065309                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses       224084                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes           246642                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                    233601                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                   242979                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              12847                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined          16492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                1                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           977                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined         5695                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples       607633                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.399878                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.778409                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             431777     71.06%     71.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             132843     21.86%     92.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              30103      4.95%     97.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               7196      1.18%     99.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               2674      0.44%     99.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5               1248      0.21%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               1299      0.21%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                332      0.05%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                161      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         607633                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.203254                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads             1739                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             620                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads               47653                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              31062                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                  16566                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                  8719                       # number of misc regfile writes
system.cpu3.numCycles                         1195443                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     6788202                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                  24749                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps               157630                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                  1203                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  296408                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                  7414                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups               283942                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                255581                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands             175677                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                   162497                       # Number of cycles rename is running
system.cpu3.rename.SquashCycles                  6498                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                11414                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                   18047                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups            17607                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups          266335                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        106067                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              5023                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                    14830                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          4998                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                      832596                       # The number of ROB reads
system.cpu3.rob.rob_writes                     499980                       # The number of ROB writes
system.cpu3.timesIdled                           9936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        92287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        160503                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        93891                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        21032                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       109114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        49493                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       281168                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          70525                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              70986                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14674                       # Transaction distribution
system.membus.trans_dist::CleanEvict            53978                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7030                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3437                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10397                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9639                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70987                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       241128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 241128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6099136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6099136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            10023                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             91851                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   91851    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               91851                       # Request fanout histogram
system.membus.respLayer1.occupancy          426334750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           231536021                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1628                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          815                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4313796.932515                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8435997.917303                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          815    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     66894000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            815                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      540328000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   3515744500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst        39608                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           39608                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst        39608                       # number of overall hits
system.cpu2.icache.overall_hits::total          39608                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        12069                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         12069                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        12069                       # number of overall misses
system.cpu2.icache.overall_misses::total        12069                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    507042500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    507042500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    507042500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    507042500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst        51677                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        51677                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst        51677                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        51677                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.233547                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.233547                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.233547                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.233547                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 42011.972823                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42011.972823                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 42011.972823                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42011.972823                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          157                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    19.625000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        11425                       # number of writebacks
system.cpu2.icache.writebacks::total            11425                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          644                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          644                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          644                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          644                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        11425                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        11425                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        11425                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        11425                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    473720000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    473720000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    473720000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    473720000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.221085                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.221085                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.221085                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.221085                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 41463.457330                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41463.457330                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 41463.457330                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41463.457330                       # average overall mshr miss latency
system.cpu2.icache.replacements                 11425                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst        39608                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          39608                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        12069                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        12069                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    507042500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    507042500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst        51677                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        51677                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.233547                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.233547                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 42011.972823                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42011.972823                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          644                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          644                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        11425                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        11425                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    473720000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    473720000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.221085                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.221085                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 41463.457330                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41463.457330                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              51676                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            11457                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             4.510430                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           114779                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          114779                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data        48583                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           48583                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data        48583                       # number of overall hits
system.cpu2.dcache.overall_hits::total          48583                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data        10947                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10947                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data        10947                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10947                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data    294587499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    294587499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data    294587499                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    294587499                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data        59530                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        59530                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data        59530                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        59530                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.183890                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.183890                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.183890                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.183890                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 26910.340641                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26910.340641                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 26910.340641                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26910.340641                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     3.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks          109                       # number of writebacks
system.cpu2.dcache.writebacks::total              109                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         4148                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4148                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         4148                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4148                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data         6799                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6799                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data         6799                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6799                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data    148311499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    148311499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data    148311499                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    148311499                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.114211                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.114211                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.114211                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.114211                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 21813.722459                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21813.722459                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 21813.722459                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21813.722459                       # average overall mshr miss latency
system.cpu2.dcache.replacements                   872                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data        28276                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          28276                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         8805                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8805                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data    264724500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    264724500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data        37081                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        37081                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.237453                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.237453                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 30065.247019                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30065.247019                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data         3248                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3248                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data         5557                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5557                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data    134341000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    134341000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.149861                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.149861                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 24175.094475                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 24175.094475                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data        20307                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         20307                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         2142                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2142                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     29862999                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     29862999                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data        22449                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        22449                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.095416                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.095416                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 13941.642857                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 13941.642857                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          900                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          900                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         1242                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1242                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data     13970499                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     13970499                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.055325                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.055325                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 11248.388889                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11248.388889                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         2312                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2312                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          815                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          815                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6828000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6828000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.260633                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.260633                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data  8377.914110                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  8377.914110                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          283                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          283                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          532                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          532                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2595000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2595000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.170131                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.170131                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4877.819549                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4877.819549                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1105                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1105                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1101                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1101                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6350000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6350000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2206                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2206                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.499093                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.499093                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5767.484105                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5767.484105                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1055                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1055                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      5456000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5456000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.478241                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.478241                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5171.563981                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5171.563981                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2094500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2094500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1933500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1933500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          748                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            748                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1741                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1741                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     10057000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     10057000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         2489                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         2489                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.699478                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.699478                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5776.565192                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5776.565192                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1741                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1741                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      8316000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      8316000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.699478                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.699478                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4776.565192                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4776.565192                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           20.375119                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              65581                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             7659                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.562606                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    20.375119                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.636722                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.636722                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           142337                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          142337                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1512                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          757                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4568996.036988                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   8683725.765817                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          757    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     66676500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            757                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      597342500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   3458730000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst        40015                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           40015                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst        40015                       # number of overall hits
system.cpu3.icache.overall_hits::total          40015                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        12988                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12988                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        12988                       # number of overall misses
system.cpu3.icache.overall_misses::total        12988                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    560209000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    560209000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    560209000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    560209000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst        53003                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        53003                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst        53003                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        53003                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.245043                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.245043                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.245043                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.245043                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 43132.814906                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43132.814906                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 43132.814906                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43132.814906                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          145                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    16.111111                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        12273                       # number of writebacks
system.cpu3.icache.writebacks::total            12273                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          715                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          715                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          715                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          715                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        12273                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        12273                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        12273                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        12273                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    519291500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    519291500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    519291500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    519291500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.231553                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.231553                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.231553                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.231553                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 42311.700481                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 42311.700481                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 42311.700481                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 42311.700481                       # average overall mshr miss latency
system.cpu3.icache.replacements                 12273                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst        40015                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          40015                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        12988                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12988                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    560209000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    560209000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst        53003                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        53003                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.245043                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.245043                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 43132.814906                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43132.814906                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          715                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          715                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        12273                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        12273                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    519291500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    519291500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.231553                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.231553                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 42311.700481                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 42311.700481                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              53414                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            12305                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             4.340837                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           118279                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          118279                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data        54448                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           54448                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data        54448                       # number of overall hits
system.cpu3.dcache.overall_hits::total          54448                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data        12965                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12965                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data        12965                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12965                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data    385315000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    385315000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data    385315000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    385315000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data        67413                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        67413                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data        67413                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        67413                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.192322                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.192322                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.192322                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.192322                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 29719.629772                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29719.629772                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 29719.629772                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29719.629772                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks          164                       # number of writebacks
system.cpu3.dcache.writebacks::total              164                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data         5244                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5244                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data         5244                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5244                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data         7721                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         7721                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data         7721                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         7721                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data    169296000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    169296000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data    169296000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    169296000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.114533                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.114533                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.114533                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.114533                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 21926.693433                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21926.693433                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 21926.693433                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21926.693433                       # average overall mshr miss latency
system.cpu3.dcache.replacements                  1030                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data        32879                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          32879                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data        10267                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        10267                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data    338918500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    338918500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data        43146                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        43146                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.237959                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.237959                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 33010.470439                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33010.470439                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data         4256                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4256                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data         6011                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6011                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data    151904000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    151904000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.139318                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.139318                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 25271.003161                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25271.003161                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data        21569                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         21569                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data         2698                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2698                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     46396500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     46396500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data        24267                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        24267                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.111180                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.111180                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 17196.627131                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 17196.627131                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          988                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          988                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data         1710                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1710                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data     17392000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     17392000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.070466                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.070466                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 10170.760234                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 10170.760234                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         2263                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2263                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          867                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          867                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6856000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6856000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         3130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         3130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.276997                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.276997                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  7907.727797                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  7907.727797                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          441                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          441                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          426                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          426                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2348500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2348500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.136102                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.136102                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5512.910798                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5512.910798                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1147                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1147                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1211                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1211                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      6590000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6590000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2358                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2358                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.513571                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.513571                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5441.783650                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5441.783650                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5576000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5576000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.496607                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.496607                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4761.742101                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4761.742101                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2007000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2007000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1850000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1850000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          853                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            853                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1669                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1669                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      9161500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      9161500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         2522                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         2522                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.661776                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.661776                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  5489.215099                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  5489.215099                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1669                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1669                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      7492500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      7492500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.661776                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.661776                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  4489.215099                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  4489.215099                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           21.358175                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              73180                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             7939                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.217786                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    21.358175                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.667443                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.667443                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           158759                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          158759                       # Number of data accesses
system.cpu0.numPwrStateTransitions                662                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          331                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    380200.906344                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   323173.423702                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1357000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            331                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     3930226000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    125846500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst        85656                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           85656                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst        85656                       # number of overall hits
system.cpu0.icache.overall_hits::total          85656                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        59070                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         59070                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        59070                       # number of overall misses
system.cpu0.icache.overall_misses::total        59070                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3986009999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3986009999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3986009999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3986009999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       144726                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       144726                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       144726                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       144726                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.408151                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.408151                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.408151                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.408151                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67479.431166                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67479.431166                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67479.431166                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67479.431166                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2268                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    87.230769                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        56059                       # number of writebacks
system.cpu0.icache.writebacks::total            56059                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         3011                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3011                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         3011                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3011                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        56059                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        56059                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        56059                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        56059                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   3757674999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3757674999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   3757674999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3757674999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.387346                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.387346                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.387346                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.387346                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67030.717619                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67030.717619                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67030.717619                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67030.717619                       # average overall mshr miss latency
system.cpu0.icache.replacements                 56059                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst        85656                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          85656                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        59070                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        59070                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3986009999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3986009999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       144726                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       144726                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.408151                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.408151                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67479.431166                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67479.431166                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         3011                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3011                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        56059                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        56059                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   3757674999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3757674999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.387346                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.387346                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67030.717619                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67030.717619                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             141832                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            56091                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.528605                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           345511                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          345511                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       242644                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          242644                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       242644                       # number of overall hits
system.cpu0.dcache.overall_hits::total         242644                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data        66314                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66314                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data        66314                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66314                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   3282629790                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3282629790                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   3282629790                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3282629790                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       308958                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       308958                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       308958                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       308958                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.214638                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.214638                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.214638                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.214638                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 49501.308773                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49501.308773                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 49501.308773                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49501.308773                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       177214                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5144                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    34.450622                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        17206                       # number of writebacks
system.cpu0.dcache.writebacks::total            17206                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        33810                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        33810                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        33810                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        33810                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        32504                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32504                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        32504                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32504                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   1787889058                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1787889058                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   1787889058                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1787889058                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.105205                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.105205                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.105205                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.105205                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 55005.201144                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55005.201144                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 55005.201144                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55005.201144                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 28061                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       137224                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         137224                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        30071                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        30071                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   1581133500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1581133500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       167295                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       167295                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.179748                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.179748                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 52580.010641                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 52580.010641                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        11708                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11708                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        18363                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        18363                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   1038335500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1038335500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.109764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.109764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 56544.981757                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56544.981757                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       105420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        105420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        36243                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        36243                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1701496290                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1701496290                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       141663                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       141663                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.255840                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.255840                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46946.894297                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46946.894297                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        22102                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        22102                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        14141                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        14141                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    749553558                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    749553558                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.099821                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.099821                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 53005.696768                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53005.696768                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2949                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2949                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          866                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          866                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     22774000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     22774000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.226999                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.226999                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26297.921478                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26297.921478                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          720                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          720                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          146                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          146                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       919000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       919000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.038270                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.038270                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6294.520548                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6294.520548                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1045                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1045                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      4300500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4300500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3217                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3217                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.324837                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.324837                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4115.311005                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4115.311005                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          984                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          984                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3327500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3327500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.305875                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.305875                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3381.605691                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3381.605691                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       180500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       180500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       169500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       169500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1477                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1477                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1143                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1143                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      5222500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      5222500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2620                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2620                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436260                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436260                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4569.116360                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4569.116360                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1143                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1143                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      4079500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      4079500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436260                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436260                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3569.116360                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3569.116360                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.361501                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             286679                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            31546                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.087650                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.361501                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.980047                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980047                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           668734                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          668734                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11432                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                3509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7162                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                 295                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6664                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                 509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7093                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                 271                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36935                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11432                       # number of overall hits
system.l2.overall_hits::.cpu0.data               3509                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7162                       # number of overall hits
system.l2.overall_hits::.cpu1.data                295                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6664                       # number of overall hits
system.l2.overall_hits::.cpu2.data                509                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7093                       # number of overall hits
system.l2.overall_hits::.cpu3.data                271                       # number of overall hits
system.l2.overall_hits::total                   36935                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             44628                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             21887                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4969                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              2334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4761                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data              1673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              5180                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data              1933                       # number of demand (read+write) misses
system.l2.demand_misses::total                  87365                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            44628                       # number of overall misses
system.l2.overall_misses::.cpu0.data            21887                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4969                       # number of overall misses
system.l2.overall_misses::.cpu1.data             2334                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4761                       # number of overall misses
system.l2.overall_misses::.cpu2.data             1673                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             5180                       # number of overall misses
system.l2.overall_misses::.cpu3.data             1933                       # number of overall misses
system.l2.overall_misses::total                 87365                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3540425000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1659829500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    393359500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    142640500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    377417000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data    116255500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    416898500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data    135508000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6782333500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3540425000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1659829500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    393359500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    142640500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    377417000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data    116255500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    416898500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data    135508000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6782333500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           56060                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data           25396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           12131                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data            2629                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           11425                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data            2182                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           12273                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data            2204                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               124300                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          56060                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data          25396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          12131                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data           2629                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          11425                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data           2182                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          12273                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data           2204                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              124300                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.796076                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.861829                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.409612                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.887790                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.416718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.766728                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.422065                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.877042                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.702856                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.796076                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.861829                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.409612                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.887790                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.416718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.766728                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.422065                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.877042                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.702856                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79331.921664                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75836.318362                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79162.708795                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 61114.181662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 79272.631800                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 69489.240885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 80482.335907                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 70102.431454                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77632.158187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79331.921664                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75836.318362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79162.708795                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 61114.181662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 79272.631800                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 69489.240885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 80482.335907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 70102.431454                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77632.158187                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14674                       # number of writebacks
system.l2.writebacks::total                     14674                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            120                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1593                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            606                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1829                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            614                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1472                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            361                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                6595                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           120                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1593                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           606                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1829                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           614                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1472                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           361                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               6595                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        44508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        21887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         1728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data         1059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data         1572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             80770                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        44508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        21887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         1728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data         1059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data         1572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            80770                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3090249012                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1440956506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    250231000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     92039001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    217084501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data     65752001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    277936502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data     98980500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5533229023                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3090249012                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1440956506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    250231000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     92039001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    217084501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data     65752001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    277936502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data     98980500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5533229023                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.793935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.861829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.278295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.657284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.256630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.485335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.302127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.713249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.649799                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.793935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.861829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.278295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.657284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.256630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.485335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.302127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.713249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.649799                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69431.315988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 65836.181569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74120.556872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 53263.310764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 74039.734311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 62088.763928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 74955.906688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 62964.694656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68505.992609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69431.315988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 65836.181569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74120.556872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 53263.310764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 74039.734311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 62088.763928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 74955.906688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 62964.694656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68505.992609                       # average overall mshr miss latency
system.l2.replacements                         128813                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17652                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17652                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        53767                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            53767                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        53767                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        53767                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7324                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7324                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data             295                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             188                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             165                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             156                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  804                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           473                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           141                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           122                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           182                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                918                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      8675000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8675000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          768                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          329                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          287                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          338                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1722                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.615885                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.425087                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.538462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.533101                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 18340.380550                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9449.891068                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          473                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          141                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          122                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          182                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           918                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      9618500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2799500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2446500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3572500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     18437000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.615885                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.425087                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.538462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.533101                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20335.095137                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19854.609929                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20053.278689                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19629.120879                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20083.877996                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           144                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           123                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           143                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                413                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           43                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              139                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       487000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       602500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       303000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1392500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          187                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          174                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          178                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            552                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.229947                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.293103                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.196629                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.251812                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 11325.581395                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 11813.725490                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  8657.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10017.985612                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           43                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           51                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          139                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       201500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       863000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      1035000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       712000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2811500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.229947                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.293103                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.196629                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.251812                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20150                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20069.767442                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20294.117647                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20342.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20226.618705                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data              946                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   947                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           9593                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             67                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             65                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9784                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    686669500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      5425000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data      4685500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      5497000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     702277000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        10539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           67                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           65                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10731                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.910238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.983333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.911751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 71580.266861                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80970.149254                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 79415.254237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 84569.230769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71778.107114                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         9593                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           67                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           65                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    590737504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      4755000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data      4095500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      4847000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    604435004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.910238                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.983333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.911751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 61580.058793                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70970.149254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 69415.254237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 74569.230769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61777.903107                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11432                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7162                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6664                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7093                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              32351                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        44628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4969                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4761                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         5180                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            59538                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3540425000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    393359500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    377417000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    416898500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4728100000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        56060                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        12131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        11425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        12273                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          91889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.796076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.409612                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.416718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.422065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.647934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79331.921664                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79162.708795                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 79272.631800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 80482.335907                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79413.147906                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          120                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1593                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1829                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1472                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          5014                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        44508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3376                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2932                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        54524                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3090249012                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    250231000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    217084501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    277936502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3835501015                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.793935                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.278295                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.256630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.302127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.593368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69431.315988                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74120.556872                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 74039.734311                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 74955.906688                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70345.187716                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         2563                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data          295                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data          508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data          271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        12294                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data         1614                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data         1868                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18043                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    973160000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    137215500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data    111570000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data    130011000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1351956500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        14857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         2562                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data         2122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data         2139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21680                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.827489                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.884856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.760603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.873305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.832242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 79157.312510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 60527.348919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 69126.394052                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 69599.036403                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74929.695727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          606                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          614                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          361                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1581                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        12294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         1661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data         1000                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data         1507                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16462                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    850219002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data     87284001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data     61656501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data     94133500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1093293004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.827489                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.648322                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.471254                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.704535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.759317                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 69157.231332                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 52549.067429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 61656.501000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 62464.167220                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66413.133520                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                      194253                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    128877                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.507274                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.545878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       25.696140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.981496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.486836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.490857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        1.334637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.306668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.654834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.502656                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.352279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.401502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.155961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.023232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.020854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.004792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.025857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.007854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1799165                       # Number of tag accesses
system.l2.tags.data_accesses                  1799165                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2848512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1391488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        216064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        110592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        187648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data         67776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        237312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data        100608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5160000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2848512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       216064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       187648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       237312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3489536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       939136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          939136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          44508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          21742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           1728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data           1059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data           1572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               80625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14674                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14674                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        702283305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        343062901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         53269265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         27265785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         46263473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         16709760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         58507830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         24804290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1272166609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    702283305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     53269265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     46263473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     58507830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        860323872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      231538268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            231538268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      231538268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       702283305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       343062901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        53269265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        27265785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        46263473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        16709760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        58507830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        24804290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1503704877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     13245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     44509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     16105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples       573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples       897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000104634500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          800                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          800                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              155588                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12471                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       80626                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14674                       # Number of write requests accepted
system.mem_ctrls.readBursts                     80626                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14674                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7800                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1429                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    894751250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  364130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2260238750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12286.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31036.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    55717                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11797                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 80626                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14674                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    296.945235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.576381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.232424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6080     32.77%     32.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4818     25.97%     58.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2630     14.18%     72.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1150      6.20%     79.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          878      4.73%     83.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          674      3.63%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          475      2.56%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          322      1.74%     91.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1525      8.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18552                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          800                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      90.971250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     74.659933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.756623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             83     10.38%     10.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           232     29.00%     39.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           187     23.38%     62.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          119     14.88%     77.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           85     10.62%     88.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           24      3.00%     91.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           46      5.75%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           11      1.38%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            9      1.12%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.38%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           800                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.546250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.518102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              594     74.25%     74.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      3.75%     78.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              131     16.38%     94.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      4.38%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      1.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           800                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4660864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  499200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  847168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5160064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               939136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1149.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       208.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1272.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    231.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4056065500                       # Total gap between requests
system.mem_ctrls.avgGap                      42561.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2848576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1030720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       216064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data        46464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       187648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data        36672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       237312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data        57408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       847168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 702299083.657898187637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 254117745.676390171051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 53269264.787550032139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 11455416.539028827101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 46263472.854590252042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 9041258.508076470345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 58507829.926610045135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 14153593.161857930943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 208864116.704028367996                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        44509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        21742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data         1728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data         1059                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3708                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data         1572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        14674                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1251640000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    585804750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    109386000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data     29316000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     94558000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data     26295500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    123017250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data     40221250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  99197646500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28121.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     26943.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32401.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     16965.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     32250.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     24830.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     33176.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     25586.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6760095.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             37049460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             19703640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           131825820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           30563100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy        320227440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1783179450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         55907040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2378455950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.393845                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    129546000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    135460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3791066500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             95383260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             50701200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           388144680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           38534040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy        320227440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1835624010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         11743200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2740357830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        675.618552                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     15703500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    135460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3904909000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1570                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          786                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4424023.536896                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8560728.051426                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          786    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     66766500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            786                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      578790000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3477282500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst        38568                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           38568                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst        38568                       # number of overall hits
system.cpu1.icache.overall_hits::total          38568                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12859                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12859                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12859                       # number of overall misses
system.cpu1.icache.overall_misses::total        12859                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    534445500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    534445500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    534445500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    534445500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst        51427                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        51427                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst        51427                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        51427                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.250044                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.250044                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.250044                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.250044                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 41561.979936                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41561.979936                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 41561.979936                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41561.979936                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          160                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    17.777778                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        12131                       # number of writebacks
system.cpu1.icache.writebacks::total            12131                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          728                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          728                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          728                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          728                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        12131                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12131                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        12131                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12131                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    496227500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    496227500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    496227500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    496227500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.235888                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.235888                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.235888                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.235888                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 40905.737367                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40905.737367                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 40905.737367                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40905.737367                       # average overall mshr miss latency
system.cpu1.icache.replacements                 12131                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst        38568                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          38568                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12859                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12859                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    534445500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    534445500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst        51427                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        51427                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.250044                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.250044                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 41561.979936                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41561.979936                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          728                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          728                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        12131                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12131                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    496227500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    496227500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.235888                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.235888                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 40905.737367                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40905.737367                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              51526                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12163                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.236290                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           114985                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          114985                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data        52403                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           52403                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data        52403                       # number of overall hits
system.cpu1.dcache.overall_hits::total          52403                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        12362                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12362                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        12362                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12362                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data    404234000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    404234000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data    404234000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    404234000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data        64765                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        64765                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data        64765                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        64765                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.190875                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.190875                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.190875                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.190875                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 32699.724964                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32699.724964                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 32699.724964                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32699.724964                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          174                       # number of writebacks
system.cpu1.dcache.writebacks::total              174                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         5206                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5206                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         5206                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5206                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data         7156                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7156                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data         7156                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7156                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data    175216000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    175216000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data    175216000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    175216000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.110492                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.110492                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.110492                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.110492                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 24485.187255                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24485.187255                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 24485.187255                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24485.187255                       # average overall mshr miss latency
system.cpu1.dcache.replacements                  1071                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data        31083                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          31083                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9946                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9946                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    362235000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    362235000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data        41029                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        41029                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.242414                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.242414                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 36420.168912                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36420.168912                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         4169                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4169                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         5777                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5777                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    158274000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    158274000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.140803                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.140803                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 27397.265016                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27397.265016                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        21320                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         21320                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data         2416                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2416                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     41999000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     41999000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data        23736                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        23736                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.101786                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.101786                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 17383.692053                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17383.692053                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         1037                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1037                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         1379                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1379                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data     16942000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     16942000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.058097                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.058097                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 12285.714286                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12285.714286                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         2072                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2072                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          914                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          914                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6699500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6699500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         2986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.306095                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.306095                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data  7329.868709                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7329.868709                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          534                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          534                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          380                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          380                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1992000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1992000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.127261                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.127261                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5242.105263                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5242.105263                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1128                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1128                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6624000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6624000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2267                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2267                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.502426                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.502426                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5815.627744                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5815.627744                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5655000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5655000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.489634                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.489634                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5094.594595                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5094.594595                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1910500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1910500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1769500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1769500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          815                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            815                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1688                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1688                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      9337500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      9337500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2503                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2503                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.674391                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.674391                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5531.694313                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5531.694313                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1688                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1688                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      7649500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      7649500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.674391                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.674391                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4531.694313                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4531.694313                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           20.468740                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              68744                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             7782                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.833719                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    20.468740                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.639648                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.639648                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           152801                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          152801                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4056072500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            129110                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           15                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        32326                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        91888                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          127520                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7689                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3850                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11539                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          470                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          470                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17112                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17112                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         91889                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37237                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       168178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        89020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        36393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        34275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        13682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        36819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        14768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                407741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7175552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2726464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1552768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       179392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1462400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       146624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1570944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       151552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14965696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          160486                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2373248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           287060                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.880837                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.082306                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 137177     47.79%     47.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  89395     31.14%     78.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  25617      8.92%     87.85% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  27260      9.50%     97.35% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   7611      2.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             287060                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          250238271                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          13056651                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          18071177                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          13637459                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          19175083                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          48940937                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          84233162                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          13304114                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          19023762                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
