impl_lib: AAA_SAR_lay
impl_cell: AAA_Comp_SAR
root_dir: gen_outputs/bag_sar
lay_class: xbase.layout.mos.top.GenericWrapper
#lay_class: bag3_digital.layout.stdcells.util.STDCellWrapper

params:
  cls_name: skywater130_bag3_sar_adc.layout.sar_comp.SARComp
  params:
    cls_name: skywater130_bag3_sar_adc.layout.sar_comp.SA
    sch_cls: comp_strongarm_core
    sup_top_layer: 3
    ncols_tot: 100
    num_comp_tiles: 3
    substrate_row: False
    vertical_out: True
    add_tap: True
    seg_dict:
      buf: 
        n: [12,12]
        p: [12,12]
      in: 8
      tail: 8
      nfb: 8
      pfb: 8
      sw: 12
    w_dict:
      buf:
        n: 84
        p: 110
      in: 84
      nfb: 84
      pfb: 110
      tail: 84
      sw: 110
    pinfo:
      tiles: #count tiles starting from 0, the tile after ntap is the num_comp_tiles number
        - name: ptap_tile
        - name: sa_tile
        - name: ntap_tile
        - name: logic_tile
          flip: True
        - name: ptap_tile1
      tile_specs:
        arr_info:
          lch: 30 #84
          top_layer: 4
          tr_widths:
            sig: {2: 1}
            clk: {2: 1}
            sup: {2: 1}
          tr_spaces: {}
        place_info:
          ntap_tile:
            priority: 2
            row_specs:
              - mos_type: ntap
                width: 84
                threshold: standard
                top_wires: []
                bot_wires:
                  data: ['sup']
                flip: True
          ptap_tile:
            priority: 2
            row_specs:
              - mos_type: ptap
                width: 110
                threshold: standard
                top_wires: []
                bot_wires:
                  data: ['sup']
                flip: True
          ptap_tile1:
            priority: 2
            row_specs:
              - mos_type: ptap
                width: 110
                threshold: standard
                top_wires: []
                bot_wires:
                  data: ['sup']
                flip: True
          sa_tile:
            priority: 1
            bot_mirror: False
            top_mirror: False
            row_specs:
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires:
                  data: ['sup', 'sig<0:1>']
                  shared: ['sup']
                top_wires: ['sig<0:1>']
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:1>']
                flip: True
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:1>']
              - mos_type: pch
                width: 110
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:2>', 'sup']
                  shared: ['sup']
                flip: True
          logic_tile:
            priority: 1
            bot_mirror: True
            top_mirror: True
            row_specs:
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires:
                  data: ['sig<0:1>']
                top_wires: ['sig<0:2>']
                flip: True
              - mos_type: pch
                width: 110
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:1>']
        abut_list:
          - [[ptap_tile, 1], [sa_tile, 0]]
          - [[sa_tile, 1], [ntap_tile, 0]]
          - [[ntap_tile, 0], [logic_tile, 1]]
          - [[ptap_tile1, 0], [logic_tile, 0]]  
