|DUT
input_vector[0] => pipeline:add_instance.clk_main
input_vector[1] => pipeline:add_instance.rst_main
output_vector[0] << pipeline:add_instance.output_dummy


|DUT|pipeline:add_instance
clk_main => instr_fetch:stage1.clk
clk_main => IF_ID_reg:pipe_reg1.clk
clk_main => instr_decode:stage2.clk
clk_main => ID_RR_reg:pipe_reg2.clk
clk_main => reg_read:stage3.clk
clk_main => register_file:rf.clk
clk_main => RR_EX_reg:pipe_reg3.clk
clk_main => execute:stage4.clk
clk_main => EX_MA_reg:pipe_reg4.clk
clk_main => memory_access:stage5.clk
clk_main => MA_WB_reg:pipe_reg5.clk
clk_main => write_back:stage6.clk
rst_main => instr_fetch:stage1.reset
rst_main => IF_ID_reg:pipe_reg1.reset
rst_main => instr_decode:stage2.reset
rst_main => ID_RR_reg:pipe_reg2.reset
rst_main => reg_read:stage3.reset
rst_main => register_file:rf.reset
rst_main => RR_EX_reg:pipe_reg3.reset
rst_main => execute:stage4.reset
rst_main => EX_MA_reg:pipe_reg4.reset
rst_main => memory_access:stage5.reset
rst_main => MA_WB_reg:pipe_reg5.reset
rst_main => write_back:stage6.reset
output_dummy <= <VCC>


|DUT|pipeline:add_instance|instr_fetch:stage1
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => pc[14].CLK
clk => pc[15].CLK
reset => pc[0].ACLR
reset => pc[1].ACLR
reset => pc[2].ACLR
reset => pc[3].ACLR
reset => pc[4].ACLR
reset => pc[5].ACLR
reset => pc[6].ACLR
reset => pc[7].ACLR
reset => pc[8].ACLR
reset => pc[9].ACLR
reset => pc[10].ACLR
reset => pc[11].ACLR
reset => pc[12].ACLR
reset => pc[13].ACLR
reset => pc[14].ACLR
reset => pc[15].ACLR
stall => pc[0].ENA
stall => pc[1].ENA
stall => pc[2].ENA
stall => pc[3].ENA
stall => pc[4].ENA
stall => pc[5].ENA
stall => pc[6].ENA
stall => pc[7].ENA
stall => pc[8].ENA
stall => pc[9].ENA
stall => pc[10].ENA
stall => pc[11].ENA
stall => pc[12].ENA
stall => pc[13].ENA
stall => pc[14].ENA
stall => pc[15].ENA
instr[0] <= code_memory:cmem.mem_Dout[0]
instr[1] <= code_memory:cmem.mem_Dout[1]
instr[2] <= code_memory:cmem.mem_Dout[2]
instr[3] <= code_memory:cmem.mem_Dout[3]
instr[4] <= code_memory:cmem.mem_Dout[4]
instr[5] <= code_memory:cmem.mem_Dout[5]
instr[6] <= code_memory:cmem.mem_Dout[6]
instr[7] <= code_memory:cmem.mem_Dout[7]
instr[8] <= code_memory:cmem.mem_Dout[8]
instr[9] <= code_memory:cmem.mem_Dout[9]
instr[10] <= code_memory:cmem.mem_Dout[10]
instr[11] <= code_memory:cmem.mem_Dout[11]
instr[12] <= code_memory:cmem.mem_Dout[12]
instr[13] <= code_memory:cmem.mem_Dout[13]
instr[14] <= code_memory:cmem.mem_Dout[14]
instr[15] <= code_memory:cmem.mem_Dout[15]
pc_out[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|instr_fetch:stage1|code_memory:cmem
mem_A[0] => data.RADDR
mem_A[1] => data.RADDR1
mem_A[2] => data.RADDR2
mem_A[3] => data.RADDR3
mem_A[4] => data.RADDR4
mem_A[5] => data.RADDR5
mem_A[6] => data.RADDR6
mem_A[7] => data.RADDR7
mem_A[8] => data.RADDR8
mem_A[9] => data.RADDR9
mem_A[10] => data.RADDR10
mem_A[11] => data.RADDR11
mem_A[12] => data.RADDR12
mem_A[13] => data.RADDR13
mem_A[14] => data.RADDR14
mem_A[15] => data.RADDR15
mem_Dout[0] <= data.DATAOUT
mem_Dout[1] <= data.DATAOUT1
mem_Dout[2] <= data.DATAOUT2
mem_Dout[3] <= data.DATAOUT3
mem_Dout[4] <= data.DATAOUT4
mem_Dout[5] <= data.DATAOUT5
mem_Dout[6] <= data.DATAOUT6
mem_Dout[7] <= data.DATAOUT7
mem_Dout[8] <= data.DATAOUT8
mem_Dout[9] <= data.DATAOUT9
mem_Dout[10] <= data.DATAOUT10
mem_Dout[11] <= data.DATAOUT11
mem_Dout[12] <= data.DATAOUT12
mem_Dout[13] <= data.DATAOUT13
mem_Dout[14] <= data.DATAOUT14
mem_Dout[15] <= data.DATAOUT15


|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc
A[0] => C_init.IN0
A[0] => C_init.IN0
A[0] => outNAND.IN0
A[1] => C_init.IN0
A[1] => C_init.IN0
A[1] => outNAND.IN0
A[2] => C_init.IN0
A[2] => C_init.IN0
A[2] => outNAND.IN0
A[3] => C_init.IN0
A[3] => C_init.IN0
A[3] => outNAND.IN0
A[4] => C_init.IN0
A[4] => C_init.IN0
A[4] => outNAND.IN0
A[5] => C_init.IN0
A[5] => C_init.IN0
A[5] => outNAND.IN0
A[6] => C_init.IN0
A[6] => C_init.IN0
A[6] => outNAND.IN0
A[7] => C_init.IN0
A[7] => C_init.IN0
A[7] => outNAND.IN0
A[8] => C_init.IN0
A[8] => C_init.IN0
A[8] => outNAND.IN0
A[9] => C_init.IN0
A[9] => C_init.IN0
A[9] => outNAND.IN0
A[10] => C_init.IN0
A[10] => C_init.IN0
A[10] => outNAND.IN0
A[11] => C_init.IN0
A[11] => C_init.IN0
A[11] => outNAND.IN0
A[12] => C_init.IN0
A[12] => C_init.IN0
A[12] => outNAND.IN0
A[13] => C_init.IN0
A[13] => C_init.IN0
A[13] => outNAND.IN0
A[14] => C_init.IN0
A[14] => C_init.IN0
A[14] => outNAND.IN0
A[15] => C_init.IN0
A[15] => C_init.IN0
A[15] => outNAND.IN0
B[0] => C_init.IN1
B[0] => C_init.IN1
B[0] => outNAND.IN1
B[1] => C_init.IN1
B[1] => C_init.IN1
B[1] => outNAND.IN1
B[2] => C_init.IN1
B[2] => C_init.IN1
B[2] => outNAND.IN1
B[3] => C_init.IN1
B[3] => C_init.IN1
B[3] => outNAND.IN1
B[4] => C_init.IN1
B[4] => C_init.IN1
B[4] => outNAND.IN1
B[5] => C_init.IN1
B[5] => C_init.IN1
B[5] => outNAND.IN1
B[6] => C_init.IN1
B[6] => C_init.IN1
B[6] => outNAND.IN1
B[7] => C_init.IN1
B[7] => C_init.IN1
B[7] => outNAND.IN1
B[8] => C_init.IN1
B[8] => C_init.IN1
B[8] => outNAND.IN1
B[9] => C_init.IN1
B[9] => C_init.IN1
B[9] => outNAND.IN1
B[10] => C_init.IN1
B[10] => C_init.IN1
B[10] => outNAND.IN1
B[11] => C_init.IN1
B[11] => C_init.IN1
B[11] => outNAND.IN1
B[12] => C_init.IN1
B[12] => C_init.IN1
B[12] => outNAND.IN1
B[13] => C_init.IN1
B[13] => C_init.IN1
B[13] => outNAND.IN1
B[14] => C_init.IN1
B[14] => C_init.IN1
B[14] => outNAND.IN1
B[15] => C_init.IN1
B[15] => C_init.IN1
B[15] => outNAND.IN1
Cin => outSum.IN1
Cin => C_init.IN1
sel => outNAND[0].LATCH_ENABLE
sel => outNAND[1].LATCH_ENABLE
sel => outNAND[2].LATCH_ENABLE
sel => outNAND[3].LATCH_ENABLE
sel => outNAND[4].LATCH_ENABLE
sel => outNAND[5].LATCH_ENABLE
sel => outNAND[6].LATCH_ENABLE
sel => outNAND[7].LATCH_ENABLE
sel => outNAND[8].LATCH_ENABLE
sel => outNAND[9].LATCH_ENABLE
sel => outNAND[10].LATCH_ENABLE
sel => outNAND[11].LATCH_ENABLE
sel => outNAND[12].LATCH_ENABLE
sel => outNAND[13].LATCH_ENABLE
sel => outNAND[14].LATCH_ENABLE
sel => outNAND[15].LATCH_ENABLE
sel => Z.OUTPUTSELECT
sel => Cout.IN0
sel => outSum[0].LATCH_ENABLE
sel => outSum[1].LATCH_ENABLE
sel => outSum[2].LATCH_ENABLE
sel => outSum[3].LATCH_ENABLE
sel => outSum[4].LATCH_ENABLE
sel => outSum[5].LATCH_ENABLE
sel => outSum[6].LATCH_ENABLE
sel => outSum[7].LATCH_ENABLE
sel => outSum[8].LATCH_ENABLE
sel => outSum[9].LATCH_ENABLE
sel => outSum[10].LATCH_ENABLE
sel => outSum[11].LATCH_ENABLE
sel => outSum[12].LATCH_ENABLE
sel => outSum[13].LATCH_ENABLE
sel => outSum[14].LATCH_ENABLE
sel => outSum[15].LATCH_ENABLE
sel => op[0].OUTPUTSELECT
sel => op[1].OUTPUTSELECT
sel => op[2].OUTPUTSELECT
sel => op[3].OUTPUTSELECT
sel => op[4].OUTPUTSELECT
sel => op[5].OUTPUTSELECT
sel => op[6].OUTPUTSELECT
sel => op[7].OUTPUTSELECT
sel => op[8].OUTPUTSELECT
sel => op[9].OUTPUTSELECT
sel => op[10].OUTPUTSELECT
sel => op[11].OUTPUTSELECT
sel => op[12].OUTPUTSELECT
sel => op[13].OUTPUTSELECT
sel => op[14].OUTPUTSELECT
sel => op[15].OUTPUTSELECT
EN => Cout.IN1
op[0] <= op[0].DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1].DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2].DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3].DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4].DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5].DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6].DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7].DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8].DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9].DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10].DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11].DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12].DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13].DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14].DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15].DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout$latch.DB_MAX_OUTPUT_PORT_TYPE
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
clk => instr_out[0]~reg0.CLK
clk => instr_out[1]~reg0.CLK
clk => instr_out[2]~reg0.CLK
clk => instr_out[3]~reg0.CLK
clk => instr_out[4]~reg0.CLK
clk => instr_out[5]~reg0.CLK
clk => instr_out[6]~reg0.CLK
clk => instr_out[7]~reg0.CLK
clk => instr_out[8]~reg0.CLK
clk => instr_out[9]~reg0.CLK
clk => instr_out[10]~reg0.CLK
clk => instr_out[11]~reg0.CLK
clk => instr_out[12]~reg0.CLK
clk => instr_out[13]~reg0.CLK
clk => instr_out[14]~reg0.CLK
clk => instr_out[15]~reg0.CLK
reset => pc_out[0]~reg0.PRESET
reset => pc_out[1]~reg0.PRESET
reset => pc_out[2]~reg0.PRESET
reset => pc_out[3]~reg0.PRESET
reset => pc_out[4]~reg0.PRESET
reset => pc_out[5]~reg0.PRESET
reset => pc_out[6]~reg0.PRESET
reset => pc_out[7]~reg0.PRESET
reset => pc_out[8]~reg0.PRESET
reset => pc_out[9]~reg0.PRESET
reset => pc_out[10]~reg0.PRESET
reset => pc_out[11]~reg0.PRESET
reset => pc_out[12]~reg0.PRESET
reset => pc_out[13]~reg0.PRESET
reset => pc_out[14]~reg0.PRESET
reset => pc_out[15]~reg0.PRESET
reset => instr_out[0]~reg0.PRESET
reset => instr_out[1]~reg0.PRESET
reset => instr_out[2]~reg0.PRESET
reset => instr_out[3]~reg0.PRESET
reset => instr_out[4]~reg0.PRESET
reset => instr_out[5]~reg0.PRESET
reset => instr_out[6]~reg0.PRESET
reset => instr_out[7]~reg0.PRESET
reset => instr_out[8]~reg0.PRESET
reset => instr_out[9]~reg0.PRESET
reset => instr_out[10]~reg0.PRESET
reset => instr_out[11]~reg0.PRESET
reset => instr_out[12]~reg0.PRESET
reset => instr_out[13]~reg0.PRESET
reset => instr_out[14]~reg0.PRESET
reset => instr_out[15]~reg0.PRESET
write_enable => reg_data2[0].LATCH_ENABLE
write_enable => reg_data2[1].LATCH_ENABLE
write_enable => reg_data2[2].LATCH_ENABLE
write_enable => reg_data2[3].LATCH_ENABLE
write_enable => reg_data2[4].LATCH_ENABLE
write_enable => reg_data2[5].LATCH_ENABLE
write_enable => reg_data2[6].LATCH_ENABLE
write_enable => reg_data2[7].LATCH_ENABLE
write_enable => reg_data2[8].LATCH_ENABLE
write_enable => reg_data2[9].LATCH_ENABLE
write_enable => reg_data2[10].LATCH_ENABLE
write_enable => reg_data2[11].LATCH_ENABLE
write_enable => reg_data2[12].LATCH_ENABLE
write_enable => reg_data2[13].LATCH_ENABLE
write_enable => reg_data2[14].LATCH_ENABLE
write_enable => reg_data2[15].LATCH_ENABLE
write_enable => reg_data1[0].LATCH_ENABLE
write_enable => reg_data1[1].LATCH_ENABLE
write_enable => reg_data1[2].LATCH_ENABLE
write_enable => reg_data1[3].LATCH_ENABLE
write_enable => reg_data1[4].LATCH_ENABLE
write_enable => reg_data1[5].LATCH_ENABLE
write_enable => reg_data1[6].LATCH_ENABLE
write_enable => reg_data1[7].LATCH_ENABLE
write_enable => reg_data1[8].LATCH_ENABLE
write_enable => reg_data1[9].LATCH_ENABLE
write_enable => reg_data1[10].LATCH_ENABLE
write_enable => reg_data1[11].LATCH_ENABLE
write_enable => reg_data1[12].LATCH_ENABLE
write_enable => reg_data1[13].LATCH_ENABLE
write_enable => reg_data1[14].LATCH_ENABLE
write_enable => reg_data1[15].LATCH_ENABLE
instr_in[0] => reg_data1[0].DATAIN
instr_in[1] => reg_data1[1].DATAIN
instr_in[2] => reg_data1[2].DATAIN
instr_in[3] => reg_data1[3].DATAIN
instr_in[4] => reg_data1[4].DATAIN
instr_in[5] => reg_data1[5].DATAIN
instr_in[6] => reg_data1[6].DATAIN
instr_in[7] => reg_data1[7].DATAIN
instr_in[8] => reg_data1[8].DATAIN
instr_in[9] => reg_data1[9].DATAIN
instr_in[10] => reg_data1[10].DATAIN
instr_in[11] => reg_data1[11].DATAIN
instr_in[12] => reg_data1[12].DATAIN
instr_in[13] => reg_data1[13].DATAIN
instr_in[14] => reg_data1[14].DATAIN
instr_in[15] => reg_data1[15].DATAIN
pc_in[0] => reg_data2[0].DATAIN
pc_in[1] => reg_data2[1].DATAIN
pc_in[2] => reg_data2[2].DATAIN
pc_in[3] => reg_data2[3].DATAIN
pc_in[4] => reg_data2[4].DATAIN
pc_in[5] => reg_data2[5].DATAIN
pc_in[6] => reg_data2[6].DATAIN
pc_in[7] => reg_data2[7].DATAIN
pc_in[8] => reg_data2[8].DATAIN
pc_in[9] => reg_data2[9].DATAIN
pc_in[10] => reg_data2[10].DATAIN
pc_in[11] => reg_data2[11].DATAIN
pc_in[12] => reg_data2[12].DATAIN
pc_in[13] => reg_data2[13].DATAIN
pc_in[14] => reg_data2[14].DATAIN
pc_in[15] => reg_data2[15].DATAIN
instr_out[0] <= instr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[1] <= instr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[2] <= instr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[3] <= instr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[4] <= instr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[5] <= instr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[6] <= instr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[7] <= instr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[8] <= instr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[9] <= instr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[10] <= instr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[11] <= instr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[12] <= instr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[13] <= instr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[14] <= instr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[15] <= instr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|instr_decode:stage2
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
stall => ~NO_FANOUT~
instr[0] => sign_extend7:se7.input[0]
instr[0] => sign_extend10:se10.input[0]
instr[0] => pad7:p7.input[0]
instr[0] => condition[0].DATAIN
instr[1] => sign_extend7:se7.input[1]
instr[1] => sign_extend10:se10.input[1]
instr[1] => pad7:p7.input[1]
instr[1] => condition[1].DATAIN
instr[2] => sign_extend7:se7.input[2]
instr[2] => sign_extend10:se10.input[2]
instr[2] => pad7:p7.input[2]
instr[3] => sign_extend7:se7.input[3]
instr[3] => sign_extend10:se10.input[3]
instr[3] => pad7:p7.input[3]
instr[3] => rc[0].DATAIN
instr[4] => sign_extend7:se7.input[4]
instr[4] => sign_extend10:se10.input[4]
instr[4] => pad7:p7.input[4]
instr[4] => rc[1].DATAIN
instr[5] => sign_extend7:se7.input[5]
instr[5] => sign_extend10:se10.input[5]
instr[5] => pad7:p7.input[5]
instr[5] => rc[2].DATAIN
instr[6] => sign_extend7:se7.input[6]
instr[6] => pad7:p7.input[6]
instr[6] => rb[0].DATAIN
instr[7] => sign_extend7:se7.input[7]
instr[7] => pad7:p7.input[7]
instr[7] => rb[1].DATAIN
instr[8] => sign_extend7:se7.input[8]
instr[8] => pad7:p7.input[8]
instr[8] => rb[2].DATAIN
instr[9] => ra[0].DATAIN
instr[10] => ra[1].DATAIN
instr[11] => ra[2].DATAIN
instr[12] => opcode[0].DATAIN
instr[12] => Equal0.IN3
instr[13] => opcode[1].DATAIN
instr[13] => Equal0.IN2
instr[14] => opcode[2].DATAIN
instr[14] => Equal0.IN1
instr[15] => opcode[3].DATAIN
instr[15] => Equal0.IN0
pc_in[0] => pc_out[0].DATAIN
pc_in[1] => pc_out[1].DATAIN
pc_in[2] => pc_out[2].DATAIN
pc_in[3] => pc_out[3].DATAIN
pc_in[4] => pc_out[4].DATAIN
pc_in[5] => pc_out[5].DATAIN
pc_in[6] => pc_out[6].DATAIN
pc_in[7] => pc_out[7].DATAIN
pc_in[8] => pc_out[8].DATAIN
pc_in[9] => pc_out[9].DATAIN
pc_in[10] => pc_out[10].DATAIN
pc_in[11] => pc_out[11].DATAIN
pc_in[12] => pc_out[12].DATAIN
pc_in[13] => pc_out[13].DATAIN
pc_in[14] => pc_out[14].DATAIN
pc_in[15] => pc_out[15].DATAIN
opcode[0] <= instr[12].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= instr[13].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= instr[14].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= instr[15].DB_MAX_OUTPUT_PORT_TYPE
ra[0] <= instr[9].DB_MAX_OUTPUT_PORT_TYPE
ra[1] <= instr[10].DB_MAX_OUTPUT_PORT_TYPE
ra[2] <= instr[11].DB_MAX_OUTPUT_PORT_TYPE
rb[0] <= instr[6].DB_MAX_OUTPUT_PORT_TYPE
rb[1] <= instr[7].DB_MAX_OUTPUT_PORT_TYPE
rb[2] <= instr[8].DB_MAX_OUTPUT_PORT_TYPE
rc[0] <= instr[3].DB_MAX_OUTPUT_PORT_TYPE
rc[1] <= instr[4].DB_MAX_OUTPUT_PORT_TYPE
rc[2] <= instr[5].DB_MAX_OUTPUT_PORT_TYPE
condition[0] <= instr[0].DB_MAX_OUTPUT_PORT_TYPE
condition[1] <= instr[1].DB_MAX_OUTPUT_PORT_TYPE
imm6[0] <= sign_extend10:se10.output[0]
imm6[1] <= sign_extend10:se10.output[1]
imm6[2] <= sign_extend10:se10.output[2]
imm6[3] <= sign_extend10:se10.output[3]
imm6[4] <= sign_extend10:se10.output[4]
imm6[5] <= sign_extend10:se10.output[5]
imm6[6] <= sign_extend10:se10.output[6]
imm6[7] <= sign_extend10:se10.output[7]
imm6[8] <= sign_extend10:se10.output[8]
imm6[9] <= sign_extend10:se10.output[9]
imm6[10] <= sign_extend10:se10.output[10]
imm6[11] <= sign_extend10:se10.output[11]
imm6[12] <= sign_extend10:se10.output[12]
imm6[13] <= sign_extend10:se10.output[13]
imm6[14] <= sign_extend10:se10.output[14]
imm6[15] <= sign_extend10:se10.output[15]
imm9[0] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
imm9[1] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
imm9[2] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
imm9[3] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
imm9[4] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
imm9[5] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
imm9[6] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
imm9[7] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
imm9[8] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
imm9[9] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
imm9[10] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
imm9[11] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
imm9[12] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
imm9[13] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
imm9[14] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
imm9[15] <= imm9.DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc_in[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_in[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_in[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_in[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_in[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_in[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_in[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_in[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_in[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_in[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_in[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_in[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_in[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_in[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_in[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|instr_decode:stage2|sign_extend7:se7
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[9].DATAIN
input[8] => output[8].DATAIN
input[8] => output[15].DATAIN
input[8] => output[14].DATAIN
input[8] => output[13].DATAIN
input[8] => output[12].DATAIN
input[8] => output[11].DATAIN
input[8] => output[10].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[8].DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|instr_decode:stage2|sign_extend10:se10
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[6].DATAIN
input[5] => output[5].DATAIN
input[5] => output[15].DATAIN
input[5] => output[14].DATAIN
input[5] => output[13].DATAIN
input[5] => output[12].DATAIN
input[5] => output[11].DATAIN
input[5] => output[10].DATAIN
input[5] => output[9].DATAIN
input[5] => output[8].DATAIN
input[5] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[5].DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|instr_decode:stage2|pad7:p7
input[0] => output[7].DATAIN
input[1] => output[8].DATAIN
input[2] => output[9].DATAIN
input[3] => output[10].DATAIN
input[4] => output[11].DATAIN
input[5] => output[12].DATAIN
input[6] => output[13].DATAIN
input[7] => output[14].DATAIN
input[8] => output[15].DATAIN
output[0] <= <GND>
output[1] <= <GND>
output[2] <= <GND>
output[3] <= <GND>
output[4] <= <GND>
output[5] <= <GND>
output[6] <= <GND>
output[7] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[8].DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2
clk => imm9_out[0]~reg0.CLK
clk => imm9_out[1]~reg0.CLK
clk => imm9_out[2]~reg0.CLK
clk => imm9_out[3]~reg0.CLK
clk => imm9_out[4]~reg0.CLK
clk => imm9_out[5]~reg0.CLK
clk => imm9_out[6]~reg0.CLK
clk => imm9_out[7]~reg0.CLK
clk => imm9_out[8]~reg0.CLK
clk => imm9_out[9]~reg0.CLK
clk => imm9_out[10]~reg0.CLK
clk => imm9_out[11]~reg0.CLK
clk => imm9_out[12]~reg0.CLK
clk => imm9_out[13]~reg0.CLK
clk => imm9_out[14]~reg0.CLK
clk => imm9_out[15]~reg0.CLK
clk => imm6_out[0]~reg0.CLK
clk => imm6_out[1]~reg0.CLK
clk => imm6_out[2]~reg0.CLK
clk => imm6_out[3]~reg0.CLK
clk => imm6_out[4]~reg0.CLK
clk => imm6_out[5]~reg0.CLK
clk => imm6_out[6]~reg0.CLK
clk => imm6_out[7]~reg0.CLK
clk => imm6_out[8]~reg0.CLK
clk => imm6_out[9]~reg0.CLK
clk => imm6_out[10]~reg0.CLK
clk => imm6_out[11]~reg0.CLK
clk => imm6_out[12]~reg0.CLK
clk => imm6_out[13]~reg0.CLK
clk => imm6_out[14]~reg0.CLK
clk => imm6_out[15]~reg0.CLK
clk => cond_out[0]~reg0.CLK
clk => cond_out[1]~reg0.CLK
clk => rc_out[0]~reg0.CLK
clk => rc_out[1]~reg0.CLK
clk => rc_out[2]~reg0.CLK
clk => rb_out[0]~reg0.CLK
clk => rb_out[1]~reg0.CLK
clk => rb_out[2]~reg0.CLK
clk => ra_out[0]~reg0.CLK
clk => ra_out[1]~reg0.CLK
clk => ra_out[2]~reg0.CLK
clk => opcode_out[0]~reg0.CLK
clk => opcode_out[1]~reg0.CLK
clk => opcode_out[2]~reg0.CLK
clk => opcode_out[3]~reg0.CLK
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
reset => imm9_out[0]~reg0.PRESET
reset => imm9_out[1]~reg0.PRESET
reset => imm9_out[2]~reg0.PRESET
reset => imm9_out[3]~reg0.PRESET
reset => imm9_out[4]~reg0.PRESET
reset => imm9_out[5]~reg0.PRESET
reset => imm9_out[6]~reg0.PRESET
reset => imm9_out[7]~reg0.PRESET
reset => imm9_out[8]~reg0.PRESET
reset => imm9_out[9]~reg0.PRESET
reset => imm9_out[10]~reg0.PRESET
reset => imm9_out[11]~reg0.PRESET
reset => imm9_out[12]~reg0.PRESET
reset => imm9_out[13]~reg0.PRESET
reset => imm9_out[14]~reg0.PRESET
reset => imm9_out[15]~reg0.PRESET
reset => imm6_out[0]~reg0.PRESET
reset => imm6_out[1]~reg0.PRESET
reset => imm6_out[2]~reg0.PRESET
reset => imm6_out[3]~reg0.PRESET
reset => imm6_out[4]~reg0.PRESET
reset => imm6_out[5]~reg0.PRESET
reset => imm6_out[6]~reg0.PRESET
reset => imm6_out[7]~reg0.PRESET
reset => imm6_out[8]~reg0.PRESET
reset => imm6_out[9]~reg0.PRESET
reset => imm6_out[10]~reg0.PRESET
reset => imm6_out[11]~reg0.PRESET
reset => imm6_out[12]~reg0.PRESET
reset => imm6_out[13]~reg0.PRESET
reset => imm6_out[14]~reg0.PRESET
reset => imm6_out[15]~reg0.PRESET
reset => cond_out[0]~reg0.PRESET
reset => cond_out[1]~reg0.PRESET
reset => rc_out[0]~reg0.PRESET
reset => rc_out[1]~reg0.PRESET
reset => rc_out[2]~reg0.PRESET
reset => rb_out[0]~reg0.PRESET
reset => rb_out[1]~reg0.PRESET
reset => rb_out[2]~reg0.PRESET
reset => ra_out[0]~reg0.PRESET
reset => ra_out[1]~reg0.PRESET
reset => ra_out[2]~reg0.PRESET
reset => opcode_out[0]~reg0.PRESET
reset => opcode_out[1]~reg0.PRESET
reset => opcode_out[2]~reg0.PRESET
reset => opcode_out[3]~reg0.PRESET
reset => pc_out[0]~reg0.PRESET
reset => pc_out[1]~reg0.PRESET
reset => pc_out[2]~reg0.PRESET
reset => pc_out[3]~reg0.PRESET
reset => pc_out[4]~reg0.PRESET
reset => pc_out[5]~reg0.PRESET
reset => pc_out[6]~reg0.PRESET
reset => pc_out[7]~reg0.PRESET
reset => pc_out[8]~reg0.PRESET
reset => pc_out[9]~reg0.PRESET
reset => pc_out[10]~reg0.PRESET
reset => pc_out[11]~reg0.PRESET
reset => pc_out[12]~reg0.PRESET
reset => pc_out[13]~reg0.PRESET
reset => pc_out[14]~reg0.PRESET
reset => pc_out[15]~reg0.PRESET
write_enable => reg_data8[0].LATCH_ENABLE
write_enable => reg_data8[1].LATCH_ENABLE
write_enable => reg_data8[2].LATCH_ENABLE
write_enable => reg_data8[3].LATCH_ENABLE
write_enable => reg_data8[4].LATCH_ENABLE
write_enable => reg_data8[5].LATCH_ENABLE
write_enable => reg_data8[6].LATCH_ENABLE
write_enable => reg_data8[7].LATCH_ENABLE
write_enable => reg_data8[8].LATCH_ENABLE
write_enable => reg_data8[9].LATCH_ENABLE
write_enable => reg_data8[10].LATCH_ENABLE
write_enable => reg_data8[11].LATCH_ENABLE
write_enable => reg_data8[12].LATCH_ENABLE
write_enable => reg_data8[13].LATCH_ENABLE
write_enable => reg_data8[14].LATCH_ENABLE
write_enable => reg_data8[15].LATCH_ENABLE
write_enable => reg_data7[0].LATCH_ENABLE
write_enable => reg_data7[1].LATCH_ENABLE
write_enable => reg_data7[2].LATCH_ENABLE
write_enable => reg_data7[3].LATCH_ENABLE
write_enable => reg_data7[4].LATCH_ENABLE
write_enable => reg_data7[5].LATCH_ENABLE
write_enable => reg_data7[6].LATCH_ENABLE
write_enable => reg_data7[7].LATCH_ENABLE
write_enable => reg_data7[8].LATCH_ENABLE
write_enable => reg_data7[9].LATCH_ENABLE
write_enable => reg_data7[10].LATCH_ENABLE
write_enable => reg_data7[11].LATCH_ENABLE
write_enable => reg_data7[12].LATCH_ENABLE
write_enable => reg_data7[13].LATCH_ENABLE
write_enable => reg_data7[14].LATCH_ENABLE
write_enable => reg_data7[15].LATCH_ENABLE
write_enable => reg_data6[0].LATCH_ENABLE
write_enable => reg_data6[1].LATCH_ENABLE
write_enable => reg_data5[0].LATCH_ENABLE
write_enable => reg_data5[1].LATCH_ENABLE
write_enable => reg_data5[2].LATCH_ENABLE
write_enable => reg_data4[0].LATCH_ENABLE
write_enable => reg_data4[1].LATCH_ENABLE
write_enable => reg_data4[2].LATCH_ENABLE
write_enable => reg_data3[0].LATCH_ENABLE
write_enable => reg_data3[1].LATCH_ENABLE
write_enable => reg_data3[2].LATCH_ENABLE
write_enable => reg_data2[0].LATCH_ENABLE
write_enable => reg_data2[1].LATCH_ENABLE
write_enable => reg_data2[2].LATCH_ENABLE
write_enable => reg_data2[3].LATCH_ENABLE
write_enable => reg_data1[0].LATCH_ENABLE
write_enable => reg_data1[1].LATCH_ENABLE
write_enable => reg_data1[2].LATCH_ENABLE
write_enable => reg_data1[3].LATCH_ENABLE
write_enable => reg_data1[4].LATCH_ENABLE
write_enable => reg_data1[5].LATCH_ENABLE
write_enable => reg_data1[6].LATCH_ENABLE
write_enable => reg_data1[7].LATCH_ENABLE
write_enable => reg_data1[8].LATCH_ENABLE
write_enable => reg_data1[9].LATCH_ENABLE
write_enable => reg_data1[10].LATCH_ENABLE
write_enable => reg_data1[11].LATCH_ENABLE
write_enable => reg_data1[12].LATCH_ENABLE
write_enable => reg_data1[13].LATCH_ENABLE
write_enable => reg_data1[14].LATCH_ENABLE
write_enable => reg_data1[15].LATCH_ENABLE
pc_in[0] => reg_data1[0].DATAIN
pc_in[1] => reg_data1[1].DATAIN
pc_in[2] => reg_data1[2].DATAIN
pc_in[3] => reg_data1[3].DATAIN
pc_in[4] => reg_data1[4].DATAIN
pc_in[5] => reg_data1[5].DATAIN
pc_in[6] => reg_data1[6].DATAIN
pc_in[7] => reg_data1[7].DATAIN
pc_in[8] => reg_data1[8].DATAIN
pc_in[9] => reg_data1[9].DATAIN
pc_in[10] => reg_data1[10].DATAIN
pc_in[11] => reg_data1[11].DATAIN
pc_in[12] => reg_data1[12].DATAIN
pc_in[13] => reg_data1[13].DATAIN
pc_in[14] => reg_data1[14].DATAIN
pc_in[15] => reg_data1[15].DATAIN
opcode_in[0] => reg_data2[0].DATAIN
opcode_in[1] => reg_data2[1].DATAIN
opcode_in[2] => reg_data2[2].DATAIN
opcode_in[3] => reg_data2[3].DATAIN
ra_in[0] => reg_data3[0].DATAIN
ra_in[1] => reg_data3[1].DATAIN
ra_in[2] => reg_data3[2].DATAIN
rb_in[0] => reg_data4[0].DATAIN
rb_in[1] => reg_data4[1].DATAIN
rb_in[2] => reg_data4[2].DATAIN
rc_in[0] => reg_data5[0].DATAIN
rc_in[1] => reg_data5[1].DATAIN
rc_in[2] => reg_data5[2].DATAIN
cond_in[0] => reg_data6[0].DATAIN
cond_in[1] => reg_data6[1].DATAIN
imm6_in[0] => reg_data7[0].DATAIN
imm6_in[1] => reg_data7[1].DATAIN
imm6_in[2] => reg_data7[2].DATAIN
imm6_in[3] => reg_data7[3].DATAIN
imm6_in[4] => reg_data7[4].DATAIN
imm6_in[5] => reg_data7[5].DATAIN
imm6_in[6] => reg_data7[6].DATAIN
imm6_in[7] => reg_data7[7].DATAIN
imm6_in[8] => reg_data7[8].DATAIN
imm6_in[9] => reg_data7[9].DATAIN
imm6_in[10] => reg_data7[10].DATAIN
imm6_in[11] => reg_data7[11].DATAIN
imm6_in[12] => reg_data7[12].DATAIN
imm6_in[13] => reg_data7[13].DATAIN
imm6_in[14] => reg_data7[14].DATAIN
imm6_in[15] => reg_data7[15].DATAIN
imm9_in[0] => reg_data8[0].DATAIN
imm9_in[1] => reg_data8[1].DATAIN
imm9_in[2] => reg_data8[2].DATAIN
imm9_in[3] => reg_data8[3].DATAIN
imm9_in[4] => reg_data8[4].DATAIN
imm9_in[5] => reg_data8[5].DATAIN
imm9_in[6] => reg_data8[6].DATAIN
imm9_in[7] => reg_data8[7].DATAIN
imm9_in[8] => reg_data8[8].DATAIN
imm9_in[9] => reg_data8[9].DATAIN
imm9_in[10] => reg_data8[10].DATAIN
imm9_in[11] => reg_data8[11].DATAIN
imm9_in[12] => reg_data8[12].DATAIN
imm9_in[13] => reg_data8[13].DATAIN
imm9_in[14] => reg_data8[14].DATAIN
imm9_in[15] => reg_data8[15].DATAIN
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[0] <= opcode_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[1] <= opcode_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[2] <= opcode_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[3] <= opcode_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[0] <= ra_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[1] <= ra_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[2] <= ra_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb_out[0] <= rb_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb_out[1] <= rb_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb_out[2] <= rb_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rc_out[0] <= rc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rc_out[1] <= rc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rc_out[2] <= rc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cond_out[0] <= cond_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cond_out[1] <= cond_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[0] <= imm6_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[1] <= imm6_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[2] <= imm6_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[3] <= imm6_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[4] <= imm6_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[5] <= imm6_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[6] <= imm6_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[7] <= imm6_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[8] <= imm6_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[9] <= imm6_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[10] <= imm6_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[11] <= imm6_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[12] <= imm6_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[13] <= imm6_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[14] <= imm6_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[15] <= imm6_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[0] <= imm9_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[1] <= imm9_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[2] <= imm9_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[3] <= imm9_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[4] <= imm9_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[5] <= imm9_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[6] <= imm9_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[7] <= imm9_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[8] <= imm9_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[9] <= imm9_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[10] <= imm9_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[11] <= imm9_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[12] <= imm9_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[13] <= imm9_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[14] <= imm9_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[15] <= imm9_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|reg_read:stage3
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
stall => ~NO_FANOUT~
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en1 => ra_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
fwd_en2 => rb_val_out.OUTPUTSELECT
opcode_in[0] => opcode_out[0].DATAIN
opcode_in[0] => Equal0.IN3
opcode_in[0] => Equal1.IN3
opcode_in[0] => Equal2.IN2
opcode_in[1] => opcode_out[1].DATAIN
opcode_in[1] => Equal0.IN2
opcode_in[1] => Equal1.IN2
opcode_in[1] => Equal2.IN3
opcode_in[2] => opcode_out[2].DATAIN
opcode_in[2] => Equal0.IN1
opcode_in[2] => Equal1.IN1
opcode_in[2] => Equal2.IN1
opcode_in[3] => opcode_out[3].DATAIN
opcode_in[3] => Equal0.IN0
opcode_in[3] => Equal1.IN0
opcode_in[3] => Equal2.IN0
ra_in[0] => rc_out.DATAA
ra_in[1] => rc_out.DATAA
ra_in[2] => rc_out.DATAA
rb_in[0] => rc_out.DATAB
rb_in[1] => rc_out.DATAB
rb_in[2] => rc_out.DATAB
rc_in[0] => rc_out.DATAB
rc_in[1] => rc_out.DATAB
rc_in[2] => rc_out.DATAB
cond_in[0] => cond_out[0].DATAIN
cond_in[0] => Equal3.IN1
cond_in[1] => cond_out[1].DATAIN
cond_in[1] => Equal3.IN0
imm6_in[0] => imm6_out[0].DATAIN
imm6_in[1] => imm6_out[1].DATAIN
imm6_in[2] => imm6_out[2].DATAIN
imm6_in[3] => imm6_out[3].DATAIN
imm6_in[4] => imm6_out[4].DATAIN
imm6_in[5] => imm6_out[5].DATAIN
imm6_in[6] => imm6_out[6].DATAIN
imm6_in[7] => imm6_out[7].DATAIN
imm6_in[8] => imm6_out[8].DATAIN
imm6_in[9] => imm6_out[9].DATAIN
imm6_in[10] => imm6_out[10].DATAIN
imm6_in[11] => imm6_out[11].DATAIN
imm6_in[12] => imm6_out[12].DATAIN
imm6_in[13] => imm6_out[13].DATAIN
imm6_in[14] => imm6_out[14].DATAIN
imm6_in[15] => imm6_out[15].DATAIN
imm9_in[0] => imm9_out[0].DATAIN
imm9_in[1] => imm9_out[1].DATAIN
imm9_in[2] => imm9_out[2].DATAIN
imm9_in[3] => imm9_out[3].DATAIN
imm9_in[4] => imm9_out[4].DATAIN
imm9_in[5] => imm9_out[5].DATAIN
imm9_in[6] => imm9_out[6].DATAIN
imm9_in[7] => imm9_out[7].DATAIN
imm9_in[8] => imm9_out[8].DATAIN
imm9_in[9] => imm9_out[9].DATAIN
imm9_in[10] => imm9_out[10].DATAIN
imm9_in[11] => imm9_out[11].DATAIN
imm9_in[12] => imm9_out[12].DATAIN
imm9_in[13] => imm9_out[13].DATAIN
imm9_in[14] => imm9_out[14].DATAIN
imm9_in[15] => imm9_out[15].DATAIN
pc_in[0] => pc_out[0].DATAIN
pc_in[1] => pc_out[1].DATAIN
pc_in[2] => pc_out[2].DATAIN
pc_in[3] => pc_out[3].DATAIN
pc_in[4] => pc_out[4].DATAIN
pc_in[5] => pc_out[5].DATAIN
pc_in[6] => pc_out[6].DATAIN
pc_in[7] => pc_out[7].DATAIN
pc_in[8] => pc_out[8].DATAIN
pc_in[9] => pc_out[9].DATAIN
pc_in[10] => pc_out[10].DATAIN
pc_in[11] => pc_out[11].DATAIN
pc_in[12] => pc_out[12].DATAIN
pc_in[13] => pc_out[13].DATAIN
pc_in[14] => pc_out[14].DATAIN
pc_in[15] => pc_out[15].DATAIN
ra_val_in[0] => ra_val_out.DATAA
ra_val_in[1] => ra_val_out.DATAA
ra_val_in[2] => ra_val_out.DATAA
ra_val_in[3] => ra_val_out.DATAA
ra_val_in[4] => ra_val_out.DATAA
ra_val_in[5] => ra_val_out.DATAA
ra_val_in[6] => ra_val_out.DATAA
ra_val_in[7] => ra_val_out.DATAA
ra_val_in[8] => ra_val_out.DATAA
ra_val_in[9] => ra_val_out.DATAA
ra_val_in[10] => ra_val_out.DATAA
ra_val_in[11] => ra_val_out.DATAA
ra_val_in[12] => ra_val_out.DATAA
ra_val_in[13] => ra_val_out.DATAA
ra_val_in[14] => ra_val_out.DATAA
ra_val_in[15] => ra_val_out.DATAA
rb_val_in[0] => rb_val_out.DATAA
rb_val_in[0] => left_shift:lshift.input[0]
rb_val_in[1] => rb_val_out.DATAA
rb_val_in[1] => left_shift:lshift.input[1]
rb_val_in[2] => rb_val_out.DATAA
rb_val_in[2] => left_shift:lshift.input[2]
rb_val_in[3] => rb_val_out.DATAA
rb_val_in[3] => left_shift:lshift.input[3]
rb_val_in[4] => rb_val_out.DATAA
rb_val_in[4] => left_shift:lshift.input[4]
rb_val_in[5] => rb_val_out.DATAA
rb_val_in[5] => left_shift:lshift.input[5]
rb_val_in[6] => rb_val_out.DATAA
rb_val_in[6] => left_shift:lshift.input[6]
rb_val_in[7] => rb_val_out.DATAA
rb_val_in[7] => left_shift:lshift.input[7]
rb_val_in[8] => rb_val_out.DATAA
rb_val_in[8] => left_shift:lshift.input[8]
rb_val_in[9] => rb_val_out.DATAA
rb_val_in[9] => left_shift:lshift.input[9]
rb_val_in[10] => rb_val_out.DATAA
rb_val_in[10] => left_shift:lshift.input[10]
rb_val_in[11] => rb_val_out.DATAA
rb_val_in[11] => left_shift:lshift.input[11]
rb_val_in[12] => rb_val_out.DATAA
rb_val_in[12] => left_shift:lshift.input[12]
rb_val_in[13] => rb_val_out.DATAA
rb_val_in[13] => left_shift:lshift.input[13]
rb_val_in[14] => rb_val_out.DATAA
rb_val_in[14] => left_shift:lshift.input[14]
rb_val_in[15] => rb_val_out.DATAA
rb_val_in[15] => left_shift:lshift.input[15]
fwd_val1[0] => ra_val_out.DATAB
fwd_val1[1] => ra_val_out.DATAB
fwd_val1[2] => ra_val_out.DATAB
fwd_val1[3] => ra_val_out.DATAB
fwd_val1[4] => ra_val_out.DATAB
fwd_val1[5] => ra_val_out.DATAB
fwd_val1[6] => ra_val_out.DATAB
fwd_val1[7] => ra_val_out.DATAB
fwd_val1[8] => ra_val_out.DATAB
fwd_val1[9] => ra_val_out.DATAB
fwd_val1[10] => ra_val_out.DATAB
fwd_val1[11] => ra_val_out.DATAB
fwd_val1[12] => ra_val_out.DATAB
fwd_val1[13] => ra_val_out.DATAB
fwd_val1[14] => ra_val_out.DATAB
fwd_val1[15] => ra_val_out.DATAB
fwd_val2[0] => rb_val_out.DATAB
fwd_val2[1] => rb_val_out.DATAB
fwd_val2[2] => rb_val_out.DATAB
fwd_val2[3] => rb_val_out.DATAB
fwd_val2[4] => rb_val_out.DATAB
fwd_val2[5] => rb_val_out.DATAB
fwd_val2[6] => rb_val_out.DATAB
fwd_val2[7] => rb_val_out.DATAB
fwd_val2[8] => rb_val_out.DATAB
fwd_val2[9] => rb_val_out.DATAB
fwd_val2[10] => rb_val_out.DATAB
fwd_val2[11] => rb_val_out.DATAB
fwd_val2[12] => rb_val_out.DATAB
fwd_val2[13] => rb_val_out.DATAB
fwd_val2[14] => rb_val_out.DATAB
fwd_val2[15] => rb_val_out.DATAB
opcode_out[0] <= opcode_in[0].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[1] <= opcode_in[1].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[2] <= opcode_in[2].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[3] <= opcode_in[3].DB_MAX_OUTPUT_PORT_TYPE
rc_out[0] <= rc_out.DB_MAX_OUTPUT_PORT_TYPE
rc_out[1] <= rc_out.DB_MAX_OUTPUT_PORT_TYPE
rc_out[2] <= rc_out.DB_MAX_OUTPUT_PORT_TYPE
cond_out[0] <= cond_in[0].DB_MAX_OUTPUT_PORT_TYPE
cond_out[1] <= cond_in[1].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[0] <= imm6_in[0].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[1] <= imm6_in[1].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[2] <= imm6_in[2].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[3] <= imm6_in[3].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[4] <= imm6_in[4].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[5] <= imm6_in[5].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[6] <= imm6_in[6].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[7] <= imm6_in[7].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[8] <= imm6_in[8].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[9] <= imm6_in[9].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[10] <= imm6_in[10].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[11] <= imm6_in[11].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[12] <= imm6_in[12].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[13] <= imm6_in[13].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[14] <= imm6_in[14].DB_MAX_OUTPUT_PORT_TYPE
imm6_out[15] <= imm6_in[15].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[0] <= imm9_in[0].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[1] <= imm9_in[1].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[2] <= imm9_in[2].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[3] <= imm9_in[3].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[4] <= imm9_in[4].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[5] <= imm9_in[5].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[6] <= imm9_in[6].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[7] <= imm9_in[7].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[8] <= imm9_in[8].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[9] <= imm9_in[9].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[10] <= imm9_in[10].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[11] <= imm9_in[11].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[12] <= imm9_in[12].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[13] <= imm9_in[13].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[14] <= imm9_in[14].DB_MAX_OUTPUT_PORT_TYPE
imm9_out[15] <= imm9_in[15].DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc_in[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_in[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_in[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_in[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_in[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_in[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_in[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_in[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_in[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_in[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_in[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_in[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_in[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_in[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_in[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_in[15].DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[0] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[1] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[2] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[3] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[4] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[5] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[6] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[7] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[8] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[9] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[10] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[11] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[12] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[13] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[14] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
ra_val_out[15] <= ra_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[0] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[1] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[2] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[3] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[4] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[5] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[6] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[7] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[8] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[9] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[10] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[11] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[12] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[13] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[14] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE
rb_val_out[15] <= rb_val_out.DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|reg_read:stage3|left_shift:lshift
input[0] => output[1].DATAIN
input[1] => output[2].DATAIN
input[2] => output[3].DATAIN
input[3] => output[4].DATAIN
input[4] => output[5].DATAIN
input[5] => output[6].DATAIN
input[6] => output[7].DATAIN
input[7] => output[8].DATAIN
input[8] => output[9].DATAIN
input[9] => output[10].DATAIN
input[10] => output[11].DATAIN
input[11] => output[12].DATAIN
input[12] => output[13].DATAIN
input[13] => output[14].DATAIN
input[14] => output[15].DATAIN
input[15] => ~NO_FANOUT~
output[0] <= <GND>
output[1] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[14].DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|register_file:rf
A1[0] => Equal8.IN2
A1[0] => Equal9.IN0
A1[0] => Equal10.IN2
A1[0] => Equal11.IN1
A1[0] => Equal12.IN2
A1[0] => Equal13.IN1
A1[0] => Equal14.IN2
A1[0] => Equal15.IN2
A1[1] => Equal8.IN1
A1[1] => Equal9.IN2
A1[1] => Equal10.IN0
A1[1] => Equal11.IN0
A1[1] => Equal12.IN1
A1[1] => Equal13.IN2
A1[1] => Equal14.IN1
A1[1] => Equal15.IN1
A1[2] => Equal8.IN0
A1[2] => Equal9.IN1
A1[2] => Equal10.IN1
A1[2] => Equal11.IN2
A1[2] => Equal12.IN0
A1[2] => Equal13.IN0
A1[2] => Equal14.IN0
A1[2] => Equal15.IN0
A2[0] => Equal16.IN2
A2[0] => Equal17.IN0
A2[0] => Equal18.IN2
A2[0] => Equal19.IN1
A2[0] => Equal20.IN2
A2[0] => Equal21.IN1
A2[0] => Equal22.IN2
A2[0] => Equal23.IN2
A2[1] => Equal16.IN1
A2[1] => Equal17.IN2
A2[1] => Equal18.IN0
A2[1] => Equal19.IN0
A2[1] => Equal20.IN1
A2[1] => Equal21.IN2
A2[1] => Equal22.IN1
A2[1] => Equal23.IN1
A2[2] => Equal16.IN0
A2[2] => Equal17.IN1
A2[2] => Equal18.IN1
A2[2] => Equal19.IN2
A2[2] => Equal20.IN0
A2[2] => Equal21.IN0
A2[2] => Equal22.IN0
A2[2] => Equal23.IN0
A3[0] => Equal0.IN2
A3[0] => Equal1.IN0
A3[0] => Equal2.IN2
A3[0] => Equal3.IN1
A3[0] => Equal4.IN2
A3[0] => Equal5.IN1
A3[0] => Equal6.IN2
A3[0] => Equal7.IN2
A3[1] => Equal0.IN1
A3[1] => Equal1.IN2
A3[1] => Equal2.IN0
A3[1] => Equal3.IN0
A3[1] => Equal4.IN1
A3[1] => Equal5.IN2
A3[1] => Equal6.IN1
A3[1] => Equal7.IN1
A3[2] => Equal0.IN0
A3[2] => Equal1.IN1
A3[2] => Equal2.IN1
A3[2] => Equal3.IN2
A3[2] => Equal4.IN0
A3[2] => Equal5.IN0
A3[2] => Equal6.IN0
A3[2] => Equal7.IN0
D3[0] => R0.DATAB
D3[0] => R1.DATAB
D3[0] => R2.DATAB
D3[0] => R3.DATAB
D3[0] => R4.DATAB
D3[0] => R5.DATAB
D3[0] => R6.DATAB
D3[0] => R7.DATAB
D3[1] => R0.DATAB
D3[1] => R1.DATAB
D3[1] => R2.DATAB
D3[1] => R3.DATAB
D3[1] => R4.DATAB
D3[1] => R5.DATAB
D3[1] => R6.DATAB
D3[1] => R7.DATAB
D3[2] => R0.DATAB
D3[2] => R1.DATAB
D3[2] => R2.DATAB
D3[2] => R3.DATAB
D3[2] => R4.DATAB
D3[2] => R5.DATAB
D3[2] => R6.DATAB
D3[2] => R7.DATAB
D3[3] => R0.DATAB
D3[3] => R1.DATAB
D3[3] => R2.DATAB
D3[3] => R3.DATAB
D3[3] => R4.DATAB
D3[3] => R5.DATAB
D3[3] => R6.DATAB
D3[3] => R7.DATAB
D3[4] => R0.DATAB
D3[4] => R1.DATAB
D3[4] => R2.DATAB
D3[4] => R3.DATAB
D3[4] => R4.DATAB
D3[4] => R5.DATAB
D3[4] => R6.DATAB
D3[4] => R7.DATAB
D3[5] => R0.DATAB
D3[5] => R1.DATAB
D3[5] => R2.DATAB
D3[5] => R3.DATAB
D3[5] => R4.DATAB
D3[5] => R5.DATAB
D3[5] => R6.DATAB
D3[5] => R7.DATAB
D3[6] => R0.DATAB
D3[6] => R1.DATAB
D3[6] => R2.DATAB
D3[6] => R3.DATAB
D3[6] => R4.DATAB
D3[6] => R5.DATAB
D3[6] => R6.DATAB
D3[6] => R7.DATAB
D3[7] => R0.DATAB
D3[7] => R1.DATAB
D3[7] => R2.DATAB
D3[7] => R3.DATAB
D3[7] => R4.DATAB
D3[7] => R5.DATAB
D3[7] => R6.DATAB
D3[7] => R7.DATAB
D3[8] => R0.DATAB
D3[8] => R1.DATAB
D3[8] => R2.DATAB
D3[8] => R3.DATAB
D3[8] => R4.DATAB
D3[8] => R5.DATAB
D3[8] => R6.DATAB
D3[8] => R7.DATAB
D3[9] => R0.DATAB
D3[9] => R1.DATAB
D3[9] => R2.DATAB
D3[9] => R3.DATAB
D3[9] => R4.DATAB
D3[9] => R5.DATAB
D3[9] => R6.DATAB
D3[9] => R7.DATAB
D3[10] => R0.DATAB
D3[10] => R1.DATAB
D3[10] => R2.DATAB
D3[10] => R3.DATAB
D3[10] => R4.DATAB
D3[10] => R5.DATAB
D3[10] => R6.DATAB
D3[10] => R7.DATAB
D3[11] => R0.DATAB
D3[11] => R1.DATAB
D3[11] => R2.DATAB
D3[11] => R3.DATAB
D3[11] => R4.DATAB
D3[11] => R5.DATAB
D3[11] => R6.DATAB
D3[11] => R7.DATAB
D3[12] => R0.DATAB
D3[12] => R1.DATAB
D3[12] => R2.DATAB
D3[12] => R3.DATAB
D3[12] => R4.DATAB
D3[12] => R5.DATAB
D3[12] => R6.DATAB
D3[12] => R7.DATAB
D3[13] => R0.DATAB
D3[13] => R1.DATAB
D3[13] => R2.DATAB
D3[13] => R3.DATAB
D3[13] => R4.DATAB
D3[13] => R5.DATAB
D3[13] => R6.DATAB
D3[13] => R7.DATAB
D3[14] => R0.DATAB
D3[14] => R1.DATAB
D3[14] => R2.DATAB
D3[14] => R3.DATAB
D3[14] => R4.DATAB
D3[14] => R5.DATAB
D3[14] => R6.DATAB
D3[14] => R7.DATAB
D3[15] => R0.DATAB
D3[15] => R1.DATAB
D3[15] => R2.DATAB
D3[15] => R3.DATAB
D3[15] => R4.DATAB
D3[15] => R5.DATAB
D3[15] => R6.DATAB
D3[15] => R7.DATAB
PC[0] => R7.DATAB
PC[1] => R7.DATAB
PC[2] => R7.DATAB
PC[3] => R7.DATAB
PC[4] => R7.DATAB
PC[5] => R7.DATAB
PC[6] => R7.DATAB
PC[7] => R7.DATAB
PC[8] => R7.DATAB
PC[9] => R7.DATAB
PC[10] => R7.DATAB
PC[11] => R7.DATAB
PC[12] => R7.DATAB
PC[13] => R7.DATAB
PC[14] => R7.DATAB
PC[15] => R7.DATAB
write_enable => R7.OUTPUTSELECT
write_enable => R7.OUTPUTSELECT
write_enable => R7.OUTPUTSELECT
write_enable => R7.OUTPUTSELECT
write_enable => R7.OUTPUTSELECT
write_enable => R7.OUTPUTSELECT
write_enable => R7.OUTPUTSELECT
write_enable => R7.OUTPUTSELECT
write_enable => R7.OUTPUTSELECT
write_enable => R7.OUTPUTSELECT
write_enable => R7.OUTPUTSELECT
write_enable => R7.OUTPUTSELECT
write_enable => R7.OUTPUTSELECT
write_enable => R7.OUTPUTSELECT
write_enable => R7.OUTPUTSELECT
write_enable => R7.OUTPUTSELECT
write_enable => R0[15].ENA
write_enable => R0[14].ENA
write_enable => R0[13].ENA
write_enable => R0[12].ENA
write_enable => R0[11].ENA
write_enable => R0[10].ENA
write_enable => R0[9].ENA
write_enable => R0[8].ENA
write_enable => R0[7].ENA
write_enable => R0[6].ENA
write_enable => R0[5].ENA
write_enable => R0[4].ENA
write_enable => R0[3].ENA
write_enable => R0[2].ENA
write_enable => R0[1].ENA
write_enable => R0[0].ENA
write_enable => R1[15].ENA
write_enable => R1[14].ENA
write_enable => R1[13].ENA
write_enable => R1[12].ENA
write_enable => R1[11].ENA
write_enable => R1[10].ENA
write_enable => R1[9].ENA
write_enable => R1[8].ENA
write_enable => R1[7].ENA
write_enable => R1[6].ENA
write_enable => R1[5].ENA
write_enable => R1[4].ENA
write_enable => R1[3].ENA
write_enable => R1[2].ENA
write_enable => R1[1].ENA
write_enable => R1[0].ENA
write_enable => R2[15].ENA
write_enable => R2[14].ENA
write_enable => R2[13].ENA
write_enable => R2[12].ENA
write_enable => R2[11].ENA
write_enable => R2[10].ENA
write_enable => R2[9].ENA
write_enable => R2[8].ENA
write_enable => R2[7].ENA
write_enable => R2[6].ENA
write_enable => R2[5].ENA
write_enable => R2[4].ENA
write_enable => R2[3].ENA
write_enable => R2[2].ENA
write_enable => R2[1].ENA
write_enable => R2[0].ENA
write_enable => R3[15].ENA
write_enable => R3[14].ENA
write_enable => R3[13].ENA
write_enable => R3[12].ENA
write_enable => R3[11].ENA
write_enable => R3[10].ENA
write_enable => R3[9].ENA
write_enable => R3[8].ENA
write_enable => R3[7].ENA
write_enable => R3[6].ENA
write_enable => R3[5].ENA
write_enable => R3[4].ENA
write_enable => R3[3].ENA
write_enable => R3[2].ENA
write_enable => R3[1].ENA
write_enable => R3[0].ENA
write_enable => R4[15].ENA
write_enable => R4[14].ENA
write_enable => R4[13].ENA
write_enable => R4[12].ENA
write_enable => R4[11].ENA
write_enable => R4[10].ENA
write_enable => R4[9].ENA
write_enable => R4[8].ENA
write_enable => R4[7].ENA
write_enable => R4[6].ENA
write_enable => R4[5].ENA
write_enable => R4[4].ENA
write_enable => R4[3].ENA
write_enable => R4[2].ENA
write_enable => R4[1].ENA
write_enable => R4[0].ENA
write_enable => R5[15].ENA
write_enable => R5[14].ENA
write_enable => R5[13].ENA
write_enable => R5[12].ENA
write_enable => R5[11].ENA
write_enable => R5[10].ENA
write_enable => R5[9].ENA
write_enable => R5[8].ENA
write_enable => R5[7].ENA
write_enable => R5[6].ENA
write_enable => R5[5].ENA
write_enable => R5[4].ENA
write_enable => R5[3].ENA
write_enable => R5[2].ENA
write_enable => R5[1].ENA
write_enable => R5[0].ENA
write_enable => R6[15].ENA
write_enable => R6[14].ENA
write_enable => R6[13].ENA
write_enable => R6[12].ENA
write_enable => R6[11].ENA
write_enable => R6[10].ENA
write_enable => R6[9].ENA
write_enable => R6[8].ENA
write_enable => R6[7].ENA
write_enable => R6[6].ENA
write_enable => R6[5].ENA
write_enable => R6[4].ENA
write_enable => R6[3].ENA
write_enable => R6[2].ENA
write_enable => R6[1].ENA
write_enable => R6[0].ENA
write_pc => R7.OUTPUTSELECT
write_pc => R7.OUTPUTSELECT
write_pc => R7.OUTPUTSELECT
write_pc => R7.OUTPUTSELECT
write_pc => R7.OUTPUTSELECT
write_pc => R7.OUTPUTSELECT
write_pc => R7.OUTPUTSELECT
write_pc => R7.OUTPUTSELECT
write_pc => R7.OUTPUTSELECT
write_pc => R7.OUTPUTSELECT
write_pc => R7.OUTPUTSELECT
write_pc => R7.OUTPUTSELECT
write_pc => R7.OUTPUTSELECT
write_pc => R7.OUTPUTSELECT
write_pc => R7.OUTPUTSELECT
write_pc => R7.OUTPUTSELECT
read_enable => D2_temp[0].IN1
read_enable => D1_temp[0].IN1
read_enable => D2[0]$latch.LATCH_ENABLE
read_enable => D2[1]$latch.LATCH_ENABLE
read_enable => D2[2]$latch.LATCH_ENABLE
read_enable => D2[3]$latch.LATCH_ENABLE
read_enable => D2[4]$latch.LATCH_ENABLE
read_enable => D2[5]$latch.LATCH_ENABLE
read_enable => D2[6]$latch.LATCH_ENABLE
read_enable => D2[7]$latch.LATCH_ENABLE
read_enable => D2[8]$latch.LATCH_ENABLE
read_enable => D2[9]$latch.LATCH_ENABLE
read_enable => D2[10]$latch.LATCH_ENABLE
read_enable => D2[11]$latch.LATCH_ENABLE
read_enable => D2[12]$latch.LATCH_ENABLE
read_enable => D2[13]$latch.LATCH_ENABLE
read_enable => D2[14]$latch.LATCH_ENABLE
read_enable => D2[15]$latch.LATCH_ENABLE
read_enable => D1[0]$latch.LATCH_ENABLE
read_enable => D1[1]$latch.LATCH_ENABLE
read_enable => D1[2]$latch.LATCH_ENABLE
read_enable => D1[3]$latch.LATCH_ENABLE
read_enable => D1[4]$latch.LATCH_ENABLE
read_enable => D1[5]$latch.LATCH_ENABLE
read_enable => D1[6]$latch.LATCH_ENABLE
read_enable => D1[7]$latch.LATCH_ENABLE
read_enable => D1[8]$latch.LATCH_ENABLE
read_enable => D1[9]$latch.LATCH_ENABLE
read_enable => D1[10]$latch.LATCH_ENABLE
read_enable => D1[11]$latch.LATCH_ENABLE
read_enable => D1[12]$latch.LATCH_ENABLE
read_enable => D1[13]$latch.LATCH_ENABLE
read_enable => D1[14]$latch.LATCH_ENABLE
read_enable => D1[15]$latch.LATCH_ENABLE
reset => R7[0].ACLR
reset => R7[1].ACLR
reset => R7[2].ACLR
reset => R7[3].ACLR
reset => R7[4].ACLR
reset => R7[5].ACLR
reset => R7[6].ACLR
reset => R7[7].ACLR
reset => R7[8].ACLR
reset => R7[9].ACLR
reset => R7[10].ACLR
reset => R7[11].ACLR
reset => R7[12].ACLR
reset => R7[13].ACLR
reset => R7[14].ACLR
reset => R7[15].ACLR
reset => R6[0].ACLR
reset => R6[1].ACLR
reset => R6[2].ACLR
reset => R6[3].ACLR
reset => R6[4].ACLR
reset => R6[5].ACLR
reset => R6[6].ACLR
reset => R6[7].ACLR
reset => R6[8].ACLR
reset => R6[9].ACLR
reset => R6[10].ACLR
reset => R6[11].ACLR
reset => R6[12].ACLR
reset => R6[13].ACLR
reset => R6[14].ACLR
reset => R6[15].ACLR
reset => R5[0].ACLR
reset => R5[1].ACLR
reset => R5[2].ACLR
reset => R5[3].ACLR
reset => R5[4].ACLR
reset => R5[5].ACLR
reset => R5[6].ACLR
reset => R5[7].ACLR
reset => R5[8].ACLR
reset => R5[9].ACLR
reset => R5[10].ACLR
reset => R5[11].ACLR
reset => R5[12].ACLR
reset => R5[13].ACLR
reset => R5[14].ACLR
reset => R5[15].ACLR
reset => R4[0].ACLR
reset => R4[1].ACLR
reset => R4[2].ACLR
reset => R4[3].ACLR
reset => R4[4].ACLR
reset => R4[5].ACLR
reset => R4[6].ACLR
reset => R4[7].ACLR
reset => R4[8].ACLR
reset => R4[9].ACLR
reset => R4[10].ACLR
reset => R4[11].ACLR
reset => R4[12].ACLR
reset => R4[13].ACLR
reset => R4[14].ACLR
reset => R4[15].ACLR
reset => R3[0].ACLR
reset => R3[1].ACLR
reset => R3[2].ACLR
reset => R3[3].ACLR
reset => R3[4].ACLR
reset => R3[5].ACLR
reset => R3[6].ACLR
reset => R3[7].ACLR
reset => R3[8].ACLR
reset => R3[9].ACLR
reset => R3[10].ACLR
reset => R3[11].ACLR
reset => R3[12].ACLR
reset => R3[13].ACLR
reset => R3[14].ACLR
reset => R3[15].ACLR
reset => R2[0].ACLR
reset => R2[1].ACLR
reset => R2[2].ACLR
reset => R2[3].ACLR
reset => R2[4].ACLR
reset => R2[5].ACLR
reset => R2[6].ACLR
reset => R2[7].ACLR
reset => R2[8].ACLR
reset => R2[9].ACLR
reset => R2[10].ACLR
reset => R2[11].ACLR
reset => R2[12].ACLR
reset => R2[13].ACLR
reset => R2[14].ACLR
reset => R2[15].ACLR
reset => R1[0].ACLR
reset => R1[1].ACLR
reset => R1[2].ACLR
reset => R1[3].ACLR
reset => R1[4].ACLR
reset => R1[5].ACLR
reset => R1[6].ACLR
reset => R1[7].ACLR
reset => R1[8].ACLR
reset => R1[9].ACLR
reset => R1[10].ACLR
reset => R1[11].ACLR
reset => R1[12].ACLR
reset => R1[13].ACLR
reset => R1[14].ACLR
reset => R1[15].ACLR
reset => R0[0].ACLR
reset => R0[1].ACLR
reset => R0[2].ACLR
reset => R0[3].ACLR
reset => R0[4].ACLR
reset => R0[5].ACLR
reset => R0[6].ACLR
reset => R0[7].ACLR
reset => R0[8].ACLR
reset => R0[9].ACLR
reset => R0[10].ACLR
reset => R0[11].ACLR
reset => R0[12].ACLR
reset => R0[13].ACLR
reset => R0[14].ACLR
reset => R0[15].ACLR
clk => R7[0].CLK
clk => R7[1].CLK
clk => R7[2].CLK
clk => R7[3].CLK
clk => R7[4].CLK
clk => R7[5].CLK
clk => R7[6].CLK
clk => R7[7].CLK
clk => R7[8].CLK
clk => R7[9].CLK
clk => R7[10].CLK
clk => R7[11].CLK
clk => R7[12].CLK
clk => R7[13].CLK
clk => R7[14].CLK
clk => R7[15].CLK
clk => R6[0].CLK
clk => R6[1].CLK
clk => R6[2].CLK
clk => R6[3].CLK
clk => R6[4].CLK
clk => R6[5].CLK
clk => R6[6].CLK
clk => R6[7].CLK
clk => R6[8].CLK
clk => R6[9].CLK
clk => R6[10].CLK
clk => R6[11].CLK
clk => R6[12].CLK
clk => R6[13].CLK
clk => R6[14].CLK
clk => R6[15].CLK
clk => R5[0].CLK
clk => R5[1].CLK
clk => R5[2].CLK
clk => R5[3].CLK
clk => R5[4].CLK
clk => R5[5].CLK
clk => R5[6].CLK
clk => R5[7].CLK
clk => R5[8].CLK
clk => R5[9].CLK
clk => R5[10].CLK
clk => R5[11].CLK
clk => R5[12].CLK
clk => R5[13].CLK
clk => R5[14].CLK
clk => R5[15].CLK
clk => R4[0].CLK
clk => R4[1].CLK
clk => R4[2].CLK
clk => R4[3].CLK
clk => R4[4].CLK
clk => R4[5].CLK
clk => R4[6].CLK
clk => R4[7].CLK
clk => R4[8].CLK
clk => R4[9].CLK
clk => R4[10].CLK
clk => R4[11].CLK
clk => R4[12].CLK
clk => R4[13].CLK
clk => R4[14].CLK
clk => R4[15].CLK
clk => R3[0].CLK
clk => R3[1].CLK
clk => R3[2].CLK
clk => R3[3].CLK
clk => R3[4].CLK
clk => R3[5].CLK
clk => R3[6].CLK
clk => R3[7].CLK
clk => R3[8].CLK
clk => R3[9].CLK
clk => R3[10].CLK
clk => R3[11].CLK
clk => R3[12].CLK
clk => R3[13].CLK
clk => R3[14].CLK
clk => R3[15].CLK
clk => R2[0].CLK
clk => R2[1].CLK
clk => R2[2].CLK
clk => R2[3].CLK
clk => R2[4].CLK
clk => R2[5].CLK
clk => R2[6].CLK
clk => R2[7].CLK
clk => R2[8].CLK
clk => R2[9].CLK
clk => R2[10].CLK
clk => R2[11].CLK
clk => R2[12].CLK
clk => R2[13].CLK
clk => R2[14].CLK
clk => R2[15].CLK
clk => R1[0].CLK
clk => R1[1].CLK
clk => R1[2].CLK
clk => R1[3].CLK
clk => R1[4].CLK
clk => R1[5].CLK
clk => R1[6].CLK
clk => R1[7].CLK
clk => R1[8].CLK
clk => R1[9].CLK
clk => R1[10].CLK
clk => R1[11].CLK
clk => R1[12].CLK
clk => R1[13].CLK
clk => R1[14].CLK
clk => R1[15].CLK
clk => R0[0].CLK
clk => R0[1].CLK
clk => R0[2].CLK
clk => R0[3].CLK
clk => R0[4].CLK
clk => R0[5].CLK
clk => R0[6].CLK
clk => R0[7].CLK
clk => R0[8].CLK
clk => R0[9].CLK
clk => R0[10].CLK
clk => R0[11].CLK
clk => R0[12].CLK
clk => R0[13].CLK
clk => R0[14].CLK
clk => R0[15].CLK
D1[0] <= D1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[1] <= D1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[2] <= D1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[3] <= D1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[4] <= D1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[5] <= D1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[6] <= D1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[7] <= D1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[8] <= D1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[9] <= D1[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[10] <= D1[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[11] <= D1[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[12] <= D1[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[13] <= D1[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[14] <= D1[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[15] <= D1[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[0] <= D2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[1] <= D2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[2] <= D2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[3] <= D2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[4] <= D2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[5] <= D2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[6] <= D2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[7] <= D2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[8] <= D2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[9] <= D2[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[10] <= D2[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[11] <= D2[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[12] <= D2[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[13] <= D2[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[14] <= D2[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[15] <= D2[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
R7_PC[0] <= R7[0].DB_MAX_OUTPUT_PORT_TYPE
R7_PC[1] <= R7[1].DB_MAX_OUTPUT_PORT_TYPE
R7_PC[2] <= R7[2].DB_MAX_OUTPUT_PORT_TYPE
R7_PC[3] <= R7[3].DB_MAX_OUTPUT_PORT_TYPE
R7_PC[4] <= R7[4].DB_MAX_OUTPUT_PORT_TYPE
R7_PC[5] <= R7[5].DB_MAX_OUTPUT_PORT_TYPE
R7_PC[6] <= R7[6].DB_MAX_OUTPUT_PORT_TYPE
R7_PC[7] <= R7[7].DB_MAX_OUTPUT_PORT_TYPE
R7_PC[8] <= R7[8].DB_MAX_OUTPUT_PORT_TYPE
R7_PC[9] <= R7[9].DB_MAX_OUTPUT_PORT_TYPE
R7_PC[10] <= R7[10].DB_MAX_OUTPUT_PORT_TYPE
R7_PC[11] <= R7[11].DB_MAX_OUTPUT_PORT_TYPE
R7_PC[12] <= R7[12].DB_MAX_OUTPUT_PORT_TYPE
R7_PC[13] <= R7[13].DB_MAX_OUTPUT_PORT_TYPE
R7_PC[14] <= R7[14].DB_MAX_OUTPUT_PORT_TYPE
R7_PC[15] <= R7[15].DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3
clk => imm9_out[0]~reg0.CLK
clk => imm9_out[1]~reg0.CLK
clk => imm9_out[2]~reg0.CLK
clk => imm9_out[3]~reg0.CLK
clk => imm9_out[4]~reg0.CLK
clk => imm9_out[5]~reg0.CLK
clk => imm9_out[6]~reg0.CLK
clk => imm9_out[7]~reg0.CLK
clk => imm9_out[8]~reg0.CLK
clk => imm9_out[9]~reg0.CLK
clk => imm9_out[10]~reg0.CLK
clk => imm9_out[11]~reg0.CLK
clk => imm9_out[12]~reg0.CLK
clk => imm9_out[13]~reg0.CLK
clk => imm9_out[14]~reg0.CLK
clk => imm9_out[15]~reg0.CLK
clk => imm6_out[0]~reg0.CLK
clk => imm6_out[1]~reg0.CLK
clk => imm6_out[2]~reg0.CLK
clk => imm6_out[3]~reg0.CLK
clk => imm6_out[4]~reg0.CLK
clk => imm6_out[5]~reg0.CLK
clk => imm6_out[6]~reg0.CLK
clk => imm6_out[7]~reg0.CLK
clk => imm6_out[8]~reg0.CLK
clk => imm6_out[9]~reg0.CLK
clk => imm6_out[10]~reg0.CLK
clk => imm6_out[11]~reg0.CLK
clk => imm6_out[12]~reg0.CLK
clk => imm6_out[13]~reg0.CLK
clk => imm6_out[14]~reg0.CLK
clk => imm6_out[15]~reg0.CLK
clk => cond_out[0]~reg0.CLK
clk => cond_out[1]~reg0.CLK
clk => rc_out[0]~reg0.CLK
clk => rc_out[1]~reg0.CLK
clk => rc_out[2]~reg0.CLK
clk => rb[0]~reg0.CLK
clk => rb[1]~reg0.CLK
clk => rb[2]~reg0.CLK
clk => rb[3]~reg0.CLK
clk => rb[4]~reg0.CLK
clk => rb[5]~reg0.CLK
clk => rb[6]~reg0.CLK
clk => rb[7]~reg0.CLK
clk => rb[8]~reg0.CLK
clk => rb[9]~reg0.CLK
clk => rb[10]~reg0.CLK
clk => rb[11]~reg0.CLK
clk => rb[12]~reg0.CLK
clk => rb[13]~reg0.CLK
clk => rb[14]~reg0.CLK
clk => rb[15]~reg0.CLK
clk => ra[0]~reg0.CLK
clk => ra[1]~reg0.CLK
clk => ra[2]~reg0.CLK
clk => ra[3]~reg0.CLK
clk => ra[4]~reg0.CLK
clk => ra[5]~reg0.CLK
clk => ra[6]~reg0.CLK
clk => ra[7]~reg0.CLK
clk => ra[8]~reg0.CLK
clk => ra[9]~reg0.CLK
clk => ra[10]~reg0.CLK
clk => ra[11]~reg0.CLK
clk => ra[12]~reg0.CLK
clk => ra[13]~reg0.CLK
clk => ra[14]~reg0.CLK
clk => ra[15]~reg0.CLK
clk => opcode_out[0]~reg0.CLK
clk => opcode_out[1]~reg0.CLK
clk => opcode_out[2]~reg0.CLK
clk => opcode_out[3]~reg0.CLK
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
reset => imm9_out[0]~reg0.PRESET
reset => imm9_out[1]~reg0.PRESET
reset => imm9_out[2]~reg0.PRESET
reset => imm9_out[3]~reg0.PRESET
reset => imm9_out[4]~reg0.PRESET
reset => imm9_out[5]~reg0.PRESET
reset => imm9_out[6]~reg0.PRESET
reset => imm9_out[7]~reg0.PRESET
reset => imm9_out[8]~reg0.PRESET
reset => imm9_out[9]~reg0.PRESET
reset => imm9_out[10]~reg0.PRESET
reset => imm9_out[11]~reg0.PRESET
reset => imm9_out[12]~reg0.PRESET
reset => imm9_out[13]~reg0.PRESET
reset => imm9_out[14]~reg0.PRESET
reset => imm9_out[15]~reg0.PRESET
reset => imm6_out[0]~reg0.PRESET
reset => imm6_out[1]~reg0.PRESET
reset => imm6_out[2]~reg0.PRESET
reset => imm6_out[3]~reg0.PRESET
reset => imm6_out[4]~reg0.PRESET
reset => imm6_out[5]~reg0.PRESET
reset => imm6_out[6]~reg0.PRESET
reset => imm6_out[7]~reg0.PRESET
reset => imm6_out[8]~reg0.PRESET
reset => imm6_out[9]~reg0.PRESET
reset => imm6_out[10]~reg0.PRESET
reset => imm6_out[11]~reg0.PRESET
reset => imm6_out[12]~reg0.PRESET
reset => imm6_out[13]~reg0.PRESET
reset => imm6_out[14]~reg0.PRESET
reset => imm6_out[15]~reg0.PRESET
reset => cond_out[0]~reg0.PRESET
reset => cond_out[1]~reg0.PRESET
reset => rc_out[0]~reg0.PRESET
reset => rc_out[1]~reg0.PRESET
reset => rc_out[2]~reg0.PRESET
reset => rb[0]~reg0.PRESET
reset => rb[1]~reg0.PRESET
reset => rb[2]~reg0.PRESET
reset => rb[3]~reg0.PRESET
reset => rb[4]~reg0.PRESET
reset => rb[5]~reg0.PRESET
reset => rb[6]~reg0.PRESET
reset => rb[7]~reg0.PRESET
reset => rb[8]~reg0.PRESET
reset => rb[9]~reg0.PRESET
reset => rb[10]~reg0.PRESET
reset => rb[11]~reg0.PRESET
reset => rb[12]~reg0.PRESET
reset => rb[13]~reg0.PRESET
reset => rb[14]~reg0.PRESET
reset => rb[15]~reg0.PRESET
reset => ra[0]~reg0.PRESET
reset => ra[1]~reg0.PRESET
reset => ra[2]~reg0.PRESET
reset => ra[3]~reg0.PRESET
reset => ra[4]~reg0.PRESET
reset => ra[5]~reg0.PRESET
reset => ra[6]~reg0.PRESET
reset => ra[7]~reg0.PRESET
reset => ra[8]~reg0.PRESET
reset => ra[9]~reg0.PRESET
reset => ra[10]~reg0.PRESET
reset => ra[11]~reg0.PRESET
reset => ra[12]~reg0.PRESET
reset => ra[13]~reg0.PRESET
reset => ra[14]~reg0.PRESET
reset => ra[15]~reg0.PRESET
reset => opcode_out[0]~reg0.PRESET
reset => opcode_out[1]~reg0.PRESET
reset => opcode_out[2]~reg0.PRESET
reset => opcode_out[3]~reg0.PRESET
reset => pc_out[0]~reg0.PRESET
reset => pc_out[1]~reg0.PRESET
reset => pc_out[2]~reg0.PRESET
reset => pc_out[3]~reg0.PRESET
reset => pc_out[4]~reg0.PRESET
reset => pc_out[5]~reg0.PRESET
reset => pc_out[6]~reg0.PRESET
reset => pc_out[7]~reg0.PRESET
reset => pc_out[8]~reg0.PRESET
reset => pc_out[9]~reg0.PRESET
reset => pc_out[10]~reg0.PRESET
reset => pc_out[11]~reg0.PRESET
reset => pc_out[12]~reg0.PRESET
reset => pc_out[13]~reg0.PRESET
reset => pc_out[14]~reg0.PRESET
reset => pc_out[15]~reg0.PRESET
write_enable => reg_data8[0].LATCH_ENABLE
write_enable => reg_data8[1].LATCH_ENABLE
write_enable => reg_data8[2].LATCH_ENABLE
write_enable => reg_data7[0].LATCH_ENABLE
write_enable => reg_data7[1].LATCH_ENABLE
write_enable => reg_data6[0].LATCH_ENABLE
write_enable => reg_data6[1].LATCH_ENABLE
write_enable => reg_data6[2].LATCH_ENABLE
write_enable => reg_data6[3].LATCH_ENABLE
write_enable => reg_data6[4].LATCH_ENABLE
write_enable => reg_data6[5].LATCH_ENABLE
write_enable => reg_data6[6].LATCH_ENABLE
write_enable => reg_data6[7].LATCH_ENABLE
write_enable => reg_data6[8].LATCH_ENABLE
write_enable => reg_data6[9].LATCH_ENABLE
write_enable => reg_data6[10].LATCH_ENABLE
write_enable => reg_data6[11].LATCH_ENABLE
write_enable => reg_data6[12].LATCH_ENABLE
write_enable => reg_data6[13].LATCH_ENABLE
write_enable => reg_data6[14].LATCH_ENABLE
write_enable => reg_data6[15].LATCH_ENABLE
write_enable => reg_data5[0].LATCH_ENABLE
write_enable => reg_data5[1].LATCH_ENABLE
write_enable => reg_data5[2].LATCH_ENABLE
write_enable => reg_data5[3].LATCH_ENABLE
write_enable => reg_data5[4].LATCH_ENABLE
write_enable => reg_data5[5].LATCH_ENABLE
write_enable => reg_data5[6].LATCH_ENABLE
write_enable => reg_data5[7].LATCH_ENABLE
write_enable => reg_data5[8].LATCH_ENABLE
write_enable => reg_data5[9].LATCH_ENABLE
write_enable => reg_data5[10].LATCH_ENABLE
write_enable => reg_data5[11].LATCH_ENABLE
write_enable => reg_data5[12].LATCH_ENABLE
write_enable => reg_data5[13].LATCH_ENABLE
write_enable => reg_data5[14].LATCH_ENABLE
write_enable => reg_data5[15].LATCH_ENABLE
write_enable => reg_data4[0].LATCH_ENABLE
write_enable => reg_data4[1].LATCH_ENABLE
write_enable => reg_data4[2].LATCH_ENABLE
write_enable => reg_data4[3].LATCH_ENABLE
write_enable => reg_data3[0].LATCH_ENABLE
write_enable => reg_data3[1].LATCH_ENABLE
write_enable => reg_data3[2].LATCH_ENABLE
write_enable => reg_data3[3].LATCH_ENABLE
write_enable => reg_data3[4].LATCH_ENABLE
write_enable => reg_data3[5].LATCH_ENABLE
write_enable => reg_data3[6].LATCH_ENABLE
write_enable => reg_data3[7].LATCH_ENABLE
write_enable => reg_data3[8].LATCH_ENABLE
write_enable => reg_data3[9].LATCH_ENABLE
write_enable => reg_data3[10].LATCH_ENABLE
write_enable => reg_data3[11].LATCH_ENABLE
write_enable => reg_data3[12].LATCH_ENABLE
write_enable => reg_data3[13].LATCH_ENABLE
write_enable => reg_data3[14].LATCH_ENABLE
write_enable => reg_data3[15].LATCH_ENABLE
write_enable => reg_data2[0].LATCH_ENABLE
write_enable => reg_data2[1].LATCH_ENABLE
write_enable => reg_data2[2].LATCH_ENABLE
write_enable => reg_data2[3].LATCH_ENABLE
write_enable => reg_data2[4].LATCH_ENABLE
write_enable => reg_data2[5].LATCH_ENABLE
write_enable => reg_data2[6].LATCH_ENABLE
write_enable => reg_data2[7].LATCH_ENABLE
write_enable => reg_data2[8].LATCH_ENABLE
write_enable => reg_data2[9].LATCH_ENABLE
write_enable => reg_data2[10].LATCH_ENABLE
write_enable => reg_data2[11].LATCH_ENABLE
write_enable => reg_data2[12].LATCH_ENABLE
write_enable => reg_data2[13].LATCH_ENABLE
write_enable => reg_data2[14].LATCH_ENABLE
write_enable => reg_data2[15].LATCH_ENABLE
write_enable => reg_data1[0].LATCH_ENABLE
write_enable => reg_data1[1].LATCH_ENABLE
write_enable => reg_data1[2].LATCH_ENABLE
write_enable => reg_data1[3].LATCH_ENABLE
write_enable => reg_data1[4].LATCH_ENABLE
write_enable => reg_data1[5].LATCH_ENABLE
write_enable => reg_data1[6].LATCH_ENABLE
write_enable => reg_data1[7].LATCH_ENABLE
write_enable => reg_data1[8].LATCH_ENABLE
write_enable => reg_data1[9].LATCH_ENABLE
write_enable => reg_data1[10].LATCH_ENABLE
write_enable => reg_data1[11].LATCH_ENABLE
write_enable => reg_data1[12].LATCH_ENABLE
write_enable => reg_data1[13].LATCH_ENABLE
write_enable => reg_data1[14].LATCH_ENABLE
write_enable => reg_data1[15].LATCH_ENABLE
opcode_in[0] => reg_data4[0].DATAIN
opcode_in[1] => reg_data4[1].DATAIN
opcode_in[2] => reg_data4[2].DATAIN
opcode_in[3] => reg_data4[3].DATAIN
rc_in[0] => reg_data8[0].DATAIN
rc_in[1] => reg_data8[1].DATAIN
rc_in[2] => reg_data8[2].DATAIN
cond_in[0] => reg_data7[0].DATAIN
cond_in[1] => reg_data7[1].DATAIN
imm6_in[0] => reg_data6[0].DATAIN
imm6_in[1] => reg_data6[1].DATAIN
imm6_in[2] => reg_data6[2].DATAIN
imm6_in[3] => reg_data6[3].DATAIN
imm6_in[4] => reg_data6[4].DATAIN
imm6_in[5] => reg_data6[5].DATAIN
imm6_in[6] => reg_data6[6].DATAIN
imm6_in[7] => reg_data6[7].DATAIN
imm6_in[8] => reg_data6[8].DATAIN
imm6_in[9] => reg_data6[9].DATAIN
imm6_in[10] => reg_data6[10].DATAIN
imm6_in[11] => reg_data6[11].DATAIN
imm6_in[12] => reg_data6[12].DATAIN
imm6_in[13] => reg_data6[13].DATAIN
imm6_in[14] => reg_data6[14].DATAIN
imm6_in[15] => reg_data6[15].DATAIN
imm9_in[0] => reg_data5[0].DATAIN
imm9_in[1] => reg_data5[1].DATAIN
imm9_in[2] => reg_data5[2].DATAIN
imm9_in[3] => reg_data5[3].DATAIN
imm9_in[4] => reg_data5[4].DATAIN
imm9_in[5] => reg_data5[5].DATAIN
imm9_in[6] => reg_data5[6].DATAIN
imm9_in[7] => reg_data5[7].DATAIN
imm9_in[8] => reg_data5[8].DATAIN
imm9_in[9] => reg_data5[9].DATAIN
imm9_in[10] => reg_data5[10].DATAIN
imm9_in[11] => reg_data5[11].DATAIN
imm9_in[12] => reg_data5[12].DATAIN
imm9_in[13] => reg_data5[13].DATAIN
imm9_in[14] => reg_data5[14].DATAIN
imm9_in[15] => reg_data5[15].DATAIN
pc_in[0] => reg_data1[0].DATAIN
pc_in[1] => reg_data1[1].DATAIN
pc_in[2] => reg_data1[2].DATAIN
pc_in[3] => reg_data1[3].DATAIN
pc_in[4] => reg_data1[4].DATAIN
pc_in[5] => reg_data1[5].DATAIN
pc_in[6] => reg_data1[6].DATAIN
pc_in[7] => reg_data1[7].DATAIN
pc_in[8] => reg_data1[8].DATAIN
pc_in[9] => reg_data1[9].DATAIN
pc_in[10] => reg_data1[10].DATAIN
pc_in[11] => reg_data1[11].DATAIN
pc_in[12] => reg_data1[12].DATAIN
pc_in[13] => reg_data1[13].DATAIN
pc_in[14] => reg_data1[14].DATAIN
pc_in[15] => reg_data1[15].DATAIN
ra_val_in[0] => reg_data2[0].DATAIN
ra_val_in[1] => reg_data2[1].DATAIN
ra_val_in[2] => reg_data2[2].DATAIN
ra_val_in[3] => reg_data2[3].DATAIN
ra_val_in[4] => reg_data2[4].DATAIN
ra_val_in[5] => reg_data2[5].DATAIN
ra_val_in[6] => reg_data2[6].DATAIN
ra_val_in[7] => reg_data2[7].DATAIN
ra_val_in[8] => reg_data2[8].DATAIN
ra_val_in[9] => reg_data2[9].DATAIN
ra_val_in[10] => reg_data2[10].DATAIN
ra_val_in[11] => reg_data2[11].DATAIN
ra_val_in[12] => reg_data2[12].DATAIN
ra_val_in[13] => reg_data2[13].DATAIN
ra_val_in[14] => reg_data2[14].DATAIN
ra_val_in[15] => reg_data2[15].DATAIN
rb_val_in[0] => reg_data3[0].DATAIN
rb_val_in[1] => reg_data3[1].DATAIN
rb_val_in[2] => reg_data3[2].DATAIN
rb_val_in[3] => reg_data3[3].DATAIN
rb_val_in[4] => reg_data3[4].DATAIN
rb_val_in[5] => reg_data3[5].DATAIN
rb_val_in[6] => reg_data3[6].DATAIN
rb_val_in[7] => reg_data3[7].DATAIN
rb_val_in[8] => reg_data3[8].DATAIN
rb_val_in[9] => reg_data3[9].DATAIN
rb_val_in[10] => reg_data3[10].DATAIN
rb_val_in[11] => reg_data3[11].DATAIN
rb_val_in[12] => reg_data3[12].DATAIN
rb_val_in[13] => reg_data3[13].DATAIN
rb_val_in[14] => reg_data3[14].DATAIN
rb_val_in[15] => reg_data3[15].DATAIN
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[0] <= imm6_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[1] <= imm6_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[2] <= imm6_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[3] <= imm6_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[4] <= imm6_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[5] <= imm6_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[6] <= imm6_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[7] <= imm6_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[8] <= imm6_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[9] <= imm6_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[10] <= imm6_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[11] <= imm6_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[12] <= imm6_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[13] <= imm6_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[14] <= imm6_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_out[15] <= imm6_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[0] <= imm9_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[1] <= imm9_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[2] <= imm9_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[3] <= imm9_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[4] <= imm9_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[5] <= imm9_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[6] <= imm9_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[7] <= imm9_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[8] <= imm9_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[9] <= imm9_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[10] <= imm9_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[11] <= imm9_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[12] <= imm9_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[13] <= imm9_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[14] <= imm9_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_out[15] <= imm9_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[0] <= opcode_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[1] <= opcode_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[2] <= opcode_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[3] <= opcode_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[0] <= ra[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[1] <= ra[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[2] <= ra[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[3] <= ra[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[4] <= ra[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[5] <= ra[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[6] <= ra[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[7] <= ra[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[8] <= ra[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[9] <= ra[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[10] <= ra[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[11] <= ra[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[12] <= ra[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[13] <= ra[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[14] <= ra[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[15] <= ra[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[0] <= rb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[1] <= rb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[2] <= rb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[3] <= rb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[4] <= rb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[5] <= rb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[6] <= rb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[7] <= rb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[8] <= rb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[9] <= rb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[10] <= rb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[11] <= rb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[12] <= rb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[13] <= rb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[14] <= rb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[15] <= rb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cond_out[0] <= cond_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cond_out[1] <= cond_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rc_out[0] <= rc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rc_out[1] <= rc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rc_out[2] <= rc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|execute:stage4
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
stall => ~NO_FANOUT~
pc_in[0] => alu_in1[0].DATAB
pc_in[0] => alu_in1[0].DATAB
pc_in[0] => pc_out[0].DATAIN
pc_in[1] => alu_in1[1].DATAB
pc_in[1] => alu_in1[1].DATAB
pc_in[1] => pc_out[1].DATAIN
pc_in[2] => alu_in1[2].DATAB
pc_in[2] => alu_in1[2].DATAB
pc_in[2] => pc_out[2].DATAIN
pc_in[3] => alu_in1[3].DATAB
pc_in[3] => alu_in1[3].DATAB
pc_in[3] => pc_out[3].DATAIN
pc_in[4] => alu_in1[4].DATAB
pc_in[4] => alu_in1[4].DATAB
pc_in[4] => pc_out[4].DATAIN
pc_in[5] => alu_in1[5].DATAB
pc_in[5] => alu_in1[5].DATAB
pc_in[5] => pc_out[5].DATAIN
pc_in[6] => alu_in1[6].DATAB
pc_in[6] => alu_in1[6].DATAB
pc_in[6] => pc_out[6].DATAIN
pc_in[7] => alu_in1[7].DATAB
pc_in[7] => alu_in1[7].DATAB
pc_in[7] => pc_out[7].DATAIN
pc_in[8] => alu_in1[8].DATAB
pc_in[8] => alu_in1[8].DATAB
pc_in[8] => pc_out[8].DATAIN
pc_in[9] => alu_in1[9].DATAB
pc_in[9] => alu_in1[9].DATAB
pc_in[9] => pc_out[9].DATAIN
pc_in[10] => alu_in1[10].DATAB
pc_in[10] => alu_in1[10].DATAB
pc_in[10] => pc_out[10].DATAIN
pc_in[11] => alu_in1[11].DATAB
pc_in[11] => alu_in1[11].DATAB
pc_in[11] => pc_out[11].DATAIN
pc_in[12] => alu_in1[12].DATAB
pc_in[12] => alu_in1[12].DATAB
pc_in[12] => pc_out[12].DATAIN
pc_in[13] => alu_in1[13].DATAB
pc_in[13] => alu_in1[13].DATAB
pc_in[13] => pc_out[13].DATAIN
pc_in[14] => alu_in1[14].DATAB
pc_in[14] => alu_in1[14].DATAB
pc_in[14] => pc_out[14].DATAIN
pc_in[15] => alu_in1[15].DATAB
pc_in[15] => alu_in1[15].DATAB
pc_in[15] => pc_out[15].DATAIN
imm6_in[0] => alu_in2[0].DATAB
imm6_in[0] => alu_in2[0].DATAB
imm6_in[0] => alu_in1[0].DATAB
imm6_in[1] => alu_in2[1].DATAB
imm6_in[1] => alu_in2[1].DATAB
imm6_in[1] => alu_in1[1].DATAB
imm6_in[2] => alu_in2[2].DATAB
imm6_in[2] => alu_in2[2].DATAB
imm6_in[2] => alu_in1[2].DATAB
imm6_in[3] => alu_in2[3].DATAB
imm6_in[3] => alu_in2[3].DATAB
imm6_in[3] => alu_in1[3].DATAB
imm6_in[4] => alu_in2[4].DATAB
imm6_in[4] => alu_in2[4].DATAB
imm6_in[4] => alu_in1[4].DATAB
imm6_in[5] => alu_in2[5].DATAB
imm6_in[5] => alu_in2[5].DATAB
imm6_in[5] => alu_in1[5].DATAB
imm6_in[6] => alu_in2[6].DATAB
imm6_in[6] => alu_in2[6].DATAB
imm6_in[6] => alu_in1[6].DATAB
imm6_in[7] => alu_in2[7].DATAB
imm6_in[7] => alu_in2[7].DATAB
imm6_in[7] => alu_in1[7].DATAB
imm6_in[8] => alu_in2[8].DATAB
imm6_in[8] => alu_in2[8].DATAB
imm6_in[8] => alu_in1[8].DATAB
imm6_in[9] => alu_in2[9].DATAB
imm6_in[9] => alu_in2[9].DATAB
imm6_in[9] => alu_in1[9].DATAB
imm6_in[10] => alu_in2[10].DATAB
imm6_in[10] => alu_in2[10].DATAB
imm6_in[10] => alu_in1[10].DATAB
imm6_in[11] => alu_in2[11].DATAB
imm6_in[11] => alu_in2[11].DATAB
imm6_in[11] => alu_in1[11].DATAB
imm6_in[12] => alu_in2[12].DATAB
imm6_in[12] => alu_in2[12].DATAB
imm6_in[12] => alu_in1[12].DATAB
imm6_in[13] => alu_in2[13].DATAB
imm6_in[13] => alu_in2[13].DATAB
imm6_in[13] => alu_in1[13].DATAB
imm6_in[14] => alu_in2[14].DATAB
imm6_in[14] => alu_in2[14].DATAB
imm6_in[14] => alu_in1[14].DATAB
imm6_in[15] => alu_in2[15].DATAB
imm6_in[15] => alu_in2[15].DATAB
imm6_in[15] => alu_in1[15].DATAB
imm9_in[0] => alu_in2[0].DATAA
imm9_in[0] => alu_in2[0].DATAB
imm9_in[0] => alu_in1[0].DATAB
imm9_in[1] => alu_in2[1].DATAA
imm9_in[1] => alu_in2[1].DATAB
imm9_in[1] => alu_in1[1].DATAB
imm9_in[2] => alu_in2[2].DATAA
imm9_in[2] => alu_in2[2].DATAB
imm9_in[2] => alu_in1[2].DATAB
imm9_in[3] => alu_in2[3].DATAA
imm9_in[3] => alu_in2[3].DATAB
imm9_in[3] => alu_in1[3].DATAB
imm9_in[4] => alu_in2[4].DATAA
imm9_in[4] => alu_in2[4].DATAB
imm9_in[4] => alu_in1[4].DATAB
imm9_in[5] => alu_in2[5].DATAA
imm9_in[5] => alu_in2[5].DATAB
imm9_in[5] => alu_in1[5].DATAB
imm9_in[6] => alu_in2[6].DATAA
imm9_in[6] => alu_in2[6].DATAB
imm9_in[6] => alu_in1[6].DATAB
imm9_in[7] => alu_in2[7].DATAA
imm9_in[7] => alu_in2[7].DATAB
imm9_in[7] => alu_in1[7].DATAB
imm9_in[8] => alu_in2[8].DATAA
imm9_in[8] => alu_in2[8].DATAB
imm9_in[8] => alu_in1[8].DATAB
imm9_in[9] => alu_in2[9].DATAA
imm9_in[9] => alu_in2[9].DATAB
imm9_in[9] => alu_in1[9].DATAB
imm9_in[10] => alu_in2[10].DATAA
imm9_in[10] => alu_in2[10].DATAB
imm9_in[10] => alu_in1[10].DATAB
imm9_in[11] => alu_in2[11].DATAA
imm9_in[11] => alu_in2[11].DATAB
imm9_in[11] => alu_in1[11].DATAB
imm9_in[12] => alu_in2[12].DATAA
imm9_in[12] => alu_in2[12].DATAB
imm9_in[12] => alu_in1[12].DATAB
imm9_in[13] => alu_in2[13].DATAA
imm9_in[13] => alu_in2[13].DATAB
imm9_in[13] => alu_in1[13].DATAB
imm9_in[14] => alu_in2[14].DATAA
imm9_in[14] => alu_in2[14].DATAB
imm9_in[14] => alu_in1[14].DATAB
imm9_in[15] => alu_in2[15].DATAA
imm9_in[15] => alu_in2[15].DATAB
imm9_in[15] => alu_in1[15].DATAB
opcode_in[0] => opcode_out[0].DATAIN
opcode_in[0] => Equal1.IN3
opcode_in[0] => Equal2.IN3
opcode_in[0] => Equal3.IN2
opcode_in[0] => Equal4.IN3
opcode_in[0] => Equal5.IN3
opcode_in[0] => Equal6.IN3
opcode_in[0] => Equal7.IN2
opcode_in[0] => Equal8.IN3
opcode_in[0] => Equal9.IN1
opcode_in[0] => Equal10.IN3
opcode_in[1] => opcode_out[1].DATAIN
opcode_in[1] => Equal1.IN2
opcode_in[1] => Equal2.IN2
opcode_in[1] => Equal3.IN3
opcode_in[1] => Equal4.IN2
opcode_in[1] => Equal5.IN2
opcode_in[1] => Equal6.IN1
opcode_in[1] => Equal7.IN1
opcode_in[1] => Equal8.IN1
opcode_in[1] => Equal9.IN3
opcode_in[1] => Equal10.IN2
opcode_in[2] => opcode_out[2].DATAIN
opcode_in[2] => Equal0.IN0
opcode_in[2] => Equal1.IN1
opcode_in[2] => Equal2.IN1
opcode_in[2] => Equal3.IN1
opcode_in[2] => Equal4.IN1
opcode_in[2] => Equal5.IN1
opcode_in[2] => Equal6.IN2
opcode_in[2] => Equal7.IN0
opcode_in[2] => Equal8.IN0
opcode_in[2] => Equal9.IN0
opcode_in[2] => Equal10.IN0
opcode_in[3] => opcode_out[3].DATAIN
opcode_in[3] => Equal0.IN1
opcode_in[3] => Equal1.IN0
opcode_in[3] => Equal2.IN0
opcode_in[3] => Equal3.IN0
opcode_in[3] => Equal4.IN0
opcode_in[3] => Equal5.IN0
opcode_in[3] => Equal6.IN0
opcode_in[3] => Equal7.IN3
opcode_in[3] => Equal8.IN2
opcode_in[3] => Equal9.IN2
opcode_in[3] => Equal10.IN1
ra[0] => alu_in1[0].DATAA
ra[0] => alu_in1[0].DATAB
ra[0] => alu_in1[0].DATAB
ra[0] => alu_in1[0].DATAB
ra[0] => ra_out[0].DATAIN
ra[1] => alu_in1[1].DATAA
ra[1] => alu_in1[1].DATAB
ra[1] => alu_in1[1].DATAB
ra[1] => alu_in1[1].DATAB
ra[1] => ra_out[1].DATAIN
ra[2] => alu_in1[2].DATAA
ra[2] => alu_in1[2].DATAB
ra[2] => alu_in1[2].DATAB
ra[2] => alu_in1[2].DATAB
ra[2] => ra_out[2].DATAIN
ra[3] => alu_in1[3].DATAA
ra[3] => alu_in1[3].DATAB
ra[3] => alu_in1[3].DATAB
ra[3] => alu_in1[3].DATAB
ra[3] => ra_out[3].DATAIN
ra[4] => alu_in1[4].DATAA
ra[4] => alu_in1[4].DATAB
ra[4] => alu_in1[4].DATAB
ra[4] => alu_in1[4].DATAB
ra[4] => ra_out[4].DATAIN
ra[5] => alu_in1[5].DATAA
ra[5] => alu_in1[5].DATAB
ra[5] => alu_in1[5].DATAB
ra[5] => alu_in1[5].DATAB
ra[5] => ra_out[5].DATAIN
ra[6] => alu_in1[6].DATAA
ra[6] => alu_in1[6].DATAB
ra[6] => alu_in1[6].DATAB
ra[6] => alu_in1[6].DATAB
ra[6] => ra_out[6].DATAIN
ra[7] => alu_in1[7].DATAA
ra[7] => alu_in1[7].DATAB
ra[7] => alu_in1[7].DATAB
ra[7] => alu_in1[7].DATAB
ra[7] => ra_out[7].DATAIN
ra[8] => alu_in1[8].DATAA
ra[8] => alu_in1[8].DATAB
ra[8] => alu_in1[8].DATAB
ra[8] => alu_in1[8].DATAB
ra[8] => ra_out[8].DATAIN
ra[9] => alu_in1[9].DATAA
ra[9] => alu_in1[9].DATAB
ra[9] => alu_in1[9].DATAB
ra[9] => alu_in1[9].DATAB
ra[9] => ra_out[9].DATAIN
ra[10] => alu_in1[10].DATAA
ra[10] => alu_in1[10].DATAB
ra[10] => alu_in1[10].DATAB
ra[10] => alu_in1[10].DATAB
ra[10] => ra_out[10].DATAIN
ra[11] => alu_in1[11].DATAA
ra[11] => alu_in1[11].DATAB
ra[11] => alu_in1[11].DATAB
ra[11] => alu_in1[11].DATAB
ra[11] => ra_out[11].DATAIN
ra[12] => alu_in1[12].DATAA
ra[12] => alu_in1[12].DATAB
ra[12] => alu_in1[12].DATAB
ra[12] => alu_in1[12].DATAB
ra[12] => ra_out[12].DATAIN
ra[13] => alu_in1[13].DATAA
ra[13] => alu_in1[13].DATAB
ra[13] => alu_in1[13].DATAB
ra[13] => alu_in1[13].DATAB
ra[13] => ra_out[13].DATAIN
ra[14] => alu_in1[14].DATAA
ra[14] => alu_in1[14].DATAB
ra[14] => alu_in1[14].DATAB
ra[14] => alu_in1[14].DATAB
ra[14] => ra_out[14].DATAIN
ra[15] => alu_in1[15].DATAA
ra[15] => alu_in1[15].DATAB
ra[15] => alu_in1[15].DATAB
ra[15] => alu_in1[15].DATAB
ra[15] => ra_out[15].DATAIN
rb[0] => alu_in2[0].DATAB
rb[0] => alu_in2[0].DATAB
rb[0] => alu_in2[0].DATAB
rb[0] => alu_in1[0].DATAB
rb[1] => alu_in2[1].DATAB
rb[1] => alu_in2[1].DATAB
rb[1] => alu_in2[1].DATAB
rb[1] => alu_in1[1].DATAB
rb[2] => alu_in2[2].DATAB
rb[2] => alu_in2[2].DATAB
rb[2] => alu_in2[2].DATAB
rb[2] => alu_in1[2].DATAB
rb[3] => alu_in2[3].DATAB
rb[3] => alu_in2[3].DATAB
rb[3] => alu_in2[3].DATAB
rb[3] => alu_in1[3].DATAB
rb[4] => alu_in2[4].DATAB
rb[4] => alu_in2[4].DATAB
rb[4] => alu_in2[4].DATAB
rb[4] => alu_in1[4].DATAB
rb[5] => alu_in2[5].DATAB
rb[5] => alu_in2[5].DATAB
rb[5] => alu_in2[5].DATAB
rb[5] => alu_in1[5].DATAB
rb[6] => alu_in2[6].DATAB
rb[6] => alu_in2[6].DATAB
rb[6] => alu_in2[6].DATAB
rb[6] => alu_in1[6].DATAB
rb[7] => alu_in2[7].DATAB
rb[7] => alu_in2[7].DATAB
rb[7] => alu_in2[7].DATAB
rb[7] => alu_in1[7].DATAB
rb[8] => alu_in2[8].DATAB
rb[8] => alu_in2[8].DATAB
rb[8] => alu_in2[8].DATAB
rb[8] => alu_in1[8].DATAB
rb[9] => alu_in2[9].DATAB
rb[9] => alu_in2[9].DATAB
rb[9] => alu_in2[9].DATAB
rb[9] => alu_in1[9].DATAB
rb[10] => alu_in2[10].DATAB
rb[10] => alu_in2[10].DATAB
rb[10] => alu_in2[10].DATAB
rb[10] => alu_in1[10].DATAB
rb[11] => alu_in2[11].DATAB
rb[11] => alu_in2[11].DATAB
rb[11] => alu_in2[11].DATAB
rb[11] => alu_in1[11].DATAB
rb[12] => alu_in2[12].DATAB
rb[12] => alu_in2[12].DATAB
rb[12] => alu_in2[12].DATAB
rb[12] => alu_in1[12].DATAB
rb[13] => alu_in2[13].DATAB
rb[13] => alu_in2[13].DATAB
rb[13] => alu_in2[13].DATAB
rb[13] => alu_in1[13].DATAB
rb[14] => alu_in2[14].DATAB
rb[14] => alu_in2[14].DATAB
rb[14] => alu_in2[14].DATAB
rb[14] => alu_in1[14].DATAB
rb[15] => alu_in2[15].DATAB
rb[15] => alu_in2[15].DATAB
rb[15] => alu_in2[15].DATAB
rb[15] => alu_in1[15].DATAB
cond_in[0] => cond_out[0].DATAIN
cond_in[1] => cond_out[1].DATAIN
rc_in[0] => rc_out[0].DATAIN
rc_in[1] => rc_out[1].DATAIN
rc_in[2] => rc_out[2].DATAIN
reg_change <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[0] <= opcode_in[0].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[1] <= opcode_in[1].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[2] <= opcode_in[2].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[3] <= opcode_in[3].DB_MAX_OUTPUT_PORT_TYPE
rc_out[0] <= rc_in[0].DB_MAX_OUTPUT_PORT_TYPE
rc_out[1] <= rc_in[1].DB_MAX_OUTPUT_PORT_TYPE
rc_out[2] <= rc_in[2].DB_MAX_OUTPUT_PORT_TYPE
cond_out[0] <= cond_in[0].DB_MAX_OUTPUT_PORT_TYPE
cond_out[1] <= cond_in[1].DB_MAX_OUTPUT_PORT_TYPE
alu_out[0] <= alu:alu_use.op[0]
alu_out[1] <= alu:alu_use.op[1]
alu_out[2] <= alu:alu_use.op[2]
alu_out[3] <= alu:alu_use.op[3]
alu_out[4] <= alu:alu_use.op[4]
alu_out[5] <= alu:alu_use.op[5]
alu_out[6] <= alu:alu_use.op[6]
alu_out[7] <= alu:alu_use.op[7]
alu_out[8] <= alu:alu_use.op[8]
alu_out[9] <= alu:alu_use.op[9]
alu_out[10] <= alu:alu_use.op[10]
alu_out[11] <= alu:alu_use.op[11]
alu_out[12] <= alu:alu_use.op[12]
alu_out[13] <= alu:alu_use.op[13]
alu_out[14] <= alu:alu_use.op[14]
alu_out[15] <= alu:alu_use.op[15]
Z_out <= alu:alu_use.Z
carry_out <= alu:alu_use.Cout
eq_out <= comparator:comp_use.status
ra_out[0] <= ra[0].DB_MAX_OUTPUT_PORT_TYPE
ra_out[1] <= ra[1].DB_MAX_OUTPUT_PORT_TYPE
ra_out[2] <= ra[2].DB_MAX_OUTPUT_PORT_TYPE
ra_out[3] <= ra[3].DB_MAX_OUTPUT_PORT_TYPE
ra_out[4] <= ra[4].DB_MAX_OUTPUT_PORT_TYPE
ra_out[5] <= ra[5].DB_MAX_OUTPUT_PORT_TYPE
ra_out[6] <= ra[6].DB_MAX_OUTPUT_PORT_TYPE
ra_out[7] <= ra[7].DB_MAX_OUTPUT_PORT_TYPE
ra_out[8] <= ra[8].DB_MAX_OUTPUT_PORT_TYPE
ra_out[9] <= ra[9].DB_MAX_OUTPUT_PORT_TYPE
ra_out[10] <= ra[10].DB_MAX_OUTPUT_PORT_TYPE
ra_out[11] <= ra[11].DB_MAX_OUTPUT_PORT_TYPE
ra_out[12] <= ra[12].DB_MAX_OUTPUT_PORT_TYPE
ra_out[13] <= ra[13].DB_MAX_OUTPUT_PORT_TYPE
ra_out[14] <= ra[14].DB_MAX_OUTPUT_PORT_TYPE
ra_out[15] <= ra[15].DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc_in[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_in[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_in[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_in[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_in[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_in[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_in[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_in[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_in[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_in[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_in[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_in[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_in[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_in[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_in[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|execute:stage4|ALU:alu_use
A[0] => C_init.IN0
A[0] => C_init.IN0
A[0] => outNAND.IN0
A[1] => C_init.IN0
A[1] => C_init.IN0
A[1] => outNAND.IN0
A[2] => C_init.IN0
A[2] => C_init.IN0
A[2] => outNAND.IN0
A[3] => C_init.IN0
A[3] => C_init.IN0
A[3] => outNAND.IN0
A[4] => C_init.IN0
A[4] => C_init.IN0
A[4] => outNAND.IN0
A[5] => C_init.IN0
A[5] => C_init.IN0
A[5] => outNAND.IN0
A[6] => C_init.IN0
A[6] => C_init.IN0
A[6] => outNAND.IN0
A[7] => C_init.IN0
A[7] => C_init.IN0
A[7] => outNAND.IN0
A[8] => C_init.IN0
A[8] => C_init.IN0
A[8] => outNAND.IN0
A[9] => C_init.IN0
A[9] => C_init.IN0
A[9] => outNAND.IN0
A[10] => C_init.IN0
A[10] => C_init.IN0
A[10] => outNAND.IN0
A[11] => C_init.IN0
A[11] => C_init.IN0
A[11] => outNAND.IN0
A[12] => C_init.IN0
A[12] => C_init.IN0
A[12] => outNAND.IN0
A[13] => C_init.IN0
A[13] => C_init.IN0
A[13] => outNAND.IN0
A[14] => C_init.IN0
A[14] => C_init.IN0
A[14] => outNAND.IN0
A[15] => C_init.IN0
A[15] => C_init.IN0
A[15] => outNAND.IN0
B[0] => C_init.IN1
B[0] => C_init.IN1
B[0] => outNAND.IN1
B[1] => C_init.IN1
B[1] => C_init.IN1
B[1] => outNAND.IN1
B[2] => C_init.IN1
B[2] => C_init.IN1
B[2] => outNAND.IN1
B[3] => C_init.IN1
B[3] => C_init.IN1
B[3] => outNAND.IN1
B[4] => C_init.IN1
B[4] => C_init.IN1
B[4] => outNAND.IN1
B[5] => C_init.IN1
B[5] => C_init.IN1
B[5] => outNAND.IN1
B[6] => C_init.IN1
B[6] => C_init.IN1
B[6] => outNAND.IN1
B[7] => C_init.IN1
B[7] => C_init.IN1
B[7] => outNAND.IN1
B[8] => C_init.IN1
B[8] => C_init.IN1
B[8] => outNAND.IN1
B[9] => C_init.IN1
B[9] => C_init.IN1
B[9] => outNAND.IN1
B[10] => C_init.IN1
B[10] => C_init.IN1
B[10] => outNAND.IN1
B[11] => C_init.IN1
B[11] => C_init.IN1
B[11] => outNAND.IN1
B[12] => C_init.IN1
B[12] => C_init.IN1
B[12] => outNAND.IN1
B[13] => C_init.IN1
B[13] => C_init.IN1
B[13] => outNAND.IN1
B[14] => C_init.IN1
B[14] => C_init.IN1
B[14] => outNAND.IN1
B[15] => C_init.IN1
B[15] => C_init.IN1
B[15] => outNAND.IN1
Cin => outSum.IN1
Cin => C_init.IN1
sel => outNAND[0].LATCH_ENABLE
sel => outNAND[1].LATCH_ENABLE
sel => outNAND[2].LATCH_ENABLE
sel => outNAND[3].LATCH_ENABLE
sel => outNAND[4].LATCH_ENABLE
sel => outNAND[5].LATCH_ENABLE
sel => outNAND[6].LATCH_ENABLE
sel => outNAND[7].LATCH_ENABLE
sel => outNAND[8].LATCH_ENABLE
sel => outNAND[9].LATCH_ENABLE
sel => outNAND[10].LATCH_ENABLE
sel => outNAND[11].LATCH_ENABLE
sel => outNAND[12].LATCH_ENABLE
sel => outNAND[13].LATCH_ENABLE
sel => outNAND[14].LATCH_ENABLE
sel => outNAND[15].LATCH_ENABLE
sel => Z.OUTPUTSELECT
sel => Cout.IN0
sel => outSum[0].LATCH_ENABLE
sel => outSum[1].LATCH_ENABLE
sel => outSum[2].LATCH_ENABLE
sel => outSum[3].LATCH_ENABLE
sel => outSum[4].LATCH_ENABLE
sel => outSum[5].LATCH_ENABLE
sel => outSum[6].LATCH_ENABLE
sel => outSum[7].LATCH_ENABLE
sel => outSum[8].LATCH_ENABLE
sel => outSum[9].LATCH_ENABLE
sel => outSum[10].LATCH_ENABLE
sel => outSum[11].LATCH_ENABLE
sel => outSum[12].LATCH_ENABLE
sel => outSum[13].LATCH_ENABLE
sel => outSum[14].LATCH_ENABLE
sel => outSum[15].LATCH_ENABLE
sel => op[0].OUTPUTSELECT
sel => op[1].OUTPUTSELECT
sel => op[2].OUTPUTSELECT
sel => op[3].OUTPUTSELECT
sel => op[4].OUTPUTSELECT
sel => op[5].OUTPUTSELECT
sel => op[6].OUTPUTSELECT
sel => op[7].OUTPUTSELECT
sel => op[8].OUTPUTSELECT
sel => op[9].OUTPUTSELECT
sel => op[10].OUTPUTSELECT
sel => op[11].OUTPUTSELECT
sel => op[12].OUTPUTSELECT
sel => op[13].OUTPUTSELECT
sel => op[14].OUTPUTSELECT
sel => op[15].OUTPUTSELECT
EN => Cout.IN1
op[0] <= op[0].DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1].DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2].DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3].DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4].DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5].DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6].DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7].DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8].DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9].DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10].DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11].DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12].DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13].DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14].DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15].DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout$latch.DB_MAX_OUTPUT_PORT_TYPE
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|execute:stage4|comparator:comp_use
input1[0] => Equal0.IN15
input1[1] => Equal0.IN14
input1[2] => Equal0.IN13
input1[3] => Equal0.IN12
input1[4] => Equal0.IN11
input1[5] => Equal0.IN10
input1[6] => Equal0.IN9
input1[7] => Equal0.IN8
input1[8] => Equal0.IN7
input1[9] => Equal0.IN6
input1[10] => Equal0.IN5
input1[11] => Equal0.IN4
input1[12] => Equal0.IN3
input1[13] => Equal0.IN2
input1[14] => Equal0.IN1
input1[15] => Equal0.IN0
input2[0] => Equal0.IN31
input2[1] => Equal0.IN30
input2[2] => Equal0.IN29
input2[3] => Equal0.IN28
input2[4] => Equal0.IN27
input2[5] => Equal0.IN26
input2[6] => Equal0.IN25
input2[7] => Equal0.IN24
input2[8] => Equal0.IN23
input2[9] => Equal0.IN22
input2[10] => Equal0.IN21
input2[11] => Equal0.IN20
input2[12] => Equal0.IN19
input2[13] => Equal0.IN18
input2[14] => Equal0.IN17
input2[15] => Equal0.IN16
status <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4
clk => eq_out~reg0.CLK
clk => z_out~reg0.CLK
clk => carry_out~reg0.CLK
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => alu_out[0]~reg0.CLK
clk => alu_out[1]~reg0.CLK
clk => alu_out[2]~reg0.CLK
clk => alu_out[3]~reg0.CLK
clk => alu_out[4]~reg0.CLK
clk => alu_out[5]~reg0.CLK
clk => alu_out[6]~reg0.CLK
clk => alu_out[7]~reg0.CLK
clk => alu_out[8]~reg0.CLK
clk => alu_out[9]~reg0.CLK
clk => alu_out[10]~reg0.CLK
clk => alu_out[11]~reg0.CLK
clk => alu_out[12]~reg0.CLK
clk => alu_out[13]~reg0.CLK
clk => alu_out[14]~reg0.CLK
clk => alu_out[15]~reg0.CLK
clk => cond_out[0]~reg0.CLK
clk => cond_out[1]~reg0.CLK
clk => ra_out[0]~reg0.CLK
clk => ra_out[1]~reg0.CLK
clk => ra_out[2]~reg0.CLK
clk => ra_out[3]~reg0.CLK
clk => ra_out[4]~reg0.CLK
clk => ra_out[5]~reg0.CLK
clk => ra_out[6]~reg0.CLK
clk => ra_out[7]~reg0.CLK
clk => ra_out[8]~reg0.CLK
clk => ra_out[9]~reg0.CLK
clk => ra_out[10]~reg0.CLK
clk => ra_out[11]~reg0.CLK
clk => ra_out[12]~reg0.CLK
clk => ra_out[13]~reg0.CLK
clk => ra_out[14]~reg0.CLK
clk => ra_out[15]~reg0.CLK
clk => opcode_out[0]~reg0.CLK
clk => opcode_out[1]~reg0.CLK
clk => opcode_out[2]~reg0.CLK
clk => opcode_out[3]~reg0.CLK
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
reset => eq_out~reg0.PRESET
reset => z_out~reg0.PRESET
reset => carry_out~reg0.PRESET
reset => reg_out[0]~reg0.PRESET
reset => reg_out[1]~reg0.PRESET
reset => reg_out[2]~reg0.PRESET
reset => alu_out[0]~reg0.PRESET
reset => alu_out[1]~reg0.PRESET
reset => alu_out[2]~reg0.PRESET
reset => alu_out[3]~reg0.PRESET
reset => alu_out[4]~reg0.PRESET
reset => alu_out[5]~reg0.PRESET
reset => alu_out[6]~reg0.PRESET
reset => alu_out[7]~reg0.PRESET
reset => alu_out[8]~reg0.PRESET
reset => alu_out[9]~reg0.PRESET
reset => alu_out[10]~reg0.PRESET
reset => alu_out[11]~reg0.PRESET
reset => alu_out[12]~reg0.PRESET
reset => alu_out[13]~reg0.PRESET
reset => alu_out[14]~reg0.PRESET
reset => alu_out[15]~reg0.PRESET
reset => cond_out[0]~reg0.PRESET
reset => cond_out[1]~reg0.PRESET
reset => ra_out[0]~reg0.PRESET
reset => ra_out[1]~reg0.PRESET
reset => ra_out[2]~reg0.PRESET
reset => ra_out[3]~reg0.PRESET
reset => ra_out[4]~reg0.PRESET
reset => ra_out[5]~reg0.PRESET
reset => ra_out[6]~reg0.PRESET
reset => ra_out[7]~reg0.PRESET
reset => ra_out[8]~reg0.PRESET
reset => ra_out[9]~reg0.PRESET
reset => ra_out[10]~reg0.PRESET
reset => ra_out[11]~reg0.PRESET
reset => ra_out[12]~reg0.PRESET
reset => ra_out[13]~reg0.PRESET
reset => ra_out[14]~reg0.PRESET
reset => ra_out[15]~reg0.PRESET
reset => opcode_out[0]~reg0.PRESET
reset => opcode_out[1]~reg0.PRESET
reset => opcode_out[2]~reg0.PRESET
reset => opcode_out[3]~reg0.PRESET
reset => pc_out[0]~reg0.PRESET
reset => pc_out[1]~reg0.PRESET
reset => pc_out[2]~reg0.PRESET
reset => pc_out[3]~reg0.PRESET
reset => pc_out[4]~reg0.PRESET
reset => pc_out[5]~reg0.PRESET
reset => pc_out[6]~reg0.PRESET
reset => pc_out[7]~reg0.PRESET
reset => pc_out[8]~reg0.PRESET
reset => pc_out[9]~reg0.PRESET
reset => pc_out[10]~reg0.PRESET
reset => pc_out[11]~reg0.PRESET
reset => pc_out[12]~reg0.PRESET
reset => pc_out[13]~reg0.PRESET
reset => pc_out[14]~reg0.PRESET
reset => pc_out[15]~reg0.PRESET
write_enable => reg_data9.LATCH_ENABLE
write_enable => reg_data8.LATCH_ENABLE
write_enable => reg_data7.LATCH_ENABLE
write_enable => reg_data6[0].LATCH_ENABLE
write_enable => reg_data6[1].LATCH_ENABLE
write_enable => reg_data6[2].LATCH_ENABLE
write_enable => reg_data5[0].LATCH_ENABLE
write_enable => reg_data5[1].LATCH_ENABLE
write_enable => reg_data4[0].LATCH_ENABLE
write_enable => reg_data4[1].LATCH_ENABLE
write_enable => reg_data4[2].LATCH_ENABLE
write_enable => reg_data4[3].LATCH_ENABLE
write_enable => reg_data3[0].LATCH_ENABLE
write_enable => reg_data3[1].LATCH_ENABLE
write_enable => reg_data3[2].LATCH_ENABLE
write_enable => reg_data3[3].LATCH_ENABLE
write_enable => reg_data3[4].LATCH_ENABLE
write_enable => reg_data3[5].LATCH_ENABLE
write_enable => reg_data3[6].LATCH_ENABLE
write_enable => reg_data3[7].LATCH_ENABLE
write_enable => reg_data3[8].LATCH_ENABLE
write_enable => reg_data3[9].LATCH_ENABLE
write_enable => reg_data3[10].LATCH_ENABLE
write_enable => reg_data3[11].LATCH_ENABLE
write_enable => reg_data3[12].LATCH_ENABLE
write_enable => reg_data3[13].LATCH_ENABLE
write_enable => reg_data3[14].LATCH_ENABLE
write_enable => reg_data3[15].LATCH_ENABLE
write_enable => reg_data2[0].LATCH_ENABLE
write_enable => reg_data2[1].LATCH_ENABLE
write_enable => reg_data2[2].LATCH_ENABLE
write_enable => reg_data2[3].LATCH_ENABLE
write_enable => reg_data2[4].LATCH_ENABLE
write_enable => reg_data2[5].LATCH_ENABLE
write_enable => reg_data2[6].LATCH_ENABLE
write_enable => reg_data2[7].LATCH_ENABLE
write_enable => reg_data2[8].LATCH_ENABLE
write_enable => reg_data2[9].LATCH_ENABLE
write_enable => reg_data2[10].LATCH_ENABLE
write_enable => reg_data2[11].LATCH_ENABLE
write_enable => reg_data2[12].LATCH_ENABLE
write_enable => reg_data2[13].LATCH_ENABLE
write_enable => reg_data2[14].LATCH_ENABLE
write_enable => reg_data2[15].LATCH_ENABLE
write_enable => reg_data1[0].LATCH_ENABLE
write_enable => reg_data1[1].LATCH_ENABLE
write_enable => reg_data1[2].LATCH_ENABLE
write_enable => reg_data1[3].LATCH_ENABLE
write_enable => reg_data1[4].LATCH_ENABLE
write_enable => reg_data1[5].LATCH_ENABLE
write_enable => reg_data1[6].LATCH_ENABLE
write_enable => reg_data1[7].LATCH_ENABLE
write_enable => reg_data1[8].LATCH_ENABLE
write_enable => reg_data1[9].LATCH_ENABLE
write_enable => reg_data1[10].LATCH_ENABLE
write_enable => reg_data1[11].LATCH_ENABLE
write_enable => reg_data1[12].LATCH_ENABLE
write_enable => reg_data1[13].LATCH_ENABLE
write_enable => reg_data1[14].LATCH_ENABLE
write_enable => reg_data1[15].LATCH_ENABLE
opcode_in[0] => reg_data4[0].DATAIN
opcode_in[1] => reg_data4[1].DATAIN
opcode_in[2] => reg_data4[2].DATAIN
opcode_in[3] => reg_data4[3].DATAIN
rc_in[0] => reg_data6[0].DATAIN
rc_in[1] => reg_data6[1].DATAIN
rc_in[2] => reg_data6[2].DATAIN
cond_in[0] => reg_data5[0].DATAIN
cond_in[1] => reg_data5[1].DATAIN
alu_out_in[0] => reg_data3[0].DATAIN
alu_out_in[1] => reg_data3[1].DATAIN
alu_out_in[2] => reg_data3[2].DATAIN
alu_out_in[3] => reg_data3[3].DATAIN
alu_out_in[4] => reg_data3[4].DATAIN
alu_out_in[5] => reg_data3[5].DATAIN
alu_out_in[6] => reg_data3[6].DATAIN
alu_out_in[7] => reg_data3[7].DATAIN
alu_out_in[8] => reg_data3[8].DATAIN
alu_out_in[9] => reg_data3[9].DATAIN
alu_out_in[10] => reg_data3[10].DATAIN
alu_out_in[11] => reg_data3[11].DATAIN
alu_out_in[12] => reg_data3[12].DATAIN
alu_out_in[13] => reg_data3[13].DATAIN
alu_out_in[14] => reg_data3[14].DATAIN
alu_out_in[15] => reg_data3[15].DATAIN
Z_in => reg_data8.DATAIN
carry_in => reg_data7.DATAIN
eq_in => reg_data9.DATAIN
ra_in[0] => reg_data2[0].DATAIN
ra_in[1] => reg_data2[1].DATAIN
ra_in[2] => reg_data2[2].DATAIN
ra_in[3] => reg_data2[3].DATAIN
ra_in[4] => reg_data2[4].DATAIN
ra_in[5] => reg_data2[5].DATAIN
ra_in[6] => reg_data2[6].DATAIN
ra_in[7] => reg_data2[7].DATAIN
ra_in[8] => reg_data2[8].DATAIN
ra_in[9] => reg_data2[9].DATAIN
ra_in[10] => reg_data2[10].DATAIN
ra_in[11] => reg_data2[11].DATAIN
ra_in[12] => reg_data2[12].DATAIN
ra_in[13] => reg_data2[13].DATAIN
ra_in[14] => reg_data2[14].DATAIN
ra_in[15] => reg_data2[15].DATAIN
pc_in[0] => reg_data1[0].DATAIN
pc_in[1] => reg_data1[1].DATAIN
pc_in[2] => reg_data1[2].DATAIN
pc_in[3] => reg_data1[3].DATAIN
pc_in[4] => reg_data1[4].DATAIN
pc_in[5] => reg_data1[5].DATAIN
pc_in[6] => reg_data1[6].DATAIN
pc_in[7] => reg_data1[7].DATAIN
pc_in[8] => reg_data1[8].DATAIN
pc_in[9] => reg_data1[9].DATAIN
pc_in[10] => reg_data1[10].DATAIN
pc_in[11] => reg_data1[11].DATAIN
pc_in[12] => reg_data1[12].DATAIN
pc_in[13] => reg_data1[13].DATAIN
pc_in[14] => reg_data1[14].DATAIN
pc_in[15] => reg_data1[15].DATAIN
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[0] <= alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= alu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= alu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= alu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= alu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= alu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= alu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= alu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= alu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[0] <= opcode_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[1] <= opcode_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[2] <= opcode_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[3] <= opcode_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out <= z_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
eq_out <= eq_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[0] <= ra_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[1] <= ra_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[2] <= ra_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[3] <= ra_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[4] <= ra_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[5] <= ra_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[6] <= ra_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[7] <= ra_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[8] <= ra_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[9] <= ra_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[10] <= ra_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[11] <= ra_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[12] <= ra_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[13] <= ra_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[14] <= ra_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra_out[15] <= ra_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cond_out[0] <= cond_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cond_out[1] <= cond_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|memory_access:stage5
clk => data_memory:data_memory_access.clk
reset => data_memory:data_memory_access.reset
stall => ~NO_FANOUT~
pc_in[0] => pc_out[0].DATAIN
pc_in[1] => pc_out[1].DATAIN
pc_in[2] => pc_out[2].DATAIN
pc_in[3] => pc_out[3].DATAIN
pc_in[4] => pc_out[4].DATAIN
pc_in[5] => pc_out[5].DATAIN
pc_in[6] => pc_out[6].DATAIN
pc_in[7] => pc_out[7].DATAIN
pc_in[8] => pc_out[8].DATAIN
pc_in[9] => pc_out[9].DATAIN
pc_in[10] => pc_out[10].DATAIN
pc_in[11] => pc_out[11].DATAIN
pc_in[12] => pc_out[12].DATAIN
pc_in[13] => pc_out[13].DATAIN
pc_in[14] => pc_out[14].DATAIN
pc_in[15] => pc_out[15].DATAIN
alu_out_in[0] => alu_out.DATAA
alu_out_in[0] => data_memory:data_memory_access.mem_A[0]
alu_out_in[1] => alu_out.DATAA
alu_out_in[1] => data_memory:data_memory_access.mem_A[1]
alu_out_in[2] => alu_out.DATAA
alu_out_in[2] => data_memory:data_memory_access.mem_A[2]
alu_out_in[3] => alu_out.DATAA
alu_out_in[3] => data_memory:data_memory_access.mem_A[3]
alu_out_in[4] => alu_out.DATAA
alu_out_in[4] => data_memory:data_memory_access.mem_A[4]
alu_out_in[5] => alu_out.DATAA
alu_out_in[5] => data_memory:data_memory_access.mem_A[5]
alu_out_in[6] => alu_out.DATAA
alu_out_in[6] => data_memory:data_memory_access.mem_A[6]
alu_out_in[7] => alu_out.DATAA
alu_out_in[7] => data_memory:data_memory_access.mem_A[7]
alu_out_in[8] => alu_out.DATAA
alu_out_in[8] => data_memory:data_memory_access.mem_A[8]
alu_out_in[9] => alu_out.DATAA
alu_out_in[9] => data_memory:data_memory_access.mem_A[9]
alu_out_in[10] => alu_out.DATAA
alu_out_in[10] => data_memory:data_memory_access.mem_A[10]
alu_out_in[11] => alu_out.DATAA
alu_out_in[11] => data_memory:data_memory_access.mem_A[11]
alu_out_in[12] => alu_out.DATAA
alu_out_in[12] => data_memory:data_memory_access.mem_A[12]
alu_out_in[13] => alu_out.DATAA
alu_out_in[13] => data_memory:data_memory_access.mem_A[13]
alu_out_in[14] => alu_out.DATAA
alu_out_in[14] => data_memory:data_memory_access.mem_A[14]
alu_out_in[15] => alu_out.DATAA
alu_out_in[15] => data_memory:data_memory_access.mem_A[15]
opcode_in[0] => opcode_out[0].DATAIN
opcode_in[0] => Equal0.IN3
opcode_in[0] => Equal2.IN3
opcode_in[1] => opcode_out[1].DATAIN
opcode_in[1] => Equal0.IN2
opcode_in[1] => Equal2.IN1
opcode_in[2] => opcode_out[2].DATAIN
opcode_in[2] => Equal0.IN1
opcode_in[2] => Equal1.IN0
opcode_in[2] => Equal2.IN2
opcode_in[3] => opcode_out[3].DATAIN
opcode_in[3] => Equal0.IN0
opcode_in[3] => Equal1.IN1
opcode_in[3] => Equal2.IN0
carry_in => carry_out.DATAIN
z_in => z_out.DATAIN
eq_in => ~NO_FANOUT~
reg_in[0] => reg_out[0].DATAIN
reg_in[1] => reg_out[1].DATAIN
reg_in[2] => reg_out[2].DATAIN
ra_in[0] => data[0].DATAIN
ra_in[1] => data[1].DATAIN
ra_in[2] => data[2].DATAIN
ra_in[3] => data[3].DATAIN
ra_in[4] => data[4].DATAIN
ra_in[5] => data[5].DATAIN
ra_in[6] => data[6].DATAIN
ra_in[7] => data[7].DATAIN
ra_in[8] => data[8].DATAIN
ra_in[9] => data[9].DATAIN
ra_in[10] => data[10].DATAIN
ra_in[11] => data[11].DATAIN
ra_in[12] => data[12].DATAIN
ra_in[13] => data[13].DATAIN
ra_in[14] => data[14].DATAIN
ra_in[15] => data[15].DATAIN
cond_in[0] => cond_out[0].DATAIN
cond_in[1] => cond_out[1].DATAIN
reg_change <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
alu_out[0] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= alu_out.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[0] <= opcode_in[0].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[1] <= opcode_in[1].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[2] <= opcode_in[2].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[3] <= opcode_in[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0] <= reg_in[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_in[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_in[2].DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_in.DB_MAX_OUTPUT_PORT_TYPE
z_out <= z_in.DB_MAX_OUTPUT_PORT_TYPE
cond_out[0] <= cond_in[0].DB_MAX_OUTPUT_PORT_TYPE
cond_out[1] <= cond_in[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc_in[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_in[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_in[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_in[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_in[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_in[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_in[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_in[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_in[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_in[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_in[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_in[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_in[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_in[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_in[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|memory_access:stage5|code_memory:memory_access
mem_A[0] => data.RADDR
mem_A[1] => data.RADDR1
mem_A[2] => data.RADDR2
mem_A[3] => data.RADDR3
mem_A[4] => data.RADDR4
mem_A[5] => data.RADDR5
mem_A[6] => data.RADDR6
mem_A[7] => data.RADDR7
mem_A[8] => data.RADDR8
mem_A[9] => data.RADDR9
mem_A[10] => data.RADDR10
mem_A[11] => data.RADDR11
mem_A[12] => data.RADDR12
mem_A[13] => data.RADDR13
mem_A[14] => data.RADDR14
mem_A[15] => data.RADDR15
mem_Dout[0] <= data.DATAOUT
mem_Dout[1] <= data.DATAOUT1
mem_Dout[2] <= data.DATAOUT2
mem_Dout[3] <= data.DATAOUT3
mem_Dout[4] <= data.DATAOUT4
mem_Dout[5] <= data.DATAOUT5
mem_Dout[6] <= data.DATAOUT6
mem_Dout[7] <= data.DATAOUT7
mem_Dout[8] <= data.DATAOUT8
mem_Dout[9] <= data.DATAOUT9
mem_Dout[10] <= data.DATAOUT10
mem_Dout[11] <= data.DATAOUT11
mem_Dout[12] <= data.DATAOUT12
mem_Dout[13] <= data.DATAOUT13
mem_Dout[14] <= data.DATAOUT14
mem_Dout[15] <= data.DATAOUT15


|DUT|pipeline:add_instance|memory_access:stage5|data_memory:data_memory_access
clk => data~32.CLK
clk => data~0.CLK
clk => data~1.CLK
clk => data~2.CLK
clk => data~3.CLK
clk => data~4.CLK
clk => data~5.CLK
clk => data~6.CLK
clk => data~7.CLK
clk => data~8.CLK
clk => data~9.CLK
clk => data~10.CLK
clk => data~11.CLK
clk => data~12.CLK
clk => data~13.CLK
clk => data~14.CLK
clk => data~15.CLK
clk => data~16.CLK
clk => data~17.CLK
clk => data~18.CLK
clk => data~19.CLK
clk => data~20.CLK
clk => data~21.CLK
clk => data~22.CLK
clk => data~23.CLK
clk => data~24.CLK
clk => data~25.CLK
clk => data~26.CLK
clk => data~27.CLK
clk => data~28.CLK
clk => data~29.CLK
clk => data~30.CLK
clk => data~31.CLK
clk => data.CLK0
write_enable => data~32.DATAIN
write_enable => data.WE
reset => ~NO_FANOUT~
mem_A[0] => data~15.DATAIN
mem_A[0] => data.WADDR
mem_A[0] => data.RADDR
mem_A[1] => data~14.DATAIN
mem_A[1] => data.WADDR1
mem_A[1] => data.RADDR1
mem_A[2] => data~13.DATAIN
mem_A[2] => data.WADDR2
mem_A[2] => data.RADDR2
mem_A[3] => data~12.DATAIN
mem_A[3] => data.WADDR3
mem_A[3] => data.RADDR3
mem_A[4] => data~11.DATAIN
mem_A[4] => data.WADDR4
mem_A[4] => data.RADDR4
mem_A[5] => data~10.DATAIN
mem_A[5] => data.WADDR5
mem_A[5] => data.RADDR5
mem_A[6] => data~9.DATAIN
mem_A[6] => data.WADDR6
mem_A[6] => data.RADDR6
mem_A[7] => data~8.DATAIN
mem_A[7] => data.WADDR7
mem_A[7] => data.RADDR7
mem_A[8] => data~7.DATAIN
mem_A[8] => data.WADDR8
mem_A[8] => data.RADDR8
mem_A[9] => data~6.DATAIN
mem_A[9] => data.WADDR9
mem_A[9] => data.RADDR9
mem_A[10] => data~5.DATAIN
mem_A[10] => data.WADDR10
mem_A[10] => data.RADDR10
mem_A[11] => data~4.DATAIN
mem_A[11] => data.WADDR11
mem_A[11] => data.RADDR11
mem_A[12] => data~3.DATAIN
mem_A[12] => data.WADDR12
mem_A[12] => data.RADDR12
mem_A[13] => data~2.DATAIN
mem_A[13] => data.WADDR13
mem_A[13] => data.RADDR13
mem_A[14] => data~1.DATAIN
mem_A[14] => data.WADDR14
mem_A[14] => data.RADDR14
mem_A[15] => data~0.DATAIN
mem_A[15] => data.WADDR15
mem_A[15] => data.RADDR15
mem_Din[0] => data~31.DATAIN
mem_Din[0] => data.DATAIN
mem_Din[1] => data~30.DATAIN
mem_Din[1] => data.DATAIN1
mem_Din[2] => data~29.DATAIN
mem_Din[2] => data.DATAIN2
mem_Din[3] => data~28.DATAIN
mem_Din[3] => data.DATAIN3
mem_Din[4] => data~27.DATAIN
mem_Din[4] => data.DATAIN4
mem_Din[5] => data~26.DATAIN
mem_Din[5] => data.DATAIN5
mem_Din[6] => data~25.DATAIN
mem_Din[6] => data.DATAIN6
mem_Din[7] => data~24.DATAIN
mem_Din[7] => data.DATAIN7
mem_Din[8] => data~23.DATAIN
mem_Din[8] => data.DATAIN8
mem_Din[9] => data~22.DATAIN
mem_Din[9] => data.DATAIN9
mem_Din[10] => data~21.DATAIN
mem_Din[10] => data.DATAIN10
mem_Din[11] => data~20.DATAIN
mem_Din[11] => data.DATAIN11
mem_Din[12] => data~19.DATAIN
mem_Din[12] => data.DATAIN12
mem_Din[13] => data~18.DATAIN
mem_Din[13] => data.DATAIN13
mem_Din[14] => data~17.DATAIN
mem_Din[14] => data.DATAIN14
mem_Din[15] => data~16.DATAIN
mem_Din[15] => data.DATAIN15
mem_Dout[0] <= data.DATAOUT
mem_Dout[1] <= data.DATAOUT1
mem_Dout[2] <= data.DATAOUT2
mem_Dout[3] <= data.DATAOUT3
mem_Dout[4] <= data.DATAOUT4
mem_Dout[5] <= data.DATAOUT5
mem_Dout[6] <= data.DATAOUT6
mem_Dout[7] <= data.DATAOUT7
mem_Dout[8] <= data.DATAOUT8
mem_Dout[9] <= data.DATAOUT9
mem_Dout[10] <= data.DATAOUT10
mem_Dout[11] <= data.DATAOUT11
mem_Dout[12] <= data.DATAOUT12
mem_Dout[13] <= data.DATAOUT13
mem_Dout[14] <= data.DATAOUT14
mem_Dout[15] <= data.DATAOUT15


|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5
clk => Z_out~reg0.CLK
clk => carry_out~reg0.CLK
clk => alu_out[0]~reg0.CLK
clk => alu_out[1]~reg0.CLK
clk => alu_out[2]~reg0.CLK
clk => alu_out[3]~reg0.CLK
clk => alu_out[4]~reg0.CLK
clk => alu_out[5]~reg0.CLK
clk => alu_out[6]~reg0.CLK
clk => alu_out[7]~reg0.CLK
clk => alu_out[8]~reg0.CLK
clk => alu_out[9]~reg0.CLK
clk => alu_out[10]~reg0.CLK
clk => alu_out[11]~reg0.CLK
clk => alu_out[12]~reg0.CLK
clk => alu_out[13]~reg0.CLK
clk => alu_out[14]~reg0.CLK
clk => alu_out[15]~reg0.CLK
clk => cond_out[0]~reg0.CLK
clk => cond_out[1]~reg0.CLK
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => opcode_out[0]~reg0.CLK
clk => opcode_out[1]~reg0.CLK
clk => opcode_out[2]~reg0.CLK
clk => opcode_out[3]~reg0.CLK
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
reset => Z_out~reg0.PRESET
reset => carry_out~reg0.PRESET
reset => alu_out[0]~reg0.PRESET
reset => alu_out[1]~reg0.PRESET
reset => alu_out[2]~reg0.PRESET
reset => alu_out[3]~reg0.PRESET
reset => alu_out[4]~reg0.PRESET
reset => alu_out[5]~reg0.PRESET
reset => alu_out[6]~reg0.PRESET
reset => alu_out[7]~reg0.PRESET
reset => alu_out[8]~reg0.PRESET
reset => alu_out[9]~reg0.PRESET
reset => alu_out[10]~reg0.PRESET
reset => alu_out[11]~reg0.PRESET
reset => alu_out[12]~reg0.PRESET
reset => alu_out[13]~reg0.PRESET
reset => alu_out[14]~reg0.PRESET
reset => alu_out[15]~reg0.PRESET
reset => cond_out[0]~reg0.PRESET
reset => cond_out[1]~reg0.PRESET
reset => reg_out[0]~reg0.PRESET
reset => reg_out[1]~reg0.PRESET
reset => reg_out[2]~reg0.PRESET
reset => opcode_out[0]~reg0.PRESET
reset => opcode_out[1]~reg0.PRESET
reset => opcode_out[2]~reg0.PRESET
reset => opcode_out[3]~reg0.PRESET
reset => pc_out[0]~reg0.PRESET
reset => pc_out[1]~reg0.PRESET
reset => pc_out[2]~reg0.PRESET
reset => pc_out[3]~reg0.PRESET
reset => pc_out[4]~reg0.PRESET
reset => pc_out[5]~reg0.PRESET
reset => pc_out[6]~reg0.PRESET
reset => pc_out[7]~reg0.PRESET
reset => pc_out[8]~reg0.PRESET
reset => pc_out[9]~reg0.PRESET
reset => pc_out[10]~reg0.PRESET
reset => pc_out[11]~reg0.PRESET
reset => pc_out[12]~reg0.PRESET
reset => pc_out[13]~reg0.PRESET
reset => pc_out[14]~reg0.PRESET
reset => pc_out[15]~reg0.PRESET
write_enable => reg_data7.LATCH_ENABLE
write_enable => reg_data6.LATCH_ENABLE
write_enable => reg_data5[0].LATCH_ENABLE
write_enable => reg_data5[1].LATCH_ENABLE
write_enable => reg_data5[2].LATCH_ENABLE
write_enable => reg_data4[0].LATCH_ENABLE
write_enable => reg_data4[1].LATCH_ENABLE
write_enable => reg_data3[0].LATCH_ENABLE
write_enable => reg_data3[1].LATCH_ENABLE
write_enable => reg_data3[2].LATCH_ENABLE
write_enable => reg_data3[3].LATCH_ENABLE
write_enable => reg_data2[0].LATCH_ENABLE
write_enable => reg_data2[1].LATCH_ENABLE
write_enable => reg_data2[2].LATCH_ENABLE
write_enable => reg_data2[3].LATCH_ENABLE
write_enable => reg_data2[4].LATCH_ENABLE
write_enable => reg_data2[5].LATCH_ENABLE
write_enable => reg_data2[6].LATCH_ENABLE
write_enable => reg_data2[7].LATCH_ENABLE
write_enable => reg_data2[8].LATCH_ENABLE
write_enable => reg_data2[9].LATCH_ENABLE
write_enable => reg_data2[10].LATCH_ENABLE
write_enable => reg_data2[11].LATCH_ENABLE
write_enable => reg_data2[12].LATCH_ENABLE
write_enable => reg_data2[13].LATCH_ENABLE
write_enable => reg_data2[14].LATCH_ENABLE
write_enable => reg_data2[15].LATCH_ENABLE
write_enable => reg_data1[0].LATCH_ENABLE
write_enable => reg_data1[1].LATCH_ENABLE
write_enable => reg_data1[2].LATCH_ENABLE
write_enable => reg_data1[3].LATCH_ENABLE
write_enable => reg_data1[4].LATCH_ENABLE
write_enable => reg_data1[5].LATCH_ENABLE
write_enable => reg_data1[6].LATCH_ENABLE
write_enable => reg_data1[7].LATCH_ENABLE
write_enable => reg_data1[8].LATCH_ENABLE
write_enable => reg_data1[9].LATCH_ENABLE
write_enable => reg_data1[10].LATCH_ENABLE
write_enable => reg_data1[11].LATCH_ENABLE
write_enable => reg_data1[12].LATCH_ENABLE
write_enable => reg_data1[13].LATCH_ENABLE
write_enable => reg_data1[14].LATCH_ENABLE
write_enable => reg_data1[15].LATCH_ENABLE
opcode_in[0] => reg_data3[0].DATAIN
opcode_in[1] => reg_data3[1].DATAIN
opcode_in[2] => reg_data3[2].DATAIN
opcode_in[3] => reg_data3[3].DATAIN
alu_out_in[0] => reg_data2[0].DATAIN
alu_out_in[1] => reg_data2[1].DATAIN
alu_out_in[2] => reg_data2[2].DATAIN
alu_out_in[3] => reg_data2[3].DATAIN
alu_out_in[4] => reg_data2[4].DATAIN
alu_out_in[5] => reg_data2[5].DATAIN
alu_out_in[6] => reg_data2[6].DATAIN
alu_out_in[7] => reg_data2[7].DATAIN
alu_out_in[8] => reg_data2[8].DATAIN
alu_out_in[9] => reg_data2[9].DATAIN
alu_out_in[10] => reg_data2[10].DATAIN
alu_out_in[11] => reg_data2[11].DATAIN
alu_out_in[12] => reg_data2[12].DATAIN
alu_out_in[13] => reg_data2[13].DATAIN
alu_out_in[14] => reg_data2[14].DATAIN
alu_out_in[15] => reg_data2[15].DATAIN
reg_out_in[0] => reg_data5[0].DATAIN
reg_out_in[1] => reg_data5[1].DATAIN
reg_out_in[2] => reg_data5[2].DATAIN
carry_in => reg_data6.DATAIN
z_in => reg_data7.DATAIN
cond_in[0] => reg_data4[0].DATAIN
cond_in[1] => reg_data4[1].DATAIN
pc_in[0] => reg_data1[0].DATAIN
pc_in[1] => reg_data1[1].DATAIN
pc_in[2] => reg_data1[2].DATAIN
pc_in[3] => reg_data1[3].DATAIN
pc_in[4] => reg_data1[4].DATAIN
pc_in[5] => reg_data1[5].DATAIN
pc_in[6] => reg_data1[6].DATAIN
pc_in[7] => reg_data1[7].DATAIN
pc_in[8] => reg_data1[8].DATAIN
pc_in[9] => reg_data1[9].DATAIN
pc_in[10] => reg_data1[10].DATAIN
pc_in[11] => reg_data1[11].DATAIN
pc_in[12] => reg_data1[12].DATAIN
pc_in[13] => reg_data1[13].DATAIN
pc_in[14] => reg_data1[14].DATAIN
pc_in[15] => reg_data1[15].DATAIN
opcode_out[0] <= opcode_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[1] <= opcode_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[2] <= opcode_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode_out[3] <= opcode_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[0] <= alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= alu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= alu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= alu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= alu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= alu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= alu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= alu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= alu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_out <= Z_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
cond_out[0] <= cond_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cond_out[1] <= cond_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|write_back:stage6
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
stall => ~NO_FANOUT~
opcode_in[0] => Equal2.IN3
opcode_in[0] => Equal3.IN3
opcode_in[0] => Equal5.IN3
opcode_in[0] => Equal7.IN2
opcode_in[0] => Equal8.IN3
opcode_in[0] => Equal9.IN1
opcode_in[1] => Equal2.IN2
opcode_in[1] => Equal3.IN2
opcode_in[1] => Equal5.IN2
opcode_in[1] => Equal7.IN3
opcode_in[1] => Equal8.IN1
opcode_in[1] => Equal9.IN3
opcode_in[2] => Equal2.IN1
opcode_in[2] => Equal3.IN1
opcode_in[2] => Equal5.IN1
opcode_in[2] => Equal7.IN1
opcode_in[2] => Equal8.IN0
opcode_in[2] => Equal9.IN0
opcode_in[3] => Equal2.IN0
opcode_in[3] => Equal3.IN0
opcode_in[3] => Equal5.IN0
opcode_in[3] => Equal7.IN0
opcode_in[3] => Equal8.IN2
opcode_in[3] => Equal9.IN2
pc_in[0] => reg_d[0].DATAA
pc_in[0] => pc_out[0].DATAIN
pc_in[1] => reg_d[1].DATAA
pc_in[1] => pc_out[1].DATAIN
pc_in[2] => reg_d[2].DATAA
pc_in[2] => pc_out[2].DATAIN
pc_in[3] => reg_d[3].DATAA
pc_in[3] => pc_out[3].DATAIN
pc_in[4] => reg_d[4].DATAA
pc_in[4] => pc_out[4].DATAIN
pc_in[5] => reg_d[5].DATAA
pc_in[5] => pc_out[5].DATAIN
pc_in[6] => reg_d[6].DATAA
pc_in[6] => pc_out[6].DATAIN
pc_in[7] => reg_d[7].DATAA
pc_in[7] => pc_out[7].DATAIN
pc_in[8] => reg_d[8].DATAA
pc_in[8] => pc_out[8].DATAIN
pc_in[9] => reg_d[9].DATAA
pc_in[9] => pc_out[9].DATAIN
pc_in[10] => reg_d[10].DATAA
pc_in[10] => pc_out[10].DATAIN
pc_in[11] => reg_d[11].DATAA
pc_in[11] => pc_out[11].DATAIN
pc_in[12] => reg_d[12].DATAA
pc_in[12] => pc_out[12].DATAIN
pc_in[13] => reg_d[13].DATAA
pc_in[13] => pc_out[13].DATAIN
pc_in[14] => reg_d[14].DATAA
pc_in[14] => pc_out[14].DATAIN
pc_in[15] => reg_d[15].DATAA
pc_in[15] => pc_out[15].DATAIN
reg_in[0] => reg_out[0].DATAIN
reg_in[1] => reg_out[1].DATAIN
reg_in[2] => reg_out[2].DATAIN
alu_out[0] => reg_d[0].DATAB
alu_out[0] => reg_d[0].DATAB
alu_out[0] => reg_d[0].DATAB
alu_out[1] => reg_d[1].DATAB
alu_out[1] => reg_d[1].DATAB
alu_out[1] => reg_d[1].DATAB
alu_out[2] => reg_d[2].DATAB
alu_out[2] => reg_d[2].DATAB
alu_out[2] => reg_d[2].DATAB
alu_out[3] => reg_d[3].DATAB
alu_out[3] => reg_d[3].DATAB
alu_out[3] => reg_d[3].DATAB
alu_out[4] => reg_d[4].DATAB
alu_out[4] => reg_d[4].DATAB
alu_out[4] => reg_d[4].DATAB
alu_out[5] => reg_d[5].DATAB
alu_out[5] => reg_d[5].DATAB
alu_out[5] => reg_d[5].DATAB
alu_out[6] => reg_d[6].DATAB
alu_out[6] => reg_d[6].DATAB
alu_out[6] => reg_d[6].DATAB
alu_out[7] => reg_d[7].DATAB
alu_out[7] => reg_d[7].DATAB
alu_out[7] => reg_d[7].DATAB
alu_out[8] => reg_d[8].DATAB
alu_out[8] => reg_d[8].DATAB
alu_out[8] => reg_d[8].DATAB
alu_out[9] => reg_d[9].DATAB
alu_out[9] => reg_d[9].DATAB
alu_out[9] => reg_d[9].DATAB
alu_out[10] => reg_d[10].DATAB
alu_out[10] => reg_d[10].DATAB
alu_out[10] => reg_d[10].DATAB
alu_out[11] => reg_d[11].DATAB
alu_out[11] => reg_d[11].DATAB
alu_out[11] => reg_d[11].DATAB
alu_out[12] => reg_d[12].DATAB
alu_out[12] => reg_d[12].DATAB
alu_out[12] => reg_d[12].DATAB
alu_out[13] => reg_d[13].DATAB
alu_out[13] => reg_d[13].DATAB
alu_out[13] => reg_d[13].DATAB
alu_out[14] => reg_d[14].DATAB
alu_out[14] => reg_d[14].DATAB
alu_out[14] => reg_d[14].DATAB
alu_out[15] => reg_d[15].DATAB
alu_out[15] => reg_d[15].DATAB
alu_out[15] => reg_d[15].DATAB
Z_in => write_enable.DATAB
carry_in => write_enable.DATAB
cond_in[0] => Equal0.IN1
cond_in[0] => Equal1.IN1
cond_in[0] => Equal4.IN0
cond_in[0] => Equal6.IN1
cond_in[1] => Equal0.IN0
cond_in[1] => Equal1.IN0
cond_in[1] => Equal4.IN1
cond_in[1] => Equal6.IN0
reg_out[0] <= reg_in[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_in[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_in[2].DB_MAX_OUTPUT_PORT_TYPE
reg_data[0] <= reg_d[0].DB_MAX_OUTPUT_PORT_TYPE
reg_data[1] <= reg_d[1].DB_MAX_OUTPUT_PORT_TYPE
reg_data[2] <= reg_d[2].DB_MAX_OUTPUT_PORT_TYPE
reg_data[3] <= reg_d[3].DB_MAX_OUTPUT_PORT_TYPE
reg_data[4] <= reg_d[4].DB_MAX_OUTPUT_PORT_TYPE
reg_data[5] <= reg_d[5].DB_MAX_OUTPUT_PORT_TYPE
reg_data[6] <= reg_d[6].DB_MAX_OUTPUT_PORT_TYPE
reg_data[7] <= reg_d[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data[8] <= reg_d[8].DB_MAX_OUTPUT_PORT_TYPE
reg_data[9] <= reg_d[9].DB_MAX_OUTPUT_PORT_TYPE
reg_data[10] <= reg_d[10].DB_MAX_OUTPUT_PORT_TYPE
reg_data[11] <= reg_d[11].DB_MAX_OUTPUT_PORT_TYPE
reg_data[12] <= reg_d[12].DB_MAX_OUTPUT_PORT_TYPE
reg_data[13] <= reg_d[13].DB_MAX_OUTPUT_PORT_TYPE
reg_data[14] <= reg_d[14].DB_MAX_OUTPUT_PORT_TYPE
reg_data[15] <= reg_d[15].DB_MAX_OUTPUT_PORT_TYPE
reg_write <= write_enable.DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc_in[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_in[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_in[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_in[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_in[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_in[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_in[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_in[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_in[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_in[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_in[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_in[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_in[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_in[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_in[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_in[15].DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|forwarding_unit:forwarder1
ex_reg_addr[0] => Equal4.IN2
ex_reg_addr[1] => Equal4.IN1
ex_reg_addr[2] => Equal4.IN0
ma_reg_addr[0] => Equal13.IN2
ma_reg_addr[1] => Equal13.IN1
ma_reg_addr[2] => Equal13.IN0
wb_reg_addr[0] => Equal17.IN2
wb_reg_addr[1] => Equal17.IN1
wb_reg_addr[2] => Equal17.IN0
req_addr[0] => Equal4.IN5
req_addr[0] => Equal13.IN5
req_addr[0] => Equal17.IN5
req_addr[1] => Equal4.IN4
req_addr[1] => Equal13.IN4
req_addr[1] => Equal17.IN4
req_addr[2] => Equal4.IN3
req_addr[2] => Equal13.IN3
req_addr[2] => Equal17.IN3
ex_outval[0] => reg_data[0].DATAB
ex_outval[1] => reg_data[1].DATAB
ex_outval[2] => reg_data[2].DATAB
ex_outval[3] => reg_data[3].DATAB
ex_outval[4] => reg_data[4].DATAB
ex_outval[5] => reg_data[5].DATAB
ex_outval[6] => reg_data[6].DATAB
ex_outval[7] => reg_data[7].DATAB
ex_outval[8] => reg_data[8].DATAB
ex_outval[9] => reg_data[9].DATAB
ex_outval[10] => reg_data[10].DATAB
ex_outval[11] => reg_data[11].DATAB
ex_outval[12] => reg_data[12].DATAB
ex_outval[13] => reg_data[13].DATAB
ex_outval[14] => reg_data[14].DATAB
ex_outval[15] => reg_data[15].DATAB
ex_outalu[0] => reg_data[0].DATAB
ex_outalu[0] => reg_data[0].DATAB
ex_outalu[0] => reg_data[0].DATAB
ex_outalu[0] => reg_data[0].DATAB
ex_outalu[1] => reg_data[1].DATAB
ex_outalu[1] => reg_data[1].DATAB
ex_outalu[1] => reg_data[1].DATAB
ex_outalu[1] => reg_data[1].DATAB
ex_outalu[2] => reg_data[2].DATAB
ex_outalu[2] => reg_data[2].DATAB
ex_outalu[2] => reg_data[2].DATAB
ex_outalu[2] => reg_data[2].DATAB
ex_outalu[3] => reg_data[3].DATAB
ex_outalu[3] => reg_data[3].DATAB
ex_outalu[3] => reg_data[3].DATAB
ex_outalu[3] => reg_data[3].DATAB
ex_outalu[4] => reg_data[4].DATAB
ex_outalu[4] => reg_data[4].DATAB
ex_outalu[4] => reg_data[4].DATAB
ex_outalu[4] => reg_data[4].DATAB
ex_outalu[5] => reg_data[5].DATAB
ex_outalu[5] => reg_data[5].DATAB
ex_outalu[5] => reg_data[5].DATAB
ex_outalu[5] => reg_data[5].DATAB
ex_outalu[6] => reg_data[6].DATAB
ex_outalu[6] => reg_data[6].DATAB
ex_outalu[6] => reg_data[6].DATAB
ex_outalu[6] => reg_data[6].DATAB
ex_outalu[7] => reg_data[7].DATAB
ex_outalu[7] => reg_data[7].DATAB
ex_outalu[7] => reg_data[7].DATAB
ex_outalu[7] => reg_data[7].DATAB
ex_outalu[8] => reg_data[8].DATAB
ex_outalu[8] => reg_data[8].DATAB
ex_outalu[8] => reg_data[8].DATAB
ex_outalu[8] => reg_data[8].DATAB
ex_outalu[9] => reg_data[9].DATAB
ex_outalu[9] => reg_data[9].DATAB
ex_outalu[9] => reg_data[9].DATAB
ex_outalu[9] => reg_data[9].DATAB
ex_outalu[10] => reg_data[10].DATAB
ex_outalu[10] => reg_data[10].DATAB
ex_outalu[10] => reg_data[10].DATAB
ex_outalu[10] => reg_data[10].DATAB
ex_outalu[11] => reg_data[11].DATAB
ex_outalu[11] => reg_data[11].DATAB
ex_outalu[11] => reg_data[11].DATAB
ex_outalu[11] => reg_data[11].DATAB
ex_outalu[12] => reg_data[12].DATAB
ex_outalu[12] => reg_data[12].DATAB
ex_outalu[12] => reg_data[12].DATAB
ex_outalu[12] => reg_data[12].DATAB
ex_outalu[13] => reg_data[13].DATAB
ex_outalu[13] => reg_data[13].DATAB
ex_outalu[13] => reg_data[13].DATAB
ex_outalu[13] => reg_data[13].DATAB
ex_outalu[14] => reg_data[14].DATAB
ex_outalu[14] => reg_data[14].DATAB
ex_outalu[14] => reg_data[14].DATAB
ex_outalu[14] => reg_data[14].DATAB
ex_outalu[15] => reg_data[15].DATAB
ex_outalu[15] => reg_data[15].DATAB
ex_outalu[15] => reg_data[15].DATAB
ex_outalu[15] => reg_data[15].DATAB
ma_outval[0] => reg_data[0].DATAB
ma_outval[0] => reg_data[0].DATAB
ma_outval[0] => reg_data[0].DATAB
ma_outval[0] => reg_data[0].DATAB
ma_outval[1] => reg_data[1].DATAB
ma_outval[1] => reg_data[1].DATAB
ma_outval[1] => reg_data[1].DATAB
ma_outval[1] => reg_data[1].DATAB
ma_outval[2] => reg_data[2].DATAB
ma_outval[2] => reg_data[2].DATAB
ma_outval[2] => reg_data[2].DATAB
ma_outval[2] => reg_data[2].DATAB
ma_outval[3] => reg_data[3].DATAB
ma_outval[3] => reg_data[3].DATAB
ma_outval[3] => reg_data[3].DATAB
ma_outval[3] => reg_data[3].DATAB
ma_outval[4] => reg_data[4].DATAB
ma_outval[4] => reg_data[4].DATAB
ma_outval[4] => reg_data[4].DATAB
ma_outval[4] => reg_data[4].DATAB
ma_outval[5] => reg_data[5].DATAB
ma_outval[5] => reg_data[5].DATAB
ma_outval[5] => reg_data[5].DATAB
ma_outval[5] => reg_data[5].DATAB
ma_outval[6] => reg_data[6].DATAB
ma_outval[6] => reg_data[6].DATAB
ma_outval[6] => reg_data[6].DATAB
ma_outval[6] => reg_data[6].DATAB
ma_outval[7] => reg_data[7].DATAB
ma_outval[7] => reg_data[7].DATAB
ma_outval[7] => reg_data[7].DATAB
ma_outval[7] => reg_data[7].DATAB
ma_outval[8] => reg_data[8].DATAB
ma_outval[8] => reg_data[8].DATAB
ma_outval[8] => reg_data[8].DATAB
ma_outval[8] => reg_data[8].DATAB
ma_outval[9] => reg_data[9].DATAB
ma_outval[9] => reg_data[9].DATAB
ma_outval[9] => reg_data[9].DATAB
ma_outval[9] => reg_data[9].DATAB
ma_outval[10] => reg_data[10].DATAB
ma_outval[10] => reg_data[10].DATAB
ma_outval[10] => reg_data[10].DATAB
ma_outval[10] => reg_data[10].DATAB
ma_outval[11] => reg_data[11].DATAB
ma_outval[11] => reg_data[11].DATAB
ma_outval[11] => reg_data[11].DATAB
ma_outval[11] => reg_data[11].DATAB
ma_outval[12] => reg_data[12].DATAB
ma_outval[12] => reg_data[12].DATAB
ma_outval[12] => reg_data[12].DATAB
ma_outval[12] => reg_data[12].DATAB
ma_outval[13] => reg_data[13].DATAB
ma_outval[13] => reg_data[13].DATAB
ma_outval[13] => reg_data[13].DATAB
ma_outval[13] => reg_data[13].DATAB
ma_outval[14] => reg_data[14].DATAB
ma_outval[14] => reg_data[14].DATAB
ma_outval[14] => reg_data[14].DATAB
ma_outval[14] => reg_data[14].DATAB
ma_outval[15] => reg_data[15].DATAB
ma_outval[15] => reg_data[15].DATAB
ma_outval[15] => reg_data[15].DATAB
ma_outval[15] => reg_data[15].DATAB
wb_outval[0] => reg_data[0].DATAA
wb_outval[1] => reg_data[1].DATAA
wb_outval[2] => reg_data[2].DATAA
wb_outval[3] => reg_data[3].DATAA
wb_outval[4] => reg_data[4].DATAA
wb_outval[5] => reg_data[5].DATAA
wb_outval[6] => reg_data[6].DATAA
wb_outval[7] => reg_data[7].DATAA
wb_outval[8] => reg_data[8].DATAA
wb_outval[9] => reg_data[9].DATAA
wb_outval[10] => reg_data[10].DATAA
wb_outval[11] => reg_data[11].DATAA
wb_outval[12] => reg_data[12].DATAA
wb_outval[13] => reg_data[13].DATAA
wb_outval[14] => reg_data[14].DATAA
wb_outval[15] => reg_data[15].DATAA
ex_op[0] => Equal5.IN3
ex_op[0] => Equal6.IN2
ex_op[0] => Equal7.IN3
ex_op[0] => Equal8.IN3
ex_op[1] => Equal5.IN2
ex_op[1] => Equal6.IN3
ex_op[1] => Equal7.IN2
ex_op[1] => Equal8.IN2
ex_op[2] => Equal5.IN1
ex_op[2] => Equal6.IN1
ex_op[2] => Equal7.IN1
ex_op[2] => Equal8.IN1
ex_op[3] => Equal5.IN0
ex_op[3] => Equal6.IN0
ex_op[3] => Equal7.IN0
ex_op[3] => Equal8.IN0
ma_op[0] => Equal14.IN3
ma_op[0] => Equal15.IN2
ma_op[0] => Equal16.IN3
ma_op[1] => Equal14.IN2
ma_op[1] => Equal15.IN3
ma_op[1] => Equal16.IN2
ma_op[2] => Equal14.IN1
ma_op[2] => Equal15.IN1
ma_op[2] => Equal16.IN1
ma_op[3] => Equal14.IN0
ma_op[3] => Equal15.IN0
ma_op[3] => Equal16.IN0
ex_outcond[0] => Equal0.IN0
ex_outcond[0] => Equal1.IN1
ex_outcond[0] => Equal2.IN1
ex_outcond[0] => Equal3.IN1
ex_outcond[1] => Equal0.IN1
ex_outcond[1] => Equal1.IN0
ex_outcond[1] => Equal2.IN0
ex_outcond[1] => Equal3.IN0
ma_outcond[0] => Equal9.IN0
ma_outcond[0] => Equal10.IN1
ma_outcond[0] => Equal11.IN1
ma_outcond[0] => Equal12.IN1
ma_outcond[1] => Equal9.IN1
ma_outcond[1] => Equal10.IN0
ma_outcond[1] => Equal11.IN0
ma_outcond[1] => Equal12.IN0
ex_write => process_0.IN1
ma_write => process_0.IN1
wb_write => process_0.IN1
ex_outc => process_0.IN1
ex_outz => process_0.IN1
ma_outc => process_0.IN1
ma_outz => process_0.IN1
fwd_reg_val[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
fwd_write <= reg_write.DB_MAX_OUTPUT_PORT_TYPE


|DUT|pipeline:add_instance|forwarding_unit:forwarder2
ex_reg_addr[0] => Equal4.IN2
ex_reg_addr[1] => Equal4.IN1
ex_reg_addr[2] => Equal4.IN0
ma_reg_addr[0] => Equal13.IN2
ma_reg_addr[1] => Equal13.IN1
ma_reg_addr[2] => Equal13.IN0
wb_reg_addr[0] => Equal17.IN2
wb_reg_addr[1] => Equal17.IN1
wb_reg_addr[2] => Equal17.IN0
req_addr[0] => Equal4.IN5
req_addr[0] => Equal13.IN5
req_addr[0] => Equal17.IN5
req_addr[1] => Equal4.IN4
req_addr[1] => Equal13.IN4
req_addr[1] => Equal17.IN4
req_addr[2] => Equal4.IN3
req_addr[2] => Equal13.IN3
req_addr[2] => Equal17.IN3
ex_outval[0] => reg_data[0].DATAB
ex_outval[1] => reg_data[1].DATAB
ex_outval[2] => reg_data[2].DATAB
ex_outval[3] => reg_data[3].DATAB
ex_outval[4] => reg_data[4].DATAB
ex_outval[5] => reg_data[5].DATAB
ex_outval[6] => reg_data[6].DATAB
ex_outval[7] => reg_data[7].DATAB
ex_outval[8] => reg_data[8].DATAB
ex_outval[9] => reg_data[9].DATAB
ex_outval[10] => reg_data[10].DATAB
ex_outval[11] => reg_data[11].DATAB
ex_outval[12] => reg_data[12].DATAB
ex_outval[13] => reg_data[13].DATAB
ex_outval[14] => reg_data[14].DATAB
ex_outval[15] => reg_data[15].DATAB
ex_outalu[0] => reg_data[0].DATAB
ex_outalu[0] => reg_data[0].DATAB
ex_outalu[0] => reg_data[0].DATAB
ex_outalu[0] => reg_data[0].DATAB
ex_outalu[1] => reg_data[1].DATAB
ex_outalu[1] => reg_data[1].DATAB
ex_outalu[1] => reg_data[1].DATAB
ex_outalu[1] => reg_data[1].DATAB
ex_outalu[2] => reg_data[2].DATAB
ex_outalu[2] => reg_data[2].DATAB
ex_outalu[2] => reg_data[2].DATAB
ex_outalu[2] => reg_data[2].DATAB
ex_outalu[3] => reg_data[3].DATAB
ex_outalu[3] => reg_data[3].DATAB
ex_outalu[3] => reg_data[3].DATAB
ex_outalu[3] => reg_data[3].DATAB
ex_outalu[4] => reg_data[4].DATAB
ex_outalu[4] => reg_data[4].DATAB
ex_outalu[4] => reg_data[4].DATAB
ex_outalu[4] => reg_data[4].DATAB
ex_outalu[5] => reg_data[5].DATAB
ex_outalu[5] => reg_data[5].DATAB
ex_outalu[5] => reg_data[5].DATAB
ex_outalu[5] => reg_data[5].DATAB
ex_outalu[6] => reg_data[6].DATAB
ex_outalu[6] => reg_data[6].DATAB
ex_outalu[6] => reg_data[6].DATAB
ex_outalu[6] => reg_data[6].DATAB
ex_outalu[7] => reg_data[7].DATAB
ex_outalu[7] => reg_data[7].DATAB
ex_outalu[7] => reg_data[7].DATAB
ex_outalu[7] => reg_data[7].DATAB
ex_outalu[8] => reg_data[8].DATAB
ex_outalu[8] => reg_data[8].DATAB
ex_outalu[8] => reg_data[8].DATAB
ex_outalu[8] => reg_data[8].DATAB
ex_outalu[9] => reg_data[9].DATAB
ex_outalu[9] => reg_data[9].DATAB
ex_outalu[9] => reg_data[9].DATAB
ex_outalu[9] => reg_data[9].DATAB
ex_outalu[10] => reg_data[10].DATAB
ex_outalu[10] => reg_data[10].DATAB
ex_outalu[10] => reg_data[10].DATAB
ex_outalu[10] => reg_data[10].DATAB
ex_outalu[11] => reg_data[11].DATAB
ex_outalu[11] => reg_data[11].DATAB
ex_outalu[11] => reg_data[11].DATAB
ex_outalu[11] => reg_data[11].DATAB
ex_outalu[12] => reg_data[12].DATAB
ex_outalu[12] => reg_data[12].DATAB
ex_outalu[12] => reg_data[12].DATAB
ex_outalu[12] => reg_data[12].DATAB
ex_outalu[13] => reg_data[13].DATAB
ex_outalu[13] => reg_data[13].DATAB
ex_outalu[13] => reg_data[13].DATAB
ex_outalu[13] => reg_data[13].DATAB
ex_outalu[14] => reg_data[14].DATAB
ex_outalu[14] => reg_data[14].DATAB
ex_outalu[14] => reg_data[14].DATAB
ex_outalu[14] => reg_data[14].DATAB
ex_outalu[15] => reg_data[15].DATAB
ex_outalu[15] => reg_data[15].DATAB
ex_outalu[15] => reg_data[15].DATAB
ex_outalu[15] => reg_data[15].DATAB
ma_outval[0] => reg_data[0].DATAB
ma_outval[0] => reg_data[0].DATAB
ma_outval[0] => reg_data[0].DATAB
ma_outval[0] => reg_data[0].DATAB
ma_outval[1] => reg_data[1].DATAB
ma_outval[1] => reg_data[1].DATAB
ma_outval[1] => reg_data[1].DATAB
ma_outval[1] => reg_data[1].DATAB
ma_outval[2] => reg_data[2].DATAB
ma_outval[2] => reg_data[2].DATAB
ma_outval[2] => reg_data[2].DATAB
ma_outval[2] => reg_data[2].DATAB
ma_outval[3] => reg_data[3].DATAB
ma_outval[3] => reg_data[3].DATAB
ma_outval[3] => reg_data[3].DATAB
ma_outval[3] => reg_data[3].DATAB
ma_outval[4] => reg_data[4].DATAB
ma_outval[4] => reg_data[4].DATAB
ma_outval[4] => reg_data[4].DATAB
ma_outval[4] => reg_data[4].DATAB
ma_outval[5] => reg_data[5].DATAB
ma_outval[5] => reg_data[5].DATAB
ma_outval[5] => reg_data[5].DATAB
ma_outval[5] => reg_data[5].DATAB
ma_outval[6] => reg_data[6].DATAB
ma_outval[6] => reg_data[6].DATAB
ma_outval[6] => reg_data[6].DATAB
ma_outval[6] => reg_data[6].DATAB
ma_outval[7] => reg_data[7].DATAB
ma_outval[7] => reg_data[7].DATAB
ma_outval[7] => reg_data[7].DATAB
ma_outval[7] => reg_data[7].DATAB
ma_outval[8] => reg_data[8].DATAB
ma_outval[8] => reg_data[8].DATAB
ma_outval[8] => reg_data[8].DATAB
ma_outval[8] => reg_data[8].DATAB
ma_outval[9] => reg_data[9].DATAB
ma_outval[9] => reg_data[9].DATAB
ma_outval[9] => reg_data[9].DATAB
ma_outval[9] => reg_data[9].DATAB
ma_outval[10] => reg_data[10].DATAB
ma_outval[10] => reg_data[10].DATAB
ma_outval[10] => reg_data[10].DATAB
ma_outval[10] => reg_data[10].DATAB
ma_outval[11] => reg_data[11].DATAB
ma_outval[11] => reg_data[11].DATAB
ma_outval[11] => reg_data[11].DATAB
ma_outval[11] => reg_data[11].DATAB
ma_outval[12] => reg_data[12].DATAB
ma_outval[12] => reg_data[12].DATAB
ma_outval[12] => reg_data[12].DATAB
ma_outval[12] => reg_data[12].DATAB
ma_outval[13] => reg_data[13].DATAB
ma_outval[13] => reg_data[13].DATAB
ma_outval[13] => reg_data[13].DATAB
ma_outval[13] => reg_data[13].DATAB
ma_outval[14] => reg_data[14].DATAB
ma_outval[14] => reg_data[14].DATAB
ma_outval[14] => reg_data[14].DATAB
ma_outval[14] => reg_data[14].DATAB
ma_outval[15] => reg_data[15].DATAB
ma_outval[15] => reg_data[15].DATAB
ma_outval[15] => reg_data[15].DATAB
ma_outval[15] => reg_data[15].DATAB
wb_outval[0] => reg_data[0].DATAA
wb_outval[1] => reg_data[1].DATAA
wb_outval[2] => reg_data[2].DATAA
wb_outval[3] => reg_data[3].DATAA
wb_outval[4] => reg_data[4].DATAA
wb_outval[5] => reg_data[5].DATAA
wb_outval[6] => reg_data[6].DATAA
wb_outval[7] => reg_data[7].DATAA
wb_outval[8] => reg_data[8].DATAA
wb_outval[9] => reg_data[9].DATAA
wb_outval[10] => reg_data[10].DATAA
wb_outval[11] => reg_data[11].DATAA
wb_outval[12] => reg_data[12].DATAA
wb_outval[13] => reg_data[13].DATAA
wb_outval[14] => reg_data[14].DATAA
wb_outval[15] => reg_data[15].DATAA
ex_op[0] => Equal5.IN3
ex_op[0] => Equal6.IN2
ex_op[0] => Equal7.IN3
ex_op[0] => Equal8.IN3
ex_op[1] => Equal5.IN2
ex_op[1] => Equal6.IN3
ex_op[1] => Equal7.IN2
ex_op[1] => Equal8.IN2
ex_op[2] => Equal5.IN1
ex_op[2] => Equal6.IN1
ex_op[2] => Equal7.IN1
ex_op[2] => Equal8.IN1
ex_op[3] => Equal5.IN0
ex_op[3] => Equal6.IN0
ex_op[3] => Equal7.IN0
ex_op[3] => Equal8.IN0
ma_op[0] => Equal14.IN3
ma_op[0] => Equal15.IN2
ma_op[0] => Equal16.IN3
ma_op[1] => Equal14.IN2
ma_op[1] => Equal15.IN3
ma_op[1] => Equal16.IN2
ma_op[2] => Equal14.IN1
ma_op[2] => Equal15.IN1
ma_op[2] => Equal16.IN1
ma_op[3] => Equal14.IN0
ma_op[3] => Equal15.IN0
ma_op[3] => Equal16.IN0
ex_outcond[0] => Equal0.IN0
ex_outcond[0] => Equal1.IN1
ex_outcond[0] => Equal2.IN1
ex_outcond[0] => Equal3.IN1
ex_outcond[1] => Equal0.IN1
ex_outcond[1] => Equal1.IN0
ex_outcond[1] => Equal2.IN0
ex_outcond[1] => Equal3.IN0
ma_outcond[0] => Equal9.IN0
ma_outcond[0] => Equal10.IN1
ma_outcond[0] => Equal11.IN1
ma_outcond[0] => Equal12.IN1
ma_outcond[1] => Equal9.IN1
ma_outcond[1] => Equal10.IN0
ma_outcond[1] => Equal11.IN0
ma_outcond[1] => Equal12.IN0
ex_write => process_0.IN1
ma_write => process_0.IN1
wb_write => process_0.IN1
ex_outc => process_0.IN1
ex_outz => process_0.IN1
ma_outc => process_0.IN1
ma_outz => process_0.IN1
fwd_reg_val[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
fwd_reg_val[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
fwd_write <= reg_write.DB_MAX_OUTPUT_PORT_TYPE


