// Seed: 2510872145
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output supply1 id_2
);
  assign id_0 = -1 == id_1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd58
) (
    output wor id_0,
    input wire id_1,
    output tri0 id_2,
    input wire id_3,
    output supply1 _id_4,
    input tri0 id_5,
    output tri id_6,
    output tri id_7
);
  wire id_9;
  ;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6
  );
  logic id_10 = 1 < id_1;
  wire [-1 : id_4] id_11, id_12;
  assign id_7 = 1;
endmodule
