# RISC-V_MYTH_Workshop

For students of "Microprocessor for You in Thirty Hours" Workshop, offered by for VLSI System Design (VSD) and Redwood EDA, find here accompanying live info and links.

Refer to README at [stevehoover/RISC-V_MYTH_Workshop](https://github.com/stevehoover/RISC-V_MYTH_Workshop) for lab instructions.

Add your codes in the [calculator_solutions.tlv](calculator_solutions.tlv) and [risc-v_solutions.tlv](risc-v_solutions.tlv) files and **keep committing** to your repository after every lab.

DAY 3:
DIGITAL LOGIC WITH TL-VERILOG IN MAKERCHIP IDE

//Intorduction to makerchip IDE
![image](https://user-images.githubusercontent.com/92938137/170808136-e4a76e87-604b-4769-83c2-1be11db23004.png)

//Labs for combinational Logic
![image](https://user-images.githubusercontent.com/92938137/170809678-7063cad8-4f61-400c-a99c-e3df91d2a141.png)

//Sequential Logic
//Fibbonaci Series
![image](https://user-images.githubusercontent.com/92938137/170808413-c62b72ac-b63e-494d-8f05-b5fdc1d6167d.png)
//Sequential Calculator
![image](https://user-images.githubusercontent.com/92938137/170810291-e397f43a-64f2-4efa-a5f4-54f13e0e809b.png)

//Pythagoras Theorem using pipelining
![image](https://user-images.githubusercontent.com/92938137/170810782-6d323e55-6dc1-4daa-80c5-861aa693bdab.png)
//Fibbonaci Using Pipelining
![image](https://user-images.githubusercontent.com/92938137/170811242-87af4067-57ad-4446-a9d6-739bd1f0c5fc.png)

//Calculator and counter in pipeline
![image](https://user-images.githubusercontent.com/92938137/170815690-94e0049d-e676-417c-b18e-8bb4fa462c52.png)

//2 Cycle calculator

![image](https://user-images.githubusercontent.com/92938137/170812865-8135f7b4-e183-4945-ba8a-c34e2d7886f6.png)
![image](https://user-images.githubusercontent.com/92938137/170812888-4ace255e-3d40-40f7-b73a-ee2c1d05cabf.png)

//Total distance Porblem
![image](https://user-images.githubusercontent.com/92938137/170814041-eab3b9a5-75ab-47c0-b43c-941d6d60d1ee.png)

//2 cycle calculator with validity
![image](https://user-images.githubusercontent.com/92938137/170816685-cb5b0b2c-abbf-4279-a199-c26e4f2f3f84.png)
![image](https://user-images.githubusercontent.com/92938137/170816700-8f160ef6-88b0-4ff0-a0ea-981c1c9b8360.png)

DAY 4:
BASIC RISC-V CPU AND MICRO-ARCHITECTURE
//Next PC
![image](https://user-images.githubusercontent.com/92938137/170819916-6c0e45e5-5112-4f4e-83d9-50112d18d7c4.png)

//Fetch Part 1
![image](https://user-images.githubusercontent.com/92938137/170820048-4b62bc41-d4d3-4c6c-a0cb-5c222d9a6429.png)

//Fetch Part 2 and instruction type and immediate decode
![image](https://user-images.githubusercontent.com/92938137/170824067-5bce710c-d1cb-4d12-bcb6-3013c950a7de.png)
![image](https://user-images.githubusercontent.com/92938137/170824087-1f7f9d05-42ba-40a8-b09f-01f6fc9dce77.png)

//Decoding other fields of instruction
![image](https://user-images.githubusercontent.com/92938137/170824435-81e1e08e-2684-4bcb-a660-3522f18a0404.png)
![image](https://user-images.githubusercontent.com/92938137/170824438-55e5c738-dce5-4767-bb69-320899632d95.png)

//To Decode Instruction Field Based on Instr Type RV-ISBUJ
![image](https://user-images.githubusercontent.com/92938137/170825404-58384194-0911-4025-ac99-f79d825faee5.png)
![image](https://user-images.githubusercontent.com/92938137/170825416-513e433f-534f-448d-a750-4860b4bd60e4.png)

//Decode individual instruction
![image](https://user-images.githubusercontent.com/92938137/170826071-a408bdca-7289-4c23-afe1-e7d7fe82f4b5.png)
![image](https://user-images.githubusercontent.com/92938137/170826083-677518e2-b854-44bf-bc65-e362f19be7b5.png)

// Register File Read 
![image](https://user-images.githubusercontent.com/92938137/170827535-8a329dda-bb65-4e32-9160-d5e5726d1989.png)
![image](https://user-images.githubusercontent.com/92938137/170827542-bb6aa84b-a922-4199-ad76-c18ee975242c.png)
![image](https://user-images.githubusercontent.com/92938137/170827546-daffaf0d-104c-4b97-978c-314f4026700e.png)

//ALU for add/addi
![image](https://user-images.githubusercontent.com/92938137/170827809-76f5288c-d27d-4df3-87df-b4a9f14ae9df.png)
![image](https://user-images.githubusercontent.com/92938137/170828360-218de152-e8c6-4c76-b106-05e120de27ab.png)

//Register file write
![image](https://user-images.githubusercontent.com/92938137/170828336-f45793bd-a682-4251-b93a-633b3194ad5c.png)
![image](https://user-images.githubusercontent.com/92938137/170828324-4b345f15-d386-4feb-931e-b0c3988b1b81.png)

//Branch Instruction Implementation
![image](https://user-images.githubusercontent.com/92938137/170831616-633043cc-4d56-421c-9765-c243fba67ac3.png)
![image](https://user-images.githubusercontent.com/92938137/170831641-e4c16ed9-1ae9-4b57-b17a-ac0321a61078.png)
![image](https://user-images.githubusercontent.com/92938137/170831679-61cd9ed8-12c1-4afa-be41-bca6be37f704.png)

//TestBench
![image](https://user-images.githubusercontent.com/92938137/170831933-eaefb266-f9ce-4220-8a5a-bb27452a5d3d.png)
![image](https://user-images.githubusercontent.com/92938137/170831954-30d03887-d407-4e6a-81be-3b380c3ef7ec.png)
![image](https://user-images.githubusercontent.com/92938137/170831959-ceb35c41-5b6f-45c0-b8c3-625922d6c8a2.png)
![image](https://user-images.githubusercontent.com/92938137/170831975-4978bb3c-28eb-4734-86e8-07ecbfcff1dd.png)
![image](https://user-images.githubusercontent.com/92938137/170831987-77d78be5-dfad-46f3-918c-021dcece3f67.png)






