Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,11079
design__instance__area,118474
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,110
design__max_cap_violation__count__corner:nom_tt_025C_1v80,9
power__internal__total,0.006244645453989506
power__switching__total,0.00309959938749671
power__leakage__total,1.336659494199921E-7
power__total,0.009344378486275673
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.04852118844049077
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.04852118844049077
timing__hold__ws__corner:nom_tt_025C_1v80,0.34149284366871435
timing__setup__ws__corner:nom_tt_025C_1v80,13.245906968414932
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,68
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,110
design__max_cap_violation__count__corner:nom_ss_100C_1v60,9
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.07211620393864952
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.07211620393864952
timing__hold__ws__corner:nom_ss_100C_1v60,0.9471037555626338
timing__setup__ws__corner:nom_ss_100C_1v60,7.099411037771009
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,110
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,9
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.03627015457302542
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.03627015457302542
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12492196519694969
timing__setup__ws__corner:nom_ff_n40C_1v95,14.30861514217683
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,76
design__max_fanout_violation__count,110
design__max_cap_violation__count,15
clock__skew__worst_hold,0.084582787612442
clock__skew__worst_setup,0.031111558654360806
timing__hold__ws,0.12044143800975197
timing__setup__ws,6.746013716361768
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 682.64 225.76
design__core__bbox,2.76 2.72 679.88 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,154113
design__core__area,149183
design__instance__count__stdcell,11079
design__instance__area__stdcell,118474
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.794149
design__instance__utilization__stdcell,0.794149
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,252147
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2056
antenna__violating__nets,11
antenna__violating__pins,16
route__antenna_violation__count,11
route__net,8915
route__net__special,2
route__drc_errors__iter:1,7223
route__wirelength__iter:1,304528
route__drc_errors__iter:2,2119
route__wirelength__iter:2,301778
route__drc_errors__iter:3,1796
route__wirelength__iter:3,300538
route__drc_errors__iter:4,123
route__wirelength__iter:4,300022
route__drc_errors__iter:5,5
route__wirelength__iter:5,299945
route__drc_errors__iter:6,0
route__wirelength__iter:6,299941
route__drc_errors,0
route__wirelength,299941
route__vias,66398
route__vias__singlecut,66398
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,1052.8
timing__unannotated_net__count__corner:nom_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,110
design__max_cap_violation__count__corner:min_tt_025C_1v80,5
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.04180100828237502
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.04180100828237502
timing__hold__ws__corner:min_tt_025C_1v80,0.3355977812858359
timing__setup__ws__corner:min_tt_025C_1v80,13.490220877766774
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,58
design__max_fanout_violation__count__corner:min_ss_100C_1v60,110
design__max_cap_violation__count__corner:min_ss_100C_1v60,5
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.06397604849187855
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.06397604849187855
timing__hold__ws__corner:min_ss_100C_1v60,0.9390644083693499
timing__setup__ws__corner:min_ss_100C_1v60,7.533976322716973
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,110
design__max_cap_violation__count__corner:min_ff_n40C_1v95,6
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.031111558654360806
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.031111558654360806
timing__hold__ws__corner:min_ff_n40C_1v95,0.12044143800975197
timing__setup__ws__corner:min_ff_n40C_1v95,14.358900253008732
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,110
design__max_cap_violation__count__corner:max_tt_025C_1v80,15
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.057631567815921464
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.057631567815921464
timing__hold__ws__corner:max_tt_025C_1v80,0.3477239705706513
timing__setup__ws__corner:max_tt_025C_1v80,13.047154836925442
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,76
design__max_fanout_violation__count__corner:max_ss_100C_1v60,110
design__max_cap_violation__count__corner:max_ss_100C_1v60,15
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.084582787612442
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.084582787612442
timing__hold__ws__corner:max_ss_100C_1v60,0.9550320804503154
timing__setup__ws__corner:max_ss_100C_1v60,6.746013716361768
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,110
design__max_cap_violation__count__corner:max_ff_n40C_1v95,15
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.043684002096545216
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.043684002096545216
timing__hold__ws__corner:max_ff_n40C_1v95,0.1291977672526165
timing__setup__ws__corner:max_ff_n40C_1v95,14.260123263625019
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,45
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000904146
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000940063
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000178103
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000940063
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001720000000000000133924989154099449706336599774658679962158203125
ir__drop__worst,0.00009040000000000000183845993984022015865775756537914276123046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
