# FPGA-ACC-MAC
## *"A 4x4 8-bit systolic array multiplier on FPGA, verified with a UVM-inspired Python testbench over UART (Basys3)."*

---
This is a personal project that I started this summer feel free to modify or make modifications or add more modules.
---

### Folders 
- Vivado project folder
- Design file 
- Verification
- fpga_frimware.py
- example_use.py 
