## RISCV architecture - BASIC
Blocks in this architecture
- PC
- Instruction Fetch
- Instruction Decode
- Register file
- ALU
- Branch taken logic
- Branch target calculator

![image](https://github.com/user-attachments/assets/4146584f-1dfb-4703-99aa-f0e7991ebcac)
