{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664592459746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664592459756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 09:47:39 2022 " "Processing started: Sat Oct 01 09:47:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664592459756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664592459756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PR5 -c PR5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PR5 -c PR5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664592459756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664592460616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664592460616 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 PR5.v(9) " "Verilog HDL Expression warning at PR5.v(9): truncated literal to match 2 bits" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664592477736 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 PR5.v(10) " "Verilog HDL Expression warning at PR5.v(10): truncated literal to match 2 bits" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664592477737 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 PR5.v(11) " "Verilog HDL Expression warning at PR5.v(11): truncated literal to match 2 bits" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664592477737 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 PR5.v(12) " "Verilog HDL Expression warning at PR5.v(12): truncated literal to match 2 bits" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664592477737 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 PR5.v(13) " "Verilog HDL Expression warning at PR5.v(13): truncated literal to match 2 bits" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664592477738 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 PR5.v(14) " "Verilog HDL Expression warning at PR5.v(14): truncated literal to match 2 bits" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664592477738 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 PR5.v(15) " "Verilog HDL Expression warning at PR5.v(15): truncated literal to match 2 bits" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664592477738 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 PR5.v(16) " "Verilog HDL Expression warning at PR5.v(16): truncated literal to match 2 bits" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664592477738 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 PR5.v(17) " "Verilog HDL Expression warning at PR5.v(17): truncated literal to match 2 bits" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664592477738 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 PR5.v(18) " "Verilog HDL Expression warning at PR5.v(18): truncated literal to match 2 bits" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664592477738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr5.v 1 1 " "Found 1 design units, including 1 entities, in source file pr5.v" { { "Info" "ISGN_ENTITY_NAME" "1 PR5 " "Found entity 1: PR5" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664592477746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664592477746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PR5 " "Elaborating entity \"PR5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664592477825 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "PR5.v(13) " "Verilog HDL Case Statement warning at PR5.v(13): case item expression covers a value already covered by a previous case item" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 13 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1664592477834 "|PR5"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "PR5.v(14) " "Verilog HDL Case Statement warning at PR5.v(14): case item expression covers a value already covered by a previous case item" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 14 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1664592477834 "|PR5"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "PR5.v(15) " "Verilog HDL Case Statement warning at PR5.v(15): case item expression covers a value already covered by a previous case item" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 15 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1664592477834 "|PR5"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "PR5.v(16) " "Verilog HDL Case Statement warning at PR5.v(16): case item expression covers a value already covered by a previous case item" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 16 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1664592477834 "|PR5"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "PR5.v(17) " "Verilog HDL Case Statement warning at PR5.v(17): case item expression covers a value already covered by a previous case item" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 17 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1664592477834 "|PR5"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "PR5.v(18) " "Verilog HDL Case Statement warning at PR5.v(18): case item expression covers a value already covered by a previous case item" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 18 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1664592477834 "|PR5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664592478435 "|PR5|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[3\] GND " "Pin \"out\[3\]\" is stuck at GND" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664592478435 "|PR5|out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[4\] GND " "Pin \"out\[4\]\" is stuck at GND" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664592478435 "|PR5|out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[5\] GND " "Pin \"out\[5\]\" is stuck at GND" {  } { { "PR5.v" "" { Text "C:/My_works/4_year/PLIS/PR5/PR5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664592478435 "|PR5|out[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664592478435 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664592478522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664592479312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664592479312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664592479409 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664592479409 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664592479409 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664592479409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664592479431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 09:47:59 2022 " "Processing ended: Sat Oct 01 09:47:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664592479431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664592479431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664592479431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664592479431 ""}
