<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIDefines.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIDefines.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIDefines_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIDefines.h - SI Helper Macros ----------------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160; </div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_SIDEFINES_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_SIDEFINES_H</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// This needs to be kept in sync with the field bits in SIRegisterClass.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4a">   18</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4a">SIRCFlags</a> : uint8_t {</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;  <span class="comment">// For vector registers.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aa7cc027812f1a15199cc2980ee11fcb64">   20</a></span>&#160;  <a class="code" href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aa7cc027812f1a15199cc2980ee11fcb64">HasVGPR</a> = 1 &lt;&lt; 0,</div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aab50fe4810eed28d1cabb48bd46f77f77">   21</a></span>&#160;  <a class="code" href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aab50fe4810eed28d1cabb48bd46f77f77">HasAGPR</a> = 1 &lt;&lt; 1,</div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aa04f97be66117d82353b26db62b1edb9f">   22</a></span>&#160;  <a class="code" href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aa04f97be66117d82353b26db62b1edb9f">HasSGPR</a> = 1 &lt;&lt; 2</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;}; <span class="comment">// enum SIRCFlags</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html">   25</a></span>&#160;<span class="keyword">namespace </span>SIInstrFlags {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// This needs to be kept in sync with the field bits in InstSI.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;enum : <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="comment">// Low bits - basic encoding information.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dab20a2dd15666d86af4e1fdeb88b1be7c">   29</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dab20a2dd15666d86af4e1fdeb88b1be7c">SALU</a> = 1 &lt;&lt; 0,</div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da25bdad6e13bc9ed9f9ce690ae614db1c">   30</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da25bdad6e13bc9ed9f9ce690ae614db1c">VALU</a> = 1 &lt;&lt; 1,</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="comment">// SALU instruction formats.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daa1db6db58e0bae030fb7277723deb3a9">   33</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daa1db6db58e0bae030fb7277723deb3a9">SOP1</a> = 1 &lt;&lt; 2,</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2f0e3ce334e6b7fa59a2822e2770ab1d">   34</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2f0e3ce334e6b7fa59a2822e2770ab1d">SOP2</a> = 1 &lt;&lt; 3,</div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadad0f2be60062a72d37634705e8aed51">   35</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadad0f2be60062a72d37634705e8aed51">SOPC</a> = 1 &lt;&lt; 4,</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da95d3d9b72a40bcb9f88738fd86094a62">   36</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da95d3d9b72a40bcb9f88738fd86094a62">SOPK</a> = 1 &lt;&lt; 5,</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3240de017ea18f8b8daf38bc4d927294">   37</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3240de017ea18f8b8daf38bc4d927294">SOPP</a> = 1 &lt;&lt; 6,</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="comment">// VALU instruction formats.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0dd2852ae8f20b7261f6d01eb354f1ff">   40</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0dd2852ae8f20b7261f6d01eb354f1ff">VOP1</a> = 1 &lt;&lt; 7,</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da600d26b3fa43f262c5ca2270667c0be2">   41</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da600d26b3fa43f262c5ca2270667c0be2">VOP2</a> = 1 &lt;&lt; 8,</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da40767b966aa194931bb6ce67e3649de7">   42</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da40767b966aa194931bb6ce67e3649de7">VOPC</a> = 1 &lt;&lt; 9,</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="comment">// TODO: Should this be spilt into VOP3 a and b?</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da78562688e8d67f7ffa892e4b92311a98">   45</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da78562688e8d67f7ffa892e4b92311a98">VOP3</a> = 1 &lt;&lt; 10,</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4b3bb80273571c42a8b35d5e952034c9">   46</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4b3bb80273571c42a8b35d5e952034c9">VOP3P</a> = 1 &lt;&lt; 12,</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0bd36c4d359999d7043f5fdf440b0c7c">   48</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0bd36c4d359999d7043f5fdf440b0c7c">VINTRP</a> = 1 &lt;&lt; 13,</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3cb08b10c27a453c57a2708e83859b47">   49</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3cb08b10c27a453c57a2708e83859b47">SDWA</a> = 1 &lt;&lt; 14,</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da06434d3505958806f243119630f8c976">   50</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da06434d3505958806f243119630f8c976">DPP</a> = 1 &lt;&lt; 15,</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da6edf620aaa09a9f39b50177b8fa809d4">   51</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da6edf620aaa09a9f39b50177b8fa809d4">TRANS</a> = 1 &lt;&lt; 16,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="comment">// Memory instruction formats.</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2fca87a5855f045ac7f07d8c2814e81f">   54</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2fca87a5855f045ac7f07d8c2814e81f">MUBUF</a> = 1 &lt;&lt; 17,</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4863f895381859543f89e4423126a73f">   55</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4863f895381859543f89e4423126a73f">MTBUF</a> = 1 &lt;&lt; 18,</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da30118e93ea743944a8fa1d846dcbaf37">   56</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da30118e93ea743944a8fa1d846dcbaf37">SMRD</a> = 1 &lt;&lt; 19,</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0666b703f5fe8ee884171492fb6a685a">   57</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0666b703f5fe8ee884171492fb6a685a">MIMG</a> = 1 &lt;&lt; 20,</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3f6b33151573e94a6ef7f14b809dbe70">   58</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3f6b33151573e94a6ef7f14b809dbe70">EXP</a> = 1 &lt;&lt; 21,</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dab0e8527c8c81d2caa91d9b2bd1852574">   59</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dab0e8527c8c81d2caa91d9b2bd1852574">FLAT</a> = 1 &lt;&lt; 22,</div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da953a5ba3766c4aea8d9b8eeeba722679">   60</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da953a5ba3766c4aea8d9b8eeeba722679">DS</a> = 1 &lt;&lt; 23,</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="comment">// Pseudo instruction formats.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da19795cb02079a5e5d58e8a5df3b6ba4b">   63</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da19795cb02079a5e5d58e8a5df3b6ba4b">VGPRSpill</a> = 1 &lt;&lt; 24,</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da488c16a0fdf36e29dd42e37b988dab36">   64</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da488c16a0fdf36e29dd42e37b988dab36">SGPRSpill</a> = 1 &lt;&lt; 25,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="comment">// LDSDIR instruction format.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dafe9bf84e87ab9f272db7a7145eb59758">   67</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dafe9bf84e87ab9f272db7a7145eb59758">LDSDIR</a> = 1 &lt;&lt; 26,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="comment">// VINTERP instruction format.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1440c15f5bea6a1ebb07324b7be433c3">   70</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1440c15f5bea6a1ebb07324b7be433c3">VINTERP</a> = 1 &lt;&lt; 27,</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="comment">// High bits - other information.</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daf5dfd8c9db8b07c80292e662aa96c6a7">   73</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daf5dfd8c9db8b07c80292e662aa96c6a7">VM_CNT</a> = UINT64_C(1) &lt;&lt; 32,</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da39d5973dbb8033fc504c01227f3eaecf">   74</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da39d5973dbb8033fc504c01227f3eaecf">EXP_CNT</a> = UINT64_C(1) &lt;&lt; 33,</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daee110070224119e12075fafd4909dc9c">   75</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daee110070224119e12075fafd4909dc9c">LGKM_CNT</a> = UINT64_C(1) &lt;&lt; 34,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dae51b91ec89e9fd6502c3339d1360c147">   77</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dae51b91ec89e9fd6502c3339d1360c147">WQM</a> = UINT64_C(1) &lt;&lt; 35,</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dae0063a0501793fcbc332d543bd1541bc">   78</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dae0063a0501793fcbc332d543bd1541bc">DisableWQM</a> = UINT64_C(1) &lt;&lt; 36,</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1fb3a3c9d73c11f77861315b283e3fde">   79</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1fb3a3c9d73c11f77861315b283e3fde">Gather4</a> = UINT64_C(1) &lt;&lt; 37,</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da484d7c83afcf07dd63b198f5d317cc1c">   80</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da484d7c83afcf07dd63b198f5d317cc1c">SOPK_ZEXT</a> = UINT64_C(1) &lt;&lt; 38,</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadaafc9c279a6480f1729929b26a4ad05">   81</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadaafc9c279a6480f1729929b26a4ad05">SCALAR_STORE</a> = UINT64_C(1) &lt;&lt; 39,</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3f90dc3ee0272479ff77f144e37b8abc">   82</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3f90dc3ee0272479ff77f144e37b8abc">FIXED_SIZE</a> = UINT64_C(1) &lt;&lt; 40,</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da6d10d1c14fd68b524199b49a1ccf44a2">   83</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da6d10d1c14fd68b524199b49a1ccf44a2">VOPAsmPrefer32Bit</a> = UINT64_C(1) &lt;&lt; 41,</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daf0ca8c082f70a5a7bf5d1cee50db3d07">   84</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daf0ca8c082f70a5a7bf5d1cee50db3d07">VOP3_OPSEL</a> = UINT64_C(1) &lt;&lt; 42,</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da55d8f9babd910d3931296db01832f171">   85</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da55d8f9babd910d3931296db01832f171">maybeAtomic</a> = UINT64_C(1) &lt;&lt; 43,</div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dacff05c63e6ff81eab46dc98fbb55791c">   86</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dacff05c63e6ff81eab46dc98fbb55791c">renamedInGFX9</a> = UINT64_C(1) &lt;&lt; 44,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// Is a clamp on FP type.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4c00f2292227a96409b86e250bac9b87">   89</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4c00f2292227a96409b86e250bac9b87">FPClamp</a> = UINT64_C(1) &lt;&lt; 45,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">// Is an integer clamp</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daeac247ab12a49434e1142ece1a35379b">   92</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daeac247ab12a49434e1142ece1a35379b">IntClamp</a> = UINT64_C(1) &lt;&lt; 46,</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">// Clamps lo component of register.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1f248cc663b917010c5d5ea2cff9445f">   95</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1f248cc663b917010c5d5ea2cff9445f">ClampLo</a> = UINT64_C(1) &lt;&lt; 47,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">// Clamps hi component of register.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">// ClampLo and ClampHi set for packed clamp.</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da52880c64f523a9a892d8e4d33c3375dd">   99</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da52880c64f523a9a892d8e4d33c3375dd">ClampHi</a> = UINT64_C(1) &lt;&lt; 48,</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">// Is a packed VOP3P instruction.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daacf639f4528a313767923c5575e1828e">  102</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daacf639f4528a313767923c5575e1828e">IsPacked</a> = UINT64_C(1) &lt;&lt; 49,</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">// Is a D16 buffer instruction.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadf3e0b276b086c14975adb3e2f00aa2c">  105</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadf3e0b276b086c14975adb3e2f00aa2c">D16Buf</a> = UINT64_C(1) &lt;&lt; 50,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">// FLAT instruction accesses FLAT_GLBL segment.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da125415c6b554fcb76cedd65841141a92">  108</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da125415c6b554fcb76cedd65841141a92">FlatGlobal</a> = UINT64_C(1) &lt;&lt; 51,</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="comment">// Uses floating point double precision rounding mode</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dade5bdaea3c9b894b4d8d07410372c7f1">  111</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dade5bdaea3c9b894b4d8d07410372c7f1">FPDPRounding</a> = UINT64_C(1) &lt;&lt; 52,</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="comment">// Instruction is FP atomic.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daccce8eb3ea48e8b0d5f5b7e9e011cc19">  114</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daccce8eb3ea48e8b0d5f5b7e9e011cc19">FPAtomic</a> = UINT64_C(1) &lt;&lt; 53,</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="comment">// Is a MFMA instruction.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daa0bc33f3818c02a577a8b209d98766cb">  117</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daa0bc33f3818c02a577a8b209d98766cb">IsMAI</a> = UINT64_C(1) &lt;&lt; 54,</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="comment">// Is a DOT instruction.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dabd8ac36f299f3add1ff63d49475d51a5">  120</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dabd8ac36f299f3add1ff63d49475d51a5">IsDOT</a> = UINT64_C(1) &lt;&lt; 55,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="comment">// FLAT instruction accesses FLAT_SCRATCH segment.</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da">  123</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da">FlatScratch</a> = UINT64_C(1) &lt;&lt; 56,</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="comment">// Atomic without return.</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9dbc1631e11296bf1f8e95a2111a1bb9">  126</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9dbc1631e11296bf1f8e95a2111a1bb9">IsAtomicNoRet</a> = UINT64_C(1) &lt;&lt; 57,</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">// Atomic with return.</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da046343a654627954ce26d0e7531e12f7">  129</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da046343a654627954ce26d0e7531e12f7">IsAtomicRet</a> = UINT64_C(1) &lt;&lt; 58,</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// Is a WMMA instruction.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadb719433b001db91973f66b4bc3b6dc8">  132</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadb719433b001db91973f66b4bc3b6dc8">IsWMMA</a> = UINT64_C(1) &lt;&lt; 59,</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">// Whether tied sources will be read.</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4777a05ca68d18f5d938d481ea0127c3">  135</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4777a05ca68d18f5d938d481ea0127c3">TiedSourceNotRead</a> = UINT64_C(1) &lt;&lt; 60,</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// Is never uniform.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da31a282e99b9ec37019e46aa2481190e9">  138</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da31a282e99b9ec37019e46aa2481190e9">IsNeverUniform</a> = UINT64_C(1) &lt;&lt; 61,</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;};</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// v_cmp_class_* etc. use a 10-bit mask for what operation is checked.</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">// The result is true if any of these tests are true.</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916f">  143</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916f">ClassFlags</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa652acf31b995a544cc606af5d8547895">  144</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa652acf31b995a544cc606af5d8547895">S_NAN</a> = 1 &lt;&lt; 0,        <span class="comment">// Signaling NaN</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa3b711cc2011cca9d0656fb9f576ce06c">  145</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa3b711cc2011cca9d0656fb9f576ce06c">Q_NAN</a> = 1 &lt;&lt; 1,        <span class="comment">// Quiet NaN</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faa724c17a66503402aa8d105d0c9f3d20">  146</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faa724c17a66503402aa8d105d0c9f3d20">N_INFINITY</a> = 1 &lt;&lt; 2,   <span class="comment">// Negative infinity</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa35d63c63b47d7e803ae4b7f3154bf9c3">  147</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa35d63c63b47d7e803ae4b7f3154bf9c3">N_NORMAL</a> = 1 &lt;&lt; 3,     <span class="comment">// Negative normal</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fab01b38d29f480c7f254c6cf82e24cac3">  148</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fab01b38d29f480c7f254c6cf82e24cac3">N_SUBNORMAL</a> = 1 &lt;&lt; 4,  <span class="comment">// Negative subnormal</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa33a84ea8c7168a7b8a2993ee22b7748d">  149</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa33a84ea8c7168a7b8a2993ee22b7748d">N_ZERO</a> = 1 &lt;&lt; 5,       <span class="comment">// Negative zero</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fae5d476f6be0ea2fa04d5dccbf605823a">  150</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fae5d476f6be0ea2fa04d5dccbf605823a">P_ZERO</a> = 1 &lt;&lt; 6,       <span class="comment">// Positive zero</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faac5799ae9795275bfc6370dfa74bcba3">  151</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faac5799ae9795275bfc6370dfa74bcba3">P_SUBNORMAL</a> = 1 &lt;&lt; 7,  <span class="comment">// Positive subnormal</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa6f2b19adb58a87c191bdc0669c8a2951">  152</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa6f2b19adb58a87c191bdc0669c8a2951">P_NORMAL</a> = 1 &lt;&lt; 8,     <span class="comment">// Positive normal</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fac3642a81e1e79c9359572b4c9bc9cb45">  153</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fac3642a81e1e79c9359572b4c9bc9cb45">P_INFINITY</a> = 1 &lt;&lt; 9    <span class="comment">// Positive infinity</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;};</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;}</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5">  158</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5">OperandType</a> : <span class="keywordtype">unsigned</span> {<span class="comment"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">  /// Operands with register or 32-bit immediate</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">  160</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">OPERAND_REG_IMM_INT32</a> = <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da6619d4370b1a40e206553ecf49e168e0">MCOI::OPERAND_FIRST_TARGET</a>,</div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">  161</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">OPERAND_REG_IMM_INT64</a>,</div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">  162</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">OPERAND_REG_IMM_INT16</a>,</div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">  163</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">OPERAND_REG_IMM_FP32</a>,</div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">  164</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">OPERAND_REG_IMM_FP64</a>,</div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">  165</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">OPERAND_REG_IMM_FP16</a>,</div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">  166</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">OPERAND_REG_IMM_FP16_DEFERRED</a>,</div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">  167</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">OPERAND_REG_IMM_FP32_DEFERRED</a>,</div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">  168</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">OPERAND_REG_IMM_V2FP16</a>,</div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">  169</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">OPERAND_REG_IMM_V2INT16</a>,</div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504">  170</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504">OPERAND_REG_IMM_V2INT32</a>,</div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">  171</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">OPERAND_REG_IMM_V2FP32</a>,</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">  /// Operands with register or inline constant</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">  174</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">OPERAND_REG_INLINE_C_INT16</a>,</div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">  175</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">OPERAND_REG_INLINE_C_INT32</a>,</div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">  176</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">OPERAND_REG_INLINE_C_INT64</a>,</div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">  177</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">OPERAND_REG_INLINE_C_FP16</a>,</div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">  178</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">OPERAND_REG_INLINE_C_FP32</a>,</div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">  179</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">OPERAND_REG_INLINE_C_FP64</a>,</div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">  180</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">OPERAND_REG_INLINE_C_V2INT16</a>,</div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">  181</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">OPERAND_REG_INLINE_C_V2FP16</a>,</div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411">  182</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411">OPERAND_REG_INLINE_C_V2INT32</a>,</div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f">  183</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f">OPERAND_REG_INLINE_C_V2FP32</a>,</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// Operand with 32-bit immediate that uses the constant bus.</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">  186</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">OPERAND_KIMM32</a>,</div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">  187</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">OPERAND_KIMM16</a>,</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">  /// Operands with an AccVGPR register or inline constant</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">  190</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">OPERAND_REG_INLINE_AC_INT16</a>,</div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">  191</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">OPERAND_REG_INLINE_AC_INT32</a>,</div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">  192</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">OPERAND_REG_INLINE_AC_FP16</a>,</div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">  193</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">OPERAND_REG_INLINE_AC_FP32</a>,</div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db">  194</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db">OPERAND_REG_INLINE_AC_FP64</a>,</div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">  195</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">OPERAND_REG_INLINE_AC_V2INT16</a>,</div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">  196</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">OPERAND_REG_INLINE_AC_V2FP16</a>,</div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a137e14e4737a4c04ea45bc5690f1dd04">  197</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a137e14e4737a4c04ea45bc5690f1dd04">OPERAND_REG_INLINE_AC_V2INT32</a>,</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a10a50643b5828bfe762e6addec52a510">  198</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a10a50643b5828bfe762e6addec52a510">OPERAND_REG_INLINE_AC_V2FP32</a>,</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="comment">// Operand for source modifiers for VOP instructions</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d">  201</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d">OPERAND_INPUT_MODS</a>,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="comment">// Operand for SDWA instructions</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7ac512d58391d54f005bed7d82c43f1">  204</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7ac512d58391d54f005bed7d82c43f1">OPERAND_SDWA_VOPC_DST</a>,</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9">  206</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9">OPERAND_REG_IMM_FIRST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">OPERAND_REG_IMM_INT32</a>,</div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640">  207</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640">OPERAND_REG_IMM_LAST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">OPERAND_REG_IMM_V2FP32</a>,</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928">  209</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928">OPERAND_REG_INLINE_C_FIRST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">OPERAND_REG_INLINE_C_INT16</a>,</div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3">  210</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3">OPERAND_REG_INLINE_C_LAST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a10a50643b5828bfe762e6addec52a510">OPERAND_REG_INLINE_AC_V2FP32</a>,</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160; </div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b">  212</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b">OPERAND_REG_INLINE_AC_FIRST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">OPERAND_REG_INLINE_AC_INT16</a>,</div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7">  213</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7">OPERAND_REG_INLINE_AC_LAST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a10a50643b5828bfe762e6addec52a510">OPERAND_REG_INLINE_AC_V2FP32</a>,</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">  215</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">OPERAND_SRC_FIRST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">OPERAND_REG_IMM_INT32</a>,</div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">  216</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">OPERAND_SRC_LAST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3">OPERAND_REG_INLINE_C_LAST</a>,</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a770a1121b1d5a0d227a86d882b579d8c">  218</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a770a1121b1d5a0d227a86d882b579d8c">OPERAND_KIMM_FIRST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">OPERAND_KIMM32</a>,</div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a03666d590298611268cecf09f5a98087">  219</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a03666d590298611268cecf09f5a98087">OPERAND_KIMM_LAST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">OPERAND_KIMM16</a></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;};</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;}</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">// Input operand modifiers bit-masks</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">// NEG and SEXT share same bit-mask because they can&#39;t be set simultaneously.</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html">  226</a></span>&#160;<span class="keyword">namespace </span>SISrcMods {</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  enum : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916af1ceb53a1b47dab205dc19070b47a1a6">  228</a></span>&#160;   <a class="code" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916af1ceb53a1b47dab205dc19070b47a1a6">NEG</a> = 1 &lt;&lt; 0,   <span class="comment">// Floating-point negate modifier</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a1be8a1ab79f4d1830526cc8d48960168">  229</a></span>&#160;   <a class="code" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a1be8a1ab79f4d1830526cc8d48960168">ABS</a> = 1 &lt;&lt; 1,   <span class="comment">// Floating-point absolute modifier</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a0842f25a9552eadbca3c10f9af0a36fe">  230</a></span>&#160;   <a class="code" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a0842f25a9552eadbca3c10f9af0a36fe">SEXT</a> = 1 &lt;&lt; 0,  <span class="comment">// Integer sign-extend modifier</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916aa2e6fe69892c3b751a1f9cb4933ca368">  231</a></span>&#160;   <a class="code" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916aa2e6fe69892c3b751a1f9cb4933ca368">NEG_HI</a> = <a class="code" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a1be8a1ab79f4d1830526cc8d48960168">ABS</a>,   <span class="comment">// Floating-point negate high packed component modifier.</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a3b095994a942145ccaaed4f175c7172a">  232</a></span>&#160;   <a class="code" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a3b095994a942145ccaaed4f175c7172a">OP_SEL_0</a> = 1 &lt;&lt; 2,</div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916af0e8126187c47c5b74a1bdc635158144">  233</a></span>&#160;   <a class="code" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916af0e8126187c47c5b74a1bdc635158144">OP_SEL_1</a> = 1 &lt;&lt; 3,</div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a8e2f726558b97b38629c9fa9f8691612">  234</a></span>&#160;   <a class="code" href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a8e2f726558b97b38629c9fa9f8691612">DST_OP_SEL</a> = 1 &lt;&lt; 3 <span class="comment">// VOP3 dst op_sel (share mask with OP_SEL_1)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  };</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIOutMods.html">  238</a></span>&#160;<span class="keyword">namespace </span>SIOutMods {</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  enum : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIOutMods.html#a0716b26867383c71f8b38dbcb92cdc9aa5d23498485b506b1e1d273dc41bcb517">  240</a></span>&#160;    <a class="code" href="namespacellvm_1_1SIOutMods.html#a0716b26867383c71f8b38dbcb92cdc9aa5d23498485b506b1e1d273dc41bcb517">NONE</a> = 0,</div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIOutMods.html#a0716b26867383c71f8b38dbcb92cdc9aa6331f8be2ffd9ba4cb0d472c87e3848b">  241</a></span>&#160;    <a class="code" href="namespacellvm_1_1SIOutMods.html#a0716b26867383c71f8b38dbcb92cdc9aa6331f8be2ffd9ba4cb0d472c87e3848b">MUL2</a> = 1,</div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIOutMods.html#a0716b26867383c71f8b38dbcb92cdc9aa9ad8a7e9d3feac232ad68a34719110f0">  242</a></span>&#160;    <a class="code" href="namespacellvm_1_1SIOutMods.html#a0716b26867383c71f8b38dbcb92cdc9aa9ad8a7e9d3feac232ad68a34719110f0">MUL4</a> = 2,</div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIOutMods.html#a0716b26867383c71f8b38dbcb92cdc9aae39e7379dfd9f1b656000322b9ace2b8">  243</a></span>&#160;    <a class="code" href="namespacellvm_1_1SIOutMods.html#a0716b26867383c71f8b38dbcb92cdc9aae39e7379dfd9f1b656000322b9ace2b8">DIV2</a> = 3</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  };</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160; </div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html">  248</a></span>&#160;<span class="keyword">namespace </span>VGPRIndexMode {</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">  250</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> : <span class="keywordtype">unsigned</span> { <span class="comment">// id of symbolic names</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aab08c37eb0230d24d838f80a7702bd174">  251</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aab08c37eb0230d24d838f80a7702bd174">ID_SRC0</a> = 0,</div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa3a427c2cfe11fb3c9c5ecf724d8fdfba">  252</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa3a427c2cfe11fb3c9c5ecf724d8fdfba">ID_SRC1</a>,</div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aaf579a869dd947df8162726874ef4f920">  253</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aaf579a869dd947df8162726874ef4f920">ID_SRC2</a>,</div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa39b4c604ae3c3c92137e9edbc4f4a149">  254</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa39b4c604ae3c3c92137e9edbc4f4a149">ID_DST</a>,</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aac95e69cbecdf2384529d8d832b09a9fd">  256</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aac95e69cbecdf2384529d8d832b09a9fd">ID_MIN</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aab08c37eb0230d24d838f80a7702bd174">ID_SRC0</a>,</div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa7f78de6c8b0734050d847d1cb4c68298">  257</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa7f78de6c8b0734050d847d1cb4c68298">ID_MAX</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa39b4c604ae3c3c92137e9edbc4f4a149">ID_DST</a></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;};</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3">  260</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3">EncBits</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a11888c04a6eafe3c6e1bd5c1267f92aa">  261</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a11888c04a6eafe3c6e1bd5c1267f92aa">OFF</a> = 0,</div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012">  262</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012">SRC0_ENABLE</a> = 1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aab08c37eb0230d24d838f80a7702bd174">ID_SRC0</a>,</div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a2c817b1bc3c82db4a5a4da59d6c46166">  263</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a2c817b1bc3c82db4a5a4da59d6c46166">SRC1_ENABLE</a> = 1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa3a427c2cfe11fb3c9c5ecf724d8fdfba">ID_SRC1</a>,</div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a28ed8b99cc4a42fdf2118a6c56370ed7">  264</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a28ed8b99cc4a42fdf2118a6c56370ed7">SRC2_ENABLE</a> = 1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aaf579a869dd947df8162726874ef4f920">ID_SRC2</a>,</div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3">  265</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3">DST_ENABLE</a> = 1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa39b4c604ae3c3c92137e9edbc4f4a149">ID_DST</a>,</div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a6e7bf5dc7392f0c436832b8f4925edca">  266</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a6e7bf5dc7392f0c436832b8f4925edca">ENABLE_MASK</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012">SRC0_ENABLE</a> | <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a2c817b1bc3c82db4a5a4da59d6c46166">SRC1_ENABLE</a> | <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a28ed8b99cc4a42fdf2118a6c56370ed7">SRC2_ENABLE</a> | <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3">DST_ENABLE</a>,</div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a281986d81382b7cb4d8b26022b439d54">  267</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a281986d81382b7cb4d8b26022b439d54">UNDEF</a> = 0xFFFF</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;};</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;} <span class="comment">// namespace VGPRIndexMode</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;} <span class="comment">// namespace AMDGPU</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUAsmVariants.html">  273</a></span>&#160;<span class="keyword">namespace </span>AMDGPUAsmVariants {</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  enum : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1aa64856c91898815a78f67a6cf84c646d">  275</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1aa64856c91898815a78f67a6cf84c646d">DEFAULT</a> = 0,</div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a94c0dc1d806f9998c5bafdc9c6a99dbd">  276</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a94c0dc1d806f9998c5bafdc9c6a99dbd">VOP3</a> = 1,</div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a7c1d851117b08a78306bee251c6c966b">  277</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a7c1d851117b08a78306bee251c6c966b">SDWA</a> = 2,</div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a6d772c7e4b2dbd7bc0eb7c3a83b55e35">  278</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a6d772c7e4b2dbd7bc0eb7c3a83b55e35">SDWA9</a> = 3,</div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a1dbebe696d317896d0ede1bb630b09a8">  279</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a1dbebe696d317896d0ede1bb630b09a8">DPP</a> = 4,</div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a3bbbc0f34852c8f0b1300d85592b9dc2">  280</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a3bbbc0f34852c8f0b1300d85592b9dc2">VOP3_DPP</a> = 5</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  };</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;} <span class="comment">// namespace AMDGPUAsmVariants</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160; </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html">  285</a></span>&#160;<span class="keyword">namespace </span>EncValues { <span class="comment">// Encoding values of enum9/8/7 operands</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;enum : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a7e5542fa441aeeda6466119a5c960b7b">  288</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a7e5542fa441aeeda6466119a5c960b7b">SGPR_MIN</a> = 0,</div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479aac64fcf3822af6f3bf43f3ce984a77d8">  289</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479aac64fcf3822af6f3bf43f3ce984a77d8">SGPR_MAX_SI</a> = 101,</div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479ae87eb5c85a286658f237431faaac2302">  290</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479ae87eb5c85a286658f237431faaac2302">SGPR_MAX_GFX10</a> = 105,</div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a5a2c49f250cd49771b1c47337ea95cf8">  291</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a5a2c49f250cd49771b1c47337ea95cf8">TTMP_VI_MIN</a> = 112,</div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479aeecf1ebc3472a38c08ce4a272a167dbf">  292</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479aeecf1ebc3472a38c08ce4a272a167dbf">TTMP_VI_MAX</a> = 123,</div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a505e5b285910a56b77d2291ca04cd39c">  293</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a505e5b285910a56b77d2291ca04cd39c">TTMP_GFX9PLUS_MIN</a> = 108,</div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479aa05ff1e247909aa86342daa14b0b2bac">  294</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479aa05ff1e247909aa86342daa14b0b2bac">TTMP_GFX9PLUS_MAX</a> = 123,</div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a85b5e55113e55b3bef4792d822031803">  295</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a85b5e55113e55b3bef4792d822031803">INLINE_INTEGER_C_MIN</a> = 128,</div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a0f01352139e1a367a77cda0d58347318">  296</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a0f01352139e1a367a77cda0d58347318">INLINE_INTEGER_C_POSITIVE_MAX</a> = 192, <span class="comment">// 64</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479ac23a62d1f4d66ed1c5b331c5cd22c1a0">  297</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479ac23a62d1f4d66ed1c5b331c5cd22c1a0">INLINE_INTEGER_C_MAX</a> = 208,</div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a4e3fe67db06671a26db7cfaefb3d5322">  298</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a4e3fe67db06671a26db7cfaefb3d5322">INLINE_FLOATING_C_MIN</a> = 240,</div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a09d6b2004f2670f60b9963073f98226e">  299</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a09d6b2004f2670f60b9963073f98226e">INLINE_FLOATING_C_MAX</a> = 248,</div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a64505b53beb145f22a5e090a5f7fc97a">  300</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a64505b53beb145f22a5e090a5f7fc97a">LITERAL_CONST</a> = 255,</div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a8a095b0e40106c5028e5da140a299f2a">  301</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a8a095b0e40106c5028e5da140a299f2a">VGPR_MIN</a> = 256,</div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a13328933f99867c9c0b801a50003b171">  302</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a13328933f99867c9c0b801a50003b171">VGPR_MAX</a> = 511,</div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a1aabc86fcadc004d8e7a79e485174649">  303</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a1aabc86fcadc004d8e7a79e485174649">IS_VGPR</a> = 256  <span class="comment">// Indicates VGPR or AGPR</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;};</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160; </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;} <span class="comment">// namespace EncValues</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;} <span class="comment">// namespace AMDGPU</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1CPol.html">  310</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4">CPol</a> {</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4">  312</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4">CPol</a> {</div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">  313</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">GLC</a> = 1,</div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a3a23f03bffa1237fdd6821059886a6a0">  314</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a3a23f03bffa1237fdd6821059886a6a0">SLC</a> = 2,</div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a2d8942c601cf6ab6e7ee6dcfddf7e4f2">  315</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a2d8942c601cf6ab6e7ee6dcfddf7e4f2">DLC</a> = 4,</div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">  316</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">SCC</a> = 16,</div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a39cdb386c8e6358db46b658828960381">  317</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a39cdb386c8e6358db46b658828960381">SC0</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">GLC</a>,</div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a4690b39a9275d5b009ecf78b08cfd27c">  318</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a4690b39a9275d5b009ecf78b08cfd27c">SC1</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">SCC</a>,</div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a3795a38ac6eb8cb14191aaba99205a87">  319</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a3795a38ac6eb8cb14191aaba99205a87">NT</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a3a23f03bffa1237fdd6821059886a6a0">SLC</a>,</div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a6180464a3b68ceb5491256aeef23553a">  320</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a6180464a3b68ceb5491256aeef23553a">ALL</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">GLC</a> | <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a3a23f03bffa1237fdd6821059886a6a0">SLC</a> | <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a2d8942c601cf6ab6e7ee6dcfddf7e4f2">DLC</a> | <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">SCC</a></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;};</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;} <span class="comment">// namespace CPol</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html">  325</a></span>&#160;<span class="keyword">namespace </span>SendMsg { <span class="comment">// Encoding of SIMM16 used in s_sendmsg* insns.</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160; </div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98db">  327</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98db">Id</a> { <span class="comment">// Message ID, width(4) [3:0].</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba255aa2c1bc0f43a997d8bb4c70c69b60">  328</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba255aa2c1bc0f43a997d8bb4c70c69b60">ID_INTERRUPT</a> = 1,</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba91e6a407142e17e4bb3b50e7fe8c87dc">  330</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba91e6a407142e17e4bb3b50e7fe8c87dc">ID_GS_PreGFX11</a> = 2,      <span class="comment">// replaced in GFX11</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac1f00b8c9ee08df6cb5378168b3e3353">  331</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac1f00b8c9ee08df6cb5378168b3e3353">ID_GS_DONE_PreGFX11</a> = 3, <span class="comment">// replaced in GFX11</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaf0296978b993b0690ad468f1b7cb3ff6">  333</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaf0296978b993b0690ad468f1b7cb3ff6">ID_HS_TESSFACTOR_GFX11Plus</a> = 2, <span class="comment">// reused in GFX11</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa6cd8fa6c5997ec2807bb22563d7d179">  334</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa6cd8fa6c5997ec2807bb22563d7d179">ID_DEALLOC_VGPRS_GFX11Plus</a> = 3, <span class="comment">// reused in GFX11</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; </div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba6f7a1c7e87cb8d3136d11fcc96f8088e">  336</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba6f7a1c7e87cb8d3136d11fcc96f8088e">ID_SAVEWAVE</a> = 4,           <span class="comment">// added in GFX8, removed in GFX11</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba6ad87210a2f0215e2422bad72cdaa0ba">  337</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba6ad87210a2f0215e2422bad72cdaa0ba">ID_STALL_WAVE_GEN</a> = 5,     <span class="comment">// added in GFX9</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba292d000ab047ef8e8eec003e773a9a72">  338</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba292d000ab047ef8e8eec003e773a9a72">ID_HALT_WAVES</a> = 6,         <span class="comment">// added in GFX9</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaf513d2cb71146b727194f694811ba5c8">  339</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaf513d2cb71146b727194f694811ba5c8">ID_ORDERED_PS_DONE</a> = 7,    <span class="comment">// added in GFX9, removed in GFX11</span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba774b47a3f5f10dcd9087edee73a0a3e6">  340</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba774b47a3f5f10dcd9087edee73a0a3e6">ID_EARLY_PRIM_DEALLOC</a> = 8, <span class="comment">// added in GFX9, removed in GFX10</span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbafa31a7b9c2cb4e59a4fefa5a14a184f2">  341</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbafa31a7b9c2cb4e59a4fefa5a14a184f2">ID_GS_ALLOC_REQ</a> = 9,       <span class="comment">// added in GFX9</span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba8835ee4332849edaf126016ce45fbbe8">  342</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba8835ee4332849edaf126016ce45fbbe8">ID_GET_DOORBELL</a> = 10,      <span class="comment">// added in GFX9, removed in GFX11</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa09f34cfc7b832d86c3b500ac3ff2bcd">  343</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa09f34cfc7b832d86c3b500ac3ff2bcd">ID_GET_DDID</a> = 11,          <span class="comment">// added in GFX10, removed in GFX11</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">  344</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">ID_SYSMSG</a> = 15,</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160; </div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbade3e6b1afcdf7295a4e9f63595868aa9">  346</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbade3e6b1afcdf7295a4e9f63595868aa9">ID_RTN_GET_DOORBELL</a> = 128,</div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba6a7f115c7655e8ef804f3f794c16eaa8">  347</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba6a7f115c7655e8ef804f3f794c16eaa8">ID_RTN_GET_DDID</a> = 129,</div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba5ce5d667ac83c662ced0edba1a5c5d0e">  348</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba5ce5d667ac83c662ced0edba1a5c5d0e">ID_RTN_GET_TMA</a> = 130,</div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba4b08efbe7d0bc71bdf2caa0f4ffda0e5">  349</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba4b08efbe7d0bc71bdf2caa0f4ffda0e5">ID_RTN_GET_REALTIME</a> = 131,</div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaf44330e0a0229b459277431fea451c53">  350</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaf44330e0a0229b459277431fea451c53">ID_RTN_SAVE_WAVE</a> = 132,</div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaddeda531bfc4ee8145e6b03c1c9899ab">  351</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaddeda531bfc4ee8145e6b03c1c9899ab">ID_RTN_GET_TBA</a> = 133,</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160; </div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2725a8fe1793af838f1f598cf482dd94">  353</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2725a8fe1793af838f1f598cf482dd94">ID_MASK_PreGFX11_</a> = 0xF,</div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbafee02a9601e27b735e56eecfe6d7f343">  354</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbafee02a9601e27b735e56eecfe6d7f343">ID_MASK_GFX11Plus_</a> = 0xFF</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;};</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">  357</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> { <span class="comment">// Both GS and SYS operation IDs.</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da35b691cfbe4138fb857986cc49cb16e6">  358</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da35b691cfbe4138fb857986cc49cb16e6">OP_UNKNOWN_</a> = -1,</div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207">  359</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207">OP_SHIFT_</a> = 4,</div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da4fd68f389956f8ba7df3b7c868a587f1">  360</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da4fd68f389956f8ba7df3b7c868a587f1">OP_NONE_</a> = 0,</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">// Bits used for operation encoding</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa66f908f1d48a0640bc0225121f2a423">  362</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa66f908f1d48a0640bc0225121f2a423">OP_WIDTH_</a> = 3,</div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa619ceec748cf1879249f9eab71bae15">  363</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa619ceec748cf1879249f9eab71bae15">OP_MASK_</a> = (((1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa66f908f1d48a0640bc0225121f2a423">OP_WIDTH_</a>) - 1) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207">OP_SHIFT_</a>),</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="comment">// GS operations are encoded in bits 5:4</span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">  365</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">OP_GS_NOP</a> = 0,</div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dad0db183b051e2f768f0d71ca27c4c84a">  366</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dad0db183b051e2f768f0d71ca27c4c84a">OP_GS_CUT</a> = 1,</div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da6437805803847a65ec2c1efaecc99957">  367</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da6437805803847a65ec2c1efaecc99957">OP_GS_EMIT</a> = 2,</div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da8ca0ee972c9e7b0def6f795dd01fdd37">  368</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da8ca0ee972c9e7b0def6f795dd01fdd37">OP_GS_EMIT_CUT</a> = 3,</div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282">  369</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282">OP_GS_LAST_</a>,</div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8">  370</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8">OP_GS_FIRST_</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">OP_GS_NOP</a>,</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="comment">// SYS operations are encoded in bits 6:4</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da9091d0be41c5447915893a72615d7a0a">  372</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da9091d0be41c5447915893a72615d7a0a">OP_SYS_ECC_ERR_INTERRUPT</a> = 1,</div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da372caf8924b2283cccb8ca6ca6317b96">  373</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da372caf8924b2283cccb8ca6ca6317b96">OP_SYS_REG_RD</a> = 2,</div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da2cb1aa7d11a6ca3c3bd5cfad7156e970">  374</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da2cb1aa7d11a6ca3c3bd5cfad7156e970">OP_SYS_HOST_TRAP_ACK</a> = 3,</div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da3b8c53b4d3304f322f9ce7e164bf9e43">  375</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da3b8c53b4d3304f322f9ce7e164bf9e43">OP_SYS_TTRACE_PC</a> = 4,</div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855">  376</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855">OP_SYS_LAST_</a>,</div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f">  377</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f">OP_SYS_FIRST_</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da9091d0be41c5447915893a72615d7a0a">OP_SYS_ECC_ERR_INTERRUPT</a>,</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;};</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160; </div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">  380</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a> : <span class="keywordtype">unsigned</span> { <span class="comment">// Stream ID, (2) [9:8].</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4">  381</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4">STREAM_ID_NONE_</a> = 0,</div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4d21b48a8a90e76ae8ad143a48cf15ce">  382</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4d21b48a8a90e76ae8ad143a48cf15ce">STREAM_ID_DEFAULT_</a> = 0,</div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4a77076f7d09c69bdb019b177bda4452">  383</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4a77076f7d09c69bdb019b177bda4452">STREAM_ID_LAST_</a> = 4,</div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3">  384</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3">STREAM_ID_FIRST_</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4d21b48a8a90e76ae8ad143a48cf15ce">STREAM_ID_DEFAULT_</a>,</div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce">  385</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce">STREAM_ID_SHIFT_</a> = 8,</div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a45ed398ceea75d22a7fc33f59bce1566">  386</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a45ed398ceea75d22a7fc33f59bce1566">STREAM_ID_WIDTH_</a>=  2,</div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afaa91f0dbc4e45dc42bb7bd4bb64a4ce">  387</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afaa91f0dbc4e45dc42bb7bd4bb64a4ce">STREAM_ID_MASK_</a> = (((1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a45ed398ceea75d22a7fc33f59bce1566">STREAM_ID_WIDTH_</a>) - 1) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce">STREAM_ID_SHIFT_</a>)</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;};</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160; </div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;} <span class="comment">// namespace SendMsg</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160; </div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html">  392</a></span>&#160;<span class="keyword">namespace </span>Hwreg { <span class="comment">// Encoding of SIMM16 used in s_setreg/getreg* insns.</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">  394</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a> { <span class="comment">// HwRegCode, (6) [5:0]</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb">  395</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb">ID_MODE</a> = 1,</div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a814cd773000e4ba3bd1e9bcbb71bd4e9">  396</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a814cd773000e4ba3bd1e9bcbb71bd4e9">ID_STATUS</a> = 2,</div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a12601e1f7c9c510e01f7a019d3d249b9">  397</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a12601e1f7c9c510e01f7a019d3d249b9">ID_TRAPSTS</a> = 3,</div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ab8a095e28868e821efd524ee3466802e">  398</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ab8a095e28868e821efd524ee3466802e">ID_HW_ID</a> = 4,</div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a2a53b7ed799f909454dbd49f508e5849">  399</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a2a53b7ed799f909454dbd49f508e5849">ID_GPR_ALLOC</a> = 5,</div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a3751af73bf71f400d3df87c11cf5080a">  400</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a3751af73bf71f400d3df87c11cf5080a">ID_LDS_ALLOC</a> = 6,</div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f7a7d91c92c18838905e73145d3a30">  401</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f7a7d91c92c18838905e73145d3a30">ID_IB_STS</a> = 7,</div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b">  402</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b">ID_MEM_BASES</a> = 15,</div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a39d048309e86fa839e031126c3ad007a">  403</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a39d048309e86fa839e031126c3ad007a">ID_TBA_LO</a> = 16,</div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4c38c9a3b504ae3bd7c73875bf3c089f">  404</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4c38c9a3b504ae3bd7c73875bf3c089f">ID_TBA_HI</a> = 17,</div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a28edffd87e7a3edb197d998340d32778">  405</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a28edffd87e7a3edb197d998340d32778">ID_TMA_LO</a> = 18,</div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a74d30fdfde793ffadcc7b2cda9495c53">  406</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a74d30fdfde793ffadcc7b2cda9495c53">ID_TMA_HI</a> = 19,</div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a9ca9cd82114aa167d099f725f52fe872">  407</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a9ca9cd82114aa167d099f725f52fe872">ID_FLAT_SCR_LO</a> = 20,</div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac1cdbd3a45dbc76f966e87d8985e3f28">  408</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac1cdbd3a45dbc76f966e87d8985e3f28">ID_FLAT_SCR_HI</a> = 21,</div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a6aaf7f2c8ebb5aff361aa54382f7ac4a">  409</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a6aaf7f2c8ebb5aff361aa54382f7ac4a">ID_XNACK_MASK</a> = 22,</div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af1596e4452d04cf32d920577fd2561a3">  410</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af1596e4452d04cf32d920577fd2561a3">ID_HW_ID1</a> = 23,</div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af3e4fa5dbc9aef8c677766a34a873e3a">  411</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af3e4fa5dbc9aef8c677766a34a873e3a">ID_HW_ID2</a> = 24,</div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac62d1b06629396f25ff283b338304f6f">  412</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac62d1b06629396f25ff283b338304f6f">ID_POPS_PACKER</a> = 25,</div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae13327e2c1ecd0836b6eb25504514c08">  413</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae13327e2c1ecd0836b6eb25504514c08">ID_PERF_SNAPSHOT_DATA</a> = 27,</div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af27e718d6789499c01908ebae080dcc5">  414</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af27e718d6789499c01908ebae080dcc5">ID_SHADER_CYCLES</a> = 29,</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160; </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="comment">// Register numbers reused in GFX11+</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a67a8d4d93c8aa03262ec1a954fab8388">  417</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a67a8d4d93c8aa03262ec1a954fab8388">ID_PERF_SNAPSHOT_PC_LO</a> = 18,</div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a81b5608b24d4dd0dd9b0e6badb4c0c07">  418</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a81b5608b24d4dd0dd9b0e6badb4c0c07">ID_PERF_SNAPSHOT_PC_HI</a> = 19,</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="comment">// GFX940 specific registers</span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4d097a0b752490bdeab72e504d851a8c">  421</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4d097a0b752490bdeab72e504d851a8c">ID_XCC_ID</a> = 20,</div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a54757e26d2872c72da53fff167de309b">  422</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a54757e26d2872c72da53fff167de309b">ID_SQ_PERF_SNAPSHOT_DATA</a> = 21,</div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4035310462066ece815a61874a26a91d">  423</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4035310462066ece815a61874a26a91d">ID_SQ_PERF_SNAPSHOT_DATA1</a> = 22,</div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a3d88524aa1bf4311507232fd236d9be6">  424</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a3d88524aa1bf4311507232fd236d9be6">ID_SQ_PERF_SNAPSHOT_PC_LO</a> = 23,</div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac7e1f230307278cff4933210bc07df44">  425</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac7e1f230307278cff4933210bc07df44">ID_SQ_PERF_SNAPSHOT_PC_HI</a> = 24,</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160; </div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">  427</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">ID_SHIFT_</a> = 0,</div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a418ec6abcbd60a648f86f376bbab29b3">  428</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a418ec6abcbd60a648f86f376bbab29b3">ID_WIDTH_</a> = 6,</div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4695b7195044788ba3cbb7b53df196bf">  429</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4695b7195044788ba3cbb7b53df196bf">ID_MASK_</a> = (((1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a418ec6abcbd60a648f86f376bbab29b3">ID_WIDTH_</a>) - 1) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">ID_SHIFT_</a>)</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;};</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160; </div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">  432</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> : <span class="keywordtype">unsigned</span> { <span class="comment">// Offset, (5) [10:6]</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a0f889be4ee32ddab9dfb2507f08addda">  433</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a0f889be4ee32ddab9dfb2507f08addda">OFFSET_DEFAULT_</a> = 0,</div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">  434</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">OFFSET_SHIFT_</a> = 6,</div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a6b2b975b05489fd426d6b42c7db665bd">  435</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a6b2b975b05489fd426d6b42c7db665bd">OFFSET_WIDTH_</a> = 5,</div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8">  436</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8">OFFSET_MASK_</a> = (((1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a6b2b975b05489fd426d6b42c7db665bd">OFFSET_WIDTH_</a>) - 1) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">OFFSET_SHIFT_</a>),</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160; </div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a5f5ea4d21be21db24860fadecde0fce1">  438</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a5f5ea4d21be21db24860fadecde0fce1">OFFSET_MEM_VIOL</a> = 8,</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;};</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160; </div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71d">  441</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71d">WidthMinusOne</a> : <span class="keywordtype">unsigned</span> { <span class="comment">// WidthMinusOne, (5) [15:11]</span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daa1dc727bfa65c79a195d79422abdf508">  442</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daa1dc727bfa65c79a195d79422abdf508">WIDTH_M1_DEFAULT_</a> = 31,</div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">  443</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">WIDTH_M1_SHIFT_</a> = 11,</div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daee2641483988f15ad2b4bc878252fab6">  444</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daee2641483988f15ad2b4bc878252fab6">WIDTH_M1_WIDTH_</a> = 5,</div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f">  445</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f">WIDTH_M1_MASK_</a> = (((1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daee2641483988f15ad2b4bc878252fab6">WIDTH_M1_WIDTH_</a>) - 1) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">WIDTH_M1_SHIFT_</a>),</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;};</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160; </div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">// Some values from WidthMinusOne mapped into Width domain.</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">  449</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11adbec185ad0f7911319cef4aec54b33ce">  450</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11adbec185ad0f7911319cef4aec54b33ce">WIDTH_DEFAULT_</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daa1dc727bfa65c79a195d79422abdf508">WIDTH_M1_DEFAULT_</a> + 1,</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;};</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160; </div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8">  453</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8">ModeRegisterMasks</a> : <a class="code" href="classuint32__t.html">uint32_t</a> {</div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8ae1dd8b5019d16c7b9249d4962d8a1837">  454</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8ae1dd8b5019d16c7b9249d4962d8a1837">FP_ROUND_MASK</a> = 0xf &lt;&lt; 0,  <span class="comment">// Bits 0..3</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8ad93e6c9077b03c6315a0917bf12847c7">  455</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8ad93e6c9077b03c6315a0917bf12847c7">FP_DENORM_MASK</a> = 0xf &lt;&lt; 4, <span class="comment">// Bits 4..7</span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a75dcf0660bc5f1739a309aac83c2cfa4">  456</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a75dcf0660bc5f1739a309aac83c2cfa4">DX10_CLAMP_MASK</a> = 1 &lt;&lt; 8,</div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a72f76798b60cb8a15c5d21d91069e503">  457</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a72f76798b60cb8a15c5d21d91069e503">IEEE_MODE_MASK</a> = 1 &lt;&lt; 9,</div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a468971412bef52e82138916c740a5716">  458</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a468971412bef52e82138916c740a5716">LOD_CLAMP_MASK</a> = 1 &lt;&lt; 10,</div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a59ac18a7658d872ce52251fefd6147fc">  459</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a59ac18a7658d872ce52251fefd6147fc">DEBUG_MASK</a> = 1 &lt;&lt; 11,</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160; </div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="comment">// EXCP_EN fields.</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a7b0e490cbf5bd826fd49ce43e0d7a614">  462</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a7b0e490cbf5bd826fd49ce43e0d7a614">EXCP_EN_INVALID_MASK</a> = 1 &lt;&lt; 12,</div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a867a4682d3b79a947daec559d82fb2e2">  463</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a867a4682d3b79a947daec559d82fb2e2">EXCP_EN_INPUT_DENORMAL_MASK</a> = 1 &lt;&lt; 13,</div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a2c1d983ccfb883de8fbf898488fc2824">  464</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a2c1d983ccfb883de8fbf898488fc2824">EXCP_EN_FLOAT_DIV0_MASK</a> = 1 &lt;&lt; 14,</div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a903b60e230b64cf78fae1a7034a33900">  465</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a903b60e230b64cf78fae1a7034a33900">EXCP_EN_OVERFLOW_MASK</a> = 1 &lt;&lt; 15,</div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8ac033781d0acb6ce8df1b57aa92ee58ed">  466</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8ac033781d0acb6ce8df1b57aa92ee58ed">EXCP_EN_UNDERFLOW_MASK</a> = 1 &lt;&lt; 16,</div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8adbfe1b9ad5efdeb8cf7d0026b410b244">  467</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8adbfe1b9ad5efdeb8cf7d0026b410b244">EXCP_EN_INEXACT_MASK</a> = 1 &lt;&lt; 17,</div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a052dc72ece22a760bb7a4ac8cadb3240">  468</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a052dc72ece22a760bb7a4ac8cadb3240">EXCP_EN_INT_DIV0_MASK</a> = 1 &lt;&lt; 18,</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160; </div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a40bd4e8079aea46d4e58955739486220">  470</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a40bd4e8079aea46d4e58955739486220">GPR_IDX_EN_MASK</a> = 1 &lt;&lt; 27,</div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a359be52cd5a0dbc03ac9c7ab3d1dfb94">  471</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a359be52cd5a0dbc03ac9c7ab3d1dfb94">VSKIP_MASK</a> = 1 &lt;&lt; 28,</div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a49d447f6e2a2ee37f15bebb4a11ff2fd">  472</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a49d447f6e2a2ee37f15bebb4a11ff2fd">CSP_MASK</a> = 0x7u &lt;&lt; 29 <span class="comment">// Bits 29..31</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;};</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160; </div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;} <span class="comment">// namespace Hwreg</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160; </div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html">  477</a></span>&#160;<span class="keyword">namespace </span>MTBUFFormat {</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160; </div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4c">  479</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4c">DataFormat</a> : int64_t {</div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca6a63f8d666f7cf73eaea8ff0c805c191">  480</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca6a63f8d666f7cf73eaea8ff0c805c191">DFMT_INVALID</a> = 0,</div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca2c93f1a7b6b4d80081af38baaf4f8cac">  481</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca2c93f1a7b6b4d80081af38baaf4f8cac">DFMT_8</a>,</div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cad0ada97e6d313df407f6179bf0a1793b">  482</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cad0ada97e6d313df407f6179bf0a1793b">DFMT_16</a>,</div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca9d342b3b9f73e764c4668a34b3bfa6dd">  483</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca9d342b3b9f73e764c4668a34b3bfa6dd">DFMT_8_8</a>,</div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cadc732698f7e8e73d57d495dd7b0bfbfc">  484</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cadc732698f7e8e73d57d495dd7b0bfbfc">DFMT_32</a>,</div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca611637c7cf7723d539ee2c930f3058e1">  485</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca611637c7cf7723d539ee2c930f3058e1">DFMT_16_16</a>,</div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca43657e8dd963d5f30fdb705f514cd487">  486</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca43657e8dd963d5f30fdb705f514cd487">DFMT_10_11_11</a>,</div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cad74b1bf41ff5fc41a73e4d338959adfa">  487</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cad74b1bf41ff5fc41a73e4d338959adfa">DFMT_11_11_10</a>,</div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4caa61a1d80aeea2d0d4ffaaba81f679a85">  488</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4caa61a1d80aeea2d0d4ffaaba81f679a85">DFMT_10_10_10_2</a>,</div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca9d8f16d03faf4de33a7b1468e8375de6">  489</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca9d8f16d03faf4de33a7b1468e8375de6">DFMT_2_10_10_10</a>,</div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cab800b47a0d3aae2117fbb23d6a085004">  490</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cab800b47a0d3aae2117fbb23d6a085004">DFMT_8_8_8_8</a>,</div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cae7e6636e67b31430cfc632c693c8b8bc">  491</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cae7e6636e67b31430cfc632c693c8b8bc">DFMT_32_32</a>,</div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca499dd9f42f5f67dc29483764a2743fa7">  492</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca499dd9f42f5f67dc29483764a2743fa7">DFMT_16_16_16_16</a>,</div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca93aedce07f8987d18e44d461c71c95f0">  493</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca93aedce07f8987d18e44d461c71c95f0">DFMT_32_32_32</a>,</div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca15ddbecbfce45b82fd44a821c1e03a76">  494</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca15ddbecbfce45b82fd44a821c1e03a76">DFMT_32_32_32_32</a>,</div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cab1c446e1a9af0c11d9110b9012d40f42">  495</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cab1c446e1a9af0c11d9110b9012d40f42">DFMT_RESERVED_15</a>,</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160; </div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca474d0c2c4819611b684c81005262bf8c">  497</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca474d0c2c4819611b684c81005262bf8c">DFMT_MIN</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca6a63f8d666f7cf73eaea8ff0c805c191">DFMT_INVALID</a>,</div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cac45aafc770d4681d282f7beb40d4ad03">  498</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cac45aafc770d4681d282f7beb40d4ad03">DFMT_MAX</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cab1c446e1a9af0c11d9110b9012d40f42">DFMT_RESERVED_15</a>,</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160; </div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca6523540e869e65331060df57c9add409">  500</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca6523540e869e65331060df57c9add409">DFMT_UNDEF</a> = -1,</div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca8b7ccf769433236212a15d3076881aa7">  501</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca8b7ccf769433236212a15d3076881aa7">DFMT_DEFAULT</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca2c93f1a7b6b4d80081af38baaf4f8cac">DFMT_8</a>,</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160; </div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4caecc9c6131a21ff4ca83e2a99ba39e45e">  503</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4caecc9c6131a21ff4ca83e2a99ba39e45e">DFMT_SHIFT</a> = 0,</div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cab0f0bf3cb3cf2aac66c9d2574bbb38d0">  504</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cab0f0bf3cb3cf2aac66c9d2574bbb38d0">DFMT_MASK</a> = 0xF</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;};</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160; </div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5f">  507</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5f">NumFormat</a> : int64_t {</div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa9a0be502f1820e758740cda3993bfb08">  508</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa9a0be502f1820e758740cda3993bfb08">NFMT_UNORM</a> = 0,</div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fac63fe3cdbe36fc1f21fae68d356d79d0">  509</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fac63fe3cdbe36fc1f21fae68d356d79d0">NFMT_SNORM</a>,</div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fab944396f6d9c8c2cfb4f27fd768a41b4">  510</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fab944396f6d9c8c2cfb4f27fd768a41b4">NFMT_USCALED</a>,</div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fae1ebd5e6ed969249e914e5ae5a9e0163">  511</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fae1ebd5e6ed969249e914e5ae5a9e0163">NFMT_SSCALED</a>,</div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa14e9b7fa6f0a86d741fc33a9ec1a603c">  512</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa14e9b7fa6f0a86d741fc33a9ec1a603c">NFMT_UINT</a>,</div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa3d4865fafef04edd34bc57f99909c804">  513</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa3d4865fafef04edd34bc57f99909c804">NFMT_SINT</a>,</div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa3401385fbc3b8ee2105fec11e8bbaf20">  514</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa3401385fbc3b8ee2105fec11e8bbaf20">NFMT_RESERVED_6</a>,                    <span class="comment">// VI and GFX9</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa70ec4f71b717c397e8c9097668ab11b1">  515</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa70ec4f71b717c397e8c9097668ab11b1">NFMT_SNORM_OGL</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa3401385fbc3b8ee2105fec11e8bbaf20">NFMT_RESERVED_6</a>,   <span class="comment">// SI and CI only</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fadcf9578e9419f4694555752b038dc9a1">  516</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fadcf9578e9419f4694555752b038dc9a1">NFMT_FLOAT</a>,</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160; </div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fab708868c6257f96763180aff334c9cae">  518</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fab708868c6257f96763180aff334c9cae">NFMT_MIN</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa9a0be502f1820e758740cda3993bfb08">NFMT_UNORM</a>,</div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa666d8c0c7a439fa8b46a5b6f43214466">  519</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa666d8c0c7a439fa8b46a5b6f43214466">NFMT_MAX</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fadcf9578e9419f4694555752b038dc9a1">NFMT_FLOAT</a>,</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160; </div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa236bdeff44903627faf337bd91ca344e">  521</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa236bdeff44903627faf337bd91ca344e">NFMT_UNDEF</a> = -1,</div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa3861fe2916797a81c4ed930d3b12653a">  522</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa3861fe2916797a81c4ed930d3b12653a">NFMT_DEFAULT</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa9a0be502f1820e758740cda3993bfb08">NFMT_UNORM</a>,</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160; </div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa40fc04b2a83e6656691a189c85e95ca7">  524</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa40fc04b2a83e6656691a189c85e95ca7">NFMT_SHIFT</a> = 4,</div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa65e1d2bd51e7a5d4e9be81ba0c9c32bf">  525</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa65e1d2bd51e7a5d4e9be81ba0c9c32bf">NFMT_MASK</a> = 7</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;};</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160; </div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206ee">  528</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206ee">MergedFormat</a> : int64_t {</div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eea90b9b77db8bea1154fca6cb0b4e80f26">  529</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eea90b9b77db8bea1154fca6cb0b4e80f26">DFMT_NFMT_UNDEF</a> = -1,</div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eea3b0b4a9c3db2e3d1f4c63833a4050b87">  530</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eea3b0b4a9c3db2e3d1f4c63833a4050b87">DFMT_NFMT_DEFAULT</a> = ((<a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca8b7ccf769433236212a15d3076881aa7">DFMT_DEFAULT</a> &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cab0f0bf3cb3cf2aac66c9d2574bbb38d0">DFMT_MASK</a>) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4caecc9c6131a21ff4ca83e2a99ba39e45e">DFMT_SHIFT</a>) |</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                      ((<a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa3861fe2916797a81c4ed930d3b12653a">NFMT_DEFAULT</a> &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa65e1d2bd51e7a5d4e9be81ba0c9c32bf">NFMT_MASK</a>) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa40fc04b2a83e6656691a189c85e95ca7">NFMT_SHIFT</a>),</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160; </div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160; </div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eea0b6462bb0ded7560486337c847642aab">  534</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eea0b6462bb0ded7560486337c847642aab">DFMT_NFMT_MASK</a> = (<a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cab0f0bf3cb3cf2aac66c9d2574bbb38d0">DFMT_MASK</a> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4caecc9c6131a21ff4ca83e2a99ba39e45e">DFMT_SHIFT</a>) | (<a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa65e1d2bd51e7a5d4e9be81ba0c9c32bf">NFMT_MASK</a> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa40fc04b2a83e6656691a189c85e95ca7">NFMT_SHIFT</a>),</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160; </div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eeaa94afe5df355c40e0044cd4269e8ea11">  536</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eeaa94afe5df355c40e0044cd4269e8ea11">DFMT_NFMT_MAX</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eea0b6462bb0ded7560486337c847642aab">DFMT_NFMT_MASK</a></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;};</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160; </div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ad3114b80fe75fc1d13fb0d768704c8a5">  539</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ad3114b80fe75fc1d13fb0d768704c8a5">UnifiedFormatCommon</a> : int64_t {</div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ad3114b80fe75fc1d13fb0d768704c8a5ab3a1cd28cc7e61cd410a53a20af20625">  540</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ad3114b80fe75fc1d13fb0d768704c8a5ab3a1cd28cc7e61cd410a53a20af20625">UFMT_MAX</a> = 127,</div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ad3114b80fe75fc1d13fb0d768704c8a5a0dd1e270e143e4f1f45ee074260863d4">  541</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ad3114b80fe75fc1d13fb0d768704c8a5a0dd1e270e143e4f1f45ee074260863d4">UFMT_UNDEF</a> = -1,</div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ad3114b80fe75fc1d13fb0d768704c8a5a553b6d26e6df5d1dc67fc7c027048228">  542</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ad3114b80fe75fc1d13fb0d768704c8a5a553b6d26e6df5d1dc67fc7c027048228">UFMT_DEFAULT</a> = 1</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;};</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160; </div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;} <span class="comment">// namespace MTBUFFormat</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160; </div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html">  547</a></span>&#160;<span class="keyword">namespace </span>UfmtGFX10 {</div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5">  548</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5">UnifiedFormat</a> : int64_t {</div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aa8272679ea69cb655307cd8dcc41f777">  549</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aa8272679ea69cb655307cd8dcc41f777">UFMT_INVALID</a> = 0,</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a05ba1d00fd734108cc6698c543bd86ea">  551</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a05ba1d00fd734108cc6698c543bd86ea">UFMT_8_UNORM</a>,</div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a029cfd293cd749fad5cca399e0fcac6f">  552</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a029cfd293cd749fad5cca399e0fcac6f">UFMT_8_SNORM</a>,</div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a409b1ef02bae13282911e5d68a4c0f7b">  553</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a409b1ef02bae13282911e5d68a4c0f7b">UFMT_8_USCALED</a>,</div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aa375eb698b16b567c88898bd48fa4e03">  554</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aa375eb698b16b567c88898bd48fa4e03">UFMT_8_SSCALED</a>,</div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a093e7e1e48b7a37b1700913a90a7f121">  555</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a093e7e1e48b7a37b1700913a90a7f121">UFMT_8_UINT</a>,</div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ae587b55fb4e07e59009035e9dc22c562">  556</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ae587b55fb4e07e59009035e9dc22c562">UFMT_8_SINT</a>,</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160; </div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a44c542c3ab53b83720b3add462f3f675">  558</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a44c542c3ab53b83720b3add462f3f675">UFMT_16_UNORM</a>,</div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abe38ca6b930b17b737bb459ecc92a4cd">  559</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abe38ca6b930b17b737bb459ecc92a4cd">UFMT_16_SNORM</a>,</div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ad0cb55169ce2a341d4e6bea37612db4b">  560</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ad0cb55169ce2a341d4e6bea37612db4b">UFMT_16_USCALED</a>,</div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a72e780456d14d395ee6fa1cd60fee39e">  561</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a72e780456d14d395ee6fa1cd60fee39e">UFMT_16_SSCALED</a>,</div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a0bcdd7cb85fbc616f0013b1c02ed4f4c">  562</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a0bcdd7cb85fbc616f0013b1c02ed4f4c">UFMT_16_UINT</a>,</div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a0fe7ff1f17b7c73fa8fb99f46b748cd3">  563</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a0fe7ff1f17b7c73fa8fb99f46b748cd3">UFMT_16_SINT</a>,</div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a1e529220d9919417f7ac0f8f323f0cf6">  564</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a1e529220d9919417f7ac0f8f323f0cf6">UFMT_16_FLOAT</a>,</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160; </div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9ef6f675a51d9edda8eef5093da71af4">  566</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9ef6f675a51d9edda8eef5093da71af4">UFMT_8_8_UNORM</a>,</div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a88db4aac0d201ab430f55fd5fd4fd69a">  567</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a88db4aac0d201ab430f55fd5fd4fd69a">UFMT_8_8_SNORM</a>,</div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a23f9e595ff9711275047f1576c8004a3">  568</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a23f9e595ff9711275047f1576c8004a3">UFMT_8_8_USCALED</a>,</div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a454978e17726f8c8f0c0cde16456890c">  569</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a454978e17726f8c8f0c0cde16456890c">UFMT_8_8_SSCALED</a>,</div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9b655bfc90adae08fc88d909377296a4">  570</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9b655bfc90adae08fc88d909377296a4">UFMT_8_8_UINT</a>,</div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9f21d6284ea22a99b273cc5eb271b93c">  571</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9f21d6284ea22a99b273cc5eb271b93c">UFMT_8_8_SINT</a>,</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160; </div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ad0369c7ce17ad344cf95d19982544cbc">  573</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ad0369c7ce17ad344cf95d19982544cbc">UFMT_32_UINT</a>,</div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ae33dff57d627a09a4bcea1db895133cf">  574</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ae33dff57d627a09a4bcea1db895133cf">UFMT_32_SINT</a>,</div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a5c6b3dafe669e154050061d41549394e">  575</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a5c6b3dafe669e154050061d41549394e">UFMT_32_FLOAT</a>,</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160; </div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ac8734703fbb003cb1d089e74c08cd43e">  577</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ac8734703fbb003cb1d089e74c08cd43e">UFMT_16_16_UNORM</a>,</div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a45fd3bf4f88fc969edb0104ca3f5f5a2">  578</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a45fd3bf4f88fc969edb0104ca3f5f5a2">UFMT_16_16_SNORM</a>,</div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a35f4e2c3cff18c880cef154942ea19be">  579</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a35f4e2c3cff18c880cef154942ea19be">UFMT_16_16_USCALED</a>,</div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5af3d1a59c7fd2c6bbfa0c803ffc592d0b">  580</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5af3d1a59c7fd2c6bbfa0c803ffc592d0b">UFMT_16_16_SSCALED</a>,</div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a3836c2a06d56037a4b61d2e00faadf08">  581</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a3836c2a06d56037a4b61d2e00faadf08">UFMT_16_16_UINT</a>,</div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a0dafceeeb22a812d0c6bd82b1061eed0">  582</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a0dafceeeb22a812d0c6bd82b1061eed0">UFMT_16_16_SINT</a>,</div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a4967eca23b989e3a633b521767b1bc0e">  583</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a4967eca23b989e3a633b521767b1bc0e">UFMT_16_16_FLOAT</a>,</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160; </div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ad16a59be4af46ac75a83a12aebb35eeb">  585</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ad16a59be4af46ac75a83a12aebb35eeb">UFMT_10_11_11_UNORM</a>,</div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aab4c0df3d3c62830773716f424c642d2">  586</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aab4c0df3d3c62830773716f424c642d2">UFMT_10_11_11_SNORM</a>,</div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a54e11581feb8210c746be502f5c41b0f">  587</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a54e11581feb8210c746be502f5c41b0f">UFMT_10_11_11_USCALED</a>,</div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abf0a7b42a1cca85ba1a619a78fd700ef">  588</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abf0a7b42a1cca85ba1a619a78fd700ef">UFMT_10_11_11_SSCALED</a>,</div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ac185eb27d677418e878248b7c48ffbf0">  589</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ac185eb27d677418e878248b7c48ffbf0">UFMT_10_11_11_UINT</a>,</div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a0257fe2f6e8fa469db3e8bed45793e59">  590</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a0257fe2f6e8fa469db3e8bed45793e59">UFMT_10_11_11_SINT</a>,</div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a6f04bf266679e6f9429bc97dca3915ca">  591</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a6f04bf266679e6f9429bc97dca3915ca">UFMT_10_11_11_FLOAT</a>,</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160; </div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a201c989840312cee335131aa9024c8a7">  593</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a201c989840312cee335131aa9024c8a7">UFMT_11_11_10_UNORM</a>,</div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aad8426ce5d802a8a50a5147745a0056c">  594</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aad8426ce5d802a8a50a5147745a0056c">UFMT_11_11_10_SNORM</a>,</div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ab047c6b89b4fdbbbae495937b0f2cd58">  595</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ab047c6b89b4fdbbbae495937b0f2cd58">UFMT_11_11_10_USCALED</a>,</div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a3ba0630aab1c223142ed87319f0b11a1">  596</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a3ba0630aab1c223142ed87319f0b11a1">UFMT_11_11_10_SSCALED</a>,</div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5af6f1e01eb5fa4a5d5367cd58af29406c">  597</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5af6f1e01eb5fa4a5d5367cd58af29406c">UFMT_11_11_10_UINT</a>,</div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a4bd3bcc4e9a9c44b6f96bf3b36257b72">  598</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a4bd3bcc4e9a9c44b6f96bf3b36257b72">UFMT_11_11_10_SINT</a>,</div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5afd463e1779df2b88ad929e6fa2dbcc41">  599</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5afd463e1779df2b88ad929e6fa2dbcc41">UFMT_11_11_10_FLOAT</a>,</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160; </div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5afe8d8a3f2bf477a2b42bd2295e54f2b3">  601</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5afe8d8a3f2bf477a2b42bd2295e54f2b3">UFMT_10_10_10_2_UNORM</a>,</div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a6106fb34158a3b6e8b57c4bb2f609648">  602</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a6106fb34158a3b6e8b57c4bb2f609648">UFMT_10_10_10_2_SNORM</a>,</div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a2a96ec7f7d5e3ab1216f1443c452e3fe">  603</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a2a96ec7f7d5e3ab1216f1443c452e3fe">UFMT_10_10_10_2_USCALED</a>,</div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ae56f46d4ff15aefd4648ed281bbd8109">  604</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ae56f46d4ff15aefd4648ed281bbd8109">UFMT_10_10_10_2_SSCALED</a>,</div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a138e8d16c33271932804da0f613a8908">  605</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a138e8d16c33271932804da0f613a8908">UFMT_10_10_10_2_UINT</a>,</div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ae4507d766beff5c0db533174670455eb">  606</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ae4507d766beff5c0db533174670455eb">UFMT_10_10_10_2_SINT</a>,</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160; </div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aff84dc2b2648734c2383c89a51872078">  608</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aff84dc2b2648734c2383c89a51872078">UFMT_2_10_10_10_UNORM</a>,</div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ade47ca098fdc32d0a64699b6e4cc608f">  609</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ade47ca098fdc32d0a64699b6e4cc608f">UFMT_2_10_10_10_SNORM</a>,</div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a8ec3875a7b7c81bbdd793ba451b647ca">  610</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a8ec3875a7b7c81bbdd793ba451b647ca">UFMT_2_10_10_10_USCALED</a>,</div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aa86f7bf9f5cd9615167260af9157a106">  611</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aa86f7bf9f5cd9615167260af9157a106">UFMT_2_10_10_10_SSCALED</a>,</div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a8a877ae20f12f496ccb99e2521da1a80">  612</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a8a877ae20f12f496ccb99e2521da1a80">UFMT_2_10_10_10_UINT</a>,</div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abd92a7215739fb54f211f12411e3afa7">  613</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abd92a7215739fb54f211f12411e3afa7">UFMT_2_10_10_10_SINT</a>,</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160; </div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9f7955a8405513887f11fe39f1bc1d44">  615</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9f7955a8405513887f11fe39f1bc1d44">UFMT_8_8_8_8_UNORM</a>,</div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a1fbc4e40ea9234faf3ddfc58ad7f060a">  616</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a1fbc4e40ea9234faf3ddfc58ad7f060a">UFMT_8_8_8_8_SNORM</a>,</div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a351982bdd72e914f099151fd7fa02b36">  617</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a351982bdd72e914f099151fd7fa02b36">UFMT_8_8_8_8_USCALED</a>,</div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5affcaba7cfb0fa880c4e10e2c1a3b4b06">  618</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5affcaba7cfb0fa880c4e10e2c1a3b4b06">UFMT_8_8_8_8_SSCALED</a>,</div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a5a021b538979666b348c1a692ebd8580">  619</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a5a021b538979666b348c1a692ebd8580">UFMT_8_8_8_8_UINT</a>,</div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a88547a76ed6cbb66e3e8a0ed0deba843">  620</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a88547a76ed6cbb66e3e8a0ed0deba843">UFMT_8_8_8_8_SINT</a>,</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160; </div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a03d17d0d6fb76f7a42cb019a96803035">  622</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a03d17d0d6fb76f7a42cb019a96803035">UFMT_32_32_UINT</a>,</div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a57c833a8918288cb82e2f23cf462823e">  623</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a57c833a8918288cb82e2f23cf462823e">UFMT_32_32_SINT</a>,</div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a8de8ed8cc17c372d0e65d5382559db37">  624</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a8de8ed8cc17c372d0e65d5382559db37">UFMT_32_32_FLOAT</a>,</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160; </div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a373a51e4823e0268e38864594906e17a">  626</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a373a51e4823e0268e38864594906e17a">UFMT_16_16_16_16_UNORM</a>,</div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aca97532129e82b4e98742bed2d64ee98">  627</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aca97532129e82b4e98742bed2d64ee98">UFMT_16_16_16_16_SNORM</a>,</div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a1d4ddc1f07e6c60775edd5e40bbc073e">  628</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a1d4ddc1f07e6c60775edd5e40bbc073e">UFMT_16_16_16_16_USCALED</a>,</div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ac4f63269d21b883bd85481a516305b89">  629</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ac4f63269d21b883bd85481a516305b89">UFMT_16_16_16_16_SSCALED</a>,</div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a2c22adca3bb98ca7ab3c5650689bcd10">  630</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a2c22adca3bb98ca7ab3c5650689bcd10">UFMT_16_16_16_16_UINT</a>,</div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a5f9b69c9d742888268e72b92194f681e">  631</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a5f9b69c9d742888268e72b92194f681e">UFMT_16_16_16_16_SINT</a>,</div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abed6ec0a7f4e1ca0de171cd24a72fcbf">  632</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abed6ec0a7f4e1ca0de171cd24a72fcbf">UFMT_16_16_16_16_FLOAT</a>,</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160; </div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5af1d34ead93f35e09562759c75dc98bfe">  634</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5af1d34ead93f35e09562759c75dc98bfe">UFMT_32_32_32_UINT</a>,</div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a1eecce98963e494b819879620fdde2e4">  635</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a1eecce98963e494b819879620fdde2e4">UFMT_32_32_32_SINT</a>,</div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a3a7c63ebe3c9dc5f149d21a4f19f843c">  636</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a3a7c63ebe3c9dc5f149d21a4f19f843c">UFMT_32_32_32_FLOAT</a>,</div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a6750b1e49cf6809e9168dc5d5545d06f">  637</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a6750b1e49cf6809e9168dc5d5545d06f">UFMT_32_32_32_32_UINT</a>,</div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9f351f2c19539a657a9c92c26edc744a">  638</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9f351f2c19539a657a9c92c26edc744a">UFMT_32_32_32_32_SINT</a>,</div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abbbbfb3404af53369a5056f51447bc82">  639</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abbbbfb3404af53369a5056f51447bc82">UFMT_32_32_32_32_FLOAT</a>,</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160; </div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ae94eac08f0faacbe0eca769bccac6f22">  641</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ae94eac08f0faacbe0eca769bccac6f22">UFMT_FIRST</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aa8272679ea69cb655307cd8dcc41f777">UFMT_INVALID</a>,</div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9b82ab88423d8bad150a65304e811c88">  642</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9b82ab88423d8bad150a65304e811c88">UFMT_LAST</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abbbbfb3404af53369a5056f51447bc82">UFMT_32_32_32_32_FLOAT</a>,</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;};</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160; </div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;} <span class="comment">// namespace UfmtGFX10</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160; </div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html">  647</a></span>&#160;<span class="keyword">namespace </span>UfmtGFX11 {</div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209">  648</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209">UnifiedFormat</a> : int64_t {</div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aa0b19abaf33f3571e42468f83dab94a6">  649</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aa0b19abaf33f3571e42468f83dab94a6">UFMT_INVALID</a> = 0,</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160; </div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a69ef2f29de277fd3eba9835cf95c7962">  651</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a69ef2f29de277fd3eba9835cf95c7962">UFMT_8_UNORM</a>,</div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae0fef8156d7a2326b823a944de505c9f">  652</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae0fef8156d7a2326b823a944de505c9f">UFMT_8_SNORM</a>,</div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a28b497e4113998e4f4b6e22157967212">  653</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a28b497e4113998e4f4b6e22157967212">UFMT_8_USCALED</a>,</div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209acba81b3f6fc192e3b82125dee7a35bde">  654</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209acba81b3f6fc192e3b82125dee7a35bde">UFMT_8_SSCALED</a>,</div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ac9cc4fecc82c3a0d01b6181d405d5f39">  655</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ac9cc4fecc82c3a0d01b6181d405d5f39">UFMT_8_UINT</a>,</div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ab638a0d1c9d3f1e4cf81bfc0e2831264">  656</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ab638a0d1c9d3f1e4cf81bfc0e2831264">UFMT_8_SINT</a>,</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160; </div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae8fd011f26054463e4b90ad1dcde5af0">  658</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae8fd011f26054463e4b90ad1dcde5af0">UFMT_16_UNORM</a>,</div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a9aeefbf81e4cb4b343888ef0cb50620c">  659</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a9aeefbf81e4cb4b343888ef0cb50620c">UFMT_16_SNORM</a>,</div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae83353797052eb210544095c4ab760d4">  660</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae83353797052eb210544095c4ab760d4">UFMT_16_USCALED</a>,</div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aec0ce78627915116b214baee3c0d5fe6">  661</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aec0ce78627915116b214baee3c0d5fe6">UFMT_16_SSCALED</a>,</div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a86834ecf53eba59b348880abe3fb47de">  662</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a86834ecf53eba59b348880abe3fb47de">UFMT_16_UINT</a>,</div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a0c2a9cf031d3d1c503b8f2059188fc05">  663</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a0c2a9cf031d3d1c503b8f2059188fc05">UFMT_16_SINT</a>,</div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a7623b26e33e1720ed4ac2eb475235d68">  664</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a7623b26e33e1720ed4ac2eb475235d68">UFMT_16_FLOAT</a>,</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160; </div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a4387653786e56d62b3f109ff6d409390">  666</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a4387653786e56d62b3f109ff6d409390">UFMT_8_8_UNORM</a>,</div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a4d07e05d6034ef39c1104cb46ece6d53">  667</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a4d07e05d6034ef39c1104cb46ece6d53">UFMT_8_8_SNORM</a>,</div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209add6fd0c06effe6f9c4ce943a1d267600">  668</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209add6fd0c06effe6f9c4ce943a1d267600">UFMT_8_8_USCALED</a>,</div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a683490b4bbf8a0584c3ac32d5dc3193d">  669</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a683490b4bbf8a0584c3ac32d5dc3193d">UFMT_8_8_SSCALED</a>,</div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a91622f23d059f5e8bf5e30e6df7dcc06">  670</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a91622f23d059f5e8bf5e30e6df7dcc06">UFMT_8_8_UINT</a>,</div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ad80828a13222a300ed90492f2964e10d">  671</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ad80828a13222a300ed90492f2964e10d">UFMT_8_8_SINT</a>,</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160; </div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ac28fa4852c391db617a1349b35caaa73">  673</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ac28fa4852c391db617a1349b35caaa73">UFMT_32_UINT</a>,</div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a2ecda6e0d89e69490125b30ba75690fb">  674</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a2ecda6e0d89e69490125b30ba75690fb">UFMT_32_SINT</a>,</div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ad2933e2b4eeecbfbd0bbb780922604d8">  675</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ad2933e2b4eeecbfbd0bbb780922604d8">UFMT_32_FLOAT</a>,</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160; </div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a802ba97310eaac761972c4fccad2d633">  677</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a802ba97310eaac761972c4fccad2d633">UFMT_16_16_UNORM</a>,</div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a6ca0e7414e9be992c96400c231842917">  678</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a6ca0e7414e9be992c96400c231842917">UFMT_16_16_SNORM</a>,</div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a28d6b9c9dd43d60ab39bd0d48018a7e3">  679</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a28d6b9c9dd43d60ab39bd0d48018a7e3">UFMT_16_16_USCALED</a>,</div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a4bda9e6a152dce85faa734bb77b021b0">  680</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a4bda9e6a152dce85faa734bb77b021b0">UFMT_16_16_SSCALED</a>,</div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209afb57541d348277f4975291689d8e8a29">  681</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209afb57541d348277f4975291689d8e8a29">UFMT_16_16_UINT</a>,</div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a895c346a57e57f325c6f6db40dd22042">  682</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a895c346a57e57f325c6f6db40dd22042">UFMT_16_16_SINT</a>,</div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a575b90293d998ca5f1af9035618b908c">  683</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a575b90293d998ca5f1af9035618b908c">UFMT_16_16_FLOAT</a>,</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160; </div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae03b1b0e98a52f9ab7c2398105f1a5c4">  685</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae03b1b0e98a52f9ab7c2398105f1a5c4">UFMT_10_11_11_FLOAT</a>,</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160; </div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a966f361b5d22a3e206ce4a0e2d0cb481">  687</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a966f361b5d22a3e206ce4a0e2d0cb481">UFMT_11_11_10_FLOAT</a>,</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160; </div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209acd0bb44fb8552eca3412c82b79fecb4c">  689</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209acd0bb44fb8552eca3412c82b79fecb4c">UFMT_10_10_10_2_UNORM</a>,</div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae0343b84f270c2af807701f2077390be">  690</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae0343b84f270c2af807701f2077390be">UFMT_10_10_10_2_SNORM</a>,</div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a663135c40630ffc23b7d145b8b13cf85">  691</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a663135c40630ffc23b7d145b8b13cf85">UFMT_10_10_10_2_UINT</a>,</div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a456e4324a730546eb38bb51448b42073">  692</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a456e4324a730546eb38bb51448b42073">UFMT_10_10_10_2_SINT</a>,</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160; </div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a38c308551cef95bfb154d2aaa7b4a1f6">  694</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a38c308551cef95bfb154d2aaa7b4a1f6">UFMT_2_10_10_10_UNORM</a>,</div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ac2dbb89c91d229e0c29c69db710679fa">  695</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ac2dbb89c91d229e0c29c69db710679fa">UFMT_2_10_10_10_SNORM</a>,</div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a353c17c3e4eef6842a82167abd67fe10">  696</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a353c17c3e4eef6842a82167abd67fe10">UFMT_2_10_10_10_USCALED</a>,</div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a27368b68116360674f89a351fa4db93a">  697</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a27368b68116360674f89a351fa4db93a">UFMT_2_10_10_10_SSCALED</a>,</div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ad66eaa1ea7115b3bcf07a0e32cd86bf8">  698</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ad66eaa1ea7115b3bcf07a0e32cd86bf8">UFMT_2_10_10_10_UINT</a>,</div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209adbec8acfb9fa9709a23ec07ad9ea950d">  699</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209adbec8acfb9fa9709a23ec07ad9ea950d">UFMT_2_10_10_10_SINT</a>,</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160; </div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aba5a29f42f1c77d26c41b8f5888370ed">  701</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aba5a29f42f1c77d26c41b8f5888370ed">UFMT_8_8_8_8_UNORM</a>,</div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a4391a9a5eb259379d64739222f5e24ba">  702</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a4391a9a5eb259379d64739222f5e24ba">UFMT_8_8_8_8_SNORM</a>,</div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a7ec3cabcc4f15af358b44b134bf38f7c">  703</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a7ec3cabcc4f15af358b44b134bf38f7c">UFMT_8_8_8_8_USCALED</a>,</div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aedb20d8bd17d1bdd9d9931542e5dfdc4">  704</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aedb20d8bd17d1bdd9d9931542e5dfdc4">UFMT_8_8_8_8_SSCALED</a>,</div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aaefedf78dc9b5564704a1762a46e6e3e">  705</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aaefedf78dc9b5564704a1762a46e6e3e">UFMT_8_8_8_8_UINT</a>,</div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a5d040e810f4850d73d9b634c05d321fa">  706</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a5d040e810f4850d73d9b634c05d321fa">UFMT_8_8_8_8_SINT</a>,</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160; </div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aec1d39f593299dca9e5ad94547c6980b">  708</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aec1d39f593299dca9e5ad94547c6980b">UFMT_32_32_UINT</a>,</div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae04857bdfefea8287f326af9e29c1538">  709</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae04857bdfefea8287f326af9e29c1538">UFMT_32_32_SINT</a>,</div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aa06a2c77e9096753de163f694090b9f9">  710</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aa06a2c77e9096753de163f694090b9f9">UFMT_32_32_FLOAT</a>,</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160; </div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aeac5848a75ca1efdd697a2f5ed7c657d">  712</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aeac5848a75ca1efdd697a2f5ed7c657d">UFMT_16_16_16_16_UNORM</a>,</div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a54a082034efb28f8158e53b5e8394c6a">  713</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a54a082034efb28f8158e53b5e8394c6a">UFMT_16_16_16_16_SNORM</a>,</div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a067882c8a3899efba74d67b011ac4e08">  714</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a067882c8a3899efba74d67b011ac4e08">UFMT_16_16_16_16_USCALED</a>,</div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a649fa354194ca9027cfaec7925738f11">  715</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a649fa354194ca9027cfaec7925738f11">UFMT_16_16_16_16_SSCALED</a>,</div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a1ea771376759b1ad1103669ba05442e5">  716</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a1ea771376759b1ad1103669ba05442e5">UFMT_16_16_16_16_UINT</a>,</div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a70e564334901768a4aeb5851ea8eb796">  717</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a70e564334901768a4aeb5851ea8eb796">UFMT_16_16_16_16_SINT</a>,</div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aa37235832db528c410447cfad3aaacfb">  718</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aa37235832db528c410447cfad3aaacfb">UFMT_16_16_16_16_FLOAT</a>,</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160; </div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a5e6a3e3df9956df91aa511828c1038f2">  720</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a5e6a3e3df9956df91aa511828c1038f2">UFMT_32_32_32_UINT</a>,</div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a3b3aea64a2b7ce520e4a8f608cd94d3a">  721</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a3b3aea64a2b7ce520e4a8f608cd94d3a">UFMT_32_32_32_SINT</a>,</div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a2a7a59eefd631edea6d7e32a718b9f42">  722</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a2a7a59eefd631edea6d7e32a718b9f42">UFMT_32_32_32_FLOAT</a>,</div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae53ca8abe87f0f0350cccc9ef18032b2">  723</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae53ca8abe87f0f0350cccc9ef18032b2">UFMT_32_32_32_32_UINT</a>,</div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a824165805e4178102625b666086fb865">  724</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a824165805e4178102625b666086fb865">UFMT_32_32_32_32_SINT</a>,</div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a96f491fb67c3b8a06a22b0c5adb08be7">  725</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a96f491fb67c3b8a06a22b0c5adb08be7">UFMT_32_32_32_32_FLOAT</a>,</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160; </div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a649cf362018d9f7ab9c27a4e790a65c7">  727</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a649cf362018d9f7ab9c27a4e790a65c7">UFMT_FIRST</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aa0b19abaf33f3571e42468f83dab94a6">UFMT_INVALID</a>,</div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a70c2438cff9f12a18b31c6069702d0f0">  728</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a70c2438cff9f12a18b31c6069702d0f0">UFMT_LAST</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a96f491fb67c3b8a06a22b0c5adb08be7">UFMT_32_32_32_32_FLOAT</a>,</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;};</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160; </div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;} <span class="comment">// namespace UfmtGFX11</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160; </div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html">  733</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="R600InstrInfo_8cpp.html#ae52a3b9fa509347aed3a1703890d9a4b">Swizzle</a> { <span class="comment">// Encoding of swizzle macro used in ds_swizzle_b32.</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160; </div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2">  735</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2">Id</a> : <span class="keywordtype">unsigned</span> { <span class="comment">// id of symbolic names</span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2adbc8019a078b4a0407e5094281305a62">  736</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2adbc8019a078b4a0407e5094281305a62">ID_QUAD_PERM</a> = 0,</div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2aa82ee48b2dffe6feea7c981b40e82c0a">  737</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2aa82ee48b2dffe6feea7c981b40e82c0a">ID_BITMASK_PERM</a>,</div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a0c72d4f818886442d3002d7c19e80785">  738</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a0c72d4f818886442d3002d7c19e80785">ID_SWAP</a>,</div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a5b31fa892b7889649899a01b58c02bfd">  739</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a5b31fa892b7889649899a01b58c02bfd">ID_REVERSE</a>,</div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a45963ea85feec95c4749f3e29ad4203c">  740</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a45963ea85feec95c4749f3e29ad4203c">ID_BROADCAST</a></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;};</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160; </div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83">  743</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83">EncBits</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160; </div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="comment">// swizzle mode encodings</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160; </div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ac0315a1c23874571d99e8afc42f6f1a6">  747</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ac0315a1c23874571d99e8afc42f6f1a6">QUAD_PERM_ENC</a>         = 0x8000,</div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a4ced925fd9bf7ea112827aea440e168c">  748</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a4ced925fd9bf7ea112827aea440e168c">QUAD_PERM_ENC_MASK</a>    = 0xFF00,</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160; </div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab1f81e4ef3adbe04a3a999886c6ecf21">  750</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab1f81e4ef3adbe04a3a999886c6ecf21">BITMASK_PERM_ENC</a>      = 0x0000,</div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a3a840787e58917775b5021aafdc2046f">  751</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a3a840787e58917775b5021aafdc2046f">BITMASK_PERM_ENC_MASK</a> = 0x8000,</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160; </div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="comment">// QUAD_PERM encodings</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160; </div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a6f529fe757ee2d6b98aec1525a78da27">  755</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a6f529fe757ee2d6b98aec1525a78da27">LANE_MASK</a>             = 0x3,</div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ad71af14870448db33fbb43c2e1e50672">  756</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ad71af14870448db33fbb43c2e1e50672">LANE_MAX</a>              = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a6f529fe757ee2d6b98aec1525a78da27">LANE_MASK</a>,</div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf3ca28a336368c8e2e89d5f996b8d66">  757</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf3ca28a336368c8e2e89d5f996b8d66">LANE_SHIFT</a>            = 2,</div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf0725b2c90fcca9a43a6d391381232d">  758</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf0725b2c90fcca9a43a6d391381232d">LANE_NUM</a>              = 4,</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160; </div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="comment">// BITMASK_PERM encodings</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160; </div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e">  762</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e">BITMASK_MASK</a>          = 0x1F,</div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a111922802b1817b5eda4c2b2eedbe1d2">  763</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a111922802b1817b5eda4c2b2eedbe1d2">BITMASK_MAX</a>           = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e">BITMASK_MASK</a>,</div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ae94fe537b6f11c57e17e7b82bf923846">  764</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ae94fe537b6f11c57e17e7b82bf923846">BITMASK_WIDTH</a>         = 5,</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160; </div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83aede0787cb665bb8b15b876f4746947cd">  766</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83aede0787cb665bb8b15b876f4746947cd">BITMASK_AND_SHIFT</a>     = 0,</div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a204d8769ddd5fd44322d6438969d9a8d">  767</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a204d8769ddd5fd44322d6438969d9a8d">BITMASK_OR_SHIFT</a>      = 5,</div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83af237a8a32526c4f1cc633192ad28aad8">  768</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83af237a8a32526c4f1cc633192ad28aad8">BITMASK_XOR_SHIFT</a>     = 10</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;};</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160; </div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;} <span class="comment">// namespace Swizzle</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160; </div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html">  773</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">SDWA</a> {</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160; </div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0a">  775</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0a">SdwaSel</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aac0ba270133e0411b25c5e9f0a60db124">  776</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aac0ba270133e0411b25c5e9f0a60db124">BYTE_0</a> = 0,</div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aabc18aa07471905caf14b86b02d05d867">  777</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aabc18aa07471905caf14b86b02d05d867">BYTE_1</a> = 1,</div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa90653661c47f66711e6360a8972032fd">  778</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa90653661c47f66711e6360a8972032fd">BYTE_2</a> = 2,</div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa4516f5e8a7d4dabec1b8130b105e1414">  779</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa4516f5e8a7d4dabec1b8130b105e1414">BYTE_3</a> = 3,</div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3">  780</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3">WORD_0</a> = 4,</div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0">  781</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0">WORD_1</a> = 5,</div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaddbc3f8d705f646af626fd73cdf3618b">  782</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaddbc3f8d705f646af626fd73cdf3618b">DWORD</a> = 6,</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;};</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160; </div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6">  785</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6">DstUnused</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6aa32d1badbd5e9ff382591dfe33772591">  786</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6aa32d1badbd5e9ff382591dfe33772591">UNUSED_PAD</a> = 0,</div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6ac242f41ca07c86e2cba62a617b640b66">  787</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6ac242f41ca07c86e2cba62a617b640b66">UNUSED_SEXT</a> = 1,</div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">  788</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">UNUSED_PRESERVE</a> = 2,</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;};</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160; </div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5">  791</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5">SDWA9EncValues</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7cdc0d1831641a3e2a71dfde8d4926c8">  792</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7cdc0d1831641a3e2a71dfde8d4926c8">SRC_SGPR_MASK</a> = 0x100,</div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a8e175d1e9b7d8ca70701afa131ca71f8">  793</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a8e175d1e9b7d8ca70701afa131ca71f8">SRC_VGPR_MASK</a> = 0xFF,</div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6">  794</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6">VOPC_DST_VCC_MASK</a> = 0x80,</div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5">  795</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5">VOPC_DST_SGPR_MASK</a> = 0x7F,</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160; </div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc">  797</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc">SRC_VGPR_MIN</a> = 0,</div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5af329e92bfda091dc8a403c47bdef4b66">  798</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5af329e92bfda091dc8a403c47bdef4b66">SRC_VGPR_MAX</a> = 255,</div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2">  799</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2">SRC_SGPR_MIN</a> = 256,</div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a9d9916590006b204b5357b0088adfaf8">  800</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a9d9916590006b204b5357b0088adfaf8">SRC_SGPR_MAX_SI</a> = 357,</div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a6f964e76859658e88d1b32c01879dd6e">  801</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a6f964e76859658e88d1b32c01879dd6e">SRC_SGPR_MAX_GFX10</a> = 361,</div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be">  802</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be">SRC_TTMP_MIN</a> = 364,</div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a033e72094a74e91253d06ffce8ea9178">  803</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a033e72094a74e91253d06ffce8ea9178">SRC_TTMP_MAX</a> = 379,</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;};</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160; </div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;} <span class="comment">// namespace SDWA</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160; </div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html">  808</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a1dbebe696d317896d0ede1bb630b09a8">DPP</a> {</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160; </div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">// clang-format off</span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08">  811</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08">DppCtrl</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08af5b48aa11d36e4d173d82e645b804525">  812</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08af5b48aa11d36e4d173d82e645b804525">QUAD_PERM_FIRST</a>   = 0,</div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a18d159624c8e4526316dcf4b34243a88">  813</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a18d159624c8e4526316dcf4b34243a88">QUAD_PERM_ID</a>      = 0xE4, <span class="comment">// identity permutation</span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a52db1e058f20f51d26ebb9624c52b240">  814</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a52db1e058f20f51d26ebb9624c52b240">QUAD_PERM_LAST</a>    = 0xFF,</div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a01e5da7e6376e18c3d69a3c01817ed88">  815</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a01e5da7e6376e18c3d69a3c01817ed88">DPP_UNUSED1</a>       = 0x100,</div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a8455c27cf732f14fba7f304f67b1af16">  816</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a8455c27cf732f14fba7f304f67b1af16">ROW_SHL0</a>          = 0x100,</div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa0a9df192d678c0644b5c20d4a233f24">  817</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa0a9df192d678c0644b5c20d4a233f24">ROW_SHL_FIRST</a>     = 0x101,</div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6d004b84dbcce828942fabd5c60507d8">  818</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6d004b84dbcce828942fabd5c60507d8">ROW_SHL_LAST</a>      = 0x10F,</div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aea015d153c806aa1a5c75338d55017b5">  819</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aea015d153c806aa1a5c75338d55017b5">DPP_UNUSED2</a>       = 0x110,</div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08afd209d91926fdad77e731e4e6c0eb39b">  820</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08afd209d91926fdad77e731e4e6c0eb39b">ROW_SHR0</a>          = 0x110,</div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a121b7c6d9f56fbb503056805b749e883">  821</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a121b7c6d9f56fbb503056805b749e883">ROW_SHR_FIRST</a>     = 0x111,</div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa2621413a00a0fa1a667feb51cdfc333">  822</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa2621413a00a0fa1a667feb51cdfc333">ROW_SHR_LAST</a>      = 0x11F,</div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a8f197cdbb473b5d83dfa9024cb2d4e1b">  823</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a8f197cdbb473b5d83dfa9024cb2d4e1b">DPP_UNUSED3</a>       = 0x120,</div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6a76159d546c808a0450aebeab7b5f37">  824</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6a76159d546c808a0450aebeab7b5f37">ROW_ROR0</a>          = 0x120,</div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9e08c85c7d6f60d087e8455a4577bd69">  825</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9e08c85c7d6f60d087e8455a4577bd69">ROW_ROR_FIRST</a>     = 0x121,</div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa4ec018c5346887664d316f13c690611">  826</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa4ec018c5346887664d316f13c690611">ROW_ROR_LAST</a>      = 0x12F,</div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab9dead8d5e63143c1abb4a508d4c6f30">  827</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab9dead8d5e63143c1abb4a508d4c6f30">WAVE_SHL1</a>         = 0x130,</div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa109aa58f369471dd6f77dd44809a21f">  828</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa109aa58f369471dd6f77dd44809a21f">DPP_UNUSED4_FIRST</a> = 0x131,</div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a22fbd464cb18592187bbe332ce44abc9">  829</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a22fbd464cb18592187bbe332ce44abc9">DPP_UNUSED4_LAST</a>  = 0x133,</div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a4461ff64de7ad86800306bfc3c8769e8">  830</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a4461ff64de7ad86800306bfc3c8769e8">WAVE_ROL1</a>         = 0x134,</div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab118342ef68df0708e1c6c1a9822e11f">  831</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab118342ef68df0708e1c6c1a9822e11f">DPP_UNUSED5_FIRST</a> = 0x135,</div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08afd69a50c5cc7f76e5361087c82338cca">  832</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08afd69a50c5cc7f76e5361087c82338cca">DPP_UNUSED5_LAST</a>  = 0x137,</div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa27c2292be22c82ea2f2497c76d99118">  833</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa27c2292be22c82ea2f2497c76d99118">WAVE_SHR1</a>         = 0x138,</div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a0946b16bcd77f9e3d92cc2b1f6ce7fca">  834</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a0946b16bcd77f9e3d92cc2b1f6ce7fca">DPP_UNUSED6_FIRST</a> = 0x139,</div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08adfdacd1625ea09362131dda6be04997b">  835</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08adfdacd1625ea09362131dda6be04997b">DPP_UNUSED6_LAST</a>  = 0x13B,</div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08abbdea5eaa8b53c3c3ddc5446a1883d0e">  836</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08abbdea5eaa8b53c3c3ddc5446a1883d0e">WAVE_ROR1</a>         = 0x13C,</div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab8caa6d2ed1f1e46f7de55d0d437a3c3">  837</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab8caa6d2ed1f1e46f7de55d0d437a3c3">DPP_UNUSED7_FIRST</a> = 0x13D,</div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08af24eb5ee59a5e5bf84df58dcf64c92c0">  838</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08af24eb5ee59a5e5bf84df58dcf64c92c0">DPP_UNUSED7_LAST</a>  = 0x13F,</div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6e43e3dca210502505e9966c05ef55d5">  839</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6e43e3dca210502505e9966c05ef55d5">ROW_MIRROR</a>        = 0x140,</div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9077097914bb8e7879a908764fe0f37d">  840</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9077097914bb8e7879a908764fe0f37d">ROW_HALF_MIRROR</a>   = 0x141,</div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a60f0e8dd618af278da015b2945a34b4e">  841</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a60f0e8dd618af278da015b2945a34b4e">BCAST15</a>           = 0x142,</div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9db0c6cdc58a23822de98f246145a788">  842</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9db0c6cdc58a23822de98f246145a788">BCAST31</a>           = 0x143,</div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a31b0c3c70775b8b23f65b9d769606e78">  843</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a31b0c3c70775b8b23f65b9d769606e78">DPP_UNUSED8_FIRST</a> = 0x144,</div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a24b903655c85bb90074e7d4c20ad665b">  844</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a24b903655c85bb90074e7d4c20ad665b">DPP_UNUSED8_LAST</a>  = 0x14F,</div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa1fb933a07c862608a52170e730163de">  845</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa1fb933a07c862608a52170e730163de">ROW_NEWBCAST_FIRST</a>= 0x150,</div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a0217c93a90ee9ecf413f258cf8ff0eb2">  846</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a0217c93a90ee9ecf413f258cf8ff0eb2">ROW_NEWBCAST_LAST</a> = 0x15F,</div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a2f3fae2173d7705ec1d3fd3bf5859632">  847</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a2f3fae2173d7705ec1d3fd3bf5859632">ROW_SHARE0</a>        = 0x150,</div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a7c1b7d231bccabb7234e9b353c87a904">  848</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a7c1b7d231bccabb7234e9b353c87a904">ROW_SHARE_FIRST</a>   = 0x150,</div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa5784dd41d677a97d692a6ff9dce9864">  849</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa5784dd41d677a97d692a6ff9dce9864">ROW_SHARE_LAST</a>    = 0x15F,</div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a5f1c3d726459f1265e11ed544ee4be53">  850</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a5f1c3d726459f1265e11ed544ee4be53">ROW_XMASK0</a>        = 0x160,</div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a175c7c2cfb13bbb127dbbfe8ab44e6fe">  851</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a175c7c2cfb13bbb127dbbfe8ab44e6fe">ROW_XMASK_FIRST</a>   = 0x160,</div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9">  852</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9">ROW_XMASK_LAST</a>    = 0x16F,</div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a229a44fa66049a4fe6b24c7bfdcd986e">  853</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a229a44fa66049a4fe6b24c7bfdcd986e">DPP_LAST</a>          = <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9">ROW_XMASK_LAST</a></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;};</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">// clang-format on</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059">  857</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059">DppFiMode</a> {</div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059aea6c49b9f1e3f242a5bc3a69a00215b2">  858</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059aea6c49b9f1e3f242a5bc3a69a00215b2">DPP_FI_0</a>  = 0,</div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059acb1490082afd25589521c543fec236b7">  859</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059acb1490082afd25589521c543fec236b7">DPP_FI_1</a>  = 1,</div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a86bc62297264c5c421f06a54985349a1">  860</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a86bc62297264c5c421f06a54985349a1">DPP8_FI_0</a> = 0xE9,</div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b">  861</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b">DPP8_FI_1</a> = 0xEA,</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;};</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160; </div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;} <span class="comment">// namespace DPP</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160; </div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html">  866</a></span>&#160;<span class="keyword">namespace </span>Exp {</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160; </div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">  868</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">Target</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a45d5e746d6f7b53f0baf217b6c60daca">  869</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a45d5e746d6f7b53f0baf217b6c60daca">ET_MRT0</a> = 0,</div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a014717c3e0b4b0fa9168435d5c00209b">  870</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a014717c3e0b4b0fa9168435d5c00209b">ET_MRT7</a> = 7,</div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ab7925f1cbfe3c4fc5464da6219815d2c">  871</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ab7925f1cbfe3c4fc5464da6219815d2c">ET_MRTZ</a> = 8,</div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a2f4f450132c7f1a5a8773ebd3fbc8e38">  872</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a2f4f450132c7f1a5a8773ebd3fbc8e38">ET_NULL</a> = 9,             <span class="comment">// Pre-GFX11</span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a819e373068289857bb1cef7f5b320c11">  873</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a819e373068289857bb1cef7f5b320c11">ET_POS0</a> = 12,</div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998acbd1871d5025938eb11be563c08e6517">  874</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998acbd1871d5025938eb11be563c08e6517">ET_POS3</a> = 15,</div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a7120ea14ee1a2b75be3fcbbcf2cd238a">  875</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a7120ea14ee1a2b75be3fcbbcf2cd238a">ET_POS4</a> = 16,            <span class="comment">// GFX10+</span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ac84234e8abdfe7d1a85fef7297734e49">  876</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ac84234e8abdfe7d1a85fef7297734e49">ET_POS_LAST</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a7120ea14ee1a2b75be3fcbbcf2cd238a">ET_POS4</a>,   <span class="comment">// Highest pos used on any subtarget</span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a5bf174e4118cb43e895fda34b8cbdb51">  877</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a5bf174e4118cb43e895fda34b8cbdb51">ET_PRIM</a> = 20,            <span class="comment">// GFX10+</span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a8c000dbdd84cae416e103d023ca4f3bc">  878</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a8c000dbdd84cae416e103d023ca4f3bc">ET_DUAL_SRC_BLEND0</a> = 21, <span class="comment">// GFX11+</span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a46aec9d69fc2301884b99597f4090df5">  879</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a46aec9d69fc2301884b99597f4090df5">ET_DUAL_SRC_BLEND1</a> = 22, <span class="comment">// GFX11+</span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998afe9e14fadada855231c900eecbea27f2">  880</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998afe9e14fadada855231c900eecbea27f2">ET_PARAM0</a> = 32,          <span class="comment">// Pre-GFX11</span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a6a774a598f798bc6a057d9a88a1427c0">  881</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a6a774a598f798bc6a057d9a88a1427c0">ET_PARAM31</a> = 63,         <span class="comment">// Pre-GFX11</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160; </div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ad54e3354f0aba668bbc7e074f1b6ed18">  883</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ad54e3354f0aba668bbc7e074f1b6ed18">ET_NULL_MAX_IDX</a> = 0,</div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998aa8c987d72b2b9bfebb87da0cc8333e54">  884</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998aa8c987d72b2b9bfebb87da0cc8333e54">ET_MRTZ_MAX_IDX</a> = 0,</div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a3f125b615f9ce5c35545c3be2a0bdc01">  885</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a3f125b615f9ce5c35545c3be2a0bdc01">ET_PRIM_MAX_IDX</a> = 0,</div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a7c0a3c890504a43343b5104f8c8fa576">  886</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a7c0a3c890504a43343b5104f8c8fa576">ET_MRT_MAX_IDX</a> = 7,</div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ae29f0a5af13d540be374ed945bda9e92">  887</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ae29f0a5af13d540be374ed945bda9e92">ET_POS_MAX_IDX</a> = 4,</div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a12be7bab3abcb1b9646c4168aebbf033">  888</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a12be7bab3abcb1b9646c4168aebbf033">ET_DUAL_SRC_BLEND_MAX_IDX</a> = 1,</div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a2b937886b062f2746a310334f52c6179">  889</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a2b937886b062f2746a310334f52c6179">ET_PARAM_MAX_IDX</a> = 31,</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160; </div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a4b89c8394d5ab3580d6d73e057d3bbb9">  891</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a4b89c8394d5ab3580d6d73e057d3bbb9">ET_INVALID</a> = 255,</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;};</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160; </div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;} <span class="comment">// namespace Exp</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160; </div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html">  896</a></span>&#160;<span class="keyword">namespace </span>VOP3PEncoding {</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160; </div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65">  898</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65">OpSel</a> : <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> {</div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65a43c1078de7cba4cc1dd04ee02d62bd47">  899</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65a43c1078de7cba4cc1dd04ee02d62bd47">OP_SEL_HI_0</a> = UINT64_C(1) &lt;&lt; 59,</div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65a6e327e184b71d4a82bb8628c5174fae9">  900</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65a6e327e184b71d4a82bb8628c5174fae9">OP_SEL_HI_1</a> = UINT64_C(1) &lt;&lt; 60,</div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65aa8275f9038e487d2e21930e741ce061e">  901</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65aa8275f9038e487d2e21930e741ce061e">OP_SEL_HI_2</a> = UINT64_C(1) &lt;&lt; 14,</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;};</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160; </div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;} <span class="comment">// namespace VOP3PEncoding</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160; </div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html">  906</a></span>&#160;<span class="keyword">namespace </span>ImplicitArg {</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">// Implicit kernel argument offset for code object version 5.</span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53">  908</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53">Offset_COV5</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53a934324dc0396c4327f6e2fd510daebc7">  909</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53a934324dc0396c4327f6e2fd510daebc7">HOSTCALL_PTR_OFFSET</a> = 80,</div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53ae66128a83fc584fd761823838bd5c442">  910</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53ae66128a83fc584fd761823838bd5c442">MULTIGRID_SYNC_ARG_OFFSET</a> = 88,</div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53a47db5152a7cadfd2e966c87219bdb4fb">  911</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53a47db5152a7cadfd2e966c87219bdb4fb">HEAP_PTR_OFFSET</a> = 96,</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160; </div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53ad08196061d61a3673d0654c48c60ce1e">  913</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53ad08196061d61a3673d0654c48c60ce1e">DEFAULT_QUEUE_OFFSET</a> = 104,</div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53a7d95d9ccbf577718709f422b377f57a9">  914</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53a7d95d9ccbf577718709f422b377f57a9">COMPLETION_ACTION_OFFSET</a> = 112,</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160; </div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53acb8aeb357420eba92b54be740ca96b07">  916</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53acb8aeb357420eba92b54be740ca96b07">PRIVATE_BASE_OFFSET</a> = 192,</div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53aa6e1c3182a2610063c8e226f4471043b">  917</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53aa6e1c3182a2610063c8e226f4471043b">SHARED_BASE_OFFSET</a> = 196,</div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53a68411f26df85936f2fb46bb590c30e6f">  918</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53a68411f26df85936f2fb46bb590c30e6f">QUEUE_PTR_OFFSET</a> = 200,</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;};</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160; </div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;} <span class="comment">// namespace ImplicitArg</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;} <span class="comment">// namespace AMDGPU</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160; </div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a012bdf650a16835d8562bc8c980defaf">  924</a></span>&#160;<span class="preprocessor">#define R_00B028_SPI_SHADER_PGM_RSRC1_PS                                0x00B028</span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a8468bf12ba60364d28de0b04529ba50e">  925</a></span>&#160;<span class="preprocessor">#define   S_00B028_VGPRS(x)                                           (((x) &amp; 0x3F) &lt;&lt; 0)</span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a725ea575e9923d18bd1a6cf78b9fcd7b">  926</a></span>&#160;<span class="preprocessor">#define   S_00B028_SGPRS(x)                                           (((x) &amp; 0x0F) &lt;&lt; 6)</span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a1930b8f62e101a99c1a43f941bdf33d3">  927</a></span>&#160;<span class="preprocessor">#define   S_00B028_MEM_ORDERED(x)                                     (((x) &amp; 0x1) &lt;&lt; 25)</span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#abd0a421fa4e776151767d577758b71a4">  928</a></span>&#160;<span class="preprocessor">#define   G_00B028_MEM_ORDERED(x)                                     (((x) &gt;&gt; 25) &amp; 0x1)</span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a8d0e62a79d75d3667535ecf8305cf2cc">  929</a></span>&#160;<span class="preprocessor">#define   C_00B028_MEM_ORDERED                                        0xFDFFFFFF</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160; </div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#afd66251acdc44a0c8343eb28638e05f2">  931</a></span>&#160;<span class="preprocessor">#define R_00B02C_SPI_SHADER_PGM_RSRC2_PS                                0x00B02C</span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae8b4887bf7e1d98571421a9d8360b7f5">  932</a></span>&#160;<span class="preprocessor">#define   S_00B02C_EXTRA_LDS_SIZE(x)                                  (((x) &amp; 0xFF) &lt;&lt; 8)</span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a89081ddc302bcaca7808bf8f6dc38533">  933</a></span>&#160;<span class="preprocessor">#define R_00B128_SPI_SHADER_PGM_RSRC1_VS                                0x00B128</span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ab513c7765a36b59d286261097d8f48de">  934</a></span>&#160;<span class="preprocessor">#define   S_00B128_MEM_ORDERED(x)                                     (((x) &amp; 0x1) &lt;&lt; 27)</span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a949fd495b9be502e4838a29c729a508b">  935</a></span>&#160;<span class="preprocessor">#define   G_00B128_MEM_ORDERED(x)                                     (((x) &gt;&gt; 27) &amp; 0x1)</span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ab3c9ad6f31543af2bec7418d013a6c53">  936</a></span>&#160;<span class="preprocessor">#define   C_00B128_MEM_ORDERED                                        0xF7FFFFFF</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160; </div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ac05041a93ac4ed20e1d435b7a264ce15">  938</a></span>&#160;<span class="preprocessor">#define R_00B228_SPI_SHADER_PGM_RSRC1_GS                                0x00B228</span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a33bc1a6b0012bfe8b96c03a4f7de759b">  939</a></span>&#160;<span class="preprocessor">#define   S_00B228_WGP_MODE(x)                                        (((x) &amp; 0x1) &lt;&lt; 27)</span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#aec83286bf447ddeab5e172b14bcafc8d">  940</a></span>&#160;<span class="preprocessor">#define   G_00B228_WGP_MODE(x)                                        (((x) &gt;&gt; 27) &amp; 0x1)</span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a943194e8a9600db5e0a1f0f76ac30c8c">  941</a></span>&#160;<span class="preprocessor">#define   C_00B228_WGP_MODE                                           0xF7FFFFFF</span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a4eac162ce066122ef62521b9d4039e26">  942</a></span>&#160;<span class="preprocessor">#define   S_00B228_MEM_ORDERED(x)                                     (((x) &amp; 0x1) &lt;&lt; 25)</span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a75468f635686ba527a429345e3b9bc3b">  943</a></span>&#160;<span class="preprocessor">#define   G_00B228_MEM_ORDERED(x)                                     (((x) &gt;&gt; 25) &amp; 0x1)</span></div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a151cbe751980dce773e1d11d820894b8">  944</a></span>&#160;<span class="preprocessor">#define   C_00B228_MEM_ORDERED                                        0xFDFFFFFF</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160; </div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a6b1237a52931b2f63826162246f8489c">  946</a></span>&#160;<span class="preprocessor">#define R_00B328_SPI_SHADER_PGM_RSRC1_ES                                0x00B328</span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a65ca33976194be6649f08d4668849167">  947</a></span>&#160;<span class="preprocessor">#define R_00B428_SPI_SHADER_PGM_RSRC1_HS                                0x00B428</span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a7b0776941c2d49e4a3bb14a709dfab56">  948</a></span>&#160;<span class="preprocessor">#define   S_00B428_WGP_MODE(x)                                        (((x) &amp; 0x1) &lt;&lt; 26)</span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae316308a97e89bf54b2ffe688b0e816f">  949</a></span>&#160;<span class="preprocessor">#define   G_00B428_WGP_MODE(x)                                        (((x) &gt;&gt; 26) &amp; 0x1)</span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#aa16c4991376e2be063360665a7d92286">  950</a></span>&#160;<span class="preprocessor">#define   C_00B428_WGP_MODE                                           0xFBFFFFFF</span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a1190b275cd1fa4304697d22a8f95e6fc">  951</a></span>&#160;<span class="preprocessor">#define   S_00B428_MEM_ORDERED(x)                                     (((x) &amp; 0x1) &lt;&lt; 24)</span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a495f945de29bafa4bed642863b052019">  952</a></span>&#160;<span class="preprocessor">#define   G_00B428_MEM_ORDERED(x)                                     (((x) &gt;&gt; 24) &amp; 0x1)</span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a940e93be6211cdc2c701050f7ec5989c">  953</a></span>&#160;<span class="preprocessor">#define   C_00B428_MEM_ORDERED                                        0xFEFFFFFF</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160; </div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a737e61c2b907b39e7c3589698e07d836">  955</a></span>&#160;<span class="preprocessor">#define R_00B528_SPI_SHADER_PGM_RSRC1_LS                                0x00B528</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160; </div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#af20c65c7bc7ddd3cef682075f101df7c">  957</a></span>&#160;<span class="preprocessor">#define R_00B84C_COMPUTE_PGM_RSRC2                                      0x00B84C</span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a1abe85587cc7e94fabf1d8d348f873cc">  958</a></span>&#160;<span class="preprocessor">#define   S_00B84C_SCRATCH_EN(x)                                      (((x) &amp; 0x1) &lt;&lt; 0)</span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ace48fdfe0b765336dc8d559e87f70d0b">  959</a></span>&#160;<span class="preprocessor">#define   G_00B84C_SCRATCH_EN(x)                                      (((x) &gt;&gt; 0) &amp; 0x1)</span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a3cde9a6d53b5d54a067abcd45b75ffe1">  960</a></span>&#160;<span class="preprocessor">#define   C_00B84C_SCRATCH_EN                                         0xFFFFFFFE</span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a9850b7225811ed88fce361146fb3f1bc">  961</a></span>&#160;<span class="preprocessor">#define   S_00B84C_USER_SGPR(x)                                       (((x) &amp; 0x1F) &lt;&lt; 1)</span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#acba28a403ab11973c99fdcdc20038447">  962</a></span>&#160;<span class="preprocessor">#define   G_00B84C_USER_SGPR(x)                                       (((x) &gt;&gt; 1) &amp; 0x1F)</span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae884161de22f2e19bd9392cb7c8115d7">  963</a></span>&#160;<span class="preprocessor">#define   C_00B84C_USER_SGPR                                          0xFFFFFFC1</span></div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a9e98ce60ac6e6bfe7cefb284cfe69777">  964</a></span>&#160;<span class="preprocessor">#define   S_00B84C_TRAP_HANDLER(x)                                    (((x) &amp; 0x1) &lt;&lt; 6)</span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a6dc896a798fd6205e148572e95992f97">  965</a></span>&#160;<span class="preprocessor">#define   G_00B84C_TRAP_HANDLER(x)                                    (((x) &gt;&gt; 6) &amp; 0x1)</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a7bd80dca60d7b5d03e31e39dc50ab048">  966</a></span>&#160;<span class="preprocessor">#define   C_00B84C_TRAP_HANDLER                                       0xFFFFFFBF</span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a6cdd30a73244b929b291741ca7418f3a">  967</a></span>&#160;<span class="preprocessor">#define   S_00B84C_TGID_X_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 7)</span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a6a8f93f513dd3fee9df4bc97242b7228">  968</a></span>&#160;<span class="preprocessor">#define   G_00B84C_TGID_X_EN(x)                                       (((x) &gt;&gt; 7) &amp; 0x1)</span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a44f2f349957a951f783db0f8816a23c6">  969</a></span>&#160;<span class="preprocessor">#define   C_00B84C_TGID_X_EN                                          0xFFFFFF7F</span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#aad4aa25ffce1f6b2f3ab0687a278a2ca">  970</a></span>&#160;<span class="preprocessor">#define   S_00B84C_TGID_Y_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 8)</span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a74f1898d303a8ba27fd75883eb474663">  971</a></span>&#160;<span class="preprocessor">#define   G_00B84C_TGID_Y_EN(x)                                       (((x) &gt;&gt; 8) &amp; 0x1)</span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a269b92b9da79f3049d7e7f351b6cef24">  972</a></span>&#160;<span class="preprocessor">#define   C_00B84C_TGID_Y_EN                                          0xFFFFFEFF</span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a1b3aecf9ee6c197d3f55f628513fd6cc">  973</a></span>&#160;<span class="preprocessor">#define   S_00B84C_TGID_Z_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 9)</span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#aa99b5c08eb96a35f440774bf1fd747da">  974</a></span>&#160;<span class="preprocessor">#define   G_00B84C_TGID_Z_EN(x)                                       (((x) &gt;&gt; 9) &amp; 0x1)</span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ac309573494aed2715733ea66ef485fe4">  975</a></span>&#160;<span class="preprocessor">#define   C_00B84C_TGID_Z_EN                                          0xFFFFFDFF</span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a7f899f3398694cba8a77c2fa9a2eec23">  976</a></span>&#160;<span class="preprocessor">#define   S_00B84C_TG_SIZE_EN(x)                                      (((x) &amp; 0x1) &lt;&lt; 10)</span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a1eb5b867d44529e3b956bcc4aa79a339">  977</a></span>&#160;<span class="preprocessor">#define   G_00B84C_TG_SIZE_EN(x)                                      (((x) &gt;&gt; 10) &amp; 0x1)</span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a1f0fcd097e09eef0df8e97bbcfbd6899">  978</a></span>&#160;<span class="preprocessor">#define   C_00B84C_TG_SIZE_EN                                         0xFFFFFBFF</span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a839fb95cbee310bf346610f8798a8d0e">  979</a></span>&#160;<span class="preprocessor">#define   S_00B84C_TIDIG_COMP_CNT(x)                                  (((x) &amp; 0x03) &lt;&lt; 11)</span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a422b15d3ca5262119db374825c3a853f">  980</a></span>&#160;<span class="preprocessor">#define   G_00B84C_TIDIG_COMP_CNT(x)                                  (((x) &gt;&gt; 11) &amp; 0x03)</span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae2f32913d868953af6b4485cd5e396d1">  981</a></span>&#160;<span class="preprocessor">#define   C_00B84C_TIDIG_COMP_CNT                                     0xFFFFE7FF</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">/* CIK */</span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#aca087bdb87f73f738c447ddb35113750">  983</a></span>&#160;<span class="preprocessor">#define   S_00B84C_EXCP_EN_MSB(x)                                     (((x) &amp; 0x03) &lt;&lt; 13)</span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a841e556052c21a0bc783517051fc585b">  984</a></span>&#160;<span class="preprocessor">#define   G_00B84C_EXCP_EN_MSB(x)                                     (((x) &gt;&gt; 13) &amp; 0x03)</span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ac0a1d48db1ad847e2ba3c483b3c3e905">  985</a></span>&#160;<span class="preprocessor">#define   C_00B84C_EXCP_EN_MSB                                        0xFFFF9FFF</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">/*     */</span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a94057ab16d8ffe2cc375c043d2f8ac71">  987</a></span>&#160;<span class="preprocessor">#define   S_00B84C_LDS_SIZE(x)                                        (((x) &amp; 0x1FF) &lt;&lt; 15)</span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a3ea0fe17cc05bd6c27be79322ad4deff">  988</a></span>&#160;<span class="preprocessor">#define   G_00B84C_LDS_SIZE(x)                                        (((x) &gt;&gt; 15) &amp; 0x1FF)</span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a32fabf7615f75d979ea1bee0d4c85e7a">  989</a></span>&#160;<span class="preprocessor">#define   C_00B84C_LDS_SIZE                                           0xFF007FFF</span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a08dabd310008611a3b7bdfc25e2f0024">  990</a></span>&#160;<span class="preprocessor">#define   S_00B84C_EXCP_EN(x)                                         (((x) &amp; 0x7F) &lt;&lt; 24)</span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a45f206a1229a744d600f08fb77ef05c2">  991</a></span>&#160;<span class="preprocessor">#define   G_00B84C_EXCP_EN(x)                                         (((x) &gt;&gt; 24) &amp; 0x7F)</span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a0944edf8d7a3da0e3591b53fadf92268">  992</a></span>&#160;<span class="preprocessor">#define   C_00B84C_EXCP_EN</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160; </div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a748c631046b4a468f479a1497d4912e4">  994</a></span>&#160;<span class="preprocessor">#define R_0286CC_SPI_PS_INPUT_ENA                                       0x0286CC</span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a43fb4af985569eadc1c03ed3321436df">  995</a></span>&#160;<span class="preprocessor">#define R_0286D0_SPI_PS_INPUT_ADDR                                      0x0286D0</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160; </div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a916e0f17fc9b4d7f2a335de9c6f0d826">  997</a></span>&#160;<span class="preprocessor">#define R_00B848_COMPUTE_PGM_RSRC1                                      0x00B848</span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ad7f50614a5a33e62293862759e14a368">  998</a></span>&#160;<span class="preprocessor">#define   S_00B848_VGPRS(x)                                           (((x) &amp; 0x3F) &lt;&lt; 0)</span></div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a639b4a0a985da42562eae8e80f2adb1d">  999</a></span>&#160;<span class="preprocessor">#define   G_00B848_VGPRS(x)                                           (((x) &gt;&gt; 0) &amp; 0x3F)</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a254235a09f4253279537b59877ed0bd7"> 1000</a></span>&#160;<span class="preprocessor">#define   C_00B848_VGPRS                                              0xFFFFFFC0</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ac7592ab3ca9805921e6b38b1516ad451"> 1001</a></span>&#160;<span class="preprocessor">#define   S_00B848_SGPRS(x)                                           (((x) &amp; 0x0F) &lt;&lt; 6)</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae244801597caeb187c8e76f8c39dffc2"> 1002</a></span>&#160;<span class="preprocessor">#define   G_00B848_SGPRS(x)                                           (((x) &gt;&gt; 6) &amp; 0x0F)</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#adce76a84de7f5297232dc0f8b8052114"> 1003</a></span>&#160;<span class="preprocessor">#define   C_00B848_SGPRS                                              0xFFFFFC3F</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#add53b53cdd8870abfaeb28b29e397d13"> 1004</a></span>&#160;<span class="preprocessor">#define   S_00B848_PRIORITY(x)                                        (((x) &amp; 0x03) &lt;&lt; 10)</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#afa40699a967a315095a2d9aea9e2f9ff"> 1005</a></span>&#160;<span class="preprocessor">#define   G_00B848_PRIORITY(x)                                        (((x) &gt;&gt; 10) &amp; 0x03)</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a29d4240ecc080babfd2fbf2689b26dbf"> 1006</a></span>&#160;<span class="preprocessor">#define   C_00B848_PRIORITY                                           0xFFFFF3FF</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#af5f71d8ec86ce3be8722a15c2d5d9f93"> 1007</a></span>&#160;<span class="preprocessor">#define   S_00B848_FLOAT_MODE(x)                                      (((x) &amp; 0xFF) &lt;&lt; 12)</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a962e755b4fb717fac51cf6ae4c52b7c0"> 1008</a></span>&#160;<span class="preprocessor">#define   G_00B848_FLOAT_MODE(x)                                      (((x) &gt;&gt; 12) &amp; 0xFF)</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#aaa7f8ea7b9ed247d4b2292684ce40d63"> 1009</a></span>&#160;<span class="preprocessor">#define   C_00B848_FLOAT_MODE                                         0xFFF00FFF</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a7f2ac7de878c5b5a76540ef9720a6984"> 1010</a></span>&#160;<span class="preprocessor">#define   S_00B848_PRIV(x)                                            (((x) &amp; 0x1) &lt;&lt; 20)</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a749dce8537b8c54c2c062231ec15d3e7"> 1011</a></span>&#160;<span class="preprocessor">#define   G_00B848_PRIV(x)                                            (((x) &gt;&gt; 20) &amp; 0x1)</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a4f315ce7400db01d1c26964d6f98adb5"> 1012</a></span>&#160;<span class="preprocessor">#define   C_00B848_PRIV                                               0xFFEFFFFF</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#acbb30ea10770fc01c162625968e545bd"> 1013</a></span>&#160;<span class="preprocessor">#define   S_00B848_DX10_CLAMP(x)                                      (((x) &amp; 0x1) &lt;&lt; 21)</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a69061dba082295bcb1266f58e1b9134c"> 1014</a></span>&#160;<span class="preprocessor">#define   G_00B848_DX10_CLAMP(x)                                      (((x) &gt;&gt; 21) &amp; 0x1)</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a8cae0042cee306623bae4a03f2c0f2ab"> 1015</a></span>&#160;<span class="preprocessor">#define   C_00B848_DX10_CLAMP                                         0xFFDFFFFF</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a753e18af437042ff34b2f182be50a838"> 1016</a></span>&#160;<span class="preprocessor">#define   S_00B848_DEBUG_MODE(x)                                      (((x) &amp; 0x1) &lt;&lt; 22)</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a61450f1b6e6a25fb6d8e5f0c2dbd8402"> 1017</a></span>&#160;<span class="preprocessor">#define   G_00B848_DEBUG_MODE(x)                                      (((x) &gt;&gt; 22) &amp; 0x1)</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae646bdae3d112fbdfc2d7b35fc9d5aaa"> 1018</a></span>&#160;<span class="preprocessor">#define   C_00B848_DEBUG_MODE                                         0xFFBFFFFF</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae2684a5724ae2c9738411ef51dec8373"> 1019</a></span>&#160;<span class="preprocessor">#define   S_00B848_IEEE_MODE(x)                                       (((x) &amp; 0x1) &lt;&lt; 23)</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a423ca74d9a483dd6548623712d8bb0bb"> 1020</a></span>&#160;<span class="preprocessor">#define   G_00B848_IEEE_MODE(x)                                       (((x) &gt;&gt; 23) &amp; 0x1)</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a16adc976c805da7084114cccff3b3bd3"> 1021</a></span>&#160;<span class="preprocessor">#define   C_00B848_IEEE_MODE                                          0xFF7FFFFF</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ac3678dc8908060a15fa8b872ec67cf09"> 1022</a></span>&#160;<span class="preprocessor">#define   S_00B848_WGP_MODE(x)                                        (((x) &amp; 0x1) &lt;&lt; 29)</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#abb34f354922eea8a73e0acebaf29a336"> 1023</a></span>&#160;<span class="preprocessor">#define   G_00B848_WGP_MODE(x)                                        (((x) &gt;&gt; 29) &amp; 0x1)</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ab226bd0f8e0ebc20a42feb277edd25c5"> 1024</a></span>&#160;<span class="preprocessor">#define   C_00B848_WGP_MODE                                           0xDFFFFFFF</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a4ab7b070d55d46145ded8ccdd0cd5db5"> 1025</a></span>&#160;<span class="preprocessor">#define   S_00B848_MEM_ORDERED(x)                                     (((x) &amp; 0x1) &lt;&lt; 30)</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a2af86f0cd01fc93df0a92ecc884e3186"> 1026</a></span>&#160;<span class="preprocessor">#define   G_00B848_MEM_ORDERED(x)                                     (((x) &gt;&gt; 30) &amp; 0x1)</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a6ac8a8ac6bf99393871c1cad98bb2e38"> 1027</a></span>&#160;<span class="preprocessor">#define   C_00B848_MEM_ORDERED                                        0xBFFFFFFF</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae86714b37205c257c3ace126490c5bd5"> 1028</a></span>&#160;<span class="preprocessor">#define   S_00B848_FWD_PROGRESS(x)                                    (((x) &amp; 0x1) &lt;&lt; 31)</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a20f35035ff86b48d108811731b5e4237"> 1029</a></span>&#160;<span class="preprocessor">#define   G_00B848_FWD_PROGRESS(x)                                    (((x) &gt;&gt; 31) &amp; 0x1)</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#aa1d7273d74674bd3514d835176daaa3c"> 1030</a></span>&#160;<span class="preprocessor">#define   C_00B848_FWD_PROGRESS                                       0x7FFFFFFF</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160; </div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160; </div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">// Helpers for setting FLOAT_MODE</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a41f16ecef0a587cf75f9be3cce955f46"> 1034</a></span>&#160;<span class="preprocessor">#define FP_ROUND_ROUND_TO_NEAREST 0</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a3de6b9fc40f27b2963ef551d5e2c0387"> 1035</a></span>&#160;<span class="preprocessor">#define FP_ROUND_ROUND_TO_INF 1</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ab9143452ed7db1816eba0c236666b84d"> 1036</a></span>&#160;<span class="preprocessor">#define FP_ROUND_ROUND_TO_NEGINF 2</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a4acbc6661acdb47237bd5ed7c9b73f3d"> 1037</a></span>&#160;<span class="preprocessor">#define FP_ROUND_ROUND_TO_ZERO 3</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160; </div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">// Bits 3:0 control rounding mode. 1:0 control single precision, 3:2 double</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">// precision.</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ab2540e38704d045cf06013357f399711"> 1041</a></span>&#160;<span class="preprocessor">#define FP_ROUND_MODE_SP(x) ((x) &amp; 0x3)</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a3bf6098fe268447f483c33ef54b0bd27"> 1042</a></span>&#160;<span class="preprocessor">#define FP_ROUND_MODE_DP(x) (((x) &amp; 0x3) &lt;&lt; 2)</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160; </div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5"> 1044</a></span>&#160;<span class="preprocessor">#define FP_DENORM_FLUSH_IN_FLUSH_OUT 0</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a0fac6d4c330d9dff100bc9b62ba9f2a5"> 1045</a></span>&#160;<span class="preprocessor">#define FP_DENORM_FLUSH_OUT 1</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ab15f612878863c5bd138b803fa1c1419"> 1046</a></span>&#160;<span class="preprocessor">#define FP_DENORM_FLUSH_IN 2</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8"> 1047</a></span>&#160;<span class="preprocessor">#define FP_DENORM_FLUSH_NONE 3</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160; </div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160; </div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">// Bits 7:4 control denormal handling. 5:4 control single precision, 6:7 double</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">// precision.</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#abdeb0fbbc08c1eb71ea382a104c5d437"> 1052</a></span>&#160;<span class="preprocessor">#define FP_DENORM_MODE_SP(x) (((x) &amp; 0x3) &lt;&lt; 4)</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a8f0f781c479f4ea4c41fc60f1a425f66"> 1053</a></span>&#160;<span class="preprocessor">#define FP_DENORM_MODE_DP(x) (((x) &amp; 0x3) &lt;&lt; 6)</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160; </div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a6157043a0b7e3dd617d32187a0d492a5"> 1055</a></span>&#160;<span class="preprocessor">#define R_00B860_COMPUTE_TMPRING_SIZE                                   0x00B860</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a79bd986c89c1e24b87bf01666ab5c31d"> 1056</a></span>&#160;<span class="preprocessor">#define   S_00B860_WAVESIZE_PreGFX11(x)                               (((x) &amp; 0x1FFF) &lt;&lt; 12)</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a3dcc8cd1b519a7dbb05f382dfcfb23f0"> 1057</a></span>&#160;<span class="preprocessor">#define   S_00B860_WAVESIZE_GFX11Plus(x)                              (((x) &amp; 0x7FFF) &lt;&lt; 12)</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160; </div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a1547221f14b754ba72ef4a6e1d41df5b"> 1059</a></span>&#160;<span class="preprocessor">#define R_0286E8_SPI_TMPRING_SIZE                                       0x0286E8</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a0f02b3eba4c62bc248f0235a8cbd4875"> 1060</a></span>&#160;<span class="preprocessor">#define   S_0286E8_WAVESIZE_PreGFX11(x)                               (((x) &amp; 0x1FFF) &lt;&lt; 12)</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a2e7a7830407c20c72bc1a408aea349f1"> 1061</a></span>&#160;<span class="preprocessor">#define   S_0286E8_WAVESIZE_GFX11Plus(x)                              (((x) &amp; 0x7FFF) &lt;&lt; 12)</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160; </div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a5d97f06a0202702d3af184aeeb813fdb"> 1063</a></span>&#160;<span class="preprocessor">#define R_028B54_VGT_SHADER_STAGES_EN                                 0x028B54</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ac38a4026e022475e079f4616141b9da0"> 1064</a></span>&#160;<span class="preprocessor">#define   S_028B54_HS_W32_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 21)</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a9ef8ad0ae1f031501a953979d1cd2687"> 1065</a></span>&#160;<span class="preprocessor">#define   S_028B54_GS_W32_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 22)</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ac1acc9f661e32db0086f878e7891eed1"> 1066</a></span>&#160;<span class="preprocessor">#define   S_028B54_VS_W32_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 23)</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a5810c980d1a0dfa21ab184449b7efba1"> 1067</a></span>&#160;<span class="preprocessor">#define R_0286D8_SPI_PS_IN_CONTROL                                    0x0286D8</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a21d3a0b8d58b342a8403b88178895950"> 1068</a></span>&#160;<span class="preprocessor">#define   S_0286D8_PS_W32_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 15)</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae962d6cedd060b10e2cfb3d1c7c75a24"> 1069</a></span>&#160;<span class="preprocessor">#define R_00B800_COMPUTE_DISPATCH_INITIATOR                           0x00B800</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a7f597874693d6d230dcd8c37d2a090ba"> 1070</a></span>&#160;<span class="preprocessor">#define   S_00B800_CS_W32_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 15)</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160; </div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#aad135fdb7d54438c54959bfd0a1eb1a8"> 1072</a></span>&#160;<span class="preprocessor">#define R_SPILLED_SGPRS         0x4</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ada39078b019d856e2a0453a57fe24bdf"> 1073</a></span>&#160;<span class="preprocessor">#define R_SPILLED_VGPRS         0x8</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;} <span class="comment">// End namespace llvm</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160; </div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4c">llvm::AMDGPU::MTBUFFormat::DataFormat</a></div><div class="ttdeci">DataFormat</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00479">SIDefines.h:479</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00179">SIDefines.h:179</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4ca8b7ccf769433236212a15d3076881aa7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca8b7ccf769433236212a15d3076881aa7">llvm::AMDGPU::MTBUFFormat::DFMT_DEFAULT</a></div><div class="ttdeci">@ DFMT_DEFAULT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00501">SIDefines.h:501</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8a867a4682d3b79a947daec559d82fb2e2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a867a4682d3b79a947daec559d82fb2e2">llvm::AMDGPU::Hwreg::EXCP_EN_INPUT_DENORMAL_MASK</a></div><div class="ttdeci">@ EXCP_EN_INPUT_DENORMAL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00463">SIDefines.h:463</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a067882c8a3899efba74d67b011ac4e08"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a067882c8a3899efba74d67b011ac4e08">llvm::AMDGPU::UfmtGFX11::UFMT_16_16_16_16_USCALED</a></div><div class="ttdeci">@ UFMT_16_16_16_16_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00714">SIDefines.h:714</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba6a7f115c7655e8ef804f3f794c16eaa8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba6a7f115c7655e8ef804f3f794c16eaa8">llvm::AMDGPU::SendMsg::ID_RTN_GET_DDID</a></div><div class="ttdeci">@ ID_RTN_GET_DDID</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00347">SIDefines.h:347</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a6d004b84dbcce828942fabd5c60507d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6d004b84dbcce828942fabd5c60507d8">llvm::AMDGPU::DPP::ROW_SHL_LAST</a></div><div class="ttdeci">@ ROW_SHL_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00818">SIDefines.h:818</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a121b7c6d9f56fbb503056805b749e883"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a121b7c6d9f56fbb503056805b749e883">llvm::AMDGPU::DPP::ROW_SHR_FIRST</a></div><div class="ttdeci">@ ROW_SHR_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00821">SIDefines.h:821</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5ae94eac08f0faacbe0eca769bccac6f22"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ae94eac08f0faacbe0eca769bccac6f22">llvm::AMDGPU::UfmtGFX10::UFMT_FIRST</a></div><div class="ttdeci">@ UFMT_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00641">SIDefines.h:641</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a9e08c85c7d6f60d087e8455a4577bd69"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9e08c85c7d6f60d087e8455a4577bd69">llvm::AMDGPU::DPP::ROW_ROR_FIRST</a></div><div class="ttdeci">@ ROW_ROR_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00825">SIDefines.h:825</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5ade47ca098fdc32d0a64699b6e4cc608f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ade47ca098fdc32d0a64699b6e4cc608f">llvm::AMDGPU::UfmtGFX10::UFMT_2_10_10_10_SNORM</a></div><div class="ttdeci">@ UFMT_2_10_10_10_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00609">SIDefines.h:609</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8a72f76798b60cb8a15c5d21d91069e503"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a72f76798b60cb8a15c5d21d91069e503">llvm::AMDGPU::Hwreg::IEEE_MODE_MASK</a></div><div class="ttdeci">@ IEEE_MODE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00457">SIDefines.h:457</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059aea6c49b9f1e3f242a5bc3a69a00215b2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059aea6c49b9f1e3f242a5bc3a69a00215b2">llvm::AMDGPU::DPP::DPP_FI_0</a></div><div class="ttdeci">@ DPP_FI_0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00858">SIDefines.h:858</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a52db1e058f20f51d26ebb9624c52b240"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a52db1e058f20f51d26ebb9624c52b240">llvm::AMDGPU::DPP::QUAD_PERM_LAST</a></div><div class="ttdeci">@ QUAD_PERM_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00814">SIDefines.h:814</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a9aeefbf81e4cb4b343888ef0cb50620c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a9aeefbf81e4cb4b343888ef0cb50620c">llvm::AMDGPU::UfmtGFX11::UFMT_16_SNORM</a></div><div class="ttdeci">@ UFMT_16_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00659">SIDefines.h:659</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dade5bdaea3c9b894b4d8d07410372c7f1"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dade5bdaea3c9b894b4d8d07410372c7f1">llvm::SIInstrFlags::FPDPRounding</a></div><div class="ttdeci">@ FPDPRounding</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00111">SIDefines.h:111</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dab20a2dd15666d86af4e1fdeb88b1be7c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dab20a2dd15666d86af4e1fdeb88b1be7c">llvm::SIInstrFlags::SALU</a></div><div class="ttdeci">@ SALU</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00029">SIDefines.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08af24eb5ee59a5e5bf84df58dcf64c92c0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08af24eb5ee59a5e5bf84df58dcf64c92c0">llvm::AMDGPU::DPP::DPP_UNUSED7_LAST</a></div><div class="ttdeci">@ DPP_UNUSED7_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00838">SIDefines.h:838</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5af6f1e01eb5fa4a5d5367cd58af29406c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5af6f1e01eb5fa4a5d5367cd58af29406c">llvm::AMDGPU::UfmtGFX10::UFMT_11_11_10_UINT</a></div><div class="ttdeci">@ UFMT_11_11_10_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00597">SIDefines.h:597</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a3ba0630aab1c223142ed87319f0b11a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a3ba0630aab1c223142ed87319f0b11a1">llvm::AMDGPU::UfmtGFX10::UFMT_11_11_10_SSCALED</a></div><div class="ttdeci">@ UFMT_11_11_10_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00596">SIDefines.h:596</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5aa8272679ea69cb655307cd8dcc41f777"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aa8272679ea69cb655307cd8dcc41f777">llvm::AMDGPU::UfmtGFX10::UFMT_INVALID</a></div><div class="ttdeci">@ UFMT_INVALID</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00549">SIDefines.h:549</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a824165805e4178102625b666086fb865"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a824165805e4178102625b666086fb865">llvm::AMDGPU::UfmtGFX11::UFMT_32_32_32_32_SINT</a></div><div class="ttdeci">@ UFMT_32_32_32_32_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00724">SIDefines.h:724</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da6d10d1c14fd68b524199b49a1ccf44a2"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da6d10d1c14fd68b524199b49a1ccf44a2">llvm::SIInstrFlags::VOPAsmPrefer32Bit</a></div><div class="ttdeci">@ VOPAsmPrefer32Bit</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00083">SIDefines.h:83</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5aca97532129e82b4e98742bed2d64ee98"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aca97532129e82b4e98742bed2d64ee98">llvm::AMDGPU::UfmtGFX10::UFMT_16_16_16_16_SNORM</a></div><div class="ttdeci">@ UFMT_16_16_16_16_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00627">SIDefines.h:627</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08afd209d91926fdad77e731e4e6c0eb39b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08afd209d91926fdad77e731e4e6c0eb39b">llvm::AMDGPU::DPP::ROW_SHR0</a></div><div class="ttdeci">@ ROW_SHR0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00820">SIDefines.h:820</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5f">llvm::AMDGPU::MTBUFFormat::NumFormat</a></div><div class="ttdeci">NumFormat</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00507">SIDefines.h:507</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbade3e6b1afcdf7295a4e9f63595868aa9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbade3e6b1afcdf7295a4e9f63595868aa9">llvm::AMDGPU::SendMsg::ID_RTN_GET_DOORBELL</a></div><div class="ttdeci">@ ID_RTN_GET_DOORBELL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00346">SIDefines.h:346</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059a86bc62297264c5c421f06a54985349a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a86bc62297264c5c421f06a54985349a1">llvm::AMDGPU::DPP::DPP8_FI_0</a></div><div class="ttdeci">@ DPP8_FI_0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00860">SIDefines.h:860</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5affcaba7cfb0fa880c4e10e2c1a3b4b06"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5affcaba7cfb0fa880c4e10e2c1a3b4b06">llvm::AMDGPU::UfmtGFX10::UFMT_8_8_8_8_SSCALED</a></div><div class="ttdeci">@ UFMT_8_8_8_8_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00618">SIDefines.h:618</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4ca9d8f16d03faf4de33a7b1468e8375de6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca9d8f16d03faf4de33a7b1468e8375de6">llvm::AMDGPU::MTBUFFormat::DFMT_2_10_10_10</a></div><div class="ttdeci">@ DFMT_2_10_10_10</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00489">SIDefines.h:489</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a1e529220d9919417f7ac0f8f323f0cf6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a1e529220d9919417f7ac0f8f323f0cf6">llvm::AMDGPU::UfmtGFX10::UFMT_16_FLOAT</a></div><div class="ttdeci">@ UFMT_16_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00564">SIDefines.h:564</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOP3PEncoding_html_a3594a9012d044a9ee2e7df2a82a90a65a43c1078de7cba4cc1dd04ee02d62bd47"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65a43c1078de7cba4cc1dd04ee02d62bd47">llvm::AMDGPU::VOP3PEncoding::OP_SEL_HI_0</a></div><div class="ttdeci">@ OP_SEL_HI_0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00899">SIDefines.h:899</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT16</div><div class="ttdoc">Operands with register or inline constant.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00174">SIDefines.h:174</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5aa375eb698b16b567c88898bd48fa4e03"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aa375eb698b16b567c88898bd48fa4e03">llvm::AMDGPU::UfmtGFX10::UFMT_8_SSCALED</a></div><div class="ttdeci">@ UFMT_8_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00554">SIDefines.h:554</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a9db0c6cdc58a23822de98f246145a788"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9db0c6cdc58a23822de98f246145a788">llvm::AMDGPU::DPP::BCAST31</a></div><div class="ttdeci">@ BCAST31</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00842">SIDefines.h:842</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5abd92a7215739fb54f211f12411e3afa7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abd92a7215739fb54f211f12411e3afa7">llvm::AMDGPU::UfmtGFX10::UFMT_2_10_10_10_SINT</a></div><div class="ttdeci">@ UFMT_2_10_10_10_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00613">SIDefines.h:613</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a9f7955a8405513887f11fe39f1bc1d44"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9f7955a8405513887f11fe39f1bc1d44">llvm::AMDGPU::UfmtGFX10::UFMT_8_8_8_8_UNORM</a></div><div class="ttdeci">@ UFMT_8_8_8_8_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00615">SIDefines.h:615</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aabc18aa07471905caf14b86b02d05d867"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aabc18aa07471905caf14b86b02d05d867">llvm::AMDGPU::SDWA::BYTE_1</a></div><div class="ttdeci">@ BYTE_1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00777">SIDefines.h:777</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5aff84dc2b2648734c2383c89a51872078"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aff84dc2b2648734c2383c89a51872078">llvm::AMDGPU::UfmtGFX10::UFMT_2_10_10_10_UNORM</a></div><div class="ttdeci">@ UFMT_2_10_10_10_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00608">SIDefines.h:608</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da4b3bb80273571c42a8b35d5e952034c9"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4b3bb80273571c42a8b35d5e952034c9">llvm::SIInstrFlags::VOP3P</a></div><div class="ttdeci">@ VOP3P</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00046">SIDefines.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da6edf620aaa09a9f39b50177b8fa809d4"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da6edf620aaa09a9f39b50177b8fa809d4">llvm::SIInstrFlags::TRANS</a></div><div class="ttdeci">@ TRANS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00051">SIDefines.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">llvm::AMDGPU::Hwreg::ID_SHIFT_</a></div><div class="ttdeci">@ ID_SHIFT_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00427">SIDefines.h:427</a></div></div>
<div class="ttc" id="aMCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a91622f23d059f5e8bf5e30e6df7dcc06"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a91622f23d059f5e8bf5e30e6df7dcc06">llvm::AMDGPU::UfmtGFX11::UFMT_8_8_UINT</a></div><div class="ttdeci">@ UFMT_8_8_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00670">SIDefines.h:670</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4cadc732698f7e8e73d57d495dd7b0bfbfc"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cadc732698f7e8e73d57d495dd7b0bfbfc">llvm::AMDGPU::MTBUFFormat::DFMT_32</a></div><div class="ttdeci">@ DFMT_32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00484">SIDefines.h:484</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4ca9d342b3b9f73e764c4668a34b3bfa6dd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca9d342b3b9f73e764c4668a34b3bfa6dd">llvm::AMDGPU::MTBUFFormat::DFMT_8_8</a></div><div class="ttdeci">@ DFMT_8_8</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00483">SIDefines.h:483</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71d">llvm::AMDGPU::Hwreg::WidthMinusOne</a></div><div class="ttdeci">WidthMinusOne</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00441">SIDefines.h:441</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fa3401385fbc3b8ee2105fec11e8bbaf20"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa3401385fbc3b8ee2105fec11e8bbaf20">llvm::AMDGPU::MTBUFFormat::NFMT_RESERVED_6</a></div><div class="ttdeci">@ NFMT_RESERVED_6</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00514">SIDefines.h:514</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a3751af73bf71f400d3df87c11cf5080a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a3751af73bf71f400d3df87c11cf5080a">llvm::AMDGPU::Hwreg::ID_LDS_ALLOC</a></div><div class="ttdeci">@ ID_LDS_ALLOC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00400">SIDefines.h:400</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a456e4324a730546eb38bb51448b42073"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a456e4324a730546eb38bb51448b42073">llvm::AMDGPU::UfmtGFX11::UFMT_10_10_10_2_SINT</a></div><div class="ttdeci">@ UFMT_10_10_10_2_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00692">SIDefines.h:692</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a683490b4bbf8a0584c3ac32d5dc3193d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a683490b4bbf8a0584c3ac32d5dc3193d">llvm::AMDGPU::UfmtGFX11::UFMT_8_8_SSCALED</a></div><div class="ttdeci">@ UFMT_8_8_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00669">SIDefines.h:669</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4cab0f0bf3cb3cf2aac66c9d2574bbb38d0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cab0f0bf3cb3cf2aac66c9d2574bbb38d0">llvm::AMDGPU::MTBUFFormat::DFMT_MASK</a></div><div class="ttdeci">@ DFMT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00504">SIDefines.h:504</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83a204d8769ddd5fd44322d6438969d9a8d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a204d8769ddd5fd44322d6438969d9a8d">llvm::AMDGPU::Swizzle::BITMASK_OR_SHIFT</a></div><div class="ttdeci">@ BITMASK_OR_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00767">SIDefines.h:767</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4caa61a1d80aeea2d0d4ffaaba81f679a85"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4caa61a1d80aeea2d0d4ffaaba81f679a85">llvm::AMDGPU::MTBUFFormat::DFMT_10_10_10_2</a></div><div class="ttdeci">@ DFMT_10_10_10_2</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00488">SIDefines.h:488</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a23f9e595ff9711275047f1576c8004a3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a23f9e595ff9711275047f1576c8004a3">llvm::AMDGPU::UfmtGFX10::UFMT_8_8_USCALED</a></div><div class="ttdeci">@ UFMT_8_8_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00568">SIDefines.h:568</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209aa0b19abaf33f3571e42468f83dab94a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aa0b19abaf33f3571e42468f83dab94a6">llvm::AMDGPU::UfmtGFX11::UFMT_INVALID</a></div><div class="ttdeci">@ UFMT_INVALID</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00649">SIDefines.h:649</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209ab638a0d1c9d3f1e4cf81bfc0e2831264"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ab638a0d1c9d3f1e4cf81bfc0e2831264">llvm::AMDGPU::UfmtGFX11::UFMT_8_SINT</a></div><div class="ttdeci">@ UFMT_8_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00656">SIDefines.h:656</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">llvm::AMDGPU::OPERAND_KIMM16</a></div><div class="ttdeci">@ OPERAND_KIMM16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00187">SIDefines.h:187</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a8f197cdbb473b5d83dfa9024cb2d4e1b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a8f197cdbb473b5d83dfa9024cb2d4e1b">llvm::AMDGPU::DPP::DPP_UNUSED3</a></div><div class="ttdeci">@ DPP_UNUSED3</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00823">SIDefines.h:823</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">llvm::AMDGPU::OPERAND_REG_IMM_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00168">SIDefines.h:168</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a5d040e810f4850d73d9b634c05d321fa"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a5d040e810f4850d73d9b634c05d321fa">llvm::AMDGPU::UfmtGFX11::UFMT_8_8_8_8_SINT</a></div><div class="ttdeci">@ UFMT_8_8_8_8_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00706">SIDefines.h:706</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba6ad87210a2f0215e2422bad72cdaa0ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba6ad87210a2f0215e2422bad72cdaa0ba">llvm::AMDGPU::SendMsg::ID_STALL_WAVE_GEN</a></div><div class="ttdeci">@ ID_STALL_WAVE_GEN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00337">SIDefines.h:337</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a2a96ec7f7d5e3ab1216f1443c452e3fe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a2a96ec7f7d5e3ab1216f1443c452e3fe">llvm::AMDGPU::UfmtGFX10::UFMT_10_10_10_2_USCALED</a></div><div class="ttdeci">@ UFMT_10_10_10_2_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00603">SIDefines.h:603</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209aec1d39f593299dca9e5ad94547c6980b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aec1d39f593299dca9e5ad94547c6980b">llvm::AMDGPU::UfmtGFX11::UFMT_32_32_UINT</a></div><div class="ttdeci">@ UFMT_32_32_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00708">SIDefines.h:708</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a4e3fe67db06671a26db7cfaefb3d5322"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a4e3fe67db06671a26db7cfaefb3d5322">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN</a></div><div class="ttdeci">@ INLINE_FLOATING_C_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00298">SIDefines.h:298</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a0dafceeeb22a812d0c6bd82b1061eed0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a0dafceeeb22a812d0c6bd82b1061eed0">llvm::AMDGPU::UfmtGFX10::UFMT_16_16_SINT</a></div><div class="ttdeci">@ UFMT_16_16_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00582">SIDefines.h:582</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83ac0315a1c23874571d99e8afc42f6f1a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ac0315a1c23874571d99e8afc42f6f1a6">llvm::AMDGPU::Swizzle::QUAD_PERM_ENC</a></div><div class="ttdeci">@ QUAD_PERM_ENC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00747">SIDefines.h:747</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992daeac247ab12a49434e1142ece1a35379b"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daeac247ab12a49434e1142ece1a35379b">llvm::SIInstrFlags::IntClamp</a></div><div class="ttdeci">@ IntClamp</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00092">SIDefines.h:92</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a1aabc86fcadc004d8e7a79e485174649"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a1aabc86fcadc004d8e7a79e485174649">llvm::AMDGPU::EncValues::IS_VGPR</a></div><div class="ttdeci">@ IS_VGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00303">SIDefines.h:303</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b">llvm::AMDGPU::DPP::DPP8_FI_1</a></div><div class="ttdeci">@ DPP8_FI_1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00861">SIDefines.h:861</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fa236bdeff44903627faf337bd91ca344e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa236bdeff44903627faf337bd91ca344e">llvm::AMDGPU::MTBUFFormat::NFMT_UNDEF</a></div><div class="ttdeci">@ NFMT_UNDEF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00521">SIDefines.h:521</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a2ecda6e0d89e69490125b30ba75690fb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a2ecda6e0d89e69490125b30ba75690fb">llvm::AMDGPU::UfmtGFX11::UFMT_32_SINT</a></div><div class="ttdeci">@ UFMT_32_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00674">SIDefines.h:674</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3aab08c37eb0230d24d838f80a7702bd174"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aab08c37eb0230d24d838f80a7702bd174">llvm::AMDGPU::VGPRIndexMode::ID_SRC0</a></div><div class="ttdeci">@ ID_SRC0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00251">SIDefines.h:251</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5aad8426ce5d802a8a50a5147745a0056c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aad8426ce5d802a8a50a5147745a0056c">llvm::AMDGPU::UfmtGFX10::UFMT_11_11_10_SNORM</a></div><div class="ttdeci">@ UFMT_11_11_10_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00594">SIDefines.h:594</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a2f4f450132c7f1a5a8773ebd3fbc8e38"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a2f4f450132c7f1a5a8773ebd3fbc8e38">llvm::AMDGPU::Exp::ET_NULL</a></div><div class="ttdeci">@ ET_NULL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00872">SIDefines.h:872</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4afaa91f0dbc4e45dc42bb7bd4bb64a4ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afaa91f0dbc4e45dc42bb7bd4bb64a4ce">llvm::AMDGPU::SendMsg::STREAM_ID_MASK_</a></div><div class="ttdeci">@ STREAM_ID_MASK_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00387">SIDefines.h:387</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4ca93aedce07f8987d18e44d461c71c95f0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca93aedce07f8987d18e44d461c71c95f0">llvm::AMDGPU::MTBUFFormat::DFMT_32_32_32</a></div><div class="ttdeci">@ DFMT_32_32_32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00493">SIDefines.h:493</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a03d17d0d6fb76f7a42cb019a96803035"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a03d17d0d6fb76f7a42cb019a96803035">llvm::AMDGPU::UfmtGFX10::UFMT_32_32_UINT</a></div><div class="ttdeci">@ UFMT_32_32_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00622">SIDefines.h:622</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209aba5a29f42f1c77d26c41b8f5888370ed"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aba5a29f42f1c77d26c41b8f5888370ed">llvm::AMDGPU::UfmtGFX11::UFMT_8_8_8_8_UNORM</a></div><div class="ttdeci">@ UFMT_8_8_8_8_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00701">SIDefines.h:701</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4ca2c93f1a7b6b4d80081af38baaf4f8cac"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca2c93f1a7b6b4d80081af38baaf4f8cac">llvm::AMDGPU::MTBUFFormat::DFMT_8</a></div><div class="ttdeci">@ DFMT_8</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00481">SIDefines.h:481</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5ae4507d766beff5c0db533174670455eb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ae4507d766beff5c0db533174670455eb">llvm::AMDGPU::UfmtGFX10::UFMT_10_10_10_2_SINT</a></div><div class="ttdeci">@ UFMT_10_10_10_2_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00606">SIDefines.h:606</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1ImplicitArg_html_af6a529ea292d8b69e3bbf7aa695d8d53acb8aeb357420eba92b54be740ca96b07"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53acb8aeb357420eba92b54be740ca96b07">llvm::AMDGPU::ImplicitArg::PRIVATE_BASE_OFFSET</a></div><div class="ttdeci">@ PRIVATE_BASE_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00916">SIDefines.h:916</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282">llvm::AMDGPU::SendMsg::OP_GS_LAST_</a></div><div class="ttdeci">@ OP_GS_LAST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00369">SIDefines.h:369</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOP3PEncoding_html_a3594a9012d044a9ee2e7df2a82a90a65"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65">llvm::AMDGPU::VOP3PEncoding::OpSel</a></div><div class="ttdeci">OpSel</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00898">SIDefines.h:898</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83a6f529fe757ee2d6b98aec1525a78da27"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a6f529fe757ee2d6b98aec1525a78da27">llvm::AMDGPU::Swizzle::LANE_MASK</a></div><div class="ttdeci">@ LANE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00755">SIDefines.h:755</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4a45ed398ceea75d22a7fc33f59bce1566"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a45ed398ceea75d22a7fc33f59bce1566">llvm::AMDGPU::SendMsg::STREAM_ID_WIDTH_</a></div><div class="ttdeci">@ STREAM_ID_WIDTH_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00386">SIDefines.h:386</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8a7b0e490cbf5bd826fd49ce43e0d7a614"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a7b0e490cbf5bd826fd49ce43e0d7a614">llvm::AMDGPU::Hwreg::EXCP_EN_INVALID_MASK</a></div><div class="ttdeci">@ EXCP_EN_INVALID_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00462">SIDefines.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da484d7c83afcf07dd63b198f5d317cc1c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da484d7c83afcf07dd63b198f5d317cc1c">llvm::SIInstrFlags::SOPK_ZEXT</a></div><div class="ttdeci">@ SOPK_ZEXT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00080">SIDefines.h:80</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a9ef6f675a51d9edda8eef5093da71af4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9ef6f675a51d9edda8eef5093da71af4">llvm::AMDGPU::UfmtGFX10::UFMT_8_8_UNORM</a></div><div class="ttdeci">@ UFMT_8_8_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00566">SIDefines.h:566</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbaf0296978b993b0690ad468f1b7cb3ff6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaf0296978b993b0690ad468f1b7cb3ff6">llvm::AMDGPU::SendMsg::ID_HS_TESSFACTOR_GFX11Plus</a></div><div class="ttdeci">@ ID_HS_TESSFACTOR_GFX11Plus</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00333">SIDefines.h:333</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aac0ba270133e0411b25c5e9f0a60db124"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aac0ba270133e0411b25c5e9f0a60db124">llvm::AMDGPU::SDWA::BYTE_0</a></div><div class="ttdeci">@ BYTE_0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00776">SIDefines.h:776</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a6ca0e7414e9be992c96400c231842917"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a6ca0e7414e9be992c96400c231842917">llvm::AMDGPU::UfmtGFX11::UFMT_16_16_SNORM</a></div><div class="ttdeci">@ UFMT_16_16_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00678">SIDefines.h:678</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a22fbd464cb18592187bbe332ce44abc9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a22fbd464cb18592187bbe332ce44abc9">llvm::AMDGPU::DPP::DPP_UNUSED4_LAST</a></div><div class="ttdeci">@ DPP_UNUSED4_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00829">SIDefines.h:829</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21a6b2b975b05489fd426d6b42c7db665bd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a6b2b975b05489fd426d6b42c7db665bd">llvm::AMDGPU::Hwreg::OFFSET_WIDTH_</a></div><div class="ttdeci">@ OFFSET_WIDTH_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00435">SIDefines.h:435</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992daa1db6db58e0bae030fb7277723deb3a9"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daa1db6db58e0bae030fb7277723deb3a9">llvm::SIInstrFlags::SOP1</a></div><div class="ttdeci">@ SOP1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00033">SIDefines.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a4695b7195044788ba3cbb7b53df196bf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4695b7195044788ba3cbb7b53df196bf">llvm::AMDGPU::Hwreg::ID_MASK_</a></div><div class="ttdeci">@ ID_MASK_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00429">SIDefines.h:429</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a819e373068289857bb1cef7f5b320c11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a819e373068289857bb1cef7f5b320c11">llvm::AMDGPU::Exp::ET_POS0</a></div><div class="ttdeci">@ ET_POS0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00873">SIDefines.h:873</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5">llvm::AMDGPU::OperandType</a></div><div class="ttdeci">OperandType</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00158">SIDefines.h:158</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4cad74b1bf41ff5fc41a73e4d338959adfa"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cad74b1bf41ff5fc41a73e4d338959adfa">llvm::AMDGPU::MTBUFFormat::DFMT_11_11_10</a></div><div class="ttdeci">@ DFMT_11_11_10</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00487">SIDefines.h:487</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da2f0e3ce334e6b7fa59a2822e2770ab1d"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2f0e3ce334e6b7fa59a2822e2770ab1d">llvm::SIInstrFlags::SOP2</a></div><div class="ttdeci">@ SOP2</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00034">SIDefines.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aaf9125002211d7393035edc3d1e206eeaa94afe5df355c40e0044cd4269e8ea11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eeaa94afe5df355c40e0044cd4269e8ea11">llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_MAX</a></div><div class="ttdeci">@ DFMT_NFMT_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00536">SIDefines.h:536</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504">llvm::AMDGPU::OPERAND_REG_IMM_V2INT32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00170">SIDefines.h:170</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a649fa354194ca9027cfaec7925738f11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a649fa354194ca9027cfaec7925738f11">llvm::AMDGPU::UfmtGFX11::UFMT_16_16_16_16_SSCALED</a></div><div class="ttdeci">@ UFMT_16_16_16_16_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00715">SIDefines.h:715</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAsmVariants_html_a6a9d843e445eb181a3a51c12dadb79a1a3bbbc0f34852c8f0b1300d85592b9dc2"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a3bbbc0f34852c8f0b1300d85592b9dc2">llvm::AMDGPUAsmVariants::VOP3_DPP</a></div><div class="ttdeci">@ VOP3_DPP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00280">SIDefines.h:280</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466dad0db183b051e2f768f0d71ca27c4c84a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dad0db183b051e2f768f0d71ca27c4c84a">llvm::AMDGPU::SendMsg::OP_GS_CUT</a></div><div class="ttdeci">@ OP_GS_CUT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00366">SIDefines.h:366</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba774b47a3f5f10dcd9087edee73a0a3e6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba774b47a3f5f10dcd9087edee73a0a3e6">llvm::AMDGPU::SendMsg::ID_EARLY_PRIM_DEALLOC</a></div><div class="ttdeci">@ ID_EARLY_PRIM_DEALLOC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00340">SIDefines.h:340</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a5f1c3d726459f1265e11ed544ee4be53"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a5f1c3d726459f1265e11ed544ee4be53">llvm::AMDGPU::DPP::ROW_XMASK0</a></div><div class="ttdeci">@ ROW_XMASK0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00850">SIDefines.h:850</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da3240de017ea18f8b8daf38bc4d927294"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3240de017ea18f8b8daf38bc4d927294">llvm::SIInstrFlags::SOPP</a></div><div class="ttdeci">@ SOPP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00037">SIDefines.h:37</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fa3861fe2916797a81c4ed930d3b12653a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa3861fe2916797a81c4ed930d3b12653a">llvm::AMDGPU::MTBUFFormat::NFMT_DEFAULT</a></div><div class="ttdeci">@ NFMT_DEFAULT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00522">SIDefines.h:522</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">llvm::AMDGPU::SDWA::UNUSED_PRESERVE</a></div><div class="ttdeci">@ UNUSED_PRESERVE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00788">SIDefines.h:788</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fac63fe3cdbe36fc1f21fae68d356d79d0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fac63fe3cdbe36fc1f21fae68d356d79d0">llvm::AMDGPU::MTBUFFormat::NFMT_SNORM</a></div><div class="ttdeci">@ NFMT_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00509">SIDefines.h:509</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83af237a8a32526c4f1cc633192ad28aad8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83af237a8a32526c4f1cc633192ad28aad8">llvm::AMDGPU::Swizzle::BITMASK_XOR_SHIFT</a></div><div class="ttdeci">@ BITMASK_XOR_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00768">SIDefines.h:768</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a38c308551cef95bfb154d2aaa7b4a1f6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a38c308551cef95bfb154d2aaa7b4a1f6">llvm::AMDGPU::UfmtGFX11::UFMT_2_10_10_10_UNORM</a></div><div class="ttdeci">@ UFMT_2_10_10_10_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00694">SIDefines.h:694</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a6e43e3dca210502505e9966c05ef55d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6e43e3dca210502505e9966c05ef55d5">llvm::AMDGPU::DPP::ROW_MIRROR</a></div><div class="ttdeci">@ ROW_MIRROR</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00839">SIDefines.h:839</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5ae587b55fb4e07e59009035e9dc22c562"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ae587b55fb4e07e59009035e9dc22c562">llvm::AMDGPU::UfmtGFX10::UFMT_8_SINT</a></div><div class="ttdeci">@ UFMT_8_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00556">SIDefines.h:556</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">llvm::AMDGPU::Exp::Target</a></div><div class="ttdeci">Target</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00868">SIDefines.h:868</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a8de8ed8cc17c372d0e65d5382559db37"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a8de8ed8cc17c372d0e65d5382559db37">llvm::AMDGPU::UfmtGFX10::UFMT_32_32_FLOAT</a></div><div class="ttdeci">@ UFMT_32_32_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00624">SIDefines.h:624</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83ae94fe537b6f11c57e17e7b82bf923846"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ae94fe537b6f11c57e17e7b82bf923846">llvm::AMDGPU::Swizzle::BITMASK_WIDTH</a></div><div class="ttdeci">@ BITMASK_WIDTH</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00764">SIDefines.h:764</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a9d9916590006b204b5357b0088adfaf8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a9d9916590006b204b5357b0088adfaf8">llvm::AMDGPU::SDWA::SRC_SGPR_MAX_SI</a></div><div class="ttdeci">@ SRC_SGPR_MAX_SI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00800">SIDefines.h:800</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8af1596e4452d04cf32d920577fd2561a3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af1596e4452d04cf32d920577fd2561a3">llvm::AMDGPU::Hwreg::ID_HW_ID1</a></div><div class="ttdeci">@ ID_HW_ID1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00410">SIDefines.h:410</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a01e5da7e6376e18c3d69a3c01817ed88"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a01e5da7e6376e18c3d69a3c01817ed88">llvm::AMDGPU::DPP::DPP_UNUSED1</a></div><div class="ttdeci">@ DPP_UNUSED1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00815">SIDefines.h:815</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da6437805803847a65ec2c1efaecc99957"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da6437805803847a65ec2c1efaecc99957">llvm::AMDGPU::SendMsg::OP_GS_EMIT</a></div><div class="ttdeci">@ OP_GS_EMIT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00367">SIDefines.h:367</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08ab8caa6d2ed1f1e46f7de55d0d437a3c3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab8caa6d2ed1f1e46f7de55d0d437a3c3">llvm::AMDGPU::DPP::DPP_UNUSED7_FIRST</a></div><div class="ttdeci">@ DPP_UNUSED7_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00837">SIDefines.h:837</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83ad71af14870448db33fbb43c2e1e50672"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ad71af14870448db33fbb43c2e1e50672">llvm::AMDGPU::Swizzle::LANE_MAX</a></div><div class="ttdeci">@ LANE_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00756">SIDefines.h:756</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71daa1dc727bfa65c79a195d79422abdf508"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daa1dc727bfa65c79a195d79422abdf508">llvm::AMDGPU::Hwreg::WIDTH_M1_DEFAULT_</a></div><div class="ttdeci">@ WIDTH_M1_DEFAULT_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00442">SIDefines.h:442</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479ae87eb5c85a286658f237431faaac2302"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479ae87eb5c85a286658f237431faaac2302">llvm::AMDGPU::EncValues::SGPR_MAX_GFX10</a></div><div class="ttdeci">@ SGPR_MAX_GFX10</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00290">SIDefines.h:290</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a1d705f3f6f4a6c585d068369ef0f4916aa2e6fe69892c3b751a1f9cb4933ca368"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916aa2e6fe69892c3b751a1f9cb4933ca368">llvm::SISrcMods::NEG_HI</a></div><div class="ttdeci">@ NEG_HI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00231">SIDefines.h:231</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640">llvm::AMDGPU::OPERAND_REG_IMM_LAST</a></div><div class="ttdeci">@ OPERAND_REG_IMM_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00207">SIDefines.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a2a7a59eefd631edea6d7e32a718b9f42"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a2a7a59eefd631edea6d7e32a718b9f42">llvm::AMDGPU::UfmtGFX11::UFMT_32_32_32_FLOAT</a></div><div class="ttdeci">@ UFMT_32_32_32_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00722">SIDefines.h:722</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5">llvm::AMDGPU::SDWA::VOPC_DST_SGPR_MASK</a></div><div class="ttdeci">@ VOPC_DST_SGPR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00795">SIDefines.h:795</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012">llvm::AMDGPU::VGPRIndexMode::SRC0_ENABLE</a></div><div class="ttdeci">@ SRC0_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00262">SIDefines.h:262</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98db"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98db">llvm::AMDGPU::SendMsg::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00327">SIDefines.h:327</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da3f6b33151573e94a6ef7f14b809dbe70"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3f6b33151573e94a6ef7f14b809dbe70">llvm::SIInstrFlags::EXP</a></div><div class="ttdeci">@ EXP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00058">SIDefines.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa0a9df192d678c0644b5c20d4a233f24"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa0a9df192d678c0644b5c20d4a233f24">llvm::AMDGPU::DPP::ROW_SHL_FIRST</a></div><div class="ttdeci">@ ROW_SHL_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00817">SIDefines.h:817</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8adbfe1b9ad5efdeb8cf7d0026b410b244"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8adbfe1b9ad5efdeb8cf7d0026b410b244">llvm::AMDGPU::Hwreg::EXCP_EN_INEXACT_MASK</a></div><div class="ttdeci">@ EXCP_EN_INEXACT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00467">SIDefines.h:467</a></div></div>
<div class="ttc" id="anamespacellvm_html_a80a02dd25ab114aa8eef8cf954b22c4a"><div class="ttname"><a href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4a">llvm::SIRCFlags</a></div><div class="ttdeci">SIRCFlags</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00018">SIDefines.h:18</a></div></div>
<div class="ttc" id="aR600InstrInfo_8cpp_html_ae52a3b9fa509347aed3a1703890d9a4b"><div class="ttname"><a href="R600InstrInfo_8cpp.html#ae52a3b9fa509347aed3a1703890d9a4b">Swizzle</a></div><div class="ttdeci">static std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; Swizzle(std::vector&lt; std::pair&lt; int, unsigned &gt;&gt; Src, R600InstrInfo::BankSwizzle Swz)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00350">R600InstrInfo.cpp:350</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209afb57541d348277f4975291689d8e8a29"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209afb57541d348277f4975291689d8e8a29">llvm::AMDGPU::UfmtGFX11::UFMT_16_16_UINT</a></div><div class="ttdeci">@ UFMT_16_16_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00681">SIDefines.h:681</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998afe9e14fadada855231c900eecbea27f2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998afe9e14fadada855231c900eecbea27f2">llvm::AMDGPU::Exp::ET_PARAM0</a></div><div class="ttdeci">@ ET_PARAM0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00880">SIDefines.h:880</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a5c6b3dafe669e154050061d41549394e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a5c6b3dafe669e154050061d41549394e">llvm::AMDGPU::UfmtGFX10::UFMT_32_FLOAT</a></div><div class="ttdeci">@ UFMT_32_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00575">SIDefines.h:575</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAsmVariants_html_a6a9d843e445eb181a3a51c12dadb79a1a94c0dc1d806f9998c5bafdc9c6a99dbd"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a94c0dc1d806f9998c5bafdc9c6a99dbd">llvm::AMDGPUAsmVariants::VOP3</a></div><div class="ttdeci">@ VOP3</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00276">SIDefines.h:276</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5af329e92bfda091dc8a403c47bdef4b66"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5af329e92bfda091dc8a403c47bdef4b66">llvm::AMDGPU::SDWA::SRC_VGPR_MAX</a></div><div class="ttdeci">@ SRC_VGPR_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00798">SIDefines.h:798</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a4473412439e8285e235ccafa0c3824b6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6">llvm::AMDGPU::SDWA::DstUnused</a></div><div class="ttdeci">DstUnused</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00785">SIDefines.h:785</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a88db4aac0d201ab430f55fd5fd4fd69a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a88db4aac0d201ab430f55fd5fd4fd69a">llvm::AMDGPU::UfmtGFX10::UFMT_8_8_SNORM</a></div><div class="ttdeci">@ UFMT_8_8_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00567">SIDefines.h:567</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a15f7a7d91c92c18838905e73145d3a30"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f7a7d91c92c18838905e73145d3a30">llvm::AMDGPU::Hwreg::ID_IB_STS</a></div><div class="ttdeci">@ ID_IB_STS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00401">SIDefines.h:401</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da19795cb02079a5e5d58e8a5df3b6ba4b"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da19795cb02079a5e5d58e8a5df3b6ba4b">llvm::SIInstrFlags::VGPRSpill</a></div><div class="ttdeci">@ VGPRSpill</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00063">SIDefines.h:63</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dadf3e0b276b086c14975adb3e2f00aa2c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadf3e0b276b086c14975adb3e2f00aa2c">llvm::SIInstrFlags::D16Buf</a></div><div class="ttdeci">@ D16Buf</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00105">SIDefines.h:105</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a5a021b538979666b348c1a692ebd8580"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a5a021b538979666b348c1a692ebd8580">llvm::AMDGPU::UfmtGFX10::UFMT_8_8_8_8_UINT</a></div><div class="ttdeci">@ UFMT_8_8_8_8_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00619">SIDefines.h:619</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba6f7a1c7e87cb8d3136d11fcc96f8088e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba6f7a1c7e87cb8d3136d11fcc96f8088e">llvm::AMDGPU::SendMsg::ID_SAVEWAVE</a></div><div class="ttdeci">@ ID_SAVEWAVE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00336">SIDefines.h:336</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aaf9125002211d7393035edc3d1e206ee"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206ee">llvm::AMDGPU::MTBUFFormat::MergedFormat</a></div><div class="ttdeci">MergedFormat</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00528">SIDefines.h:528</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209aa06a2c77e9096753de163f694090b9f9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aa06a2c77e9096753de163f694090b9f9">llvm::AMDGPU::UfmtGFX11::UFMT_32_32_FLOAT</a></div><div class="ttdeci">@ UFMT_32_32_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00710">SIDefines.h:710</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479aeecf1ebc3472a38c08ce4a272a167dbf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479aeecf1ebc3472a38c08ce4a272a167dbf">llvm::AMDGPU::EncValues::TTMP_VI_MAX</a></div><div class="ttdeci">@ TTMP_VI_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00292">SIDefines.h:292</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a3b3aea64a2b7ce520e4a8f608cd94d3a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a3b3aea64a2b7ce520e4a8f608cd94d3a">llvm::AMDGPU::UfmtGFX11::UFMT_32_32_32_SINT</a></div><div class="ttdeci">@ UFMT_32_32_32_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00721">SIDefines.h:721</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba2725a8fe1793af838f1f598cf482dd94"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2725a8fe1793af838f1f598cf482dd94">llvm::AMDGPU::SendMsg::ID_MASK_PreGFX11_</a></div><div class="ttdeci">@ ID_MASK_PreGFX11_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00353">SIDefines.h:353</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5abbbbfb3404af53369a5056f51447bc82"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abbbbfb3404af53369a5056f51447bc82">llvm::AMDGPU::UfmtGFX10::UFMT_32_32_32_32_FLOAT</a></div><div class="ttdeci">@ UFMT_32_32_32_32_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00639">SIDefines.h:639</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a4473412439e8285e235ccafa0c3824b6ac242f41ca07c86e2cba62a617b640b66"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6ac242f41ca07c86e2cba62a617b640b66">llvm::AMDGPU::SDWA::UNUSED_SEXT</a></div><div class="ttdeci">@ UNUSED_SEXT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00787">SIDefines.h:787</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da953a5ba3766c4aea8d9b8eeeba722679"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da953a5ba3766c4aea8d9b8eeeba722679">llvm::SIInstrFlags::DS</a></div><div class="ttdeci">@ DS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00060">SIDefines.h:60</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a3d88524aa1bf4311507232fd236d9be6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a3d88524aa1bf4311507232fd236d9be6">llvm::AMDGPU::Hwreg::ID_SQ_PERF_SNAPSHOT_PC_LO</a></div><div class="ttdeci">@ ID_SQ_PERF_SNAPSHOT_PC_LO</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00424">SIDefines.h:424</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dae0063a0501793fcbc332d543bd1541bc"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dae0063a0501793fcbc332d543bd1541bc">llvm::SIInstrFlags::DisableWQM</a></div><div class="ttdeci">@ DisableWQM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00078">SIDefines.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992daf5dfd8c9db8b07c80292e662aa96c6a7"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daf5dfd8c9db8b07c80292e662aa96c6a7">llvm::SIInstrFlags::VM_CNT</a></div><div class="ttdeci">@ VM_CNT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00073">SIDefines.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da8ca0ee972c9e7b0def6f795dd01fdd37"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da8ca0ee972c9e7b0def6f795dd01fdd37">llvm::AMDGPU::SendMsg::OP_GS_EMIT_CUT</a></div><div class="ttdeci">@ OP_GS_EMIT_CUT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00368">SIDefines.h:368</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a4c38c9a3b504ae3bd7c73875bf3c089f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4c38c9a3b504ae3bd7c73875bf3c089f">llvm::AMDGPU::Hwreg::ID_TBA_HI</a></div><div class="ttdeci">@ ID_TBA_HI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00404">SIDefines.h:404</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83a3a840787e58917775b5021aafdc2046f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a3a840787e58917775b5021aafdc2046f">llvm::AMDGPU::Swizzle::BITMASK_PERM_ENC_MASK</a></div><div class="ttdeci">@ BITMASK_PERM_ENC_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00751">SIDefines.h:751</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a0f01352139e1a367a77cda0d58347318"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a0f01352139e1a367a77cda0d58347318">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX</a></div><div class="ttdeci">@ INLINE_INTEGER_C_POSITIVE_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00296">SIDefines.h:296</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbaa6cd8fa6c5997ec2807bb22563d7d179"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa6cd8fa6c5997ec2807bb22563d7d179">llvm::AMDGPU::SendMsg::ID_DEALLOC_VGPRS_GFX11Plus</a></div><div class="ttdeci">@ ID_DEALLOC_VGPRS_GFX11Plus</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00334">SIDefines.h:334</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5">llvm::AMDGPU::SDWA::SDWA9EncValues</a></div><div class="ttdeci">SDWA9EncValues</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00791">SIDefines.h:791</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da046343a654627954ce26d0e7531e12f7"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da046343a654627954ce26d0e7531e12f7">llvm::SIInstrFlags::IsAtomicRet</a></div><div class="ttdeci">@ IsAtomicRet</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00129">SIDefines.h:129</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5abf0a7b42a1cca85ba1a619a78fd700ef"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abf0a7b42a1cca85ba1a619a78fd700ef">llvm::AMDGPU::UfmtGFX10::UFMT_10_11_11_SSCALED</a></div><div class="ttdeci">@ UFMT_10_11_11_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00588">SIDefines.h:588</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a0bcdd7cb85fbc616f0013b1c02ed4f4c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a0bcdd7cb85fbc616f0013b1c02ed4f4c">llvm::AMDGPU::UfmtGFX10::UFMT_16_UINT</a></div><div class="ttdeci">@ UFMT_16_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00562">SIDefines.h:562</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7">llvm::AMDGPU::OPERAND_REG_INLINE_AC_LAST</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00213">SIDefines.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da3f90dc3ee0272479ff77f144e37b8abc"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3f90dc3ee0272479ff77f144e37b8abc">llvm::SIInstrFlags::FIXED_SIZE</a></div><div class="ttdeci">@ FIXED_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00082">SIDefines.h:82</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8">llvm::AMDGPU::SendMsg::OP_GS_FIRST_</a></div><div class="ttdeci">@ OP_GS_FIRST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00370">SIDefines.h:370</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba8835ee4332849edaf126016ce45fbbe8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba8835ee4332849edaf126016ce45fbbe8">llvm::AMDGPU::SendMsg::ID_GET_DOORBELL</a></div><div class="ttdeci">@ ID_GET_DOORBELL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">llvm::AMDGPU::OPERAND_REG_IMM_FP32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00163">SIDefines.h:163</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4">llvm::AMDGPU::CPol::CPol</a></div><div class="ttdeci">CPol</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00312">SIDefines.h:312</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5">llvm::AMDGPU::UfmtGFX10::UnifiedFormat</a></div><div class="ttdeci">UnifiedFormat</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00548">SIDefines.h:548</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a2c22adca3bb98ca7ab3c5650689bcd10"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a2c22adca3bb98ca7ab3c5650689bcd10">llvm::AMDGPU::UfmtGFX10::UFMT_16_16_16_16_UINT</a></div><div class="ttdeci">@ UFMT_16_16_16_16_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00630">SIDefines.h:630</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209aec0ce78627915116b214baee3c0d5fe6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aec0ce78627915116b214baee3c0d5fe6">llvm::AMDGPU::UfmtGFX11::UFMT_16_SSCALED</a></div><div class="ttdeci">@ UFMT_16_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00661">SIDefines.h:661</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4ca15ddbecbfce45b82fd44a821c1e03a76"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca15ddbecbfce45b82fd44a821c1e03a76">llvm::AMDGPU::MTBUFFormat::DFMT_32_32_32_32</a></div><div class="ttdeci">@ DFMT_32_32_32_32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00494">SIDefines.h:494</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAsmVariants_html_a6a9d843e445eb181a3a51c12dadb79a1aa64856c91898815a78f67a6cf84c646d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1aa64856c91898815a78f67a6cf84c646d">llvm::AMDGPUAsmVariants::DEFAULT</a></div><div class="ttdeci">@ DEFAULT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00275">SIDefines.h:275</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a4473412439e8285e235ccafa0c3824b6aa32d1badbd5e9ff382591dfe33772591"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6aa32d1badbd5e9ff382591dfe33772591">llvm::AMDGPU::SDWA::UNUSED_PAD</a></div><div class="ttdeci">@ UNUSED_PAD</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00786">SIDefines.h:786</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbaf44330e0a0229b459277431fea451c53"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaf44330e0a0229b459277431fea451c53">llvm::AMDGPU::SendMsg::ID_RTN_SAVE_WAVE</a></div><div class="ttdeci">@ ID_RTN_SAVE_WAVE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00350">SIDefines.h:350</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3aaf579a869dd947df8162726874ef4f920"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aaf579a869dd947df8162726874ef4f920">llvm::AMDGPU::VGPRIndexMode::ID_SRC2</a></div><div class="ttdeci">@ ID_SRC2</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00253">SIDefines.h:253</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a4b89c8394d5ab3580d6d73e057d3bbb9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a4b89c8394d5ab3580d6d73e057d3bbb9">llvm::AMDGPU::Exp::ET_INVALID</a></div><div class="ttdeci">@ ET_INVALID</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00891">SIDefines.h:891</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a137e14e4737a4c04ea45bc5690f1dd04"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a137e14e4737a4c04ea45bc5690f1dd04">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00197">SIDefines.h:197</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a3836c2a06d56037a4b61d2e00faadf08"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a3836c2a06d56037a4b61d2e00faadf08">llvm::AMDGPU::UfmtGFX10::UFMT_16_16_UINT</a></div><div class="ttdeci">@ UFMT_16_16_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00581">SIDefines.h:581</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a418ec6abcbd60a648f86f376bbab29b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a418ec6abcbd60a648f86f376bbab29b3">llvm::AMDGPU::Hwreg::ID_WIDTH_</a></div><div class="ttdeci">@ ID_WIDTH_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00428">SIDefines.h:428</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998aa8c987d72b2b9bfebb87da0cc8333e54"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998aa8c987d72b2b9bfebb87da0cc8333e54">llvm::AMDGPU::Exp::ET_MRTZ_MAX_IDX</a></div><div class="ttdeci">@ ET_MRTZ_MAX_IDX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00884">SIDefines.h:884</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00175">SIDefines.h:175</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3a6e7bf5dc7392f0c436832b8f4925edca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a6e7bf5dc7392f0c436832b8f4925edca">llvm::AMDGPU::VGPRIndexMode::ENABLE_MASK</a></div><div class="ttdeci">@ ENABLE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00266">SIDefines.h:266</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb">llvm::AMDGPU::Hwreg::ID_MODE</a></div><div class="ttdeci">@ ID_MODE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00395">SIDefines.h:395</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a1d705f3f6f4a6c585d068369ef0f4916a8e2f726558b97b38629c9fa9f8691612"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a8e2f726558b97b38629c9fa9f8691612">llvm::SISrcMods::DST_OP_SEL</a></div><div class="ttdeci">@ DST_OP_SEL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00234">SIDefines.h:234</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a31b0c3c70775b8b23f65b9d769606e78"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a31b0c3c70775b8b23f65b9d769606e78">llvm::AMDGPU::DPP::DPP_UNUSED8_FIRST</a></div><div class="ttdeci">@ DPP_UNUSED8_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00843">SIDefines.h:843</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855">llvm::AMDGPU::SendMsg::OP_SYS_LAST_</a></div><div class="ttdeci">@ OP_SYS_LAST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00376">SIDefines.h:376</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbafa31a7b9c2cb4e59a4fefa5a14a184f2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbafa31a7b9c2cb4e59a4fefa5a14a184f2">llvm::AMDGPU::SendMsg::ID_GS_ALLOC_REQ</a></div><div class="ttdeci">@ ID_GS_ALLOC_REQ</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00341">SIDefines.h:341</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916faa724c17a66503402aa8d105d0c9f3d20"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faa724c17a66503402aa8d105d0c9f3d20">llvm::SIInstrFlags::N_INFINITY</a></div><div class="ttdeci">@ N_INFINITY</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00146">SIDefines.h:146</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ac62d1b06629396f25ff283b338304f6f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac62d1b06629396f25ff283b338304f6f">llvm::AMDGPU::Hwreg::ID_POPS_PACKER</a></div><div class="ttdeci">@ ID_POPS_PACKER</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00412">SIDefines.h:412</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4a2d8942c601cf6ab6e7ee6dcfddf7e4f2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a2d8942c601cf6ab6e7ee6dcfddf7e4f2">llvm::AMDGPU::CPol::DLC</a></div><div class="ttdeci">@ DLC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00315">SIDefines.h:315</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a96f491fb67c3b8a06a22b0c5adb08be7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a96f491fb67c3b8a06a22b0c5adb08be7">llvm::AMDGPU::UfmtGFX11::UFMT_32_32_32_32_FLOAT</a></div><div class="ttdeci">@ UFMT_32_32_32_32_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00725">SIDefines.h:725</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83a111922802b1817b5eda4c2b2eedbe1d2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a111922802b1817b5eda4c2b2eedbe1d2">llvm::AMDGPU::Swizzle::BITMASK_MAX</a></div><div class="ttdeci">@ BITMASK_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00763">SIDefines.h:763</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a9f351f2c19539a657a9c92c26edc744a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9f351f2c19539a657a9c92c26edc744a">llvm::AMDGPU::UfmtGFX10::UFMT_32_32_32_32_SINT</a></div><div class="ttdeci">@ UFMT_32_32_32_32_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00638">SIDefines.h:638</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00192">SIDefines.h:192</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1ImplicitArg_html_af6a529ea292d8b69e3bbf7aa695d8d53ad08196061d61a3673d0654c48c60ce1e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53ad08196061d61a3673d0654c48c60ce1e">llvm::AMDGPU::ImplicitArg::DEFAULT_QUEUE_OFFSET</a></div><div class="ttdeci">@ DEFAULT_QUEUE_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00913">SIDefines.h:913</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5ad16a59be4af46ac75a83a12aebb35eeb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ad16a59be4af46ac75a83a12aebb35eeb">llvm::AMDGPU::UfmtGFX10::UFMT_10_11_11_UNORM</a></div><div class="ttdeci">@ UFMT_10_11_11_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00585">SIDefines.h:585</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a8455c27cf732f14fba7f304f67b1af16"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a8455c27cf732f14fba7f304f67b1af16">llvm::AMDGPU::DPP::ROW_SHL0</a></div><div class="ttdeci">@ ROW_SHL0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00816">SIDefines.h:816</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5ae33dff57d627a09a4bcea1db895133cf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ae33dff57d627a09a4bcea1db895133cf">llvm::AMDGPU::UfmtGFX10::UFMT_32_SINT</a></div><div class="ttdeci">@ UFMT_32_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00574">SIDefines.h:574</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a175c7c2cfb13bbb127dbbfe8ab44e6fe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a175c7c2cfb13bbb127dbbfe8ab44e6fe">llvm::AMDGPU::DPP::ROW_XMASK_FIRST</a></div><div class="ttdeci">@ ROW_XMASK_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00851">SIDefines.h:851</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a8a095b0e40106c5028e5da140a299f2a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a8a095b0e40106c5028e5da140a299f2a">llvm::AMDGPU::EncValues::VGPR_MIN</a></div><div class="ttdeci">@ VGPR_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00301">SIDefines.h:301</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dadaafc9c279a6480f1729929b26a4ad05"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadaafc9c279a6480f1729929b26a4ad05">llvm::SIInstrFlags::SCALAR_STORE</a></div><div class="ttdeci">@ SCALAR_STORE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00081">SIDefines.h:81</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5aab4c0df3d3c62830773716f424c642d2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aab4c0df3d3c62830773716f424c642d2">llvm::AMDGPU::UfmtGFX10::UFMT_10_11_11_SNORM</a></div><div class="ttdeci">@ UFMT_10_11_11_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00586">SIDefines.h:586</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a033e72094a74e91253d06ffce8ea9178"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a033e72094a74e91253d06ffce8ea9178">llvm::AMDGPU::SDWA::SRC_TTMP_MAX</a></div><div class="ttdeci">@ SRC_TTMP_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00803">SIDefines.h:803</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992daccce8eb3ea48e8b0d5f5b7e9e011cc19"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daccce8eb3ea48e8b0d5f5b7e9e011cc19">llvm::SIInstrFlags::FPAtomic</a></div><div class="ttdeci">@ FPAtomic</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00114">SIDefines.h:114</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a7ec3cabcc4f15af358b44b134bf38f7c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a7ec3cabcc4f15af358b44b134bf38f7c">llvm::AMDGPU::UfmtGFX11::UFMT_8_8_8_8_USCALED</a></div><div class="ttdeci">@ UFMT_8_8_8_8_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00703">SIDefines.h:703</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da">llvm::SIInstrFlags::FlatScratch</a></div><div class="ttdeci">@ FlatScratch</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00123">SIDefines.h:123</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5af3d1a59c7fd2c6bbfa0c803ffc592d0b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5af3d1a59c7fd2c6bbfa0c803ffc592d0b">llvm::AMDGPU::UfmtGFX10::UFMT_16_16_SSCALED</a></div><div class="ttdeci">@ UFMT_16_16_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00580">SIDefines.h:580</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa109aa58f369471dd6f77dd44809a21f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa109aa58f369471dd6f77dd44809a21f">llvm::AMDGPU::DPP::DPP_UNUSED4_FIRST</a></div><div class="ttdeci">@ DPP_UNUSED4_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00828">SIDefines.h:828</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4a4a77076f7d09c69bdb019b177bda4452"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4a77076f7d09c69bdb019b177bda4452">llvm::AMDGPU::SendMsg::STREAM_ID_LAST_</a></div><div class="ttdeci">@ STREAM_ID_LAST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00383">SIDefines.h:383</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a88547a76ed6cbb66e3e8a0ed0deba843"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a88547a76ed6cbb66e3e8a0ed0deba843">llvm::AMDGPU::UfmtGFX10::UFMT_8_8_8_8_SINT</a></div><div class="ttdeci">@ UFMT_8_8_8_8_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00620">SIDefines.h:620</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da31a282e99b9ec37019e46aa2481190e9"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da31a282e99b9ec37019e46aa2481190e9">llvm::SIInstrFlags::IsNeverUniform</a></div><div class="ttdeci">@ IsNeverUniform</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00138">SIDefines.h:138</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">llvm::AMDGPU::SendMsg::ID_SYSMSG</a></div><div class="ttdeci">@ ID_SYSMSG</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00344">SIDefines.h:344</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">llvm::AMDGPU::Hwreg::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00394">SIDefines.h:394</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a28b497e4113998e4f4b6e22157967212"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a28b497e4113998e4f4b6e22157967212">llvm::AMDGPU::UfmtGFX11::UFMT_8_USCALED</a></div><div class="ttdeci">@ UFMT_8_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00653">SIDefines.h:653</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aa90653661c47f66711e6360a8972032fd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa90653661c47f66711e6360a8972032fd">llvm::AMDGPU::SDWA::BYTE_2</a></div><div class="ttdeci">@ BYTE_2</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00778">SIDefines.h:778</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8a40bd4e8079aea46d4e58955739486220"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a40bd4e8079aea46d4e58955739486220">llvm::AMDGPU::Hwreg::GPR_IDX_EN_MASK</a></div><div class="ttdeci">@ GPR_IDX_EN_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00470">SIDefines.h:470</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a72e780456d14d395ee6fa1cd60fee39e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a72e780456d14d395ee6fa1cd60fee39e">llvm::AMDGPU::UfmtGFX10::UFMT_16_SSCALED</a></div><div class="ttdeci">@ UFMT_16_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00561">SIDefines.h:561</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4a3795a38ac6eb8cb14191aaba99205a87"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a3795a38ac6eb8cb14191aaba99205a87">llvm::AMDGPU::CPol::NT</a></div><div class="ttdeci">@ NT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00319">SIDefines.h:319</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4ca499dd9f42f5f67dc29483764a2743fa7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca499dd9f42f5f67dc29483764a2743fa7">llvm::AMDGPU::MTBUFFormat::DFMT_16_16_16_16</a></div><div class="ttdeci">@ DFMT_16_16_16_16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00492">SIDefines.h:492</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a09d6b2004f2670f60b9963073f98226e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a09d6b2004f2670f60b9963073f98226e">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX</a></div><div class="ttdeci">@ INLINE_FLOATING_C_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00299">SIDefines.h:299</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da4863f895381859543f89e4423126a73f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4863f895381859543f89e4423126a73f">llvm::SIInstrFlags::MTBUF</a></div><div class="ttdeci">@ MTBUF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00055">SIDefines.h:55</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a5bf174e4118cb43e895fda34b8cbdb51"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a5bf174e4118cb43e895fda34b8cbdb51">llvm::AMDGPU::Exp::ET_PRIM</a></div><div class="ttdeci">@ ET_PRIM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00877">SIDefines.h:877</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4cad0ada97e6d313df407f6179bf0a1793b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cad0ada97e6d313df407f6179bf0a1793b">llvm::AMDGPU::MTBUFFormat::DFMT_16</a></div><div class="ttdeci">@ DFMT_16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00482">SIDefines.h:482</a></div></div>
<div class="ttc" id="anamespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUReplaceLDSUseWithPointer_8cpp_source.html#l00114">AMDGPUReplaceLDSUseWithPointer.cpp:114</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">llvm::AMDGPU::SendMsg::OP_GS_NOP</a></div><div class="ttdeci">@ OP_GS_NOP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da95d3d9b72a40bcb9f88738fd86094a62"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da95d3d9b72a40bcb9f88738fd86094a62">llvm::SIInstrFlags::SOPK</a></div><div class="ttdeci">@ SOPK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00036">SIDefines.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">llvm::AMDGPU::OPERAND_REG_IMM_FP64</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00164">SIDefines.h:164</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207">llvm::AMDGPU::SendMsg::OP_SHIFT_</a></div><div class="ttdeci">@ OP_SHIFT_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00359">SIDefines.h:359</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4a4d21b48a8a90e76ae8ad143a48cf15ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4d21b48a8a90e76ae8ad143a48cf15ce">llvm::AMDGPU::SendMsg::STREAM_ID_DEFAULT_</a></div><div class="ttdeci">@ STREAM_ID_DEFAULT_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00382">SIDefines.h:382</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a4391a9a5eb259379d64739222f5e24ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a4391a9a5eb259379d64739222f5e24ba">llvm::AMDGPU::UfmtGFX11::UFMT_8_8_8_8_SNORM</a></div><div class="ttdeci">@ UFMT_8_8_8_8_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00702">SIDefines.h:702</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da1f248cc663b917010c5d5ea2cff9445f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1f248cc663b917010c5d5ea2cff9445f">llvm::SIInstrFlags::ClampLo</a></div><div class="ttdeci">@ ClampLo</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00095">SIDefines.h:95</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a1eecce98963e494b819879620fdde2e4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a1eecce98963e494b819879620fdde2e4">llvm::AMDGPU::UfmtGFX10::UFMT_32_32_32_SINT</a></div><div class="ttdeci">@ UFMT_32_32_32_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00635">SIDefines.h:635</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a6f04bf266679e6f9429bc97dca3915ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a6f04bf266679e6f9429bc97dca3915ca">llvm::AMDGPU::UfmtGFX10::UFMT_10_11_11_FLOAT</a></div><div class="ttdeci">@ UFMT_10_11_11_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00591">SIDefines.h:591</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a85b5e55113e55b3bef4792d822031803"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a85b5e55113e55b3bef4792d822031803">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN</a></div><div class="ttdeci">@ INLINE_INTEGER_C_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00295">SIDefines.h:295</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3a2c817b1bc3c82db4a5a4da59d6c46166"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a2c817b1bc3c82db4a5a4da59d6c46166">llvm::AMDGPU::VGPRIndexMode::SRC1_ENABLE</a></div><div class="ttdeci">@ SRC1_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00263">SIDefines.h:263</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da9091d0be41c5447915893a72615d7a0a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da9091d0be41c5447915893a72615d7a0a">llvm::AMDGPU::SendMsg::OP_SYS_ECC_ERR_INTERRUPT</a></div><div class="ttdeci">@ OP_SYS_ECC_ERR_INTERRUPT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00372">SIDefines.h:372</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1ImplicitArg_html_af6a529ea292d8b69e3bbf7aa695d8d53a7d95d9ccbf577718709f422b377f57a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53a7d95d9ccbf577718709f422b377f57a9">llvm::AMDGPU::ImplicitArg::COMPLETION_ACTION_OFFSET</a></div><div class="ttdeci">@ COMPLETION_ACTION_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00914">SIDefines.h:914</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4a39cdb386c8e6358db46b658828960381"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a39cdb386c8e6358db46b658828960381">llvm::AMDGPU::CPol::SC0</a></div><div class="ttdeci">@ SC0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00317">SIDefines.h:317</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4cab800b47a0d3aae2117fbb23d6a085004"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cab800b47a0d3aae2117fbb23d6a085004">llvm::AMDGPU::MTBUFFormat::DFMT_8_8_8_8</a></div><div class="ttdeci">@ DFMT_8_8_8_8</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00490">SIDefines.h:490</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4ca6523540e869e65331060df57c9add409"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca6523540e869e65331060df57c9add409">llvm::AMDGPU::MTBUFFormat::DFMT_UNDEF</a></div><div class="ttdeci">@ DFMT_UNDEF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00500">SIDefines.h:500</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a39d048309e86fa839e031126c3ad007a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a39d048309e86fa839e031126c3ad007a">llvm::AMDGPU::Hwreg::ID_TBA_LO</a></div><div class="ttdeci">@ ID_TBA_LO</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00403">SIDefines.h:403</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4ca6a63f8d666f7cf73eaea8ff0c805c191"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca6a63f8d666f7cf73eaea8ff0c805c191">llvm::AMDGPU::MTBUFFormat::DFMT_INVALID</a></div><div class="ttdeci">@ DFMT_INVALID</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00480">SIDefines.h:480</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">llvm::AMDGPU::OPERAND_REG_IMM_V2FP32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00171">SIDefines.h:171</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5abe38ca6b930b17b737bb459ecc92a4cd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abe38ca6b930b17b737bb459ecc92a4cd">llvm::AMDGPU::UfmtGFX10::UFMT_16_SNORM</a></div><div class="ttdeci">@ UFMT_16_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00559">SIDefines.h:559</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8a359be52cd5a0dbc03ac9c7ab3d1dfb94"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a359be52cd5a0dbc03ac9c7ab3d1dfb94">llvm::AMDGPU::Hwreg::VSKIP_MASK</a></div><div class="ttdeci">@ VSKIP_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00471">SIDefines.h:471</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a28edffd87e7a3edb197d998340d32778"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a28edffd87e7a3edb197d998340d32778">llvm::AMDGPU::Hwreg::ID_TMA_LO</a></div><div class="ttdeci">@ ID_TMA_LO</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00405">SIDefines.h:405</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209ae04857bdfefea8287f326af9e29c1538"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae04857bdfefea8287f326af9e29c1538">llvm::AMDGPU::UfmtGFX11::UFMT_32_32_SINT</a></div><div class="ttdeci">@ UFMT_32_32_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00709">SIDefines.h:709</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8a052dc72ece22a760bb7a4ac8cadb3240"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a052dc72ece22a760bb7a4ac8cadb3240">llvm::AMDGPU::Hwreg::EXCP_EN_INT_DIV0_MASK</a></div><div class="ttdeci">@ EXCP_EN_INT_DIV0_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00468">SIDefines.h:468</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba4b08efbe7d0bc71bdf2caa0f4ffda0e5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba4b08efbe7d0bc71bdf2caa0f4ffda0e5">llvm::AMDGPU::SendMsg::ID_RTN_GET_REALTIME</a></div><div class="ttdeci">@ ID_RTN_GET_REALTIME</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00349">SIDefines.h:349</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a05ba1d00fd734108cc6698c543bd86ea"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a05ba1d00fd734108cc6698c543bd86ea">llvm::AMDGPU::UfmtGFX10::UFMT_8_UNORM</a></div><div class="ttdeci">@ UFMT_8_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00551">SIDefines.h:551</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da3cb08b10c27a453c57a2708e83859b47"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3cb08b10c27a453c57a2708e83859b47">llvm::SIInstrFlags::SDWA</a></div><div class="ttdeci">@ SDWA</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00049">SIDefines.h:49</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00182">SIDefines.h:182</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a1ea771376759b1ad1103669ba05442e5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a1ea771376759b1ad1103669ba05442e5">llvm::AMDGPU::UfmtGFX11::UFMT_16_16_16_16_UINT</a></div><div class="ttdeci">@ UFMT_16_16_16_16_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00716">SIDefines.h:716</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a54757e26d2872c72da53fff167de309b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a54757e26d2872c72da53fff167de309b">llvm::AMDGPU::Hwreg::ID_SQ_PERF_SNAPSHOT_DATA</a></div><div class="ttdeci">@ ID_SQ_PERF_SNAPSHOT_DATA</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00422">SIDefines.h:422</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">llvm::AMDGPU::SendMsg::StreamId</a></div><div class="ttdeci">StreamId</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00380">SIDefines.h:380</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dab0e8527c8c81d2caa91d9b2bd1852574"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dab0e8527c8c81d2caa91d9b2bd1852574">llvm::SIInstrFlags::FLAT</a></div><div class="ttdeci">@ FLAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00059">SIDefines.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a8c000dbdd84cae416e103d023ca4f3bc"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a8c000dbdd84cae416e103d023ca4f3bc">llvm::AMDGPU::Exp::ET_DUAL_SRC_BLEND0</a></div><div class="ttdeci">@ ET_DUAL_SRC_BLEND0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00878">SIDefines.h:878</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998ac84234e8abdfe7d1a85fef7297734e49"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ac84234e8abdfe7d1a85fef7297734e49">llvm::AMDGPU::Exp::ET_POS_LAST</a></div><div class="ttdeci">@ ET_POS_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00876">SIDefines.h:876</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209ad2933e2b4eeecbfbd0bbb780922604d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ad2933e2b4eeecbfbd0bbb780922604d8">llvm::AMDGPU::UfmtGFX11::UFMT_32_FLOAT</a></div><div class="ttdeci">@ UFMT_32_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00675">SIDefines.h:675</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2a5b31fa892b7889649899a01b58c02bfd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a5b31fa892b7889649899a01b58c02bfd">llvm::AMDGPU::Swizzle::ID_REVERSE</a></div><div class="ttdeci">@ ID_REVERSE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00739">SIDefines.h:739</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a454978e17726f8c8f0c0cde16456890c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a454978e17726f8c8f0c0cde16456890c">llvm::AMDGPU::UfmtGFX10::UFMT_8_8_SSCALED</a></div><div class="ttdeci">@ UFMT_8_8_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00569">SIDefines.h:569</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbaf513d2cb71146b727194f694811ba5c8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaf513d2cb71146b727194f694811ba5c8">llvm::AMDGPU::SendMsg::ID_ORDERED_PS_DONE</a></div><div class="ttdeci">@ ID_ORDERED_PS_DONE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00339">SIDefines.h:339</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fab708868c6257f96763180aff334c9cae"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fab708868c6257f96763180aff334c9cae">llvm::AMDGPU::MTBUFFormat::NFMT_MIN</a></div><div class="ttdeci">@ NFMT_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00518">SIDefines.h:518</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8">llvm::AMDGPU::Hwreg::OFFSET_MASK_</a></div><div class="ttdeci">@ OFFSET_MASK_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00436">SIDefines.h:436</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209aeac5848a75ca1efdd697a2f5ed7c657d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aeac5848a75ca1efdd697a2f5ed7c657d">llvm::AMDGPU::UfmtGFX11::UFMT_16_16_16_16_UNORM</a></div><div class="ttdeci">@ UFMT_16_16_16_16_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00712">SIDefines.h:712</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa7ac512d58391d54f005bed7d82c43f1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7ac512d58391d54f005bed7d82c43f1">llvm::AMDGPU::OPERAND_SDWA_VOPC_DST</a></div><div class="ttdeci">@ OPERAND_SDWA_VOPC_DST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00204">SIDefines.h:204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fa3b711cc2011cca9d0656fb9f576ce06c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa3b711cc2011cca9d0656fb9f576ce06c">llvm::SIInstrFlags::Q_NAN</a></div><div class="ttdeci">@ Q_NAN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00145">SIDefines.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209add6fd0c06effe6f9c4ce943a1d267600"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209add6fd0c06effe6f9c4ce943a1d267600">llvm::AMDGPU::UfmtGFX11::UFMT_8_8_USCALED</a></div><div class="ttdeci">@ UFMT_8_8_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00668">SIDefines.h:668</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a0946b16bcd77f9e3d92cc2b1f6ce7fca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a0946b16bcd77f9e3d92cc2b1f6ce7fca">llvm::AMDGPU::DPP::DPP_UNUSED6_FIRST</a></div><div class="ttdeci">@ DPP_UNUSED6_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00834">SIDefines.h:834</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_</a></div><div class="ttdeci">@ WIDTH_M1_SHIFT_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00443">SIDefines.h:443</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOP3PEncoding_html_a3594a9012d044a9ee2e7df2a82a90a65aa8275f9038e487d2e21930e741ce061e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65aa8275f9038e487d2e21930e741ce061e">llvm::AMDGPU::VOP3PEncoding::OP_SEL_HI_2</a></div><div class="ttdeci">@ OP_SEL_HI_2</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00901">SIDefines.h:901</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83a4ced925fd9bf7ea112827aea440e168c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a4ced925fd9bf7ea112827aea440e168c">llvm::AMDGPU::Swizzle::QUAD_PERM_ENC_MASK</a></div><div class="ttdeci">@ QUAD_PERM_ENC_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00748">SIDefines.h:748</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a0257fe2f6e8fa469db3e8bed45793e59"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a0257fe2f6e8fa469db3e8bed45793e59">llvm::AMDGPU::UfmtGFX10::UFMT_10_11_11_SINT</a></div><div class="ttdeci">@ UFMT_10_11_11_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00590">SIDefines.h:590</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a649cf362018d9f7ab9c27a4e790a65c7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a649cf362018d9f7ab9c27a4e790a65c7">llvm::AMDGPU::UfmtGFX11::UFMT_FIRST</a></div><div class="ttdeci">@ UFMT_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00727">SIDefines.h:727</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">llvm::AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP16_DEFERRED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00166">SIDefines.h:166</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1ImplicitArg_html_af6a529ea292d8b69e3bbf7aa695d8d53a934324dc0396c4327f6e2fd510daebc7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53a934324dc0396c4327f6e2fd510daebc7">llvm::AMDGPU::ImplicitArg::HOSTCALL_PTR_OFFSET</a></div><div class="ttdeci">@ HOSTCALL_PTR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00909">SIDefines.h:909</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fa35d63c63b47d7e803ae4b7f3154bf9c3"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa35d63c63b47d7e803ae4b7f3154bf9c3">llvm::SIInstrFlags::N_NORMAL</a></div><div class="ttdeci">@ N_NORMAL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00147">SIDefines.h:147</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209acba81b3f6fc192e3b82125dee7a35bde"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209acba81b3f6fc192e3b82125dee7a35bde">llvm::AMDGPU::UfmtGFX11::UFMT_8_SSCALED</a></div><div class="ttdeci">@ UFMT_8_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00654">SIDefines.h:654</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a8e175d1e9b7d8ca70701afa131ca71f8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a8e175d1e9b7d8ca70701afa131ca71f8">llvm::AMDGPU::SDWA::SRC_VGPR_MASK</a></div><div class="ttdeci">@ SRC_VGPR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00793">SIDefines.h:793</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da39d5973dbb8033fc504c01227f3eaecf"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da39d5973dbb8033fc504c01227f3eaecf">llvm::SIInstrFlags::EXP_CNT</a></div><div class="ttdeci">@ EXP_CNT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00074">SIDefines.h:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71daee2641483988f15ad2b4bc878252fab6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daee2641483988f15ad2b4bc878252fab6">llvm::AMDGPU::Hwreg::WIDTH_M1_WIDTH_</a></div><div class="ttdeci">@ WIDTH_M1_WIDTH_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00444">SIDefines.h:444</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a2b937886b062f2746a310334f52c6179"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a2b937886b062f2746a310334f52c6179">llvm::AMDGPU::Exp::ET_PARAM_MAX_IDX</a></div><div class="ttdeci">@ ET_PARAM_MAX_IDX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00889">SIDefines.h:889</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da372caf8924b2283cccb8ca6ca6317b96"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da372caf8924b2283cccb8ca6ca6317b96">llvm::AMDGPU::SendMsg::OP_SYS_REG_RD</a></div><div class="ttdeci">@ OP_SYS_REG_RD</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00373">SIDefines.h:373</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fa666d8c0c7a439fa8b46a5b6f43214466"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa666d8c0c7a439fa8b46a5b6f43214466">llvm::AMDGPU::MTBUFFormat::NFMT_MAX</a></div><div class="ttdeci">@ NFMT_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00519">SIDefines.h:519</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a770a1121b1d5a0d227a86d882b579d8c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a770a1121b1d5a0d227a86d882b579d8c">llvm::AMDGPU::OPERAND_KIMM_FIRST</a></div><div class="ttdeci">@ OPERAND_KIMM_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00218">SIDefines.h:218</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83acf0725b2c90fcca9a43a6d391381232d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf0725b2c90fcca9a43a6d391381232d">llvm::AMDGPU::Swizzle::LANE_NUM</a></div><div class="ttdeci">@ LANE_NUM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00758">SIDefines.h:758</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3aac95e69cbecdf2384529d8d832b09a9fd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aac95e69cbecdf2384529d8d832b09a9fd">llvm::AMDGPU::VGPRIndexMode::ID_MIN</a></div><div class="ttdeci">@ ID_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00256">SIDefines.h:256</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ac1cdbd3a45dbc76f966e87d8985e3f28"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac1cdbd3a45dbc76f966e87d8985e3f28">llvm::AMDGPU::Hwreg::ID_FLAT_SCR_HI</a></div><div class="ttdeci">@ ID_FLAT_SCR_HI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00408">SIDefines.h:408</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc">llvm::AMDGPU::SDWA::SRC_VGPR_MIN</a></div><div class="ttdeci">@ SRC_VGPR_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00797">SIDefines.h:797</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00432">SIDefines.h:432</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00176">SIDefines.h:176</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fa652acf31b995a544cc606af5d8547895"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa652acf31b995a544cc606af5d8547895">llvm::SIInstrFlags::S_NAN</a></div><div class="ttdeci">@ S_NAN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00144">SIDefines.h:144</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">llvm::AMDGPU::CPol::GLC</a></div><div class="ttdeci">@ GLC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00313">SIDefines.h:313</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da55d8f9babd910d3931296db01832f171"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da55d8f9babd910d3931296db01832f171">llvm::SIInstrFlags::maybeAtomic</a></div><div class="ttdeci">@ maybeAtomic</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00085">SIDefines.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992daee110070224119e12075fafd4909dc9c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daee110070224119e12075fafd4909dc9c">llvm::SIInstrFlags::LGKM_CNT</a></div><div class="ttdeci">@ LGKM_CNT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00075">SIDefines.h:75</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aaf9125002211d7393035edc3d1e206eea90b9b77db8bea1154fca6cb0b4e80f26"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eea90b9b77db8bea1154fca6cb0b4e80f26">llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_UNDEF</a></div><div class="ttdeci">@ DFMT_NFMT_UNDEF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00529">SIDefines.h:529</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3">llvm::AMDGPU::VGPRIndexMode::EncBits</a></div><div class="ttdeci">EncBits</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00260">SIDefines.h:260</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a81b5608b24d4dd0dd9b0e6badb4c0c07"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a81b5608b24d4dd0dd9b0e6badb4c0c07">llvm::AMDGPU::Hwreg::ID_PERF_SNAPSHOT_PC_HI</a></div><div class="ttdeci">@ ID_PERF_SNAPSHOT_PC_HI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00418">SIDefines.h:418</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da2fca87a5855f045ac7f07d8c2814e81f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2fca87a5855f045ac7f07d8c2814e81f">llvm::SIInstrFlags::MUBUF</a></div><div class="ttdeci">@ MUBUF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00054">SIDefines.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fa65e1d2bd51e7a5d4e9be81ba0c9c32bf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa65e1d2bd51e7a5d4e9be81ba0c9c32bf">llvm::AMDGPU::MTBUFFormat::NFMT_MASK</a></div><div class="ttdeci">@ NFMT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00525">SIDefines.h:525</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209ae03b1b0e98a52f9ab7c2398105f1a5c4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae03b1b0e98a52f9ab7c2398105f1a5c4">llvm::AMDGPU::UfmtGFX11::UFMT_10_11_11_FLOAT</a></div><div class="ttdeci">@ UFMT_10_11_11_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00685">SIDefines.h:685</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fa70ec4f71b717c397e8c9097668ab11b1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa70ec4f71b717c397e8c9097668ab11b1">llvm::AMDGPU::MTBUFFormat::NFMT_SNORM_OGL</a></div><div class="ttdeci">@ NFMT_SNORM_OGL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00515">SIDefines.h:515</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dadad0f2be60062a72d37634705e8aed51"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadad0f2be60062a72d37634705e8aed51">llvm::SIInstrFlags::SOPC</a></div><div class="ttdeci">@ SOPC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00035">SIDefines.h:35</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08adfdacd1625ea09362131dda6be04997b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08adfdacd1625ea09362131dda6be04997b">llvm::AMDGPU::DPP::DPP_UNUSED6_LAST</a></div><div class="ttdeci">@ DPP_UNUSED6_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00835">SIDefines.h:835</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da1440c15f5bea6a1ebb07324b7be433c3"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1440c15f5bea6a1ebb07324b7be433c3">llvm::SIInstrFlags::VINTERP</a></div><div class="ttdeci">@ VINTERP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00070">SIDefines.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00178">SIDefines.h:178</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209aedb20d8bd17d1bdd9d9931542e5dfdc4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aedb20d8bd17d1bdd9d9931542e5dfdc4">llvm::AMDGPU::UfmtGFX11::UFMT_8_8_8_8_SSCALED</a></div><div class="ttdeci">@ UFMT_8_8_8_8_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00704">SIDefines.h:704</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da25bdad6e13bc9ed9f9ce690ae614db1c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da25bdad6e13bc9ed9f9ce690ae614db1c">llvm::SIInstrFlags::VALU</a></div><div class="ttdeci">@ VALU</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00030">SIDefines.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4caecc9c6131a21ff4ca83e2a99ba39e45e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4caecc9c6131a21ff4ca83e2a99ba39e45e">llvm::AMDGPU::MTBUFFormat::DFMT_SHIFT</a></div><div class="ttdeci">@ DFMT_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00503">SIDefines.h:503</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209ae53ca8abe87f0f0350cccc9ef18032b2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae53ca8abe87f0f0350cccc9ef18032b2">llvm::AMDGPU::UfmtGFX11::UFMT_32_32_32_32_UINT</a></div><div class="ttdeci">@ UFMT_32_32_32_32_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00723">SIDefines.h:723</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbafee02a9601e27b735e56eecfe6d7f343"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbafee02a9601e27b735e56eecfe6d7f343">llvm::AMDGPU::SendMsg::ID_MASK_GFX11Plus_</a></div><div class="ttdeci">@ ID_MASK_GFX11Plus_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00354">SIDefines.h:354</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a35f4e2c3cff18c880cef154942ea19be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a35f4e2c3cff18c880cef154942ea19be">llvm::AMDGPU::UfmtGFX10::UFMT_16_16_USCALED</a></div><div class="ttdeci">@ UFMT_16_16_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00579">SIDefines.h:579</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a6750b1e49cf6809e9168dc5d5545d06f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a6750b1e49cf6809e9168dc5d5545d06f">llvm::AMDGPU::UfmtGFX10::UFMT_32_32_32_32_UINT</a></div><div class="ttdeci">@ UFMT_32_32_32_32_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00637">SIDefines.h:637</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08">llvm::AMDGPU::DPP::DppCtrl</a></div><div class="ttdeci">DppCtrl</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00811">SIDefines.h:811</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIOutMods_html_a0716b26867383c71f8b38dbcb92cdc9aa6331f8be2ffd9ba4cb0d472c87e3848b"><div class="ttname"><a href="namespacellvm_1_1SIOutMods.html#a0716b26867383c71f8b38dbcb92cdc9aa6331f8be2ffd9ba4cb0d472c87e3848b">llvm::SIOutMods::MUL2</a></div><div class="ttdeci">@ MUL2</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00241">SIDefines.h:241</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a24b903655c85bb90074e7d4c20ad665b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a24b903655c85bb90074e7d4c20ad665b">llvm::AMDGPU::DPP::DPP_UNUSED8_LAST</a></div><div class="ttdeci">@ DPP_UNUSED8_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00844">SIDefines.h:844</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a46aec9d69fc2301884b99597f4090df5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a46aec9d69fc2301884b99597f4090df5">llvm::AMDGPU::Exp::ET_DUAL_SRC_BLEND1</a></div><div class="ttdeci">@ ET_DUAL_SRC_BLEND1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00879">SIDefines.h:879</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">llvm::AMDGPU::OPERAND_SRC_FIRST</a></div><div class="ttdeci">@ OPERAND_SRC_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00215">SIDefines.h:215</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a9f21d6284ea22a99b273cc5eb271b93c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9f21d6284ea22a99b273cc5eb271b93c">llvm::AMDGPU::UfmtGFX10::UFMT_8_8_SINT</a></div><div class="ttdeci">@ UFMT_8_8_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00571">SIDefines.h:571</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5ac185eb27d677418e878248b7c48ffbf0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ac185eb27d677418e878248b7c48ffbf0">llvm::AMDGPU::UfmtGFX10::UFMT_10_11_11_UINT</a></div><div class="ttdeci">@ UFMT_10_11_11_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00589">SIDefines.h:589</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbaddeda531bfc4ee8145e6b03c1c9899ab"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaddeda531bfc4ee8145e6b03c1c9899ab">llvm::AMDGPU::SendMsg::ID_RTN_GET_TBA</a></div><div class="ttdeci">@ ID_RTN_GET_TBA</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00351">SIDefines.h:351</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aea015d153c806aa1a5c75338d55017b5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aea015d153c806aa1a5c75338d55017b5">llvm::AMDGPU::DPP::DPP_UNUSED2</a></div><div class="ttdeci">@ DPP_UNUSED2</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00819">SIDefines.h:819</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2a45963ea85feec95c4749f3e29ad4203c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a45963ea85feec95c4749f3e29ad4203c">llvm::AMDGPU::Swizzle::ID_BROADCAST</a></div><div class="ttdeci">@ ID_BROADCAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00740">SIDefines.h:740</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209aa37235832db528c410447cfad3aaacfb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aa37235832db528c410447cfad3aaacfb">llvm::AMDGPU::UfmtGFX11::UFMT_16_16_16_16_FLOAT</a></div><div class="ttdeci">@ UFMT_16_16_16_16_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00718">SIDefines.h:718</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08ab9dead8d5e63143c1abb4a508d4c6f30"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab9dead8d5e63143c1abb4a508d4c6f30">llvm::AMDGPU::DPP::WAVE_SHL1</a></div><div class="ttdeci">@ WAVE_SHL1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00827">SIDefines.h:827</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2adbc8019a078b4a0407e5094281305a62"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2adbc8019a078b4a0407e5094281305a62">llvm::AMDGPU::Swizzle::ID_QUAD_PERM</a></div><div class="ttdeci">@ ID_QUAD_PERM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00736">SIDefines.h:736</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aaddbc3f8d705f646af626fd73cdf3618b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaddbc3f8d705f646af626fd73cdf3618b">llvm::AMDGPU::SDWA::DWORD</a></div><div class="ttdeci">@ DWORD</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00782">SIDefines.h:782</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a229a44fa66049a4fe6b24c7bfdcd986e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a229a44fa66049a4fe6b24c7bfdcd986e">llvm::AMDGPU::DPP::DPP_LAST</a></div><div class="ttdeci">@ DPP_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00853">SIDefines.h:853</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4cae7e6636e67b31430cfc632c693c8b8bc"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cae7e6636e67b31430cfc632c693c8b8bc">llvm::AMDGPU::MTBUFFormat::DFMT_32_32</a></div><div class="ttdeci">@ DFMT_32_32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00491">SIDefines.h:491</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992daacf639f4528a313767923c5575e1828e"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daacf639f4528a313767923c5575e1828e">llvm::SIInstrFlags::IsPacked</a></div><div class="ttdeci">@ IsPacked</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00102">SIDefines.h:102</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da52880c64f523a9a892d8e4d33c3375dd"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da52880c64f523a9a892d8e4d33c3375dd">llvm::SIInstrFlags::ClampHi</a></div><div class="ttdeci">@ ClampHi</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00099">SIDefines.h:99</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8ad93e6c9077b03c6315a0917bf12847c7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8ad93e6c9077b03c6315a0917bf12847c7">llvm::AMDGPU::Hwreg::FP_DENORM_MASK</a></div><div class="ttdeci">@ FP_DENORM_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00455">SIDefines.h:455</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ab8a095e28868e821efd524ee3466802e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ab8a095e28868e821efd524ee3466802e">llvm::AMDGPU::Hwreg::ID_HW_ID</a></div><div class="ttdeci">@ ID_HW_ID</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00398">SIDefines.h:398</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a8ec3875a7b7c81bbdd793ba451b647ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a8ec3875a7b7c81bbdd793ba451b647ca">llvm::AMDGPU::UfmtGFX10::UFMT_2_10_10_10_USCALED</a></div><div class="ttdeci">@ UFMT_2_10_10_10_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00610">SIDefines.h:610</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da35b691cfbe4138fb857986cc49cb16e6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da35b691cfbe4138fb857986cc49cb16e6">llvm::AMDGPU::SendMsg::OP_UNKNOWN_</a></div><div class="ttdeci">@ OP_UNKNOWN_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00358">SIDefines.h:358</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a67a8d4d93c8aa03262ec1a954fab8388"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a67a8d4d93c8aa03262ec1a954fab8388">llvm::AMDGPU::Hwreg::ID_PERF_SNAPSHOT_PC_LO</a></div><div class="ttdeci">@ ID_PERF_SNAPSHOT_PC_LO</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00417">SIDefines.h:417</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba255aa2c1bc0f43a997d8bb4c70c69b60"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba255aa2c1bc0f43a997d8bb4c70c69b60">llvm::AMDGPU::SendMsg::ID_INTERRUPT</a></div><div class="ttdeci">@ ID_INTERRUPT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00328">SIDefines.h:328</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a1d705f3f6f4a6c585d068369ef0f4916af0e8126187c47c5b74a1bdc635158144"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916af0e8126187c47c5b74a1bdc635158144">llvm::SISrcMods::OP_SEL_1</a></div><div class="ttdeci">@ OP_SEL_1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00233">SIDefines.h:233</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916f">llvm::SIInstrFlags::ClassFlags</a></div><div class="ttdeci">ClassFlags</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00143">SIDefines.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a093e7e1e48b7a37b1700913a90a7f121"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a093e7e1e48b7a37b1700913a90a7f121">llvm::AMDGPU::UfmtGFX10::UFMT_8_UINT</a></div><div class="ttdeci">@ UFMT_8_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00555">SIDefines.h:555</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a45fd3bf4f88fc969edb0104ca3f5f5a2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a45fd3bf4f88fc969edb0104ca3f5f5a2">llvm::AMDGPU::UfmtGFX10::UFMT_16_16_SNORM</a></div><div class="ttdeci">@ UFMT_16_16_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00578">SIDefines.h:578</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a60f0e8dd618af278da015b2945a34b4e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a60f0e8dd618af278da015b2945a34b4e">llvm::AMDGPU::DPP::BCAST15</a></div><div class="ttdeci">@ BCAST15</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00841">SIDefines.h:841</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4cab1c446e1a9af0c11d9110b9012d40f42"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cab1c446e1a9af0c11d9110b9012d40f42">llvm::AMDGPU::MTBUFFormat::DFMT_RESERVED_15</a></div><div class="ttdeci">@ DFMT_RESERVED_15</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00495">SIDefines.h:495</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21a0f889be4ee32ddab9dfb2507f08addda"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a0f889be4ee32ddab9dfb2507f08addda">llvm::AMDGPU::Hwreg::OFFSET_DEFAULT_</a></div><div class="ttdeci">@ OFFSET_DEFAULT_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00433">SIDefines.h:433</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da4777a05ca68d18f5d938d481ea0127c3"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4777a05ca68d18f5d938d481ea0127c3">llvm::SIInstrFlags::TiedSourceNotRead</a></div><div class="ttdeci">@ TiedSourceNotRead</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00135">SIDefines.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a0c2a9cf031d3d1c503b8f2059188fc05"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a0c2a9cf031d3d1c503b8f2059188fc05">llvm::AMDGPU::UfmtGFX11::UFMT_16_SINT</a></div><div class="ttdeci">@ UFMT_16_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00663">SIDefines.h:663</a></div></div>
<div class="ttc" id="anamespacellvm_html_a80a02dd25ab114aa8eef8cf954b22c4aa7cc027812f1a15199cc2980ee11fcb64"><div class="ttname"><a href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aa7cc027812f1a15199cc2980ee11fcb64">llvm::HasVGPR</a></div><div class="ttdeci">@ HasVGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00020">SIDefines.h:20</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_INT16</div><div class="ttdoc">Operands with an AccVGPR register or inline constant.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00190">SIDefines.h:190</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b">llvm::AMDGPU::Hwreg::ID_MEM_BASES</a></div><div class="ttdeci">@ ID_MEM_BASES</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00402">SIDefines.h:402</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e">llvm::AMDGPU::Swizzle::BITMASK_MASK</a></div><div class="ttdeci">@ BITMASK_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00762">SIDefines.h:762</a></div></div>
<div class="ttc" id="anamespacellvm_html_a80a02dd25ab114aa8eef8cf954b22c4aa04f97be66117d82353b26db62b1edb9f"><div class="ttname"><a href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aa04f97be66117d82353b26db62b1edb9f">llvm::HasSGPR</a></div><div class="ttdeci">@ HasSGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00022">SIDefines.h:22</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a9b655bfc90adae08fc88d909377296a4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9b655bfc90adae08fc88d909377296a4">llvm::AMDGPU::UfmtGFX10::UFMT_8_8_UINT</a></div><div class="ttdeci">@ UFMT_8_8_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00570">SIDefines.h:570</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8ac033781d0acb6ce8df1b57aa92ee58ed"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8ac033781d0acb6ce8df1b57aa92ee58ed">llvm::AMDGPU::Hwreg::EXCP_EN_UNDERFLOW_MASK</a></div><div class="ttdeci">@ EXCP_EN_UNDERFLOW_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00466">SIDefines.h:466</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOP3PEncoding_html_a3594a9012d044a9ee2e7df2a82a90a65a6e327e184b71d4a82bb8628c5174fae9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65a6e327e184b71d4a82bb8628c5174fae9">llvm::AMDGPU::VOP3PEncoding::OP_SEL_HI_1</a></div><div class="ttdeci">@ OP_SEL_HI_1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00900">SIDefines.h:900</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4a6180464a3b68ceb5491256aeef23553a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a6180464a3b68ceb5491256aeef23553a">llvm::AMDGPU::CPol::ALL</a></div><div class="ttdeci">@ ALL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00320">SIDefines.h:320</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0a">llvm::AMDGPU::SDWA::SdwaSel</a></div><div class="ttdeci">SdwaSel</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00775">SIDefines.h:775</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00180">SIDefines.h:180</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a45d5e746d6f7b53f0baf217b6c60daca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a45d5e746d6f7b53f0baf217b6c60daca">llvm::AMDGPU::Exp::ET_MRT0</a></div><div class="ttdeci">@ ET_MRT0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00869">SIDefines.h:869</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da0666b703f5fe8ee884171492fb6a685a"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0666b703f5fe8ee884171492fb6a685a">llvm::SIInstrFlags::MIMG</a></div><div class="ttdeci">@ MIMG</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00057">SIDefines.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">llvm::AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP32_DEFERRED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00167">SIDefines.h:167</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83aede0787cb665bb8b15b876f4746947cd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83aede0787cb665bb8b15b876f4746947cd">llvm::AMDGPU::Swizzle::BITMASK_AND_SHIFT</a></div><div class="ttdeci">@ BITMASK_AND_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00766">SIDefines.h:766</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a5e6a3e3df9956df91aa511828c1038f2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a5e6a3e3df9956df91aa511828c1038f2">llvm::AMDGPU::UfmtGFX11::UFMT_32_32_32_UINT</a></div><div class="ttdeci">@ UFMT_32_32_32_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00720">SIDefines.h:720</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5ae56f46d4ff15aefd4648ed281bbd8109"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ae56f46d4ff15aefd4648ed281bbd8109">llvm::AMDGPU::UfmtGFX10::UFMT_10_10_10_2_SSCALED</a></div><div class="ttdeci">@ UFMT_10_10_10_2_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00604">SIDefines.h:604</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a86834ecf53eba59b348880abe3fb47de"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a86834ecf53eba59b348880abe3fb47de">llvm::AMDGPU::UfmtGFX11::UFMT_16_UINT</a></div><div class="ttdeci">@ UFMT_16_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00662">SIDefines.h:662</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00193">SIDefines.h:193</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2">llvm::AMDGPU::SDWA::SRC_SGPR_MIN</a></div><div class="ttdeci">@ SRC_SGPR_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00799">SIDefines.h:799</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4ca474d0c2c4819611b684c81005262bf8c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca474d0c2c4819611b684c81005262bf8c">llvm::AMDGPU::MTBUFFormat::DFMT_MIN</a></div><div class="ttdeci">@ DFMT_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00497">SIDefines.h:497</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a4387653786e56d62b3f109ff6d409390"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a4387653786e56d62b3f109ff6d409390">llvm::AMDGPU::UfmtGFX11::UFMT_8_8_UNORM</a></div><div class="ttdeci">@ UFMT_8_8_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00666">SIDefines.h:666</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">llvm::AMDGPU::OPERAND_REG_IMM_INT16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00162">SIDefines.h:162</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">llvm::AMDGPU::CPol::SCC</a></div><div class="ttdeci">@ SCC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00316">SIDefines.h:316</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00191">SIDefines.h:191</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3a281986d81382b7cb4d8b26022b439d54"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a281986d81382b7cb4d8b26022b439d54">llvm::AMDGPU::VGPRIndexMode::UNDEF</a></div><div class="ttdeci">@ UNDEF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00267">SIDefines.h:267</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a28d6b9c9dd43d60ab39bd0d48018a7e3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a28d6b9c9dd43d60ab39bd0d48018a7e3">llvm::AMDGPU::UfmtGFX11::UFMT_16_16_USCALED</a></div><div class="ttdeci">@ UFMT_16_16_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00679">SIDefines.h:679</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da9dbc1631e11296bf1f8e95a2111a1bb9"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9dbc1631e11296bf1f8e95a2111a1bb9">llvm::SIInstrFlags::IsAtomicNoRet</a></div><div class="ttdeci">@ IsAtomicNoRet</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00126">SIDefines.h:126</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998ab7925f1cbfe3c4fc5464da6219815d2c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ab7925f1cbfe3c4fc5464da6219815d2c">llvm::AMDGPU::Exp::ET_MRTZ</a></div><div class="ttdeci">@ ET_MRTZ</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00871">SIDefines.h:871</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_ad3114b80fe75fc1d13fb0d768704c8a5a0dd1e270e143e4f1f45ee074260863d4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ad3114b80fe75fc1d13fb0d768704c8a5a0dd1e270e143e4f1f45ee074260863d4">llvm::AMDGPU::MTBUFFormat::UFMT_UNDEF</a></div><div class="ttdeci">@ UFMT_UNDEF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00541">SIDefines.h:541</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a6aaf7f2c8ebb5aff361aa54382f7ac4a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a6aaf7f2c8ebb5aff361aa54382f7ac4a">llvm::AMDGPU::Hwreg::ID_XNACK_MASK</a></div><div class="ttdeci">@ ID_XNACK_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00409">SIDefines.h:409</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479ac23a62d1f4d66ed1c5b331c5cd22c1a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479ac23a62d1f4d66ed1c5b331c5cd22c1a0">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX</a></div><div class="ttdeci">@ INLINE_INTEGER_C_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00297">SIDefines.h:297</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ac7e1f230307278cff4933210bc07df44"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac7e1f230307278cff4933210bc07df44">llvm::AMDGPU::Hwreg::ID_SQ_PERF_SNAPSHOT_PC_HI</a></div><div class="ttdeci">@ ID_SQ_PERF_SNAPSHOT_PC_HI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00425">SIDefines.h:425</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11adbec185ad0f7911319cef4aec54b33ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11adbec185ad0f7911319cef4aec54b33ce">llvm::AMDGPU::Hwreg::WIDTH_DEFAULT_</a></div><div class="ttdeci">@ WIDTH_DEFAULT_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00450">SIDefines.h:450</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992daf0ca8c082f70a5a7bf5d1cee50db3d07"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daf0ca8c082f70a5a7bf5d1cee50db3d07">llvm::SIInstrFlags::VOP3_OPSEL</a></div><div class="ttdeci">@ VOP3_OPSEL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00084">SIDefines.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_html_a80a02dd25ab114aa8eef8cf954b22c4aab50fe4810eed28d1cabb48bd46f77f77"><div class="ttname"><a href="namespacellvm.html#a80a02dd25ab114aa8eef8cf954b22c4aab50fe4810eed28d1cabb48bd46f77f77">llvm::HasAGPR</a></div><div class="ttdeci">@ HasAGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00021">SIDefines.h:21</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a69ef2f29de277fd3eba9835cf95c7962"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a69ef2f29de277fd3eba9835cf95c7962">llvm::AMDGPU::UfmtGFX11::UFMT_8_UNORM</a></div><div class="ttdeci">@ UFMT_8_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00651">SIDefines.h:651</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5ac8734703fbb003cb1d089e74c08cd43e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ac8734703fbb003cb1d089e74c08cd43e">llvm::AMDGPU::UfmtGFX10::UFMT_16_16_UNORM</a></div><div class="ttdeci">@ UFMT_16_16_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00577">SIDefines.h:577</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a9077097914bb8e7879a908764fe0f37d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9077097914bb8e7879a908764fe0f37d">llvm::AMDGPU::DPP::ROW_HALF_MIRROR</a></div><div class="ttdeci">@ ROW_HALF_MIRROR</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00840">SIDefines.h:840</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a57c833a8918288cb82e2f23cf462823e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a57c833a8918288cb82e2f23cf462823e">llvm::AMDGPU::UfmtGFX10::UFMT_32_32_SINT</a></div><div class="ttdeci">@ UFMT_32_32_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00623">SIDefines.h:623</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">llvm::AMDGPU::Hwreg::OFFSET_SHIFT_</a></div><div class="ttdeci">@ OFFSET_SHIFT_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00434">SIDefines.h:434</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dabd8ac36f299f3add1ff63d49475d51a5"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dabd8ac36f299f3add1ff63d49475d51a5">llvm::SIInstrFlags::IsDOT</a></div><div class="ttdeci">@ IsDOT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00120">SIDefines.h:120</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a353c17c3e4eef6842a82167abd67fe10"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a353c17c3e4eef6842a82167abd67fe10">llvm::AMDGPU::UfmtGFX11::UFMT_2_10_10_10_USCALED</a></div><div class="ttdeci">@ UFMT_2_10_10_10_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00696">SIDefines.h:696</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209ac9cc4fecc82c3a0d01b6181d405d5f39"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ac9cc4fecc82c3a0d01b6181d405d5f39">llvm::AMDGPU::UfmtGFX11::UFMT_8_UINT</a></div><div class="ttdeci">@ UFMT_8_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00655">SIDefines.h:655</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5ad0cb55169ce2a341d4e6bea37612db4b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ad0cb55169ce2a341d4e6bea37612db4b">llvm::AMDGPU::UfmtGFX10::UFMT_16_USCALED</a></div><div class="ttdeci">@ UFMT_16_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00560">SIDefines.h:560</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a1d705f3f6f4a6c585d068369ef0f4916a0842f25a9552eadbca3c10f9af0a36fe"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a0842f25a9552eadbca3c10f9af0a36fe">llvm::SISrcMods::SEXT</a></div><div class="ttdeci">@ SEXT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00230">SIDefines.h:230</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da4c00f2292227a96409b86e250bac9b87"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4c00f2292227a96409b86e250bac9b87">llvm::SIInstrFlags::FPClamp</a></div><div class="ttdeci">@ FPClamp</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00089">SIDefines.h:89</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a1fbc4e40ea9234faf3ddfc58ad7f060a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a1fbc4e40ea9234faf3ddfc58ad7f060a">llvm::AMDGPU::UfmtGFX10::UFMT_8_8_8_8_SNORM</a></div><div class="ttdeci">@ UFMT_8_8_8_8_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00616">SIDefines.h:616</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5ad0369c7ce17ad344cf95d19982544cbc"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ad0369c7ce17ad344cf95d19982544cbc">llvm::AMDGPU::UfmtGFX10::UFMT_32_UINT</a></div><div class="ttdeci">@ UFMT_32_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00573">SIDefines.h:573</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3aa7f78de6c8b0734050d847d1cb4c68298"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa7f78de6c8b0734050d847d1cb4c68298">llvm::AMDGPU::VGPRIndexMode::ID_MAX</a></div><div class="ttdeci">@ ID_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00257">SIDefines.h:257</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a4d07e05d6034ef39c1104cb46ece6d53"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a4d07e05d6034ef39c1104cb46ece6d53">llvm::AMDGPU::UfmtGFX11::UFMT_8_8_SNORM</a></div><div class="ttdeci">@ UFMT_8_8_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00667">SIDefines.h:667</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a966f361b5d22a3e206ce4a0e2d0cb481"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a966f361b5d22a3e206ce4a0e2d0cb481">llvm::AMDGPU::UfmtGFX11::UFMT_11_11_10_FLOAT</a></div><div class="ttdeci">@ UFMT_11_11_10_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00687">SIDefines.h:687</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a138e8d16c33271932804da0f613a8908"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a138e8d16c33271932804da0f613a8908">llvm::AMDGPU::UfmtGFX10::UFMT_10_10_10_2_UINT</a></div><div class="ttdeci">@ UFMT_10_10_10_2_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00605">SIDefines.h:605</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8a468971412bef52e82138916c740a5716"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a468971412bef52e82138916c740a5716">llvm::AMDGPU::Hwreg::LOD_CLAMP_MASK</a></div><div class="ttdeci">@ LOD_CLAMP_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00458">SIDefines.h:458</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da2cb1aa7d11a6ca3c3bd5cfad7156e970"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da2cb1aa7d11a6ca3c3bd5cfad7156e970">llvm::AMDGPU::SendMsg::OP_SYS_HOST_TRAP_ACK</a></div><div class="ttdeci">@ OP_SYS_HOST_TRAP_ACK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00374">SIDefines.h:374</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a575b90293d998ca5f1af9035618b908c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a575b90293d998ca5f1af9035618b908c">llvm::AMDGPU::UfmtGFX11::UFMT_16_16_FLOAT</a></div><div class="ttdeci">@ UFMT_16_16_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00683">SIDefines.h:683</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21a5f5ea4d21be21db24860fadecde0fce1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a5f5ea4d21be21db24860fadecde0fce1">llvm::AMDGPU::Hwreg::OFFSET_MEM_VIOL</a></div><div class="ttdeci">@ OFFSET_MEM_VIOL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00438">SIDefines.h:438</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_ad3114b80fe75fc1d13fb0d768704c8a5a553b6d26e6df5d1dc67fc7c027048228"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ad3114b80fe75fc1d13fb0d768704c8a5a553b6d26e6df5d1dc67fc7c027048228">llvm::AMDGPU::MTBUFFormat::UFMT_DEFAULT</a></div><div class="ttdeci">@ UFMT_DEFAULT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00542">SIDefines.h:542</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479aa05ff1e247909aa86342daa14b0b2bac"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479aa05ff1e247909aa86342daa14b0b2bac">llvm::AMDGPU::EncValues::TTMP_GFX9PLUS_MAX</a></div><div class="ttdeci">@ TTMP_GFX9PLUS_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00294">SIDefines.h:294</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da0bd36c4d359999d7043f5fdf440b0c7c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0bd36c4d359999d7043f5fdf440b0c7c">llvm::SIInstrFlags::VINTRP</a></div><div class="ttdeci">@ VINTRP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00048">SIDefines.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a6f964e76859658e88d1b32c01879dd6e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a6f964e76859658e88d1b32c01879dd6e">llvm::AMDGPU::SDWA::SRC_SGPR_MAX_GFX10</a></div><div class="ttdeci">@ SRC_SGPR_MAX_GFX10</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00801">SIDefines.h:801</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9">llvm::AMDGPU::DPP::ROW_XMASK_LAST</a></div><div class="ttdeci">@ ROW_XMASK_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00852">SIDefines.h:852</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3">llvm::AMDGPU::VGPRIndexMode::DST_ENABLE</a></div><div class="ttdeci">@ DST_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00265">SIDefines.h:265</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3">llvm::AMDGPU::SendMsg::STREAM_ID_FIRST_</a></div><div class="ttdeci">@ STREAM_ID_FIRST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00384">SIDefines.h:384</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916faac5799ae9795275bfc6370dfa74bcba3"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faac5799ae9795275bfc6370dfa74bcba3">llvm::SIInstrFlags::P_SUBNORMAL</a></div><div class="ttdeci">@ P_SUBNORMAL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00151">SIDefines.h:151</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d">llvm::AMDGPU::OPERAND_INPUT_MODS</a></div><div class="ttdeci">@ OPERAND_INPUT_MODS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00201">SIDefines.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209acd0bb44fb8552eca3412c82b79fecb4c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209acd0bb44fb8552eca3412c82b79fecb4c">llvm::AMDGPU::UfmtGFX11::UFMT_10_10_10_2_UNORM</a></div><div class="ttdeci">@ UFMT_10_10_10_2_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00689">SIDefines.h:689</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83">llvm::AMDGPU::Swizzle::EncBits</a></div><div class="ttdeci">EncBits</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00743">SIDefines.h:743</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fac3642a81e1e79c9359572b4c9bc9cb45"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fac3642a81e1e79c9359572b4c9bc9cb45">llvm::SIInstrFlags::P_INFINITY</a></div><div class="ttdeci">@ P_INFINITY</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00153">SIDefines.h:153</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f">llvm::AMDGPU::SendMsg::OP_SYS_FIRST_</a></div><div class="ttdeci">@ OP_SYS_FIRST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00377">SIDefines.h:377</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fa14e9b7fa6f0a86d741fc33a9ec1a603c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa14e9b7fa6f0a86d741fc33a9ec1a603c">llvm::AMDGPU::MTBUFFormat::NFMT_UINT</a></div><div class="ttdeci">@ NFMT_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00512">SIDefines.h:512</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8ae1dd8b5019d16c7b9249d4962d8a1837"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8ae1dd8b5019d16c7b9249d4962d8a1837">llvm::AMDGPU::Hwreg::FP_ROUND_MASK</a></div><div class="ttdeci">@ FP_ROUND_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00454">SIDefines.h:454</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00194">SIDefines.h:194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0">llvm::AMDGPU::SDWA::WORD_1</a></div><div class="ttdeci">@ WORD_1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00781">SIDefines.h:781</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3a11888c04a6eafe3c6e1bd5c1267f92aa"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a11888c04a6eafe3c6e1bd5c1267f92aa">llvm::AMDGPU::VGPRIndexMode::OFF</a></div><div class="ttdeci">@ OFF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00261">SIDefines.h:261</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5abed6ec0a7f4e1ca0de171cd24a72fcbf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5abed6ec0a7f4e1ca0de171cd24a72fcbf">llvm::AMDGPU::UfmtGFX10::UFMT_16_16_16_16_FLOAT</a></div><div class="ttdeci">@ UFMT_16_16_16_16_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00632">SIDefines.h:632</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a4461ff64de7ad86800306bfc3c8769e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a4461ff64de7ad86800306bfc3c8769e8">llvm::AMDGPU::DPP::WAVE_ROL1</a></div><div class="ttdeci">@ WAVE_ROL1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00830">SIDefines.h:830</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8a59ac18a7658d872ce52251fefd6147fc"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a59ac18a7658d872ce52251fefd6147fc">llvm::AMDGPU::Hwreg::DEBUG_MASK</a></div><div class="ttdeci">@ DEBUG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00459">SIDefines.h:459</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8af27e718d6789499c01908ebae080dcc5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af27e718d6789499c01908ebae080dcc5">llvm::AMDGPU::Hwreg::ID_SHADER_CYCLES</a></div><div class="ttdeci">@ ID_SHADER_CYCLES</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00414">SIDefines.h:414</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a6a76159d546c808a0450aebeab7b5f37"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6a76159d546c808a0450aebeab7b5f37">llvm::AMDGPU::DPP::ROW_ROR0</a></div><div class="ttdeci">@ ROW_ROR0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00824">SIDefines.h:824</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a7cdc0d1831641a3e2a71dfde8d4926c8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7cdc0d1831641a3e2a71dfde8d4926c8">llvm::AMDGPU::SDWA::SRC_SGPR_MASK</a></div><div class="ttdeci">@ SRC_SGPR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00792">SIDefines.h:792</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5ab047c6b89b4fdbbbae495937b0f2cd58"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ab047c6b89b4fdbbbae495937b0f2cd58">llvm::AMDGPU::UfmtGFX10::UFMT_11_11_10_USCALED</a></div><div class="ttdeci">@ UFMT_11_11_10_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00595">SIDefines.h:595</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">llvm::AMDGPU::OPERAND_SRC_LAST</a></div><div class="ttdeci">@ OPERAND_SRC_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00216">SIDefines.h:216</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a70c2438cff9f12a18b31c6069702d0f0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a70c2438cff9f12a18b31c6069702d0f0">llvm::AMDGPU::UfmtGFX11::UFMT_LAST</a></div><div class="ttdeci">@ UFMT_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00728">SIDefines.h:728</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1ImplicitArg_html_af6a529ea292d8b69e3bbf7aa695d8d53ae66128a83fc584fd761823838bd5c442"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53ae66128a83fc584fd761823838bd5c442">llvm::AMDGPU::ImplicitArg::MULTIGRID_SYNC_ARG_OFFSET</a></div><div class="ttdeci">@ MULTIGRID_SYNC_ARG_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00910">SIDefines.h:910</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a12be7bab3abcb1b9646c4168aebbf033"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a12be7bab3abcb1b9646c4168aebbf033">llvm::AMDGPU::Exp::ET_DUAL_SRC_BLEND_MAX_IDX</a></div><div class="ttdeci">@ ET_DUAL_SRC_BLEND_MAX_IDX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00888">SIDefines.h:888</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">llvm::AMDGPU::OPERAND_KIMM32</a></div><div class="ttdeci">@ OPERAND_KIMM32</div><div class="ttdoc">Operand with 32-bit immediate that uses the constant bus.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00186">SIDefines.h:186</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a7e5542fa441aeeda6466119a5c960b7b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a7e5542fa441aeeda6466119a5c960b7b">llvm::AMDGPU::EncValues::SGPR_MIN</a></div><div class="ttdeci">@ SGPR_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00288">SIDefines.h:288</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fae5d476f6be0ea2fa04d5dccbf605823a"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fae5d476f6be0ea2fa04d5dccbf605823a">llvm::SIInstrFlags::P_ZERO</a></div><div class="ttdeci">@ P_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00150">SIDefines.h:150</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a014717c3e0b4b0fa9168435d5c00209b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a014717c3e0b4b0fa9168435d5c00209b">llvm::AMDGPU::Exp::ET_MRT7</a></div><div class="ttdeci">@ ET_MRT7</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00870">SIDefines.h:870</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4ca43657e8dd963d5f30fdb705f514cd487"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca43657e8dd963d5f30fdb705f514cd487">llvm::AMDGPU::MTBUFFormat::DFMT_10_11_11</a></div><div class="ttdeci">@ DFMT_10_11_11</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00486">SIDefines.h:486</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">llvm::AMDGPU::OPERAND_REG_IMM_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00169">SIDefines.h:169</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a27368b68116360674f89a351fa4db93a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a27368b68116360674f89a351fa4db93a">llvm::AMDGPU::UfmtGFX11::UFMT_2_10_10_10_SSCALED</a></div><div class="ttdeci">@ UFMT_2_10_10_10_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00697">SIDefines.h:697</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">SDWA</a></div><div class="ttdeci">@ SDWA</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07995">SIInstrInfo.cpp:7995</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aaf9125002211d7393035edc3d1e206eea3b0b4a9c3db2e3d1f4c63833a4050b87"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eea3b0b4a9c3db2e3d1f4c63833a4050b87">llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_DEFAULT</a></div><div class="ttdeci">@ DFMT_NFMT_DEFAULT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00530">SIDefines.h:530</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a6106fb34158a3b6e8b57c4bb2f609648"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a6106fb34158a3b6e8b57c4bb2f609648">llvm::AMDGPU::UfmtGFX10::UFMT_10_10_10_2_SNORM</a></div><div class="ttdeci">@ UFMT_10_10_10_2_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00602">SIDefines.h:602</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da78562688e8d67f7ffa892e4b92311a98"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da78562688e8d67f7ffa892e4b92311a98">llvm::SIInstrFlags::VOP3</a></div><div class="ttdeci">@ VOP3</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00045">SIDefines.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a7120ea14ee1a2b75be3fcbbcf2cd238a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a7120ea14ee1a2b75be3fcbbcf2cd238a">llvm::AMDGPU::Exp::ET_POS4</a></div><div class="ttdeci">@ ET_POS4</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00875">SIDefines.h:875</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fae1ebd5e6ed969249e914e5ae5a9e0163"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fae1ebd5e6ed969249e914e5ae5a9e0163">llvm::AMDGPU::MTBUFFormat::NFMT_SSCALED</a></div><div class="ttdeci">@ NFMT_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00511">SIDefines.h:511</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a54e11581feb8210c746be502f5c41b0f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a54e11581feb8210c746be502f5c41b0f">llvm::AMDGPU::UfmtGFX10::UFMT_10_11_11_USCALED</a></div><div class="ttdeci">@ UFMT_10_11_11_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00587">SIDefines.h:587</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbaa09f34cfc7b832d86c3b500ac3ff2bcd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa09f34cfc7b832d86c3b500ac3ff2bcd">llvm::AMDGPU::SendMsg::ID_GET_DDID</a></div><div class="ttdeci">@ ID_GET_DDID</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00343">SIDefines.h:343</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a70e564334901768a4aeb5851ea8eb796"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a70e564334901768a4aeb5851ea8eb796">llvm::AMDGPU::UfmtGFX11::UFMT_16_16_16_16_SINT</a></div><div class="ttdeci">@ UFMT_16_16_16_16_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00717">SIDefines.h:717</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00181">SIDefines.h:181</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998acbd1871d5025938eb11be563c08e6517"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998acbd1871d5025938eb11be563c08e6517">llvm::AMDGPU::Exp::ET_POS3</a></div><div class="ttdeci">@ ET_POS3</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00874">SIDefines.h:874</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3aa3a427c2cfe11fb3c9c5ecf724d8fdfba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa3a427c2cfe11fb3c9c5ecf724d8fdfba">llvm::AMDGPU::VGPRIndexMode::ID_SRC1</a></div><div class="ttdeci">@ ID_SRC1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00252">SIDefines.h:252</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4a3a23f03bffa1237fdd6821059886a6a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a3a23f03bffa1237fdd6821059886a6a0">llvm::AMDGPU::CPol::SLC</a></div><div class="ttdeci">@ SLC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00314">SIDefines.h:314</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da30118e93ea743944a8fa1d846dcbaf37"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da30118e93ea743944a8fa1d846dcbaf37">llvm::SIInstrFlags::SMRD</a></div><div class="ttdeci">@ SMRD</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00056">SIDefines.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa2621413a00a0fa1a667feb51cdfc333"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa2621413a00a0fa1a667feb51cdfc333">llvm::AMDGPU::DPP::ROW_SHR_LAST</a></div><div class="ttdeci">@ ROW_SHR_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00822">SIDefines.h:822</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fa3d4865fafef04edd34bc57f99909c804"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa3d4865fafef04edd34bc57f99909c804">llvm::AMDGPU::MTBUFFormat::NFMT_SINT</a></div><div class="ttdeci">@ NFMT_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00513">SIDefines.h:513</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ae13327e2c1ecd0836b6eb25504514c08"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae13327e2c1ecd0836b6eb25504514c08">llvm::AMDGPU::Hwreg::ID_PERF_SNAPSHOT_DATA</a></div><div class="ttdeci">@ ID_PERF_SNAPSHOT_DATA</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00413">SIDefines.h:413</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2a0c72d4f818886442d3002d7c19e80785"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a0c72d4f818886442d3002d7c19e80785">llvm::AMDGPU::Swizzle::ID_SWAP</a></div><div class="ttdeci">@ ID_SWAP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00738">SIDefines.h:738</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466daa66f908f1d48a0640bc0225121f2a423"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa66f908f1d48a0640bc0225121f2a423">llvm::AMDGPU::SendMsg::OP_WIDTH_</a></div><div class="ttdeci">@ OP_WIDTH_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00362">SIDefines.h:362</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a18d159624c8e4526316dcf4b34243a88"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a18d159624c8e4526316dcf4b34243a88">llvm::AMDGPU::DPP::QUAD_PERM_ID</a></div><div class="ttdeci">@ QUAD_PERM_ID</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00813">SIDefines.h:813</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a3a7c63ebe3c9dc5f149d21a4f19f843c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a3a7c63ebe3c9dc5f149d21a4f19f843c">llvm::AMDGPU::UfmtGFX10::UFMT_32_32_32_FLOAT</a></div><div class="ttdeci">@ UFMT_32_32_32_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00636">SIDefines.h:636</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059">llvm::AMDGPU::DPP::DppFiMode</a></div><div class="ttdeci">DppFiMode</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00857">SIDefines.h:857</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928">llvm::AMDGPU::OPERAND_REG_INLINE_C_FIRST</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00209">SIDefines.h:209</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209ae83353797052eb210544095c4ab760d4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae83353797052eb210544095c4ab760d4">llvm::AMDGPU::UfmtGFX11::UFMT_16_USCALED</a></div><div class="ttdeci">@ UFMT_16_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00660">SIDefines.h:660</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa5784dd41d677a97d692a6ff9dce9864"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa5784dd41d677a97d692a6ff9dce9864">llvm::AMDGPU::DPP::ROW_SHARE_LAST</a></div><div class="ttdeci">@ ROW_SHARE_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00849">SIDefines.h:849</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIOutMods_html_a0716b26867383c71f8b38dbcb92cdc9aae39e7379dfd9f1b656000322b9ace2b8"><div class="ttname"><a href="namespacellvm_1_1SIOutMods.html#a0716b26867383c71f8b38dbcb92cdc9aae39e7379dfd9f1b656000322b9ace2b8">llvm::SIOutMods::DIV2</a></div><div class="ttdeci">@ DIV2</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00243">SIDefines.h:243</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209aaefedf78dc9b5564704a1762a46e6e3e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209aaefedf78dc9b5564704a1762a46e6e3e">llvm::AMDGPU::UfmtGFX11::UFMT_8_8_8_8_UINT</a></div><div class="ttdeci">@ UFMT_8_8_8_8_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00705">SIDefines.h:705</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a2f3fae2173d7705ec1d3fd3bf5859632"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a2f3fae2173d7705ec1d3fd3bf5859632">llvm::AMDGPU::DPP::ROW_SHARE0</a></div><div class="ttdeci">@ ROW_SHARE0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00847">SIDefines.h:847</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4">llvm::AMDGPU::SendMsg::STREAM_ID_NONE_</a></div><div class="ttdeci">@ STREAM_ID_NONE_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00381">SIDefines.h:381</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5afe8d8a3f2bf477a2b42bd2295e54f2b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5afe8d8a3f2bf477a2b42bd2295e54f2b3">llvm::AMDGPU::UfmtGFX10::UFMT_10_10_10_2_UNORM</a></div><div class="ttdeci">@ UFMT_10_10_10_2_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00601">SIDefines.h:601</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a2a53b7ed799f909454dbd49f508e5849"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a2a53b7ed799f909454dbd49f508e5849">llvm::AMDGPU::Hwreg::ID_GPR_ALLOC</a></div><div class="ttdeci">@ ID_GPR_ALLOC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00399">SIDefines.h:399</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a4bd3bcc4e9a9c44b6f96bf3b36257b72"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a4bd3bcc4e9a9c44b6f96bf3b36257b72">llvm::AMDGPU::UfmtGFX10::UFMT_11_11_10_SINT</a></div><div class="ttdeci">@ UFMT_11_11_10_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00598">SIDefines.h:598</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da0dd2852ae8f20b7261f6d01eb354f1ff"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0dd2852ae8f20b7261f6d01eb354f1ff">llvm::SIInstrFlags::VOP1</a></div><div class="ttdeci">@ VOP1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00040">SIDefines.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fa40fc04b2a83e6656691a189c85e95ca7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa40fc04b2a83e6656691a189c85e95ca7">llvm::AMDGPU::MTBUFFormat::NFMT_SHIFT</a></div><div class="ttdeci">@ NFMT_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00524">SIDefines.h:524</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00183">SIDefines.h:183</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5afd463e1779df2b88ad929e6fa2dbcc41"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5afd463e1779df2b88ad929e6fa2dbcc41">llvm::AMDGPU::UfmtGFX10::UFMT_11_11_10_FLOAT</a></div><div class="ttdeci">@ UFMT_11_11_10_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00599">SIDefines.h:599</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a44c542c3ab53b83720b3add462f3f675"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a44c542c3ab53b83720b3add462f3f675">llvm::AMDGPU::UfmtGFX10::UFMT_16_UNORM</a></div><div class="ttdeci">@ UFMT_16_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00558">SIDefines.h:558</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83acf3ca28a336368c8e2e89d5f996b8d66"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf3ca28a336368c8e2e89d5f996b8d66">llvm::AMDGPU::Swizzle::LANE_SHIFT</a></div><div class="ttdeci">@ LANE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00757">SIDefines.h:757</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da3b8c53b4d3304f322f9ce7e164bf9e43"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da3b8c53b4d3304f322f9ce7e164bf9e43">llvm::AMDGPU::SendMsg::OP_SYS_TTRACE_PC</a></div><div class="ttdeci">@ OP_SYS_TTRACE_PC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00375">SIDefines.h:375</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8a903b60e230b64cf78fae1a7034a33900"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a903b60e230b64cf78fae1a7034a33900">llvm::AMDGPU::Hwreg::EXCP_EN_OVERFLOW_MASK</a></div><div class="ttdeci">@ EXCP_EN_OVERFLOW_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00465">SIDefines.h:465</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00449">SIDefines.h:449</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a895c346a57e57f325c6f6db40dd22042"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a895c346a57e57f325c6f6db40dd22042">llvm::AMDGPU::UfmtGFX11::UFMT_16_16_SINT</a></div><div class="ttdeci">@ UFMT_16_16_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00682">SIDefines.h:682</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fa9a0be502f1820e758740cda3993bfb08"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa9a0be502f1820e758740cda3993bfb08">llvm::AMDGPU::MTBUFFormat::NFMT_UNORM</a></div><div class="ttdeci">@ NFMT_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00508">SIDefines.h:508</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce">llvm::AMDGPU::SendMsg::STREAM_ID_SHIFT_</a></div><div class="ttdeci">@ STREAM_ID_SHIFT_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00385">SIDefines.h:385</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9">llvm::AMDGPU::OPERAND_REG_IMM_FIRST</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00206">SIDefines.h:206</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a74d30fdfde793ffadcc7b2cda9495c53"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a74d30fdfde793ffadcc7b2cda9495c53">llvm::AMDGPU::Hwreg::ID_TMA_HI</a></div><div class="ttdeci">@ ID_TMA_HI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00406">SIDefines.h:406</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3a28ed8b99cc4a42fdf2118a6c56370ed7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a28ed8b99cc4a42fdf2118a6c56370ed7">llvm::AMDGPU::VGPRIndexMode::SRC2_ENABLE</a></div><div class="ttdeci">@ SRC2_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00264">SIDefines.h:264</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da6619d4370b1a40e206553ecf49e168e0"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da6619d4370b1a40e206553ecf49e168e0">llvm::MCOI::OPERAND_FIRST_TARGET</a></div><div class="ttdeci">@ OPERAND_FIRST_TARGET</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00078">MCInstrDesc.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f">llvm::AMDGPU::Hwreg::WIDTH_M1_MASK_</a></div><div class="ttdeci">@ WIDTH_M1_MASK_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00445">SIDefines.h:445</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAsmVariants_html_a6a9d843e445eb181a3a51c12dadb79a1a7c1d851117b08a78306bee251c6c966b"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a7c1d851117b08a78306bee251c6c966b">llvm::AMDGPUAsmVariants::SDWA</a></div><div class="ttdeci">@ SDWA</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00277">SIDefines.h:277</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5aa86f7bf9f5cd9615167260af9157a106"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5aa86f7bf9f5cd9615167260af9157a106">llvm::AMDGPU::UfmtGFX10::UFMT_2_10_10_10_SSCALED</a></div><div class="ttdeci">@ UFMT_2_10_10_10_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00611">SIDefines.h:611</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dadb719433b001db91973f66b4bc3b6dc8"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadb719433b001db91973f66b4bc3b6dc8">llvm::SIInstrFlags::IsWMMA</a></div><div class="ttdeci">@ IsWMMA</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00132">SIDefines.h:132</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998ae29f0a5af13d540be374ed945bda9e92"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ae29f0a5af13d540be374ed945bda9e92">llvm::AMDGPU::Exp::ET_POS_MAX_IDX</a></div><div class="ttdeci">@ ET_POS_MAX_IDX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00887">SIDefines.h:887</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a4d097a0b752490bdeab72e504d851a8c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4d097a0b752490bdeab72e504d851a8c">llvm::AMDGPU::Hwreg::ID_XCC_ID</a></div><div class="ttdeci">@ ID_XCC_ID</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00421">SIDefines.h:421</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fa33a84ea8c7168a7b8a2993ee22b7748d"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa33a84ea8c7168a7b8a2993ee22b7748d">llvm::SIInstrFlags::N_ZERO</a></div><div class="ttdeci">@ N_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00149">SIDefines.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa1fb933a07c862608a52170e730163de"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa1fb933a07c862608a52170e730163de">llvm::AMDGPU::DPP::ROW_NEWBCAST_FIRST</a></div><div class="ttdeci">@ ROW_NEWBCAST_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00845">SIDefines.h:845</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dafe9bf84e87ab9f272db7a7145eb59758"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dafe9bf84e87ab9f272db7a7145eb59758">llvm::SIInstrFlags::LDSDIR</a></div><div class="ttdeci">@ LDSDIR</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00067">SIDefines.h:67</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da1fb3a3c9d73c11f77861315b283e3fde"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1fb3a3c9d73c11f77861315b283e3fde">llvm::SIInstrFlags::Gather4</a></div><div class="ttdeci">@ Gather4</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00079">SIDefines.h:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3">llvm::AMDGPU::SDWA::WORD_0</a></div><div class="ttdeci">@ WORD_0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00780">SIDefines.h:780</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6">llvm::AMDGPU::SDWA::VOPC_DST_VCC_MASK</a></div><div class="ttdeci">@ VOPC_DST_VCC_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00794">SIDefines.h:794</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAsmVariants_html_a6a9d843e445eb181a3a51c12dadb79a1a1dbebe696d317896d0ede1bb630b09a8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a1dbebe696d317896d0ede1bb630b09a8">llvm::AMDGPUAsmVariants::DPP</a></div><div class="ttdeci">@ DPP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00279">SIDefines.h:279</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209adbec8acfb9fa9709a23ec07ad9ea950d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209adbec8acfb9fa9709a23ec07ad9ea950d">llvm::AMDGPU::UfmtGFX11::UFMT_2_10_10_10_SINT</a></div><div class="ttdeci">@ UFMT_2_10_10_10_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00699">SIDefines.h:699</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08ab118342ef68df0708e1c6c1a9822e11f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab118342ef68df0708e1c6c1a9822e11f">llvm::AMDGPU::DPP::DPP_UNUSED5_FIRST</a></div><div class="ttdeci">@ DPP_UNUSED5_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00831">SIDefines.h:831</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa4ec018c5346887664d316f13c690611"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa4ec018c5346887664d316f13c690611">llvm::AMDGPU::DPP::ROW_ROR_LAST</a></div><div class="ttdeci">@ ROW_ROR_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00826">SIDefines.h:826</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2aa82ee48b2dffe6feea7c981b40e82c0a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2aa82ee48b2dffe6feea7c981b40e82c0a">llvm::AMDGPU::Swizzle::ID_BITMASK_PERM</a></div><div class="ttdeci">@ ID_BITMASK_PERM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00737">SIDefines.h:737</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a802ba97310eaac761972c4fccad2d633"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a802ba97310eaac761972c4fccad2d633">llvm::AMDGPU::UfmtGFX11::UFMT_16_16_UNORM</a></div><div class="ttdeci">@ UFMT_16_16_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00677">SIDefines.h:677</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da125415c6b554fcb76cedd65841141a92"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da125415c6b554fcb76cedd65841141a92">llvm::SIInstrFlags::FlatGlobal</a></div><div class="ttdeci">@ FlatGlobal</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00108">SIDefines.h:108</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a3f125b615f9ce5c35545c3be2a0bdc01"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a3f125b615f9ce5c35545c3be2a0bdc01">llvm::AMDGPU::Exp::ET_PRIM_MAX_IDX</a></div><div class="ttdeci">@ ET_PRIM_MAX_IDX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00885">SIDefines.h:885</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209ad66eaa1ea7115b3bcf07a0e32cd86bf8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ad66eaa1ea7115b3bcf07a0e32cd86bf8">llvm::AMDGPU::UfmtGFX11::UFMT_2_10_10_10_UINT</a></div><div class="ttdeci">@ UFMT_2_10_10_10_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00698">SIDefines.h:698</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8a75dcf0660bc5f1739a309aac83c2cfa4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a75dcf0660bc5f1739a309aac83c2cfa4">llvm::AMDGPU::Hwreg::DX10_CLAMP_MASK</a></div><div class="ttdeci">@ DX10_CLAMP_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00456">SIDefines.h:456</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aaf9125002211d7393035edc3d1e206eea0b6462bb0ded7560486337c847642aab"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eea0b6462bb0ded7560486337c847642aab">llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_MASK</a></div><div class="ttdeci">@ DFMT_NFMT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00534">SIDefines.h:534</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbac1f00b8c9ee08df6cb5378168b3e3353"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac1f00b8c9ee08df6cb5378168b3e3353">llvm::AMDGPU::SendMsg::ID_GS_DONE_PreGFX11</a></div><div class="ttdeci">@ ID_GS_DONE_PreGFX11</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00331">SIDefines.h:331</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a663135c40630ffc23b7d145b8b13cf85"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a663135c40630ffc23b7d145b8b13cf85">llvm::AMDGPU::UfmtGFX11::UFMT_10_10_10_2_UINT</a></div><div class="ttdeci">@ UFMT_10_10_10_2_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00691">SIDefines.h:691</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2">llvm::AMDGPU::Swizzle::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00735">SIDefines.h:735</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8">llvm::AMDGPU::Hwreg::ModeRegisterMasks</a></div><div class="ttdeci">ModeRegisterMasks</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00453">SIDefines.h:453</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a409b1ef02bae13282911e5d68a4c0f7b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a409b1ef02bae13282911e5d68a4c0f7b">llvm::AMDGPU::UfmtGFX10::UFMT_8_USCALED</a></div><div class="ttdeci">@ UFMT_8_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00553">SIDefines.h:553</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a7623b26e33e1720ed4ac2eb475235d68"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a7623b26e33e1720ed4ac2eb475235d68">llvm::AMDGPU::UfmtGFX11::UFMT_16_FLOAT</a></div><div class="ttdeci">@ UFMT_16_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00664">SIDefines.h:664</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5af1d34ead93f35e09562759c75dc98bfe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5af1d34ead93f35e09562759c75dc98bfe">llvm::AMDGPU::UfmtGFX10::UFMT_32_32_32_UINT</a></div><div class="ttdeci">@ UFMT_32_32_32_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00634">SIDefines.h:634</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_ad3114b80fe75fc1d13fb0d768704c8a5ab3a1cd28cc7e61cd410a53a20af20625"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ad3114b80fe75fc1d13fb0d768704c8a5ab3a1cd28cc7e61cd410a53a20af20625">llvm::AMDGPU::MTBUFFormat::UFMT_MAX</a></div><div class="ttdeci">@ UFMT_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00540">SIDefines.h:540</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a4bda9e6a152dce85faa734bb77b021b0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a4bda9e6a152dce85faa734bb77b021b0">llvm::AMDGPU::UfmtGFX11::UFMT_16_16_SSCALED</a></div><div class="ttdeci">@ UFMT_16_16_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00680">SIDefines.h:680</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a373a51e4823e0268e38864594906e17a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a373a51e4823e0268e38864594906e17a">llvm::AMDGPU::UfmtGFX10::UFMT_16_16_16_16_UNORM</a></div><div class="ttdeci">@ UFMT_16_16_16_16_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00626">SIDefines.h:626</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209a54a082034efb28f8158e53b5e8394c6a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209a54a082034efb28f8158e53b5e8394c6a">llvm::AMDGPU::UfmtGFX11::UFMT_16_16_16_16_SNORM</a></div><div class="ttdeci">@ UFMT_16_16_16_16_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00713">SIDefines.h:713</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">llvm::AMDGPU::OPERAND_REG_IMM_INT32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT32</div><div class="ttdoc">Operands with register or 32-bit immediate.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00160">SIDefines.h:160</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a0217c93a90ee9ecf413f258cf8ff0eb2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a0217c93a90ee9ecf413f258cf8ff0eb2">llvm::AMDGPU::DPP::ROW_NEWBCAST_LAST</a></div><div class="ttdeci">@ ROW_NEWBCAST_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00846">SIDefines.h:846</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992daa0bc33f3818c02a577a8b209d98766cb"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daa0bc33f3818c02a577a8b209d98766cb">llvm::SIInstrFlags::IsMAI</a></div><div class="ttdeci">@ IsMAI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00117">SIDefines.h:117</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a5a2c49f250cd49771b1c47337ea95cf8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a5a2c49f250cd49771b1c47337ea95cf8">llvm::AMDGPU::EncValues::TTMP_VI_MIN</a></div><div class="ttdeci">@ TTMP_VI_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00291">SIDefines.h:291</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998ad54e3354f0aba668bbc7e074f1b6ed18"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ad54e3354f0aba668bbc7e074f1b6ed18">llvm::AMDGPU::Exp::ET_NULL_MAX_IDX</a></div><div class="ttdeci">@ ET_NULL_MAX_IDX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00883">SIDefines.h:883</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1ImplicitArg_html_af6a529ea292d8b69e3bbf7aa695d8d53a68411f26df85936f2fb46bb590c30e6f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53a68411f26df85936f2fb46bb590c30e6f">llvm::AMDGPU::ImplicitArg::QUEUE_PTR_OFFSET</a></div><div class="ttdeci">@ QUEUE_PTR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00918">SIDefines.h:918</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fab01b38d29f480c7f254c6cf82e24cac3"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fab01b38d29f480c7f254c6cf82e24cac3">llvm::SIInstrFlags::N_SUBNORMAL</a></div><div class="ttdeci">@ N_SUBNORMAL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00148">SIDefines.h:148</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00177">SIDefines.h:177</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIOutMods_html_a0716b26867383c71f8b38dbcb92cdc9aa5d23498485b506b1e1d273dc41bcb517"><div class="ttname"><a href="namespacellvm_1_1SIOutMods.html#a0716b26867383c71f8b38dbcb92cdc9aa5d23498485b506b1e1d273dc41bcb517">llvm::SIOutMods::NONE</a></div><div class="ttdeci">@ NONE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00240">SIDefines.h:240</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1ImplicitArg_html_af6a529ea292d8b69e3bbf7aa695d8d53aa6e1c3182a2610063c8e226f4471043b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53aa6e1c3182a2610063c8e226f4471043b">llvm::AMDGPU::ImplicitArg::SHARED_BASE_OFFSET</a></div><div class="ttdeci">@ SHARED_BASE_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00917">SIDefines.h:917</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a814cd773000e4ba3bd1e9bcbb71bd4e9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a814cd773000e4ba3bd1e9bcbb71bd4e9">llvm::AMDGPU::Hwreg::ID_STATUS</a></div><div class="ttdeci">@ ID_STATUS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00396">SIDefines.h:396</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da06434d3505958806f243119630f8c976"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da06434d3505958806f243119630f8c976">llvm::SIInstrFlags::DPP</a></div><div class="ttdeci">@ DPP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00050">SIDefines.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a351982bdd72e914f099151fd7fa02b36"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a351982bdd72e914f099151fd7fa02b36">llvm::AMDGPU::UfmtGFX10::UFMT_8_8_8_8_USCALED</a></div><div class="ttdeci">@ UFMT_8_8_8_8_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00617">SIDefines.h:617</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fadcf9578e9419f4694555752b038dc9a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fadcf9578e9419f4694555752b038dc9a1">llvm::AMDGPU::MTBUFFormat::NFMT_FLOAT</a></div><div class="ttdeci">@ NFMT_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00516">SIDefines.h:516</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a9ca9cd82114aa167d099f725f52fe872"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a9ca9cd82114aa167d099f725f52fe872">llvm::AMDGPU::Hwreg::ID_FLAT_SCR_LO</a></div><div class="ttdeci">@ ID_FLAT_SCR_LO</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00407">SIDefines.h:407</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be">llvm::AMDGPU::SDWA::SRC_TTMP_MIN</a></div><div class="ttdeci">@ SRC_TTMP_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00802">SIDefines.h:802</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FIRST</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00212">SIDefines.h:212</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a12601e1f7c9c510e01f7a019d3d249b9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a12601e1f7c9c510e01f7a019d3d249b9">llvm::AMDGPU::Hwreg::ID_TRAPSTS</a></div><div class="ttdeci">@ ID_TRAPSTS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00397">SIDefines.h:397</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da4fd68f389956f8ba7df3b7c868a587f1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da4fd68f389956f8ba7df3b7c868a587f1">llvm::AMDGPU::SendMsg::OP_NONE_</a></div><div class="ttdeci">@ OP_NONE_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00360">SIDefines.h:360</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4a4690b39a9275d5b009ecf78b08cfd27c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a4690b39a9275d5b009ecf78b08cfd27c">llvm::AMDGPU::CPol::SC1</a></div><div class="ttdeci">@ SC1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00318">SIDefines.h:318</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059acb1490082afd25589521c543fec236b7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059acb1490082afd25589521c543fec236b7">llvm::AMDGPU::DPP::DPP_FI_1</a></div><div class="ttdeci">@ DPP_FI_1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00859">SIDefines.h:859</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209ad80828a13222a300ed90492f2964e10d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ad80828a13222a300ed90492f2964e10d">llvm::AMDGPU::UfmtGFX11::UFMT_8_8_SINT</a></div><div class="ttdeci">@ UFMT_8_8_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00671">SIDefines.h:671</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a03666d590298611268cecf09f5a98087"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a03666d590298611268cecf09f5a98087">llvm::AMDGPU::OPERAND_KIMM_LAST</a></div><div class="ttdeci">@ OPERAND_KIMM_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00219">SIDefines.h:219</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">llvm::AMDGPU::OPERAND_REG_IMM_FP16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00165">SIDefines.h:165</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba5ce5d667ac83c662ced0edba1a5c5d0e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba5ce5d667ac83c662ced0edba1a5c5d0e">llvm::AMDGPU::SendMsg::ID_RTN_GET_TMA</a></div><div class="ttdeci">@ ID_RTN_GET_TMA</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00348">SIDefines.h:348</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAsmVariants_html_a6a9d843e445eb181a3a51c12dadb79a1a6d772c7e4b2dbd7bc0eb7c3a83b55e35"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAsmVariants.html#a6a9d843e445eb181a3a51c12dadb79a1a6d772c7e4b2dbd7bc0eb7c3a83b55e35">llvm::AMDGPUAsmVariants::SDWA9</a></div><div class="ttdeci">@ SDWA9</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a6a774a598f798bc6a057d9a88a1427c0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a6a774a598f798bc6a057d9a88a1427c0">llvm::AMDGPU::Exp::ET_PARAM31</a></div><div class="ttdeci">@ ET_PARAM31</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00881">SIDefines.h:881</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da40767b966aa194931bb6ce67e3649de7"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da40767b966aa194931bb6ce67e3649de7">llvm::SIInstrFlags::VOPC</a></div><div class="ttdeci">@ VOPC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00042">SIDefines.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da600d26b3fa43f262c5ca2270667c0be2"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da600d26b3fa43f262c5ca2270667c0be2">llvm::SIInstrFlags::VOP2</a></div><div class="ttdeci">@ VOP2</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00041">SIDefines.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a4035310462066ece815a61874a26a91d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4035310462066ece815a61874a26a91d">llvm::AMDGPU::Hwreg::ID_SQ_PERF_SNAPSHOT_DATA1</a></div><div class="ttdeci">@ ID_SQ_PERF_SNAPSHOT_DATA1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00423">SIDefines.h:423</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8a2c1d983ccfb883de8fbf898488fc2824"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a2c1d983ccfb883de8fbf898488fc2824">llvm::AMDGPU::Hwreg::EXCP_EN_FLOAT_DIV0_MASK</a></div><div class="ttdeci">@ EXCP_EN_FLOAT_DIV0_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00464">SIDefines.h:464</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00195">SIDefines.h:195</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aa4516f5e8a7d4dabec1b8130b105e1414"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa4516f5e8a7d4dabec1b8130b105e1414">llvm::AMDGPU::SDWA::BYTE_3</a></div><div class="ttdeci">@ BYTE_3</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00779">SIDefines.h:779</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da488c16a0fdf36e29dd42e37b988dab36"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da488c16a0fdf36e29dd42e37b988dab36">llvm::SIInstrFlags::SGPRSpill</a></div><div class="ttdeci">@ SGPRSpill</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00064">SIDefines.h:64</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209ac28fa4852c391db617a1349b35caaa73"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ac28fa4852c391db617a1349b35caaa73">llvm::AMDGPU::UfmtGFX11::UFMT_32_UINT</a></div><div class="ttdeci">@ UFMT_32_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00673">SIDefines.h:673</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">llvm::AMDGPU::VGPRIndexMode::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00250">SIDefines.h:250</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209ae0fef8156d7a2326b823a944de505c9f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae0fef8156d7a2326b823a944de505c9f">llvm::AMDGPU::UfmtGFX11::UFMT_8_SNORM</a></div><div class="ttdeci">@ UFMT_8_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00652">SIDefines.h:652</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dae51b91ec89e9fd6502c3339d1360c147"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dae51b91ec89e9fd6502c3339d1360c147">llvm::SIInstrFlags::WQM</a></div><div class="ttdeci">@ WQM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00077">SIDefines.h:77</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a1d4ddc1f07e6c60775edd5e40bbc073e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a1d4ddc1f07e6c60775edd5e40bbc073e">llvm::AMDGPU::UfmtGFX10::UFMT_16_16_16_16_USCALED</a></div><div class="ttdeci">@ UFMT_16_16_16_16_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00628">SIDefines.h:628</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5ac4f63269d21b883bd85481a516305b89"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5ac4f63269d21b883bd85481a516305b89">llvm::AMDGPU::UfmtGFX10::UFMT_16_16_16_16_SSCALED</a></div><div class="ttdeci">@ UFMT_16_16_16_16_SSCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00629">SIDefines.h:629</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a1d705f3f6f4a6c585d068369ef0f4916af1ceb53a1b47dab205dc19070b47a1a6"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916af1ceb53a1b47dab205dc19070b47a1a6">llvm::SISrcMods::NEG</a></div><div class="ttdeci">@ NEG</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00228">SIDefines.h:228</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba91e6a407142e17e4bb3b50e7fe8c87dc"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba91e6a407142e17e4bb3b50e7fe8c87dc">llvm::AMDGPU::SendMsg::ID_GS_PreGFX11</a></div><div class="ttdeci">@ ID_GS_PreGFX11</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00330">SIDefines.h:330</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3aa39b4c604ae3c3c92137e9edbc4f4a149"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa39b4c604ae3c3c92137e9edbc4f4a149">llvm::AMDGPU::VGPRIndexMode::ID_DST</a></div><div class="ttdeci">@ ID_DST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00254">SIDefines.h:254</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ae232cf241cf407f0ed06634494dba2e8a49d447f6e2a2ee37f15bebb4a11ff2fd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a49d447f6e2a2ee37f15bebb4a11ff2fd">llvm::AMDGPU::Hwreg::CSP_MASK</a></div><div class="ttdeci">@ CSP_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00472">SIDefines.h:472</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209ac2dbb89c91d229e0c29c69db710679fa"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ac2dbb89c91d229e0c29c69db710679fa">llvm::AMDGPU::UfmtGFX11::UFMT_2_10_10_10_SNORM</a></div><div class="ttdeci">@ UFMT_2_10_10_10_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00695">SIDefines.h:695</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08af5b48aa11d36e4d173d82e645b804525"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08af5b48aa11d36e4d173d82e645b804525">llvm::AMDGPU::DPP::QUAD_PERM_FIRST</a></div><div class="ttdeci">@ QUAD_PERM_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00812">SIDefines.h:812</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466daa619ceec748cf1879249f9eab71bae15"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa619ceec748cf1879249f9eab71bae15">llvm::AMDGPU::SendMsg::OP_MASK_</a></div><div class="ttdeci">@ OP_MASK_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00363">SIDefines.h:363</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a64505b53beb145f22a5e090a5f7fc97a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a64505b53beb145f22a5e090a5f7fc97a">llvm::AMDGPU::EncValues::LITERAL_CONST</a></div><div class="ttdeci">@ LITERAL_CONST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00300">SIDefines.h:300</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fa6f2b19adb58a87c191bdc0669c8a2951"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa6f2b19adb58a87c191bdc0669c8a2951">llvm::SIInstrFlags::P_NORMAL</a></div><div class="ttdeci">@ P_NORMAL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00152">SIDefines.h:152</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209ae0343b84f270c2af807701f2077390be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae0343b84f270c2af807701f2077390be">llvm::AMDGPU::UfmtGFX11::UFMT_10_10_10_2_SNORM</a></div><div class="ttdeci">@ UFMT_10_10_10_2_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00690">SIDefines.h:690</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dacff05c63e6ff81eab46dc98fbb55791c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dacff05c63e6ff81eab46dc98fbb55791c">llvm::SIInstrFlags::renamedInGFX9</a></div><div class="ttdeci">@ renamedInGFX9</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00086">SIDefines.h:86</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479aac64fcf3822af6f3bf43f3ce984a77d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479aac64fcf3822af6f3bf43f3ce984a77d8">llvm::AMDGPU::EncValues::SGPR_MAX_SI</a></div><div class="ttdeci">@ SGPR_MAX_SI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00289">SIDefines.h:289</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a1d705f3f6f4a6c585d068369ef0f4916a3b095994a942145ccaaed4f175c7172a"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a3b095994a942145ccaaed4f175c7172a">llvm::SISrcMods::OP_SEL_0</a></div><div class="ttdeci">@ OP_SEL_0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00232">SIDefines.h:232</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a7c0a3c890504a43343b5104f8c8fa576"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a7c0a3c890504a43343b5104f8c8fa576">llvm::AMDGPU::Exp::ET_MRT_MAX_IDX</a></div><div class="ttdeci">@ ET_MRT_MAX_IDX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00886">SIDefines.h:886</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba292d000ab047ef8e8eec003e773a9a72"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba292d000ab047ef8e8eec003e773a9a72">llvm::AMDGPU::SendMsg::ID_HALT_WAVES</a></div><div class="ttdeci">@ ID_HALT_WAVES</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00338">SIDefines.h:338</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83ab1f81e4ef3adbe04a3a999886c6ecf21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab1f81e4ef3adbe04a3a999886c6ecf21">llvm::AMDGPU::Swizzle::BITMASK_PERM_ENC</a></div><div class="ttdeci">@ BITMASK_PERM_ENC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00750">SIDefines.h:750</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_ad3114b80fe75fc1d13fb0d768704c8a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ad3114b80fe75fc1d13fb0d768704c8a5">llvm::AMDGPU::MTBUFFormat::UnifiedFormatCommon</a></div><div class="ttdeci">UnifiedFormatCommon</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00539">SIDefines.h:539</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">llvm::AMDGPU::OPERAND_REG_IMM_INT64</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00161">SIDefines.h:161</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209">llvm::AMDGPU::UfmtGFX11::UnifiedFormat</a></div><div class="ttdeci">UnifiedFormat</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00648">SIDefines.h:648</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1ImplicitArg_html_af6a529ea292d8b69e3bbf7aa695d8d53"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53">llvm::AMDGPU::ImplicitArg::Offset_COV5</a></div><div class="ttdeci">Offset_COV5</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00908">SIDefines.h:908</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08abbdea5eaa8b53c3c3ddc5446a1883d0e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08abbdea5eaa8b53c3c3ddc5446a1883d0e">llvm::AMDGPU::DPP::WAVE_ROR1</a></div><div class="ttdeci">@ WAVE_ROR1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00836">SIDefines.h:836</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a0fe7ff1f17b7c73fa8fb99f46b748cd3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a0fe7ff1f17b7c73fa8fb99f46b748cd3">llvm::AMDGPU::UfmtGFX10::UFMT_16_SINT</a></div><div class="ttdeci">@ UFMT_16_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00563">SIDefines.h:563</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a505e5b285910a56b77d2291ca04cd39c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a505e5b285910a56b77d2291ca04cd39c">llvm::AMDGPU::EncValues::TTMP_GFX9PLUS_MIN</a></div><div class="ttdeci">@ TTMP_GFX9PLUS_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00293">SIDefines.h:293</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fab944396f6d9c8c2cfb4f27fd768a41b4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fab944396f6d9c8c2cfb4f27fd768a41b4">llvm::AMDGPU::MTBUFFormat::NFMT_USCALED</a></div><div class="ttdeci">@ NFMT_USCALED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00510">SIDefines.h:510</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a5f9b69c9d742888268e72b92194f681e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a5f9b69c9d742888268e72b92194f681e">llvm::AMDGPU::UfmtGFX10::UFMT_16_16_16_16_SINT</a></div><div class="ttdeci">@ UFMT_16_16_16_16_SINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00631">SIDefines.h:631</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4ca611637c7cf7723d539ee2c930f3058e1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca611637c7cf7723d539ee2c930f3058e1">llvm::AMDGPU::MTBUFFormat::DFMT_16_16</a></div><div class="ttdeci">@ DFMT_16_16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00485">SIDefines.h:485</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a13328933f99867c9c0b801a50003b171"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a13328933f99867c9c0b801a50003b171">llvm::AMDGPU::EncValues::VGPR_MAX</a></div><div class="ttdeci">@ VGPR_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00302">SIDefines.h:302</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08afd69a50c5cc7f76e5361087c82338cca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08afd69a50c5cc7f76e5361087c82338cca">llvm::AMDGPU::DPP::DPP_UNUSED5_LAST</a></div><div class="ttdeci">@ DPP_UNUSED5_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00832">SIDefines.h:832</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a4967eca23b989e3a633b521767b1bc0e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a4967eca23b989e3a633b521767b1bc0e">llvm::AMDGPU::UfmtGFX10::UFMT_16_16_FLOAT</a></div><div class="ttdeci">@ UFMT_16_16_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00583">SIDefines.h:583</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a201c989840312cee335131aa9024c8a7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a201c989840312cee335131aa9024c8a7">llvm::AMDGPU::UfmtGFX10::UFMT_11_11_10_UNORM</a></div><div class="ttdeci">@ UFMT_11_11_10_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00593">SIDefines.h:593</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a8a877ae20f12f496ccb99e2521da1a80"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a8a877ae20f12f496ccb99e2521da1a80">llvm::AMDGPU::UfmtGFX10::UFMT_2_10_10_10_UINT</a></div><div class="ttdeci">@ UFMT_2_10_10_10_UINT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00612">SIDefines.h:612</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa27c2292be22c82ea2f2497c76d99118"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa27c2292be22c82ea2f2497c76d99118">llvm::AMDGPU::DPP::WAVE_SHR1</a></div><div class="ttdeci">@ WAVE_SHR1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00833">SIDefines.h:833</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3">llvm::AMDGPU::OPERAND_REG_INLINE_C_LAST</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00210">SIDefines.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a9b82ab88423d8bad150a65304e811c88"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a9b82ab88423d8bad150a65304e811c88">llvm::AMDGPU::UfmtGFX10::UFMT_LAST</a></div><div class="ttdeci">@ UFMT_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00642">SIDefines.h:642</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8af3e4fa5dbc9aef8c677766a34a873e3a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af3e4fa5dbc9aef8c677766a34a873e3a">llvm::AMDGPU::Hwreg::ID_HW_ID2</a></div><div class="ttdeci">@ ID_HW_ID2</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00411">SIDefines.h:411</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1ImplicitArg_html_af6a529ea292d8b69e3bbf7aa695d8d53a47db5152a7cadfd2e966c87219bdb4fb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html#af6a529ea292d8b69e3bbf7aa695d8d53a47db5152a7cadfd2e966c87219bdb4fb">llvm::AMDGPU::ImplicitArg::HEAP_PTR_OFFSET</a></div><div class="ttdeci">@ HEAP_PTR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00911">SIDefines.h:911</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a10a50643b5828bfe762e6addec52a510"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a10a50643b5828bfe762e6addec52a510">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00198">SIDefines.h:198</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00196">SIDefines.h:196</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4cac45aafc770d4681d282f7beb40d4ad03"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cac45aafc770d4681d282f7beb40d4ad03">llvm::AMDGPU::MTBUFFormat::DFMT_MAX</a></div><div class="ttdeci">@ DFMT_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00498">SIDefines.h:498</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIOutMods_html_a0716b26867383c71f8b38dbcb92cdc9aa9ad8a7e9d3feac232ad68a34719110f0"><div class="ttname"><a href="namespacellvm_1_1SIOutMods.html#a0716b26867383c71f8b38dbcb92cdc9aa9ad8a7e9d3feac232ad68a34719110f0">llvm::SIOutMods::MUL4</a></div><div class="ttdeci">@ MUL4</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00242">SIDefines.h:242</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209ae8fd011f26054463e4b90ad1dcde5af0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ae8fd011f26054463e4b90ad1dcde5af0">llvm::AMDGPU::UfmtGFX11::UFMT_16_UNORM</a></div><div class="ttdeci">@ UFMT_16_UNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00658">SIDefines.h:658</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a7c1b7d231bccabb7234e9b353c87a904"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a7c1b7d231bccabb7234e9b353c87a904">llvm::AMDGPU::DPP::ROW_SHARE_FIRST</a></div><div class="ttdeci">@ ROW_SHARE_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00848">SIDefines.h:848</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a029cfd293cd749fad5cca399e0fcac6f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a029cfd293cd749fad5cca399e0fcac6f">llvm::AMDGPU::UfmtGFX10::UFMT_8_SNORM</a></div><div class="ttdeci">@ UFMT_8_SNORM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00552">SIDefines.h:552</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a1d705f3f6f4a6c585d068369ef0f4916a1be8a1ab79f4d1830526cc8d48960168"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a1d705f3f6f4a6c585d068369ef0f4916a1be8a1ab79f4d1830526cc8d48960168">llvm::SISrcMods::ABS</a></div><div class="ttdeci">@ ABS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00229">SIDefines.h:229</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:10:06 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
