<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>forward</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.629</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>16777271</Best-caseLatency>
            <Average-caseLatency>16777271</Average-caseLatency>
            <Worst-caseLatency>16777271</Worst-caseLatency>
            <Best-caseRealTimeLatency>55.868 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>55.868 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>55.868 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>16777234</DataflowPipelineThroughput>
            <Interval-min>16777234</Interval-min>
            <Interval-max>16777234</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/FeedForward.cpp:206</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>519</BRAM_18K>
            <DSP>14</DSP>
            <FF>4179</FF>
            <LUT>4160</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>v75_address0</name>
            <Object>v75</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v75_ce0</name>
            <Object>v75</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v75_d0</name>
            <Object>v75</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v75_q0</name>
            <Object>v75</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v75_we0</name>
            <Object>v75</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v75_address1</name>
            <Object>v75</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v75_ce1</name>
            <Object>v75</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v75_d1</name>
            <Object>v75</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v75_q1</name>
            <Object>v75</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v75_we1</name>
            <Object>v75</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v76_address0</name>
            <Object>v76</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v76_ce0</name>
            <Object>v76</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v76_d0</name>
            <Object>v76</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v76_q0</name>
            <Object>v76</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v76_we0</name>
            <Object>v76</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v76_address1</name>
            <Object>v76</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v76_ce1</name>
            <Object>v76</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v76_d1</name>
            <Object>v76</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v76_q1</name>
            <Object>v76</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v76_we1</name>
            <Object>v76</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v77_address0</name>
            <Object>v77</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v77_ce0</name>
            <Object>v77</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v77_d0</name>
            <Object>v77</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v77_q0</name>
            <Object>v77</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v77_we0</name>
            <Object>v77</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v77_address1</name>
            <Object>v77</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v77_ce1</name>
            <Object>v77</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v77_d1</name>
            <Object>v77</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v77_q1</name>
            <Object>v77</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v77_we1</name>
            <Object>v77</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v78_address0</name>
            <Object>v78</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v78_ce0</name>
            <Object>v78</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v78_d0</name>
            <Object>v78</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v78_q0</name>
            <Object>v78</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v78_we0</name>
            <Object>v78</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v78_address1</name>
            <Object>v78</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v78_ce1</name>
            <Object>v78</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v78_d1</name>
            <Object>v78</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v78_q1</name>
            <Object>v78</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v78_we1</name>
            <Object>v78</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v79_address0</name>
            <Object>v79</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v79_ce0</name>
            <Object>v79</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v79_d0</name>
            <Object>v79</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v79_q0</name>
            <Object>v79</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v79_we0</name>
            <Object>v79</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v79_address1</name>
            <Object>v79</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v79_ce1</name>
            <Object>v79</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v79_d1</name>
            <Object>v79</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v79_q1</name>
            <Object>v79</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v79_we1</name>
            <Object>v79</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v80_address0</name>
            <Object>v80</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v80_ce0</name>
            <Object>v80</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v80_d0</name>
            <Object>v80</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v80_q0</name>
            <Object>v80</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v80_we0</name>
            <Object>v80</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v80_address1</name>
            <Object>v80</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v80_ce1</name>
            <Object>v80</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v80_d1</name>
            <Object>v80</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v80_q1</name>
            <Object>v80</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v80_we1</name>
            <Object>v80</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>forward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>node7_U0</InstName>
                    <ModuleName>node7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>104</ID>
                    <BindInstances>add_ln187_1_fu_108_p2 add_ln187_fu_120_p2 add_ln191_fu_164_p2 add_ln188_fu_170_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node6_U0</InstName>
                    <ModuleName>node6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>111</ID>
                    <BindInstances>add_ln172_1_fu_108_p2 add_ln172_fu_120_p2 add_ln176_fu_164_p2 add_ln173_fu_170_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node3_U0</InstName>
                    <ModuleName>node3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>118</ID>
                    <BindInstances>add_ln95_1_fu_106_p2 add_ln95_fu_118_p2 add_ln99_fu_162_p2 add_ln96_fu_168_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node5_U0</InstName>
                    <ModuleName>node5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>125</ID>
                    <BindInstances>v51_U v52_U add_ln136_1_fu_199_p2 add_ln136_fu_208_p2 add_ln137_fu_297_p2 add_ln154_fu_381_p2 add_ln148_fu_392_p2 fmul_32ns_32ns_32_4_max_dsp_1_U6 fadd_32ns_32ns_32_7_full_dsp_1_U5 add_ln138_fu_340_p2 add_ln137_1_fu_238_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node4_U0</InstName>
                    <ModuleName>node4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>132</ID>
                    <BindInstances>add_ln112_fu_112_p2 fadd_32ns_32ns_32_7_full_dsp_1_U14 add_ln113_fu_140_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node2_U0</InstName>
                    <ModuleName>node2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>140</ID>
                    <BindInstances>v17_U v18_U add_ln59_1_fu_201_p2 add_ln59_fu_210_p2 add_ln60_fu_299_p2 add_ln77_fu_383_p2 add_ln71_fu_394_p2 fmul_32ns_32ns_32_4_max_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U22 add_ln61_fu_342_p2 add_ln60_1_fu_240_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node1_U0</InstName>
                    <ModuleName>node1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>147</ID>
                    <BindInstances>add_ln37_fu_105_p2 fadd_32ns_32ns_32_7_full_dsp_1_U28 add_ln38_fu_133_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node0_U0</InstName>
                    <ModuleName>node0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>155</ID>
                    <BindInstances>add_ln21_1_fu_107_p2 add_ln21_fu_124_p2 add_ln26_fu_168_p2 add_ln22_fu_174_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v87_U v86_U v85_U v84_U v83_U v82_U v81_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>node7</Name>
            <Loops>
                <loop16_loop17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65540</Best-caseLatency>
                    <Average-caseLatency>65540</Average-caseLatency>
                    <Worst-caseLatency>65540</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.218 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.218 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.218 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65540</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop16_loop17>
                        <Name>loop16_loop17</Name>
                        <Slack>2.43</Slack>
                        <TripCount>65536</TripCount>
                        <Latency>65538</Latency>
                        <AbsoluteTimeLatency>0.218 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop16_loop17>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/FeedForward.cpp:188</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop16_loop17>
                            <Name>loop16_loop17</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/FeedForward.cpp:187</SourceLocation>
                        </loop16_loop17>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>91</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>234</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_1_fu_108_p2" SOURCE="src/FeedForward.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln187_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_120_p2" SOURCE="src/FeedForward.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_164_p2" SOURCE="src/FeedForward.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_170_p2" SOURCE="src/FeedForward.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln188"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node6</Name>
            <Loops>
                <loop14_loop15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32772</Best-caseLatency>
                    <Average-caseLatency>32772</Average-caseLatency>
                    <Worst-caseLatency>32772</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32772</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop14_loop15>
                        <Name>loop14_loop15</Name>
                        <Slack>2.43</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32770</Latency>
                        <AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop14_loop15>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/FeedForward.cpp:173</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop14_loop15>
                            <Name>loop14_loop15</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/FeedForward.cpp:172</SourceLocation>
                        </loop14_loop15>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>221</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_1_fu_108_p2" SOURCE="src/FeedForward.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_120_p2" SOURCE="src/FeedForward.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_164_p2" SOURCE="src/FeedForward.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_170_p2" SOURCE="src/FeedForward.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node5</Name>
            <Loops>
                <loop11_loop12_loop13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.629</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16777233</Best-caseLatency>
                    <Average-caseLatency>16777233</Average-caseLatency>
                    <Worst-caseLatency>16777233</Worst-caseLatency>
                    <Best-caseRealTimeLatency>55.868 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>55.868 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.868 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16777233</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop11_loop12_loop13>
                        <Name>loop11_loop12_loop13</Name>
                        <Slack>2.43</Slack>
                        <TripCount>16777216</TripCount>
                        <Latency>16777231</Latency>
                        <AbsoluteTimeLatency>55.868 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop11_loop12_loop13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/FeedForward.cpp:138</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop11_loop12_loop13>
                            <Name>loop11_loop12_loop13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/FeedForward.cpp:137</SourceLocation>
                        </loop11_loop12_loop13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>320</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1084</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>929</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="256" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v51_U" SOURCE="src/FeedForward.cpp:133" STORAGESIZE="32 131072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v51"/>
                <BindNode BINDTYPE="storage" BRAM="64" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v52_U" SOURCE="src/FeedForward.cpp:134" STORAGESIZE="32 32768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_1_fu_199_p2" SOURCE="src/FeedForward.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_208_p2" SOURCE="src/FeedForward.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_297_p2" SOURCE="src/FeedForward.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_381_p2" SOURCE="src/FeedForward.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_392_p2" SOURCE="src/FeedForward.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop11_loop12_loop13" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="src/FeedForward.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="v62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop11_loop12_loop13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U5" SOURCE="src/FeedForward.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="v63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_340_p2" SOURCE="src/FeedForward.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_1_fu_238_p2" SOURCE="src/FeedForward.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node4</Name>
            <Loops>
                <loop9_loop10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.601</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131084</Best-caseLatency>
                    <Average-caseLatency>131084</Average-caseLatency>
                    <Worst-caseLatency>131084</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.437 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.437 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.437 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>131084</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop9_loop10>
                        <Name>loop9_loop10</Name>
                        <Slack>2.43</Slack>
                        <TripCount>131072</TripCount>
                        <Latency>131082</Latency>
                        <AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop9_loop10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/FeedForward.cpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop9_loop10>
                            <Name>loop9_loop10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/FeedForward.cpp:112</SourceLocation>
                        </loop9_loop10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>529</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>412</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_112_p2" SOURCE="src/FeedForward.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop9_loop10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="src/FeedForward.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="v44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_140_p2" SOURCE="src/FeedForward.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node3</Name>
            <Loops>
                <loop7_loop8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32772</Best-caseLatency>
                    <Average-caseLatency>32772</Average-caseLatency>
                    <Worst-caseLatency>32772</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32772</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop7_loop8>
                        <Name>loop7_loop8</Name>
                        <Slack>2.43</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32770</Latency>
                        <AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop7_loop8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/FeedForward.cpp:96</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop7_loop8>
                            <Name>loop7_loop8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/FeedForward.cpp:95</SourceLocation>
                        </loop7_loop8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>220</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_1_fu_106_p2" SOURCE="src/FeedForward.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_118_p2" SOURCE="src/FeedForward.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_162_p2" SOURCE="src/FeedForward.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop7_loop8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_168_p2" SOURCE="src/FeedForward.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node2</Name>
            <Loops>
                <loop4_loop5_loop6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.609</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16777233</Best-caseLatency>
                    <Average-caseLatency>16777233</Average-caseLatency>
                    <Worst-caseLatency>16777233</Worst-caseLatency>
                    <Best-caseRealTimeLatency>55.868 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>55.868 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.868 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16777233</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop4_loop5_loop6>
                        <Name>loop4_loop5_loop6</Name>
                        <Slack>2.43</Slack>
                        <TripCount>16777216</TripCount>
                        <Latency>16777231</Latency>
                        <AbsoluteTimeLatency>55.868 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop4_loop5_loop6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/FeedForward.cpp:61</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop4_loop5_loop6>
                            <Name>loop4_loop5_loop6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/FeedForward.cpp:60</SourceLocation>
                        </loop4_loop5_loop6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>192</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1083</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>929</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v17_U" SOURCE="src/FeedForward.cpp:56" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v17"/>
                <BindNode BINDTYPE="storage" BRAM="64" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v18_U" SOURCE="src/FeedForward.cpp:57" STORAGESIZE="32 32768 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_201_p2" SOURCE="src/FeedForward.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_210_p2" SOURCE="src/FeedForward.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_299_p2" SOURCE="src/FeedForward.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_383_p2" SOURCE="src/FeedForward.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_394_p2" SOURCE="src/FeedForward.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U23" SOURCE="src/FeedForward.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="v28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop4_loop5_loop6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="src/FeedForward.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="v29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_342_p2" SOURCE="src/FeedForward.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_240_p2" SOURCE="src/FeedForward.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node1</Name>
            <Loops>
                <loop2_loop3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65546</Best-caseLatency>
                    <Average-caseLatency>65546</Average-caseLatency>
                    <Worst-caseLatency>65546</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.218 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.218 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.218 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65546</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop2_loop3>
                        <Name>loop2_loop3</Name>
                        <Slack>2.43</Slack>
                        <TripCount>65536</TripCount>
                        <Latency>65544</Latency>
                        <AbsoluteTimeLatency>0.218 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop2_loop3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/FeedForward.cpp:38</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop2_loop3>
                            <Name>loop2_loop3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/FeedForward.cpp:37</SourceLocation>
                        </loop2_loop3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>459</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>373</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_105_p2" SOURCE="src/FeedForward.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop2_loop3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="src/FeedForward.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="v12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_133_p2" SOURCE="src/FeedForward.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node0</Name>
            <Loops>
                <loop0_loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65539</Best-caseLatency>
                    <Average-caseLatency>65539</Average-caseLatency>
                    <Worst-caseLatency>65539</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.218 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.218 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.218 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65539</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop0_loop1>
                        <Name>loop0_loop1</Name>
                        <Slack>2.43</Slack>
                        <TripCount>65536</TripCount>
                        <Latency>65537</Latency>
                        <AbsoluteTimeLatency>0.218 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop0_loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/FeedForward.cpp:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop0_loop1>
                            <Name>loop0_loop1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/FeedForward.cpp:21</SourceLocation>
                        </loop0_loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>89</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_107_p2" SOURCE="src/FeedForward.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_124_p2" SOURCE="src/FeedForward.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_168_p2" SOURCE="src/FeedForward.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_174_p2" SOURCE="src/FeedForward.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.629</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16777271</Best-caseLatency>
                    <Average-caseLatency>16777271</Average-caseLatency>
                    <Worst-caseLatency>16777271</Worst-caseLatency>
                    <Best-caseRealTimeLatency>55.868 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>55.868 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.868 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>16777234</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>16777234</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/FeedForward.cpp:206</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>519</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4179</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4160</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v87_U" SOURCE="src/FeedForward.cpp:219" STORAGESIZE="32 65536 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v87"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v86_U" SOURCE="src/FeedForward.cpp:217" STORAGESIZE="32 32768 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v86"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v85_U" SOURCE="src/FeedForward.cpp:215" STORAGESIZE="32 131072 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v85"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v84_U" SOURCE="src/FeedForward.cpp:213" STORAGESIZE="32 131072 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v84"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v83_U" SOURCE="src/FeedForward.cpp:211" STORAGESIZE="32 32768 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v83"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v82_U" SOURCE="src/FeedForward.cpp:209" STORAGESIZE="32 65536 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v82"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v81_U" SOURCE="src/FeedForward.cpp:207" STORAGESIZE="32 65536 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v81"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>v87_U</Name>
            <ParentInst/>
            <StaticDepth>65536</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v86_U</Name>
            <ParentInst/>
            <StaticDepth>32768</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v85_U</Name>
            <ParentInst/>
            <StaticDepth>131072</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v84_U</Name>
            <ParentInst/>
            <StaticDepth>131072</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v83_U</Name>
            <ParentInst/>
            <StaticDepth>32768</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v82_U</Name>
            <ParentInst/>
            <StaticDepth>65536</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v81_U</Name>
            <ParentInst/>
            <StaticDepth>65536</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v75" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v75_address0" name="v75_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v75_ce0" name="v75_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v75_d0" name="v75_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v75_q0" name="v75_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v75_we0" name="v75_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v75_address1" name="v75_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v75_ce1" name="v75_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v75_d1" name="v75_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v75_q1" name="v75_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v75_we1" name="v75_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v76" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v76_address0" name="v76_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v76_ce0" name="v76_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v76_d0" name="v76_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v76_q0" name="v76_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v76_we0" name="v76_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v76_address1" name="v76_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v76_ce1" name="v76_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v76_d1" name="v76_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v76_q1" name="v76_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v76_we1" name="v76_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v77" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v77_address0" name="v77_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v77_ce0" name="v77_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v77_d0" name="v77_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v77_q0" name="v77_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v77_we0" name="v77_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v77_address1" name="v77_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v77_ce1" name="v77_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v77_d1" name="v77_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v77_q1" name="v77_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v77_we1" name="v77_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v78" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v78_address0" name="v78_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v78_ce0" name="v78_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v78_d0" name="v78_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v78_q0" name="v78_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v78_we0" name="v78_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v78_address1" name="v78_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v78_ce1" name="v78_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v78_d1" name="v78_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v78_q1" name="v78_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v78_we1" name="v78_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v79" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v79_address0" name="v79_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v79_ce0" name="v79_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v79_d0" name="v79_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v79_q0" name="v79_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v79_we0" name="v79_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v79_address1" name="v79_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v79_ce1" name="v79_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v79_d1" name="v79_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v79_q1" name="v79_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v79_we1" name="v79_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v80" index="5" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v80_address0" name="v80_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v80_ce0" name="v80_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v80_d0" name="v80_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v80_q0" name="v80_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v80_we0" name="v80_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v80_address1" name="v80_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v80_ce1" name="v80_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v80_d1" name="v80_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v80_q1" name="v80_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v80_we1" name="v80_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="v75_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v75_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v75_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v75"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v75_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v75_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v75_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v75"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v75_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v75_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v75_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v75"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v75_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v75_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v75_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v75"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v75_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v75_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v75_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v75"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v75_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v75_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v75_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v75"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v76_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="v76_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v76_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v76"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v76_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v76_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v76_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v76"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v76_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v76_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v76_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v76"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v76_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="v76_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v76_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v76"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v76_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v76_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v76_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v76"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v76_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v76_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v76_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v76"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v77_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="v77_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v77_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v77"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v77_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v77_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v77_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v77"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v77_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v77_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v77_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v77"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v77_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="v77_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v77_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v77"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v77_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v77_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v77_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v77"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v77_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v77_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v77_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v77"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v78_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="v78_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v78_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v78"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v78_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v78_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v78_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v78"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v78_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v78_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v78_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v78"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v78_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="v78_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v78_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v78"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v78_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v78_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v78_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v78"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v78_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v78_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v78_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v78"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v79_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="v79_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v79_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v79"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v79_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v79_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v79_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v79"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v79_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v79_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v79_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v79"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v79_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="v79_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v79_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v79"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v79_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v79_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v79_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v79"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v79_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v79_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v79_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v79"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v80_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v80_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v80_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v80"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v80_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v80_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v80_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v80"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v80_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v80_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v80_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v80"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v80_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v80_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v80_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v80"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v80_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v80_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v80_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v80"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v80_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v80_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v80_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v80"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="v75_address0">out, 16</column>
                    <column name="v75_address1">out, 16</column>
                    <column name="v75_d0">out, 32</column>
                    <column name="v75_d1">out, 32</column>
                    <column name="v75_q0">in, 32</column>
                    <column name="v75_q1">in, 32</column>
                    <column name="v76_address0">out, 8</column>
                    <column name="v76_address1">out, 8</column>
                    <column name="v76_d0">out, 32</column>
                    <column name="v76_d1">out, 32</column>
                    <column name="v76_q0">in, 32</column>
                    <column name="v76_q1">in, 32</column>
                    <column name="v77_address0">out, 15</column>
                    <column name="v77_address1">out, 15</column>
                    <column name="v77_d0">out, 32</column>
                    <column name="v77_d1">out, 32</column>
                    <column name="v77_q0">in, 32</column>
                    <column name="v77_q1">in, 32</column>
                    <column name="v78_address0">out, 7</column>
                    <column name="v78_address1">out, 7</column>
                    <column name="v78_d0">out, 32</column>
                    <column name="v78_d1">out, 32</column>
                    <column name="v78_q0">in, 32</column>
                    <column name="v78_q1">in, 32</column>
                    <column name="v79_address0">out, 15</column>
                    <column name="v79_address1">out, 15</column>
                    <column name="v79_d0">out, 32</column>
                    <column name="v79_d1">out, 32</column>
                    <column name="v79_q0">in, 32</column>
                    <column name="v79_q1">in, 32</column>
                    <column name="v80_address0">out, 16</column>
                    <column name="v80_address1">out, 16</column>
                    <column name="v80_d0">out, 32</column>
                    <column name="v80_d1">out, 32</column>
                    <column name="v80_q0">in, 32</column>
                    <column name="v80_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v75">in, float*</column>
                    <column name="v76">in, float*</column>
                    <column name="v77">in, float*</column>
                    <column name="v78">in, float*</column>
                    <column name="v79">in, float*</column>
                    <column name="v80">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v75">v75_address0, port, offset</column>
                    <column name="v75">v75_ce0, port, </column>
                    <column name="v75">v75_d0, port, </column>
                    <column name="v75">v75_q0, port, </column>
                    <column name="v75">v75_we0, port, </column>
                    <column name="v75">v75_address1, port, offset</column>
                    <column name="v75">v75_ce1, port, </column>
                    <column name="v75">v75_d1, port, </column>
                    <column name="v75">v75_q1, port, </column>
                    <column name="v75">v75_we1, port, </column>
                    <column name="v76">v76_address0, port, offset</column>
                    <column name="v76">v76_ce0, port, </column>
                    <column name="v76">v76_d0, port, </column>
                    <column name="v76">v76_q0, port, </column>
                    <column name="v76">v76_we0, port, </column>
                    <column name="v76">v76_address1, port, offset</column>
                    <column name="v76">v76_ce1, port, </column>
                    <column name="v76">v76_d1, port, </column>
                    <column name="v76">v76_q1, port, </column>
                    <column name="v76">v76_we1, port, </column>
                    <column name="v77">v77_address0, port, offset</column>
                    <column name="v77">v77_ce0, port, </column>
                    <column name="v77">v77_d0, port, </column>
                    <column name="v77">v77_q0, port, </column>
                    <column name="v77">v77_we0, port, </column>
                    <column name="v77">v77_address1, port, offset</column>
                    <column name="v77">v77_ce1, port, </column>
                    <column name="v77">v77_d1, port, </column>
                    <column name="v77">v77_q1, port, </column>
                    <column name="v77">v77_we1, port, </column>
                    <column name="v78">v78_address0, port, offset</column>
                    <column name="v78">v78_ce0, port, </column>
                    <column name="v78">v78_d0, port, </column>
                    <column name="v78">v78_q0, port, </column>
                    <column name="v78">v78_we0, port, </column>
                    <column name="v78">v78_address1, port, offset</column>
                    <column name="v78">v78_ce1, port, </column>
                    <column name="v78">v78_d1, port, </column>
                    <column name="v78">v78_q1, port, </column>
                    <column name="v78">v78_we1, port, </column>
                    <column name="v79">v79_address0, port, offset</column>
                    <column name="v79">v79_ce0, port, </column>
                    <column name="v79">v79_d0, port, </column>
                    <column name="v79">v79_q0, port, </column>
                    <column name="v79">v79_we0, port, </column>
                    <column name="v79">v79_address1, port, offset</column>
                    <column name="v79">v79_ce1, port, </column>
                    <column name="v79">v79_d1, port, </column>
                    <column name="v79">v79_q1, port, </column>
                    <column name="v79">v79_we1, port, </column>
                    <column name="v80">v80_address0, port, offset</column>
                    <column name="v80">v80_ce0, port, </column>
                    <column name="v80">v80_d0, port, </column>
                    <column name="v80">v80_q0, port, </column>
                    <column name="v80">v80_we0, port, </column>
                    <column name="v80">v80_address1, port, offset</column>
                    <column name="v80">v80_ce1, port, </column>
                    <column name="v80">v80_d1, port, </column>
                    <column name="v80">v80_q1, port, </column>
                    <column name="v80">v80_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="src/FeedForward.cpp:23" status="valid" parentFunction="node0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/FeedForward.cpp:24" status="valid" parentFunction="node0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/FeedForward.cpp:39" status="valid" parentFunction="node1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/FeedForward.cpp:40" status="valid" parentFunction="node1" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/FeedForward.cpp:62" status="valid" parentFunction="node2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/FeedForward.cpp:63" status="valid" parentFunction="node2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/FeedForward.cpp:97" status="valid" parentFunction="node3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/FeedForward.cpp:98" status="valid" parentFunction="node3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/FeedForward.cpp:114" status="valid" parentFunction="node4" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/FeedForward.cpp:115" status="valid" parentFunction="node4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/FeedForward.cpp:139" status="valid" parentFunction="node5" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/FeedForward.cpp:140" status="valid" parentFunction="node5" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/FeedForward.cpp:174" status="valid" parentFunction="node6" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/FeedForward.cpp:175" status="valid" parentFunction="node6" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/FeedForward.cpp:189" status="valid" parentFunction="node7" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/FeedForward.cpp:190" status="valid" parentFunction="node7" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="src/FeedForward.cpp:206" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/FeedForward.cpp:208" status="valid" parentFunction="forward" variable="v81" isDirective="0" options="variable=v81 depth=65536"/>
        <Pragma type="stream" location="src/FeedForward.cpp:210" status="valid" parentFunction="forward" variable="v82" isDirective="0" options="variable=v82 depth=65536"/>
        <Pragma type="stream" location="src/FeedForward.cpp:212" status="valid" parentFunction="forward" variable="v83" isDirective="0" options="variable=v83 depth=32768"/>
        <Pragma type="stream" location="src/FeedForward.cpp:214" status="valid" parentFunction="forward" variable="v84" isDirective="0" options="variable=v84 depth=131072"/>
        <Pragma type="stream" location="src/FeedForward.cpp:216" status="valid" parentFunction="forward" variable="v85" isDirective="0" options="variable=v85 depth=131072"/>
        <Pragma type="stream" location="src/FeedForward.cpp:218" status="valid" parentFunction="forward" variable="v86" isDirective="0" options="variable=v86 depth=32768"/>
        <Pragma type="stream" location="src/FeedForward.cpp:220" status="valid" parentFunction="forward" variable="v87" isDirective="0" options="variable=v87 depth=65536"/>
    </PragmaReport>
</profile>

