ARM R0069
"PosWR DpDatadW Wse DMBdWR Fre"
Cycle=Fre PosWR DpDatadW Wse DMBdWR
Relax=[Wse,DMBdWR,Fre]
Safe=PosWR DpDatadW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Ws Fr
Orig=PosWR DpDatadW Wse DMBdWR Fre
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0           | P1           ;
 MOV R0,#1    | MOV R0,#2    ;
 STR R0,[%x0] | STR R0,[%y1] ;
 LDR R1,[%x0] | DMB          ;
 EOR R2,R1,R1 | LDR R1,[%x1] ;
 ADD R2,R2,#1 |              ;
 STR R2,[%y0] |              ;
exists
(y=2 /\ 1:R1=0)
