ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_TIM_Base_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_TIM_Base_MspInit:
  28              	.LVL0:
  29              	.LFB243:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 2


  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  46:Core/Src/tim.c **** 
  47:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  48:Core/Src/tim.c ****   htim1.Instance = TIM1;
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  51:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  71:Core/Src/tim.c ****   {
  72:Core/Src/tim.c ****     Error_Handler();
  73:Core/Src/tim.c ****   }
  74:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  75:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  76:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  79:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  80:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  86:Core/Src/tim.c ****   {
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 3


  87:Core/Src/tim.c ****     Error_Handler();
  88:Core/Src/tim.c ****   }
  89:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****     Error_Handler();
  92:Core/Src/tim.c ****   }
  93:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  94:Core/Src/tim.c ****   {
  95:Core/Src/tim.c ****     Error_Handler();
  96:Core/Src/tim.c ****   }
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 104:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 105:Core/Src/tim.c ****   {
 106:Core/Src/tim.c ****     Error_Handler();
 107:Core/Src/tim.c ****   }
 108:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 111:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c **** }
 114:Core/Src/tim.c **** /* TIM2 init function */
 115:Core/Src/tim.c **** void MX_TIM2_Init(void)
 116:Core/Src/tim.c **** {
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 123:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 124:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 129:Core/Src/tim.c ****   htim2.Instance = TIM2;
 130:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 131:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 132:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
 133:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 134:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 135:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 136:Core/Src/tim.c ****   {
 137:Core/Src/tim.c ****     Error_Handler();
 138:Core/Src/tim.c ****   }
 139:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 140:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 141:Core/Src/tim.c ****   {
 142:Core/Src/tim.c ****     Error_Handler();
 143:Core/Src/tim.c ****   }
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 4


 144:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 145:Core/Src/tim.c ****   {
 146:Core/Src/tim.c ****     Error_Handler();
 147:Core/Src/tim.c ****   }
 148:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 149:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 150:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 151:Core/Src/tim.c ****   {
 152:Core/Src/tim.c ****     Error_Handler();
 153:Core/Src/tim.c ****   }
 154:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 155:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 156:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 157:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 158:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 159:Core/Src/tim.c ****   {
 160:Core/Src/tim.c ****     Error_Handler();
 161:Core/Src/tim.c ****   }
 162:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 163:Core/Src/tim.c ****   {
 164:Core/Src/tim.c ****     Error_Handler();
 165:Core/Src/tim.c ****   }
 166:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 167:Core/Src/tim.c ****   {
 168:Core/Src/tim.c ****     Error_Handler();
 169:Core/Src/tim.c ****   }
 170:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 171:Core/Src/tim.c ****   {
 172:Core/Src/tim.c ****     Error_Handler();
 173:Core/Src/tim.c ****   }
 174:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 177:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c **** }
 180:Core/Src/tim.c **** /* TIM3 init function */
 181:Core/Src/tim.c **** void MX_TIM3_Init(void)
 182:Core/Src/tim.c **** {
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 187:Core/Src/tim.c **** 
 188:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 189:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 190:Core/Src/tim.c **** 
 191:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 192:Core/Src/tim.c **** 
 193:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 194:Core/Src/tim.c ****   htim3.Instance = TIM3;
 195:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 196:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 197:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 198:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 199:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 200:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 5


 201:Core/Src/tim.c ****   {
 202:Core/Src/tim.c ****     Error_Handler();
 203:Core/Src/tim.c ****   }
 204:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 205:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 206:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 207:Core/Src/tim.c ****   {
 208:Core/Src/tim.c ****     Error_Handler();
 209:Core/Src/tim.c ****   }
 210:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 211:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 212:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 213:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 214:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 215:Core/Src/tim.c ****   {
 216:Core/Src/tim.c ****     Error_Handler();
 217:Core/Src/tim.c ****   }
 218:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 219:Core/Src/tim.c ****   {
 220:Core/Src/tim.c ****     Error_Handler();
 221:Core/Src/tim.c ****   }
 222:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 223:Core/Src/tim.c ****   {
 224:Core/Src/tim.c ****     Error_Handler();
 225:Core/Src/tim.c ****   }
 226:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 229:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c **** }
 232:Core/Src/tim.c **** /* TIM4 init function */
 233:Core/Src/tim.c **** void MX_TIM4_Init(void)
 234:Core/Src/tim.c **** {
 235:Core/Src/tim.c **** 
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 237:Core/Src/tim.c **** 
 238:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 241:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 242:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 245:Core/Src/tim.c **** 
 246:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 247:Core/Src/tim.c ****   htim4.Instance = TIM4;
 248:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 249:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 250:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 251:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 252:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 253:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 254:Core/Src/tim.c ****   {
 255:Core/Src/tim.c ****     Error_Handler();
 256:Core/Src/tim.c ****   }
 257:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 6


 258:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 259:Core/Src/tim.c ****   {
 260:Core/Src/tim.c ****     Error_Handler();
 261:Core/Src/tim.c ****   }
 262:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 263:Core/Src/tim.c ****   {
 264:Core/Src/tim.c ****     Error_Handler();
 265:Core/Src/tim.c ****   }
 266:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 267:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 268:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 269:Core/Src/tim.c ****   {
 270:Core/Src/tim.c ****     Error_Handler();
 271:Core/Src/tim.c ****   }
 272:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 273:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 274:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 275:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 276:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 277:Core/Src/tim.c ****   {
 278:Core/Src/tim.c ****     Error_Handler();
 279:Core/Src/tim.c ****   }
 280:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 281:Core/Src/tim.c ****   {
 282:Core/Src/tim.c ****     Error_Handler();
 283:Core/Src/tim.c ****   }
 284:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 285:Core/Src/tim.c ****   {
 286:Core/Src/tim.c ****     Error_Handler();
 287:Core/Src/tim.c ****   }
 288:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 289:Core/Src/tim.c **** 
 290:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 291:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 292:Core/Src/tim.c **** 
 293:Core/Src/tim.c **** }
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 296:Core/Src/tim.c **** {
  30              		.loc 1 296 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 40
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 296 1 is_stmt 0 view .LVU1
  35 0000 00B5     		push	{lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 14, -4
  39 0002 8BB0     		sub	sp, sp, #44
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 48
 297:Core/Src/tim.c **** 
 298:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 298 3 is_stmt 1 view .LVU2
  43              		.loc 1 298 20 is_stmt 0 view .LVU3
  44 0004 0023     		movs	r3, #0
  45 0006 0593     		str	r3, [sp, #20]
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 7


  46 0008 0693     		str	r3, [sp, #24]
  47 000a 0793     		str	r3, [sp, #28]
  48 000c 0893     		str	r3, [sp, #32]
  49 000e 0993     		str	r3, [sp, #36]
 299:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
  50              		.loc 1 299 3 is_stmt 1 view .LVU4
  51              		.loc 1 299 20 is_stmt 0 view .LVU5
  52 0010 0368     		ldr	r3, [r0]
  53              		.loc 1 299 5 view .LVU6
  54 0012 234A     		ldr	r2, .L9
  55 0014 9342     		cmp	r3, r2
  56 0016 08D0     		beq	.L6
 300:Core/Src/tim.c ****   {
 301:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 302:Core/Src/tim.c **** 
 303:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 304:Core/Src/tim.c ****     /* TIM1 clock enable */
 305:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 306:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 307:Core/Src/tim.c **** 
 308:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 309:Core/Src/tim.c ****   }
 310:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
  57              		.loc 1 310 8 is_stmt 1 view .LVU7
  58              		.loc 1 310 10 is_stmt 0 view .LVU8
  59 0018 B3F1804F 		cmp	r3, #1073741824
  60 001c 12D0     		beq	.L7
 311:Core/Src/tim.c ****   {
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 313:Core/Src/tim.c **** 
 314:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 315:Core/Src/tim.c ****     /* TIM2 clock enable */
 316:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 317:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 318:Core/Src/tim.c **** 
 319:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 320:Core/Src/tim.c ****   }
 321:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
  61              		.loc 1 321 8 is_stmt 1 view .LVU9
  62              		.loc 1 321 10 is_stmt 0 view .LVU10
  63 001e 214A     		ldr	r2, .L9+4
  64 0020 9342     		cmp	r3, r2
  65 0022 1CD0     		beq	.L8
  66              	.LVL1:
  67              	.L1:
 322:Core/Src/tim.c ****   {
 323:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 324:Core/Src/tim.c **** 
 325:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 326:Core/Src/tim.c ****     /* TIM4 clock enable */
 327:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 328:Core/Src/tim.c **** 
 329:Core/Src/tim.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 330:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 331:Core/Src/tim.c ****     PD12     ------> TIM4_CH1
 332:Core/Src/tim.c ****     */
 333:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 8


 334:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 335:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 336:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 337:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 338:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 339:Core/Src/tim.c **** 
 340:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 341:Core/Src/tim.c **** 
 342:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 343:Core/Src/tim.c ****   }
 344:Core/Src/tim.c **** }
  68              		.loc 1 344 1 view .LVU11
  69 0024 0BB0     		add	sp, sp, #44
  70              	.LCFI2:
  71              		.cfi_remember_state
  72              		.cfi_def_cfa_offset 4
  73              		@ sp needed
  74 0026 5DF804FB 		ldr	pc, [sp], #4
  75              	.LVL2:
  76              	.L6:
  77              	.LCFI3:
  78              		.cfi_restore_state
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  79              		.loc 1 305 5 is_stmt 1 view .LVU12
  80              	.LBB2:
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  81              		.loc 1 305 5 view .LVU13
  82 002a 0023     		movs	r3, #0
  83 002c 0193     		str	r3, [sp, #4]
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  84              		.loc 1 305 5 view .LVU14
  85 002e 1E4B     		ldr	r3, .L9+8
  86 0030 5A6C     		ldr	r2, [r3, #68]
  87 0032 42F00102 		orr	r2, r2, #1
  88 0036 5A64     		str	r2, [r3, #68]
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  89              		.loc 1 305 5 view .LVU15
  90 0038 5B6C     		ldr	r3, [r3, #68]
  91 003a 03F00103 		and	r3, r3, #1
  92 003e 0193     		str	r3, [sp, #4]
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  93              		.loc 1 305 5 view .LVU16
  94 0040 019B     		ldr	r3, [sp, #4]
  95              	.LBE2:
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  96              		.loc 1 305 5 view .LVU17
  97 0042 EFE7     		b	.L1
  98              	.L7:
 316:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  99              		.loc 1 316 5 view .LVU18
 100              	.LBB3:
 316:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 101              		.loc 1 316 5 view .LVU19
 102 0044 0023     		movs	r3, #0
 103 0046 0293     		str	r3, [sp, #8]
 316:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 104              		.loc 1 316 5 view .LVU20
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 9


 105 0048 174B     		ldr	r3, .L9+8
 106 004a 1A6C     		ldr	r2, [r3, #64]
 107 004c 42F00102 		orr	r2, r2, #1
 108 0050 1A64     		str	r2, [r3, #64]
 316:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 109              		.loc 1 316 5 view .LVU21
 110 0052 1B6C     		ldr	r3, [r3, #64]
 111 0054 03F00103 		and	r3, r3, #1
 112 0058 0293     		str	r3, [sp, #8]
 316:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 113              		.loc 1 316 5 view .LVU22
 114 005a 029B     		ldr	r3, [sp, #8]
 115              	.LBE3:
 316:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 116              		.loc 1 316 5 view .LVU23
 117 005c E2E7     		b	.L1
 118              	.L8:
 327:Core/Src/tim.c **** 
 119              		.loc 1 327 5 view .LVU24
 120              	.LBB4:
 327:Core/Src/tim.c **** 
 121              		.loc 1 327 5 view .LVU25
 122 005e 0021     		movs	r1, #0
 123 0060 0391     		str	r1, [sp, #12]
 327:Core/Src/tim.c **** 
 124              		.loc 1 327 5 view .LVU26
 125 0062 114B     		ldr	r3, .L9+8
 126 0064 1A6C     		ldr	r2, [r3, #64]
 127 0066 42F00402 		orr	r2, r2, #4
 128 006a 1A64     		str	r2, [r3, #64]
 327:Core/Src/tim.c **** 
 129              		.loc 1 327 5 view .LVU27
 130 006c 1A6C     		ldr	r2, [r3, #64]
 131 006e 02F00402 		and	r2, r2, #4
 132 0072 0392     		str	r2, [sp, #12]
 327:Core/Src/tim.c **** 
 133              		.loc 1 327 5 view .LVU28
 134 0074 039A     		ldr	r2, [sp, #12]
 135              	.LBE4:
 327:Core/Src/tim.c **** 
 136              		.loc 1 327 5 view .LVU29
 329:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 137              		.loc 1 329 5 view .LVU30
 138              	.LBB5:
 329:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 139              		.loc 1 329 5 view .LVU31
 140 0076 0491     		str	r1, [sp, #16]
 329:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 141              		.loc 1 329 5 view .LVU32
 142 0078 1A6B     		ldr	r2, [r3, #48]
 143 007a 42F00802 		orr	r2, r2, #8
 144 007e 1A63     		str	r2, [r3, #48]
 329:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 145              		.loc 1 329 5 view .LVU33
 146 0080 1B6B     		ldr	r3, [r3, #48]
 147 0082 03F00803 		and	r3, r3, #8
 148 0086 0493     		str	r3, [sp, #16]
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 10


 329:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 149              		.loc 1 329 5 view .LVU34
 150 0088 049B     		ldr	r3, [sp, #16]
 151              	.LBE5:
 329:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 152              		.loc 1 329 5 view .LVU35
 333:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 153              		.loc 1 333 5 view .LVU36
 333:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 154              		.loc 1 333 25 is_stmt 0 view .LVU37
 155 008a 4FF48053 		mov	r3, #4096
 156 008e 0593     		str	r3, [sp, #20]
 334:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 157              		.loc 1 334 5 is_stmt 1 view .LVU38
 334:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 158              		.loc 1 334 26 is_stmt 0 view .LVU39
 159 0090 0223     		movs	r3, #2
 160 0092 0693     		str	r3, [sp, #24]
 335:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 161              		.loc 1 335 5 is_stmt 1 view .LVU40
 336:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 162              		.loc 1 336 5 view .LVU41
 337:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 163              		.loc 1 337 5 view .LVU42
 337:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 164              		.loc 1 337 31 is_stmt 0 view .LVU43
 165 0094 0993     		str	r3, [sp, #36]
 338:Core/Src/tim.c **** 
 166              		.loc 1 338 5 is_stmt 1 view .LVU44
 167 0096 05A9     		add	r1, sp, #20
 168 0098 0448     		ldr	r0, .L9+12
 169              	.LVL3:
 338:Core/Src/tim.c **** 
 170              		.loc 1 338 5 is_stmt 0 view .LVU45
 171 009a FFF7FEFF 		bl	HAL_GPIO_Init
 172              	.LVL4:
 173              		.loc 1 344 1 view .LVU46
 174 009e C1E7     		b	.L1
 175              	.L10:
 176              		.align	2
 177              	.L9:
 178 00a0 00000140 		.word	1073807360
 179 00a4 00080040 		.word	1073743872
 180 00a8 00380240 		.word	1073887232
 181 00ac 000C0240 		.word	1073875968
 182              		.cfi_endproc
 183              	.LFE243:
 185              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 186              		.align	1
 187              		.global	HAL_TIM_PWM_MspInit
 188              		.syntax unified
 189              		.thumb
 190              		.thumb_func
 192              	HAL_TIM_PWM_MspInit:
 193              	.LVL5:
 194              	.LFB244:
 345:Core/Src/tim.c **** 
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 11


 346:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 347:Core/Src/tim.c **** {
 195              		.loc 1 347 1 is_stmt 1 view -0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 8
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199              		@ link register save eliminated.
 348:Core/Src/tim.c **** 
 349:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 200              		.loc 1 349 3 view .LVU48
 201              		.loc 1 349 19 is_stmt 0 view .LVU49
 202 0000 0268     		ldr	r2, [r0]
 203              		.loc 1 349 5 view .LVU50
 204 0002 094B     		ldr	r3, .L18
 205 0004 9A42     		cmp	r2, r3
 206 0006 00D0     		beq	.L17
 207 0008 7047     		bx	lr
 208              	.L17:
 347:Core/Src/tim.c **** 
 209              		.loc 1 347 1 view .LVU51
 210 000a 82B0     		sub	sp, sp, #8
 211              	.LCFI4:
 212              		.cfi_def_cfa_offset 8
 350:Core/Src/tim.c ****   {
 351:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 352:Core/Src/tim.c **** 
 353:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 354:Core/Src/tim.c ****     /* TIM3 clock enable */
 355:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 213              		.loc 1 355 5 is_stmt 1 view .LVU52
 214              	.LBB6:
 215              		.loc 1 355 5 view .LVU53
 216 000c 0023     		movs	r3, #0
 217 000e 0193     		str	r3, [sp, #4]
 218              		.loc 1 355 5 view .LVU54
 219 0010 064B     		ldr	r3, .L18+4
 220 0012 1A6C     		ldr	r2, [r3, #64]
 221 0014 42F00202 		orr	r2, r2, #2
 222 0018 1A64     		str	r2, [r3, #64]
 223              		.loc 1 355 5 view .LVU55
 224 001a 1B6C     		ldr	r3, [r3, #64]
 225 001c 03F00203 		and	r3, r3, #2
 226 0020 0193     		str	r3, [sp, #4]
 227              		.loc 1 355 5 view .LVU56
 228 0022 019B     		ldr	r3, [sp, #4]
 229              	.LBE6:
 230              		.loc 1 355 5 discriminator 1 view .LVU57
 356:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 357:Core/Src/tim.c **** 
 358:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 359:Core/Src/tim.c ****   }
 360:Core/Src/tim.c **** }
 231              		.loc 1 360 1 is_stmt 0 view .LVU58
 232 0024 02B0     		add	sp, sp, #8
 233              	.LCFI5:
 234              		.cfi_def_cfa_offset 0
 235              		@ sp needed
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 12


 236 0026 7047     		bx	lr
 237              	.L19:
 238              		.align	2
 239              	.L18:
 240 0028 00040040 		.word	1073742848
 241 002c 00380240 		.word	1073887232
 242              		.cfi_endproc
 243              	.LFE244:
 245              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 246              		.align	1
 247              		.global	HAL_TIM_MspPostInit
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 252              	HAL_TIM_MspPostInit:
 253              	.LVL6:
 254              	.LFB245:
 361:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 362:Core/Src/tim.c **** {
 255              		.loc 1 362 1 is_stmt 1 view -0
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 48
 258              		@ frame_needed = 0, uses_anonymous_args = 0
 259              		.loc 1 362 1 is_stmt 0 view .LVU60
 260 0000 70B5     		push	{r4, r5, r6, lr}
 261              	.LCFI6:
 262              		.cfi_def_cfa_offset 16
 263              		.cfi_offset 4, -16
 264              		.cfi_offset 5, -12
 265              		.cfi_offset 6, -8
 266              		.cfi_offset 14, -4
 267 0002 8CB0     		sub	sp, sp, #48
 268              	.LCFI7:
 269              		.cfi_def_cfa_offset 64
 363:Core/Src/tim.c **** 
 364:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 270              		.loc 1 364 3 is_stmt 1 view .LVU61
 271              		.loc 1 364 20 is_stmt 0 view .LVU62
 272 0004 0023     		movs	r3, #0
 273 0006 0793     		str	r3, [sp, #28]
 274 0008 0893     		str	r3, [sp, #32]
 275 000a 0993     		str	r3, [sp, #36]
 276 000c 0A93     		str	r3, [sp, #40]
 277 000e 0B93     		str	r3, [sp, #44]
 365:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 278              		.loc 1 365 3 is_stmt 1 view .LVU63
 279              		.loc 1 365 15 is_stmt 0 view .LVU64
 280 0010 0368     		ldr	r3, [r0]
 281              		.loc 1 365 5 view .LVU65
 282 0012 4A4A     		ldr	r2, .L30
 283 0014 9342     		cmp	r3, r2
 284 0016 0AD0     		beq	.L26
 366:Core/Src/tim.c ****   {
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 368:Core/Src/tim.c **** 
 369:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 370:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 13


 371:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 372:Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 373:Core/Src/tim.c ****     PE11     ------> TIM1_CH2
 374:Core/Src/tim.c ****     PE13     ------> TIM1_CH3
 375:Core/Src/tim.c ****     PE14     ------> TIM1_CH4
 376:Core/Src/tim.c ****     */
 377:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 378:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 379:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 380:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 381:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 382:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 383:Core/Src/tim.c **** 
 384:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 385:Core/Src/tim.c **** 
 386:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 387:Core/Src/tim.c ****   }
 388:Core/Src/tim.c ****   else if(timHandle->Instance==TIM2)
 285              		.loc 1 388 8 is_stmt 1 view .LVU66
 286              		.loc 1 388 10 is_stmt 0 view .LVU67
 287 0018 B3F1804F 		cmp	r3, #1073741824
 288 001c 1FD0     		beq	.L27
 389:Core/Src/tim.c ****   {
 390:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 391:Core/Src/tim.c **** 
 392:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 393:Core/Src/tim.c **** 
 394:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 395:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 396:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 397:Core/Src/tim.c ****     PA3     ------> TIM2_CH4
 398:Core/Src/tim.c ****     PA5     ------> TIM2_CH1
 399:Core/Src/tim.c ****     PB10     ------> TIM2_CH3
 400:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 401:Core/Src/tim.c ****     */
 402:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 403:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 404:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 405:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 406:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 407:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 408:Core/Src/tim.c **** 
 409:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 410:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 411:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 412:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 413:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 414:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 415:Core/Src/tim.c **** 
 416:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 417:Core/Src/tim.c **** 
 418:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 419:Core/Src/tim.c ****   }
 420:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 289              		.loc 1 420 8 is_stmt 1 view .LVU68
 290              		.loc 1 420 10 is_stmt 0 view .LVU69
 291 001e 484A     		ldr	r2, .L30+4
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 14


 292 0020 9342     		cmp	r3, r2
 293 0022 49D0     		beq	.L28
 421:Core/Src/tim.c ****   {
 422:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 423:Core/Src/tim.c **** 
 424:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 425:Core/Src/tim.c **** 
 426:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 427:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 428:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 429:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 430:Core/Src/tim.c ****     PB1     ------> TIM3_CH4
 431:Core/Src/tim.c ****     PB4     ------> TIM3_CH1
 432:Core/Src/tim.c ****     */
 433:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 434:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 435:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 436:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 437:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 438:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 439:Core/Src/tim.c **** 
 440:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 441:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 442:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 443:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 444:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 445:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 446:Core/Src/tim.c **** 
 447:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 448:Core/Src/tim.c **** 
 449:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 450:Core/Src/tim.c ****   }
 451:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 294              		.loc 1 451 8 is_stmt 1 view .LVU70
 295              		.loc 1 451 10 is_stmt 0 view .LVU71
 296 0024 474A     		ldr	r2, .L30+8
 297 0026 9342     		cmp	r3, r2
 298 0028 70D0     		beq	.L29
 299              	.LVL7:
 300              	.L20:
 452:Core/Src/tim.c ****   {
 453:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 454:Core/Src/tim.c **** 
 455:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 456:Core/Src/tim.c **** 
 457:Core/Src/tim.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 458:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 459:Core/Src/tim.c ****     PD13     ------> TIM4_CH2
 460:Core/Src/tim.c ****     PD14     ------> TIM4_CH3
 461:Core/Src/tim.c ****     PD15     ------> TIM4_CH4
 462:Core/Src/tim.c ****     */
 463:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 464:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 465:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 466:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 467:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 468:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 15


 469:Core/Src/tim.c **** 
 470:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 471:Core/Src/tim.c **** 
 472:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 473:Core/Src/tim.c ****   }
 474:Core/Src/tim.c **** 
 475:Core/Src/tim.c **** }
 301              		.loc 1 475 1 view .LVU72
 302 002a 0CB0     		add	sp, sp, #48
 303              	.LCFI8:
 304              		.cfi_remember_state
 305              		.cfi_def_cfa_offset 16
 306              		@ sp needed
 307 002c 70BD     		pop	{r4, r5, r6, pc}
 308              	.LVL8:
 309              	.L26:
 310              	.LCFI9:
 311              		.cfi_restore_state
 370:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 312              		.loc 1 370 5 is_stmt 1 view .LVU73
 313              	.LBB7:
 370:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 314              		.loc 1 370 5 view .LVU74
 315 002e 0023     		movs	r3, #0
 316 0030 0193     		str	r3, [sp, #4]
 370:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 317              		.loc 1 370 5 view .LVU75
 318 0032 454B     		ldr	r3, .L30+12
 319 0034 1A6B     		ldr	r2, [r3, #48]
 320 0036 42F01002 		orr	r2, r2, #16
 321 003a 1A63     		str	r2, [r3, #48]
 370:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 322              		.loc 1 370 5 view .LVU76
 323 003c 1B6B     		ldr	r3, [r3, #48]
 324 003e 03F01003 		and	r3, r3, #16
 325 0042 0193     		str	r3, [sp, #4]
 370:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 326              		.loc 1 370 5 view .LVU77
 327 0044 019B     		ldr	r3, [sp, #4]
 328              	.LBE7:
 370:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 329              		.loc 1 370 5 view .LVU78
 377:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 330              		.loc 1 377 5 view .LVU79
 377:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 331              		.loc 1 377 25 is_stmt 0 view .LVU80
 332 0046 4FF4D443 		mov	r3, #27136
 333 004a 0793     		str	r3, [sp, #28]
 378:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 334              		.loc 1 378 5 is_stmt 1 view .LVU81
 378:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 335              		.loc 1 378 26 is_stmt 0 view .LVU82
 336 004c 0223     		movs	r3, #2
 337 004e 0893     		str	r3, [sp, #32]
 379:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 338              		.loc 1 379 5 is_stmt 1 view .LVU83
 380:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 16


 339              		.loc 1 380 5 view .LVU84
 381:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 340              		.loc 1 381 5 view .LVU85
 381:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 341              		.loc 1 381 31 is_stmt 0 view .LVU86
 342 0050 0123     		movs	r3, #1
 343 0052 0B93     		str	r3, [sp, #44]
 382:Core/Src/tim.c **** 
 344              		.loc 1 382 5 is_stmt 1 view .LVU87
 345 0054 07A9     		add	r1, sp, #28
 346 0056 3D48     		ldr	r0, .L30+16
 347              	.LVL9:
 382:Core/Src/tim.c **** 
 348              		.loc 1 382 5 is_stmt 0 view .LVU88
 349 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 350              	.LVL10:
 351 005c E5E7     		b	.L20
 352              	.LVL11:
 353              	.L27:
 394:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 354              		.loc 1 394 5 is_stmt 1 view .LVU89
 355              	.LBB8:
 394:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 356              		.loc 1 394 5 view .LVU90
 357 005e 0024     		movs	r4, #0
 358 0060 0294     		str	r4, [sp, #8]
 394:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 359              		.loc 1 394 5 view .LVU91
 360 0062 03F50E33 		add	r3, r3, #145408
 361 0066 1A6B     		ldr	r2, [r3, #48]
 362 0068 42F00102 		orr	r2, r2, #1
 363 006c 1A63     		str	r2, [r3, #48]
 394:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 364              		.loc 1 394 5 view .LVU92
 365 006e 1A6B     		ldr	r2, [r3, #48]
 366 0070 02F00102 		and	r2, r2, #1
 367 0074 0292     		str	r2, [sp, #8]
 394:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 368              		.loc 1 394 5 view .LVU93
 369 0076 029A     		ldr	r2, [sp, #8]
 370              	.LBE8:
 394:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 371              		.loc 1 394 5 view .LVU94
 395:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 372              		.loc 1 395 5 view .LVU95
 373              	.LBB9:
 395:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 374              		.loc 1 395 5 view .LVU96
 375 0078 0394     		str	r4, [sp, #12]
 395:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 376              		.loc 1 395 5 view .LVU97
 377 007a 1A6B     		ldr	r2, [r3, #48]
 378 007c 42F00202 		orr	r2, r2, #2
 379 0080 1A63     		str	r2, [r3, #48]
 395:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 380              		.loc 1 395 5 view .LVU98
 381 0082 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 17


 382 0084 03F00203 		and	r3, r3, #2
 383 0088 0393     		str	r3, [sp, #12]
 395:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 384              		.loc 1 395 5 view .LVU99
 385 008a 039B     		ldr	r3, [sp, #12]
 386              	.LBE9:
 395:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 387              		.loc 1 395 5 view .LVU100
 402:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 388              		.loc 1 402 5 view .LVU101
 402:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 389              		.loc 1 402 25 is_stmt 0 view .LVU102
 390 008c 2823     		movs	r3, #40
 391 008e 0793     		str	r3, [sp, #28]
 403:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 392              		.loc 1 403 5 is_stmt 1 view .LVU103
 403:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 393              		.loc 1 403 26 is_stmt 0 view .LVU104
 394 0090 0226     		movs	r6, #2
 395 0092 0896     		str	r6, [sp, #32]
 404:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 396              		.loc 1 404 5 is_stmt 1 view .LVU105
 405:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 397              		.loc 1 405 5 view .LVU106
 406:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 398              		.loc 1 406 5 view .LVU107
 406:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 399              		.loc 1 406 31 is_stmt 0 view .LVU108
 400 0094 0125     		movs	r5, #1
 401 0096 0B95     		str	r5, [sp, #44]
 407:Core/Src/tim.c **** 
 402              		.loc 1 407 5 is_stmt 1 view .LVU109
 403 0098 07A9     		add	r1, sp, #28
 404 009a 2D48     		ldr	r0, .L30+20
 405              	.LVL12:
 407:Core/Src/tim.c **** 
 406              		.loc 1 407 5 is_stmt 0 view .LVU110
 407 009c FFF7FEFF 		bl	HAL_GPIO_Init
 408              	.LVL13:
 409:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 409              		.loc 1 409 5 is_stmt 1 view .LVU111
 409:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 410              		.loc 1 409 25 is_stmt 0 view .LVU112
 411 00a0 4FF48163 		mov	r3, #1032
 412 00a4 0793     		str	r3, [sp, #28]
 410:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 413              		.loc 1 410 5 is_stmt 1 view .LVU113
 410:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 414              		.loc 1 410 26 is_stmt 0 view .LVU114
 415 00a6 0896     		str	r6, [sp, #32]
 411:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 416              		.loc 1 411 5 is_stmt 1 view .LVU115
 411:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 417              		.loc 1 411 26 is_stmt 0 view .LVU116
 418 00a8 0994     		str	r4, [sp, #36]
 412:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 419              		.loc 1 412 5 is_stmt 1 view .LVU117
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 18


 412:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 420              		.loc 1 412 27 is_stmt 0 view .LVU118
 421 00aa 0A94     		str	r4, [sp, #40]
 413:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 422              		.loc 1 413 5 is_stmt 1 view .LVU119
 413:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 423              		.loc 1 413 31 is_stmt 0 view .LVU120
 424 00ac 0B95     		str	r5, [sp, #44]
 414:Core/Src/tim.c **** 
 425              		.loc 1 414 5 is_stmt 1 view .LVU121
 426 00ae 07A9     		add	r1, sp, #28
 427 00b0 2848     		ldr	r0, .L30+24
 428 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 429              	.LVL14:
 430 00b6 B8E7     		b	.L20
 431              	.LVL15:
 432              	.L28:
 426:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 433              		.loc 1 426 5 view .LVU122
 434              	.LBB10:
 426:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 435              		.loc 1 426 5 view .LVU123
 436 00b8 0025     		movs	r5, #0
 437 00ba 0495     		str	r5, [sp, #16]
 426:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 438              		.loc 1 426 5 view .LVU124
 439 00bc 224B     		ldr	r3, .L30+12
 440 00be 1A6B     		ldr	r2, [r3, #48]
 441 00c0 42F00102 		orr	r2, r2, #1
 442 00c4 1A63     		str	r2, [r3, #48]
 426:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 443              		.loc 1 426 5 view .LVU125
 444 00c6 1A6B     		ldr	r2, [r3, #48]
 445 00c8 02F00102 		and	r2, r2, #1
 446 00cc 0492     		str	r2, [sp, #16]
 426:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 447              		.loc 1 426 5 view .LVU126
 448 00ce 049A     		ldr	r2, [sp, #16]
 449              	.LBE10:
 426:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 450              		.loc 1 426 5 view .LVU127
 427:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 451              		.loc 1 427 5 view .LVU128
 452              	.LBB11:
 427:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 453              		.loc 1 427 5 view .LVU129
 454 00d0 0595     		str	r5, [sp, #20]
 427:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 455              		.loc 1 427 5 view .LVU130
 456 00d2 1A6B     		ldr	r2, [r3, #48]
 457 00d4 42F00202 		orr	r2, r2, #2
 458 00d8 1A63     		str	r2, [r3, #48]
 427:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 459              		.loc 1 427 5 view .LVU131
 460 00da 1B6B     		ldr	r3, [r3, #48]
 461 00dc 03F00203 		and	r3, r3, #2
 462 00e0 0593     		str	r3, [sp, #20]
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 19


 427:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 463              		.loc 1 427 5 view .LVU132
 464 00e2 059B     		ldr	r3, [sp, #20]
 465              	.LBE11:
 427:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 466              		.loc 1 427 5 view .LVU133
 433:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 467              		.loc 1 433 5 view .LVU134
 433:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 468              		.loc 1 433 25 is_stmt 0 view .LVU135
 469 00e4 8023     		movs	r3, #128
 470 00e6 0793     		str	r3, [sp, #28]
 434:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 471              		.loc 1 434 5 is_stmt 1 view .LVU136
 434:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 472              		.loc 1 434 26 is_stmt 0 view .LVU137
 473 00e8 0224     		movs	r4, #2
 474 00ea 0894     		str	r4, [sp, #32]
 435:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 475              		.loc 1 435 5 is_stmt 1 view .LVU138
 436:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 476              		.loc 1 436 5 view .LVU139
 437:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 477              		.loc 1 437 5 view .LVU140
 437:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 478              		.loc 1 437 31 is_stmt 0 view .LVU141
 479 00ec 0B94     		str	r4, [sp, #44]
 438:Core/Src/tim.c **** 
 480              		.loc 1 438 5 is_stmt 1 view .LVU142
 481 00ee 07A9     		add	r1, sp, #28
 482 00f0 1748     		ldr	r0, .L30+20
 483              	.LVL16:
 438:Core/Src/tim.c **** 
 484              		.loc 1 438 5 is_stmt 0 view .LVU143
 485 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 486              	.LVL17:
 440:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 487              		.loc 1 440 5 is_stmt 1 view .LVU144
 440:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 488              		.loc 1 440 25 is_stmt 0 view .LVU145
 489 00f6 1223     		movs	r3, #18
 490 00f8 0793     		str	r3, [sp, #28]
 441:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 491              		.loc 1 441 5 is_stmt 1 view .LVU146
 441:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 492              		.loc 1 441 26 is_stmt 0 view .LVU147
 493 00fa 0894     		str	r4, [sp, #32]
 442:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 494              		.loc 1 442 5 is_stmt 1 view .LVU148
 442:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 495              		.loc 1 442 26 is_stmt 0 view .LVU149
 496 00fc 0995     		str	r5, [sp, #36]
 443:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 497              		.loc 1 443 5 is_stmt 1 view .LVU150
 443:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 498              		.loc 1 443 27 is_stmt 0 view .LVU151
 499 00fe 0A95     		str	r5, [sp, #40]
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 20


 444:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 500              		.loc 1 444 5 is_stmt 1 view .LVU152
 444:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 501              		.loc 1 444 31 is_stmt 0 view .LVU153
 502 0100 0B94     		str	r4, [sp, #44]
 445:Core/Src/tim.c **** 
 503              		.loc 1 445 5 is_stmt 1 view .LVU154
 504 0102 07A9     		add	r1, sp, #28
 505 0104 1348     		ldr	r0, .L30+24
 506 0106 FFF7FEFF 		bl	HAL_GPIO_Init
 507              	.LVL18:
 508 010a 8EE7     		b	.L20
 509              	.LVL19:
 510              	.L29:
 457:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 511              		.loc 1 457 5 view .LVU155
 512              	.LBB12:
 457:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 513              		.loc 1 457 5 view .LVU156
 514 010c 0023     		movs	r3, #0
 515 010e 0693     		str	r3, [sp, #24]
 457:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 516              		.loc 1 457 5 view .LVU157
 517 0110 0D4B     		ldr	r3, .L30+12
 518 0112 1A6B     		ldr	r2, [r3, #48]
 519 0114 42F00802 		orr	r2, r2, #8
 520 0118 1A63     		str	r2, [r3, #48]
 457:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 521              		.loc 1 457 5 view .LVU158
 522 011a 1B6B     		ldr	r3, [r3, #48]
 523 011c 03F00803 		and	r3, r3, #8
 524 0120 0693     		str	r3, [sp, #24]
 457:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 525              		.loc 1 457 5 view .LVU159
 526 0122 069B     		ldr	r3, [sp, #24]
 527              	.LBE12:
 457:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 528              		.loc 1 457 5 view .LVU160
 463:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 529              		.loc 1 463 5 view .LVU161
 463:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 530              		.loc 1 463 25 is_stmt 0 view .LVU162
 531 0124 4FF46043 		mov	r3, #57344
 532 0128 0793     		str	r3, [sp, #28]
 464:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 533              		.loc 1 464 5 is_stmt 1 view .LVU163
 464:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 534              		.loc 1 464 26 is_stmt 0 view .LVU164
 535 012a 0223     		movs	r3, #2
 536 012c 0893     		str	r3, [sp, #32]
 465:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 537              		.loc 1 465 5 is_stmt 1 view .LVU165
 466:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 538              		.loc 1 466 5 view .LVU166
 467:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 539              		.loc 1 467 5 view .LVU167
 467:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 21


 540              		.loc 1 467 31 is_stmt 0 view .LVU168
 541 012e 0B93     		str	r3, [sp, #44]
 468:Core/Src/tim.c **** 
 542              		.loc 1 468 5 is_stmt 1 view .LVU169
 543 0130 07A9     		add	r1, sp, #28
 544 0132 0948     		ldr	r0, .L30+28
 545              	.LVL20:
 468:Core/Src/tim.c **** 
 546              		.loc 1 468 5 is_stmt 0 view .LVU170
 547 0134 FFF7FEFF 		bl	HAL_GPIO_Init
 548              	.LVL21:
 549              		.loc 1 475 1 view .LVU171
 550 0138 77E7     		b	.L20
 551              	.L31:
 552 013a 00BF     		.align	2
 553              	.L30:
 554 013c 00000140 		.word	1073807360
 555 0140 00040040 		.word	1073742848
 556 0144 00080040 		.word	1073743872
 557 0148 00380240 		.word	1073887232
 558 014c 00100240 		.word	1073876992
 559 0150 00000240 		.word	1073872896
 560 0154 00040240 		.word	1073873920
 561 0158 000C0240 		.word	1073875968
 562              		.cfi_endproc
 563              	.LFE245:
 565              		.section	.text.MX_TIM1_Init,"ax",%progbits
 566              		.align	1
 567              		.global	MX_TIM1_Init
 568              		.syntax unified
 569              		.thumb
 570              		.thumb_func
 572              	MX_TIM1_Init:
 573              	.LFB239:
  34:Core/Src/tim.c **** 
 574              		.loc 1 34 1 is_stmt 1 view -0
 575              		.cfi_startproc
 576              		@ args = 0, pretend = 0, frame = 88
 577              		@ frame_needed = 0, uses_anonymous_args = 0
 578 0000 10B5     		push	{r4, lr}
 579              	.LCFI10:
 580              		.cfi_def_cfa_offset 8
 581              		.cfi_offset 4, -8
 582              		.cfi_offset 14, -4
 583 0002 96B0     		sub	sp, sp, #88
 584              	.LCFI11:
 585              		.cfi_def_cfa_offset 96
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 586              		.loc 1 40 3 view .LVU173
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 587              		.loc 1 40 26 is_stmt 0 view .LVU174
 588 0004 0024     		movs	r4, #0
 589 0006 1294     		str	r4, [sp, #72]
 590 0008 1394     		str	r4, [sp, #76]
 591 000a 1494     		str	r4, [sp, #80]
 592 000c 1594     		str	r4, [sp, #84]
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 22


 593              		.loc 1 41 3 is_stmt 1 view .LVU175
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 594              		.loc 1 41 27 is_stmt 0 view .LVU176
 595 000e 1094     		str	r4, [sp, #64]
 596 0010 1194     		str	r4, [sp, #68]
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 597              		.loc 1 42 3 is_stmt 1 view .LVU177
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 598              		.loc 1 42 22 is_stmt 0 view .LVU178
 599 0012 0994     		str	r4, [sp, #36]
 600 0014 0A94     		str	r4, [sp, #40]
 601 0016 0B94     		str	r4, [sp, #44]
 602 0018 0C94     		str	r4, [sp, #48]
 603 001a 0D94     		str	r4, [sp, #52]
 604 001c 0E94     		str	r4, [sp, #56]
 605 001e 0F94     		str	r4, [sp, #60]
  43:Core/Src/tim.c **** 
 606              		.loc 1 43 3 is_stmt 1 view .LVU179
  43:Core/Src/tim.c **** 
 607              		.loc 1 43 34 is_stmt 0 view .LVU180
 608 0020 2022     		movs	r2, #32
 609 0022 2146     		mov	r1, r4
 610 0024 01A8     		add	r0, sp, #4
 611 0026 FFF7FEFF 		bl	memset
 612              	.LVL22:
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 613              		.loc 1 48 3 is_stmt 1 view .LVU181
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 614              		.loc 1 48 18 is_stmt 0 view .LVU182
 615 002a 3B48     		ldr	r0, .L52
 616 002c 3B4B     		ldr	r3, .L52+4
 617 002e 0360     		str	r3, [r0]
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 618              		.loc 1 49 3 is_stmt 1 view .LVU183
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 619              		.loc 1 49 24 is_stmt 0 view .LVU184
 620 0030 4460     		str	r4, [r0, #4]
  50:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 621              		.loc 1 50 3 is_stmt 1 view .LVU185
  50:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 622              		.loc 1 50 26 is_stmt 0 view .LVU186
 623 0032 8460     		str	r4, [r0, #8]
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 624              		.loc 1 51 3 is_stmt 1 view .LVU187
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 625              		.loc 1 51 21 is_stmt 0 view .LVU188
 626 0034 4FF6FF73 		movw	r3, #65535
 627 0038 C360     		str	r3, [r0, #12]
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 628              		.loc 1 52 3 is_stmt 1 view .LVU189
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 629              		.loc 1 52 28 is_stmt 0 view .LVU190
 630 003a 0461     		str	r4, [r0, #16]
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 631              		.loc 1 53 3 is_stmt 1 view .LVU191
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 632              		.loc 1 53 32 is_stmt 0 view .LVU192
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 23


 633 003c 4461     		str	r4, [r0, #20]
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 634              		.loc 1 54 3 is_stmt 1 view .LVU193
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 635              		.loc 1 54 32 is_stmt 0 view .LVU194
 636 003e 8461     		str	r4, [r0, #24]
  55:Core/Src/tim.c ****   {
 637              		.loc 1 55 3 is_stmt 1 view .LVU195
  55:Core/Src/tim.c ****   {
 638              		.loc 1 55 7 is_stmt 0 view .LVU196
 639 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 640              	.LVL23:
  55:Core/Src/tim.c ****   {
 641              		.loc 1 55 6 discriminator 1 view .LVU197
 642 0044 0028     		cmp	r0, #0
 643 0046 4BD1     		bne	.L43
 644              	.L33:
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 645              		.loc 1 59 3 is_stmt 1 view .LVU198
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 646              		.loc 1 59 34 is_stmt 0 view .LVU199
 647 0048 4FF48053 		mov	r3, #4096
 648 004c 1293     		str	r3, [sp, #72]
  60:Core/Src/tim.c ****   {
 649              		.loc 1 60 3 is_stmt 1 view .LVU200
  60:Core/Src/tim.c ****   {
 650              		.loc 1 60 7 is_stmt 0 view .LVU201
 651 004e 12A9     		add	r1, sp, #72
 652 0050 3148     		ldr	r0, .L52
 653 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 654              	.LVL24:
  60:Core/Src/tim.c ****   {
 655              		.loc 1 60 6 discriminator 1 view .LVU202
 656 0056 0028     		cmp	r0, #0
 657 0058 45D1     		bne	.L44
 658              	.L34:
  64:Core/Src/tim.c ****   {
 659              		.loc 1 64 3 is_stmt 1 view .LVU203
  64:Core/Src/tim.c ****   {
 660              		.loc 1 64 7 is_stmt 0 view .LVU204
 661 005a 2F48     		ldr	r0, .L52
 662 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 663              	.LVL25:
  64:Core/Src/tim.c ****   {
 664              		.loc 1 64 6 discriminator 1 view .LVU205
 665 0060 0028     		cmp	r0, #0
 666 0062 43D1     		bne	.L45
 667              	.L35:
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 668              		.loc 1 68 3 is_stmt 1 view .LVU206
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 669              		.loc 1 68 37 is_stmt 0 view .LVU207
 670 0064 0023     		movs	r3, #0
 671 0066 1093     		str	r3, [sp, #64]
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 672              		.loc 1 69 3 is_stmt 1 view .LVU208
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 24


 673              		.loc 1 69 33 is_stmt 0 view .LVU209
 674 0068 1193     		str	r3, [sp, #68]
  70:Core/Src/tim.c ****   {
 675              		.loc 1 70 3 is_stmt 1 view .LVU210
  70:Core/Src/tim.c ****   {
 676              		.loc 1 70 7 is_stmt 0 view .LVU211
 677 006a 10A9     		add	r1, sp, #64
 678 006c 2A48     		ldr	r0, .L52
 679 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 680              	.LVL26:
  70:Core/Src/tim.c ****   {
 681              		.loc 1 70 6 discriminator 1 view .LVU212
 682 0072 0028     		cmp	r0, #0
 683 0074 3DD1     		bne	.L46
 684              	.L36:
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 685              		.loc 1 74 3 is_stmt 1 view .LVU213
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 686              		.loc 1 74 20 is_stmt 0 view .LVU214
 687 0076 6023     		movs	r3, #96
 688 0078 0993     		str	r3, [sp, #36]
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 689              		.loc 1 75 3 is_stmt 1 view .LVU215
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 690              		.loc 1 75 19 is_stmt 0 view .LVU216
 691 007a 0022     		movs	r2, #0
 692 007c 0A92     		str	r2, [sp, #40]
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 693              		.loc 1 76 3 is_stmt 1 view .LVU217
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 694              		.loc 1 76 24 is_stmt 0 view .LVU218
 695 007e 0B92     		str	r2, [sp, #44]
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 696              		.loc 1 77 3 is_stmt 1 view .LVU219
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 697              		.loc 1 77 25 is_stmt 0 view .LVU220
 698 0080 0C92     		str	r2, [sp, #48]
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 699              		.loc 1 78 3 is_stmt 1 view .LVU221
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 700              		.loc 1 78 24 is_stmt 0 view .LVU222
 701 0082 0D92     		str	r2, [sp, #52]
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 702              		.loc 1 79 3 is_stmt 1 view .LVU223
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 703              		.loc 1 79 25 is_stmt 0 view .LVU224
 704 0084 0E92     		str	r2, [sp, #56]
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 705              		.loc 1 80 3 is_stmt 1 view .LVU225
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 706              		.loc 1 80 26 is_stmt 0 view .LVU226
 707 0086 0F92     		str	r2, [sp, #60]
  81:Core/Src/tim.c ****   {
 708              		.loc 1 81 3 is_stmt 1 view .LVU227
  81:Core/Src/tim.c ****   {
 709              		.loc 1 81 7 is_stmt 0 view .LVU228
 710 0088 09A9     		add	r1, sp, #36
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 25


 711 008a 2348     		ldr	r0, .L52
 712 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 713              	.LVL27:
  81:Core/Src/tim.c ****   {
 714              		.loc 1 81 6 discriminator 1 view .LVU229
 715 0090 0028     		cmp	r0, #0
 716 0092 31D1     		bne	.L47
 717              	.L37:
  85:Core/Src/tim.c ****   {
 718              		.loc 1 85 3 is_stmt 1 view .LVU230
  85:Core/Src/tim.c ****   {
 719              		.loc 1 85 7 is_stmt 0 view .LVU231
 720 0094 0422     		movs	r2, #4
 721 0096 09A9     		add	r1, sp, #36
 722 0098 1F48     		ldr	r0, .L52
 723 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 724              	.LVL28:
  85:Core/Src/tim.c ****   {
 725              		.loc 1 85 6 discriminator 1 view .LVU232
 726 009e 70BB     		cbnz	r0, .L48
 727              	.L38:
  89:Core/Src/tim.c ****   {
 728              		.loc 1 89 3 is_stmt 1 view .LVU233
  89:Core/Src/tim.c ****   {
 729              		.loc 1 89 7 is_stmt 0 view .LVU234
 730 00a0 0822     		movs	r2, #8
 731 00a2 09A9     		add	r1, sp, #36
 732 00a4 1C48     		ldr	r0, .L52
 733 00a6 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 734              	.LVL29:
  89:Core/Src/tim.c ****   {
 735              		.loc 1 89 6 discriminator 1 view .LVU235
 736 00aa 58BB     		cbnz	r0, .L49
 737              	.L39:
  93:Core/Src/tim.c ****   {
 738              		.loc 1 93 3 is_stmt 1 view .LVU236
  93:Core/Src/tim.c ****   {
 739              		.loc 1 93 7 is_stmt 0 view .LVU237
 740 00ac 0C22     		movs	r2, #12
 741 00ae 09A9     		add	r1, sp, #36
 742 00b0 1948     		ldr	r0, .L52
 743 00b2 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 744              	.LVL30:
  93:Core/Src/tim.c ****   {
 745              		.loc 1 93 6 discriminator 1 view .LVU238
 746 00b6 40BB     		cbnz	r0, .L50
 747              	.L40:
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 748              		.loc 1 97 3 is_stmt 1 view .LVU239
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 749              		.loc 1 97 40 is_stmt 0 view .LVU240
 750 00b8 0023     		movs	r3, #0
 751 00ba 0193     		str	r3, [sp, #4]
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 752              		.loc 1 98 3 is_stmt 1 view .LVU241
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 753              		.loc 1 98 41 is_stmt 0 view .LVU242
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 26


 754 00bc 0293     		str	r3, [sp, #8]
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 755              		.loc 1 99 3 is_stmt 1 view .LVU243
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 756              		.loc 1 99 34 is_stmt 0 view .LVU244
 757 00be 0393     		str	r3, [sp, #12]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 758              		.loc 1 100 3 is_stmt 1 view .LVU245
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 759              		.loc 1 100 33 is_stmt 0 view .LVU246
 760 00c0 0493     		str	r3, [sp, #16]
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 761              		.loc 1 101 3 is_stmt 1 view .LVU247
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 762              		.loc 1 101 35 is_stmt 0 view .LVU248
 763 00c2 0593     		str	r3, [sp, #20]
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 764              		.loc 1 102 3 is_stmt 1 view .LVU249
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 765              		.loc 1 102 38 is_stmt 0 view .LVU250
 766 00c4 4FF40052 		mov	r2, #8192
 767 00c8 0692     		str	r2, [sp, #24]
 103:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 768              		.loc 1 103 3 is_stmt 1 view .LVU251
 103:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 769              		.loc 1 103 40 is_stmt 0 view .LVU252
 770 00ca 0893     		str	r3, [sp, #32]
 104:Core/Src/tim.c ****   {
 771              		.loc 1 104 3 is_stmt 1 view .LVU253
 104:Core/Src/tim.c ****   {
 772              		.loc 1 104 7 is_stmt 0 view .LVU254
 773 00cc 01A9     		add	r1, sp, #4
 774 00ce 1248     		ldr	r0, .L52
 775 00d0 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 776              	.LVL31:
 104:Core/Src/tim.c ****   {
 777              		.loc 1 104 6 discriminator 1 view .LVU255
 778 00d4 E0B9     		cbnz	r0, .L51
 779              	.L41:
 111:Core/Src/tim.c **** 
 780              		.loc 1 111 3 is_stmt 1 view .LVU256
 781 00d6 1048     		ldr	r0, .L52
 782 00d8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 783              	.LVL32:
 113:Core/Src/tim.c **** /* TIM2 init function */
 784              		.loc 1 113 1 is_stmt 0 view .LVU257
 785 00dc 16B0     		add	sp, sp, #88
 786              	.LCFI12:
 787              		.cfi_remember_state
 788              		.cfi_def_cfa_offset 8
 789              		@ sp needed
 790 00de 10BD     		pop	{r4, pc}
 791              	.L43:
 792              	.LCFI13:
 793              		.cfi_restore_state
  57:Core/Src/tim.c ****   }
 794              		.loc 1 57 5 is_stmt 1 view .LVU258
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 27


 795 00e0 FFF7FEFF 		bl	Error_Handler
 796              	.LVL33:
 797 00e4 B0E7     		b	.L33
 798              	.L44:
  62:Core/Src/tim.c ****   }
 799              		.loc 1 62 5 view .LVU259
 800 00e6 FFF7FEFF 		bl	Error_Handler
 801              	.LVL34:
 802 00ea B6E7     		b	.L34
 803              	.L45:
  66:Core/Src/tim.c ****   }
 804              		.loc 1 66 5 view .LVU260
 805 00ec FFF7FEFF 		bl	Error_Handler
 806              	.LVL35:
 807 00f0 B8E7     		b	.L35
 808              	.L46:
  72:Core/Src/tim.c ****   }
 809              		.loc 1 72 5 view .LVU261
 810 00f2 FFF7FEFF 		bl	Error_Handler
 811              	.LVL36:
 812 00f6 BEE7     		b	.L36
 813              	.L47:
  83:Core/Src/tim.c ****   }
 814              		.loc 1 83 5 view .LVU262
 815 00f8 FFF7FEFF 		bl	Error_Handler
 816              	.LVL37:
 817 00fc CAE7     		b	.L37
 818              	.L48:
  87:Core/Src/tim.c ****   }
 819              		.loc 1 87 5 view .LVU263
 820 00fe FFF7FEFF 		bl	Error_Handler
 821              	.LVL38:
 822 0102 CDE7     		b	.L38
 823              	.L49:
  91:Core/Src/tim.c ****   }
 824              		.loc 1 91 5 view .LVU264
 825 0104 FFF7FEFF 		bl	Error_Handler
 826              	.LVL39:
 827 0108 D0E7     		b	.L39
 828              	.L50:
  95:Core/Src/tim.c ****   }
 829              		.loc 1 95 5 view .LVU265
 830 010a FFF7FEFF 		bl	Error_Handler
 831              	.LVL40:
 832 010e D3E7     		b	.L40
 833              	.L51:
 106:Core/Src/tim.c ****   }
 834              		.loc 1 106 5 view .LVU266
 835 0110 FFF7FEFF 		bl	Error_Handler
 836              	.LVL41:
 837 0114 DFE7     		b	.L41
 838              	.L53:
 839 0116 00BF     		.align	2
 840              	.L52:
 841 0118 00000000 		.word	htim1
 842 011c 00000140 		.word	1073807360
 843              		.cfi_endproc
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 28


 844              	.LFE239:
 846              		.section	.text.MX_TIM2_Init,"ax",%progbits
 847              		.align	1
 848              		.global	MX_TIM2_Init
 849              		.syntax unified
 850              		.thumb
 851              		.thumb_func
 853              	MX_TIM2_Init:
 854              	.LFB240:
 116:Core/Src/tim.c **** 
 855              		.loc 1 116 1 view -0
 856              		.cfi_startproc
 857              		@ args = 0, pretend = 0, frame = 56
 858              		@ frame_needed = 0, uses_anonymous_args = 0
 859 0000 00B5     		push	{lr}
 860              	.LCFI14:
 861              		.cfi_def_cfa_offset 4
 862              		.cfi_offset 14, -4
 863 0002 8FB0     		sub	sp, sp, #60
 864              	.LCFI15:
 865              		.cfi_def_cfa_offset 64
 122:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 866              		.loc 1 122 3 view .LVU268
 122:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 867              		.loc 1 122 26 is_stmt 0 view .LVU269
 868 0004 0023     		movs	r3, #0
 869 0006 0A93     		str	r3, [sp, #40]
 870 0008 0B93     		str	r3, [sp, #44]
 871 000a 0C93     		str	r3, [sp, #48]
 872 000c 0D93     		str	r3, [sp, #52]
 123:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 873              		.loc 1 123 3 is_stmt 1 view .LVU270
 123:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 874              		.loc 1 123 27 is_stmt 0 view .LVU271
 875 000e 0893     		str	r3, [sp, #32]
 876 0010 0993     		str	r3, [sp, #36]
 124:Core/Src/tim.c **** 
 877              		.loc 1 124 3 is_stmt 1 view .LVU272
 124:Core/Src/tim.c **** 
 878              		.loc 1 124 22 is_stmt 0 view .LVU273
 879 0012 0193     		str	r3, [sp, #4]
 880 0014 0293     		str	r3, [sp, #8]
 881 0016 0393     		str	r3, [sp, #12]
 882 0018 0493     		str	r3, [sp, #16]
 883 001a 0593     		str	r3, [sp, #20]
 884 001c 0693     		str	r3, [sp, #24]
 885 001e 0793     		str	r3, [sp, #28]
 129:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 886              		.loc 1 129 3 is_stmt 1 view .LVU274
 129:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 887              		.loc 1 129 18 is_stmt 0 view .LVU275
 888 0020 3048     		ldr	r0, .L72
 889 0022 4FF08042 		mov	r2, #1073741824
 890 0026 0260     		str	r2, [r0]
 130:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 891              		.loc 1 130 3 is_stmt 1 view .LVU276
 130:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 29


 892              		.loc 1 130 24 is_stmt 0 view .LVU277
 893 0028 4360     		str	r3, [r0, #4]
 131:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
 894              		.loc 1 131 3 is_stmt 1 view .LVU278
 131:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
 895              		.loc 1 131 26 is_stmt 0 view .LVU279
 896 002a 8360     		str	r3, [r0, #8]
 132:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 897              		.loc 1 132 3 is_stmt 1 view .LVU280
 132:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 898              		.loc 1 132 21 is_stmt 0 view .LVU281
 899 002c 4FF0FF32 		mov	r2, #-1
 900 0030 C260     		str	r2, [r0, #12]
 133:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 901              		.loc 1 133 3 is_stmt 1 view .LVU282
 133:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 902              		.loc 1 133 28 is_stmt 0 view .LVU283
 903 0032 0361     		str	r3, [r0, #16]
 134:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 904              		.loc 1 134 3 is_stmt 1 view .LVU284
 134:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 905              		.loc 1 134 32 is_stmt 0 view .LVU285
 906 0034 8361     		str	r3, [r0, #24]
 135:Core/Src/tim.c ****   {
 907              		.loc 1 135 3 is_stmt 1 view .LVU286
 135:Core/Src/tim.c ****   {
 908              		.loc 1 135 7 is_stmt 0 view .LVU287
 909 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 910              	.LVL42:
 135:Core/Src/tim.c ****   {
 911              		.loc 1 135 6 discriminator 1 view .LVU288
 912 003a 0028     		cmp	r0, #0
 913 003c 39D1     		bne	.L64
 914              	.L55:
 139:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 915              		.loc 1 139 3 is_stmt 1 view .LVU289
 139:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 916              		.loc 1 139 34 is_stmt 0 view .LVU290
 917 003e 4FF48053 		mov	r3, #4096
 918 0042 0A93     		str	r3, [sp, #40]
 140:Core/Src/tim.c ****   {
 919              		.loc 1 140 3 is_stmt 1 view .LVU291
 140:Core/Src/tim.c ****   {
 920              		.loc 1 140 7 is_stmt 0 view .LVU292
 921 0044 0AA9     		add	r1, sp, #40
 922 0046 2748     		ldr	r0, .L72
 923 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 924              	.LVL43:
 140:Core/Src/tim.c ****   {
 925              		.loc 1 140 6 discriminator 1 view .LVU293
 926 004c 0028     		cmp	r0, #0
 927 004e 33D1     		bne	.L65
 928              	.L56:
 144:Core/Src/tim.c ****   {
 929              		.loc 1 144 3 is_stmt 1 view .LVU294
 144:Core/Src/tim.c ****   {
 930              		.loc 1 144 7 is_stmt 0 view .LVU295
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 30


 931 0050 2448     		ldr	r0, .L72
 932 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 933              	.LVL44:
 144:Core/Src/tim.c ****   {
 934              		.loc 1 144 6 discriminator 1 view .LVU296
 935 0056 0028     		cmp	r0, #0
 936 0058 31D1     		bne	.L66
 937              	.L57:
 148:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 938              		.loc 1 148 3 is_stmt 1 view .LVU297
 148:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 939              		.loc 1 148 37 is_stmt 0 view .LVU298
 940 005a 0023     		movs	r3, #0
 941 005c 0893     		str	r3, [sp, #32]
 149:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 942              		.loc 1 149 3 is_stmt 1 view .LVU299
 149:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 943              		.loc 1 149 33 is_stmt 0 view .LVU300
 944 005e 0993     		str	r3, [sp, #36]
 150:Core/Src/tim.c ****   {
 945              		.loc 1 150 3 is_stmt 1 view .LVU301
 150:Core/Src/tim.c ****   {
 946              		.loc 1 150 7 is_stmt 0 view .LVU302
 947 0060 08A9     		add	r1, sp, #32
 948 0062 2048     		ldr	r0, .L72
 949 0064 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 950              	.LVL45:
 150:Core/Src/tim.c ****   {
 951              		.loc 1 150 6 discriminator 1 view .LVU303
 952 0068 60BB     		cbnz	r0, .L67
 953              	.L58:
 154:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 954              		.loc 1 154 3 is_stmt 1 view .LVU304
 154:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 955              		.loc 1 154 20 is_stmt 0 view .LVU305
 956 006a 6023     		movs	r3, #96
 957 006c 0193     		str	r3, [sp, #4]
 155:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 958              		.loc 1 155 3 is_stmt 1 view .LVU306
 155:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 959              		.loc 1 155 19 is_stmt 0 view .LVU307
 960 006e 0022     		movs	r2, #0
 961 0070 0292     		str	r2, [sp, #8]
 156:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 962              		.loc 1 156 3 is_stmt 1 view .LVU308
 156:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 963              		.loc 1 156 24 is_stmt 0 view .LVU309
 964 0072 0392     		str	r2, [sp, #12]
 157:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 965              		.loc 1 157 3 is_stmt 1 view .LVU310
 157:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 966              		.loc 1 157 24 is_stmt 0 view .LVU311
 967 0074 0592     		str	r2, [sp, #20]
 158:Core/Src/tim.c ****   {
 968              		.loc 1 158 3 is_stmt 1 view .LVU312
 158:Core/Src/tim.c ****   {
 969              		.loc 1 158 7 is_stmt 0 view .LVU313
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 31


 970 0076 01A9     		add	r1, sp, #4
 971 0078 1A48     		ldr	r0, .L72
 972 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 973              	.LVL46:
 158:Core/Src/tim.c ****   {
 974              		.loc 1 158 6 discriminator 1 view .LVU314
 975 007e 20BB     		cbnz	r0, .L68
 976              	.L59:
 162:Core/Src/tim.c ****   {
 977              		.loc 1 162 3 is_stmt 1 view .LVU315
 162:Core/Src/tim.c ****   {
 978              		.loc 1 162 7 is_stmt 0 view .LVU316
 979 0080 0422     		movs	r2, #4
 980 0082 0DEB0201 		add	r1, sp, r2
 981 0086 1748     		ldr	r0, .L72
 982 0088 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 983              	.LVL47:
 162:Core/Src/tim.c ****   {
 984              		.loc 1 162 6 discriminator 1 view .LVU317
 985 008c 00BB     		cbnz	r0, .L69
 986              	.L60:
 166:Core/Src/tim.c ****   {
 987              		.loc 1 166 3 is_stmt 1 view .LVU318
 166:Core/Src/tim.c ****   {
 988              		.loc 1 166 7 is_stmt 0 view .LVU319
 989 008e 0822     		movs	r2, #8
 990 0090 01A9     		add	r1, sp, #4
 991 0092 1448     		ldr	r0, .L72
 992 0094 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 993              	.LVL48:
 166:Core/Src/tim.c ****   {
 994              		.loc 1 166 6 discriminator 1 view .LVU320
 995 0098 E8B9     		cbnz	r0, .L70
 996              	.L61:
 170:Core/Src/tim.c ****   {
 997              		.loc 1 170 3 is_stmt 1 view .LVU321
 170:Core/Src/tim.c ****   {
 998              		.loc 1 170 7 is_stmt 0 view .LVU322
 999 009a 0C22     		movs	r2, #12
 1000 009c 01A9     		add	r1, sp, #4
 1001 009e 1148     		ldr	r0, .L72
 1002 00a0 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1003              	.LVL49:
 170:Core/Src/tim.c ****   {
 1004              		.loc 1 170 6 discriminator 1 view .LVU323
 1005 00a4 D0B9     		cbnz	r0, .L71
 1006              	.L62:
 177:Core/Src/tim.c **** 
 1007              		.loc 1 177 3 is_stmt 1 view .LVU324
 1008 00a6 0F48     		ldr	r0, .L72
 1009 00a8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1010              	.LVL50:
 179:Core/Src/tim.c **** /* TIM3 init function */
 1011              		.loc 1 179 1 is_stmt 0 view .LVU325
 1012 00ac 0FB0     		add	sp, sp, #60
 1013              	.LCFI16:
 1014              		.cfi_remember_state
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 32


 1015              		.cfi_def_cfa_offset 4
 1016              		@ sp needed
 1017 00ae 5DF804FB 		ldr	pc, [sp], #4
 1018              	.L64:
 1019              	.LCFI17:
 1020              		.cfi_restore_state
 137:Core/Src/tim.c ****   }
 1021              		.loc 1 137 5 is_stmt 1 view .LVU326
 1022 00b2 FFF7FEFF 		bl	Error_Handler
 1023              	.LVL51:
 1024 00b6 C2E7     		b	.L55
 1025              	.L65:
 142:Core/Src/tim.c ****   }
 1026              		.loc 1 142 5 view .LVU327
 1027 00b8 FFF7FEFF 		bl	Error_Handler
 1028              	.LVL52:
 1029 00bc C8E7     		b	.L56
 1030              	.L66:
 146:Core/Src/tim.c ****   }
 1031              		.loc 1 146 5 view .LVU328
 1032 00be FFF7FEFF 		bl	Error_Handler
 1033              	.LVL53:
 1034 00c2 CAE7     		b	.L57
 1035              	.L67:
 152:Core/Src/tim.c ****   }
 1036              		.loc 1 152 5 view .LVU329
 1037 00c4 FFF7FEFF 		bl	Error_Handler
 1038              	.LVL54:
 1039 00c8 CFE7     		b	.L58
 1040              	.L68:
 160:Core/Src/tim.c ****   }
 1041              		.loc 1 160 5 view .LVU330
 1042 00ca FFF7FEFF 		bl	Error_Handler
 1043              	.LVL55:
 1044 00ce D7E7     		b	.L59
 1045              	.L69:
 164:Core/Src/tim.c ****   }
 1046              		.loc 1 164 5 view .LVU331
 1047 00d0 FFF7FEFF 		bl	Error_Handler
 1048              	.LVL56:
 1049 00d4 DBE7     		b	.L60
 1050              	.L70:
 168:Core/Src/tim.c ****   }
 1051              		.loc 1 168 5 view .LVU332
 1052 00d6 FFF7FEFF 		bl	Error_Handler
 1053              	.LVL57:
 1054 00da DEE7     		b	.L61
 1055              	.L71:
 172:Core/Src/tim.c ****   }
 1056              		.loc 1 172 5 view .LVU333
 1057 00dc FFF7FEFF 		bl	Error_Handler
 1058              	.LVL58:
 1059 00e0 E1E7     		b	.L62
 1060              	.L73:
 1061 00e2 00BF     		.align	2
 1062              	.L72:
 1063 00e4 00000000 		.word	htim2
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 33


 1064              		.cfi_endproc
 1065              	.LFE240:
 1067              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1068              		.align	1
 1069              		.global	MX_TIM3_Init
 1070              		.syntax unified
 1071              		.thumb
 1072              		.thumb_func
 1074              	MX_TIM3_Init:
 1075              	.LFB241:
 182:Core/Src/tim.c **** 
 1076              		.loc 1 182 1 view -0
 1077              		.cfi_startproc
 1078              		@ args = 0, pretend = 0, frame = 40
 1079              		@ frame_needed = 0, uses_anonymous_args = 0
 1080 0000 00B5     		push	{lr}
 1081              	.LCFI18:
 1082              		.cfi_def_cfa_offset 4
 1083              		.cfi_offset 14, -4
 1084 0002 8BB0     		sub	sp, sp, #44
 1085              	.LCFI19:
 1086              		.cfi_def_cfa_offset 48
 188:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1087              		.loc 1 188 3 view .LVU335
 188:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1088              		.loc 1 188 27 is_stmt 0 view .LVU336
 1089 0004 0023     		movs	r3, #0
 1090 0006 0893     		str	r3, [sp, #32]
 1091 0008 0993     		str	r3, [sp, #36]
 189:Core/Src/tim.c **** 
 1092              		.loc 1 189 3 is_stmt 1 view .LVU337
 189:Core/Src/tim.c **** 
 1093              		.loc 1 189 22 is_stmt 0 view .LVU338
 1094 000a 0193     		str	r3, [sp, #4]
 1095 000c 0293     		str	r3, [sp, #8]
 1096 000e 0393     		str	r3, [sp, #12]
 1097 0010 0493     		str	r3, [sp, #16]
 1098 0012 0593     		str	r3, [sp, #20]
 1099 0014 0693     		str	r3, [sp, #24]
 1100 0016 0793     		str	r3, [sp, #28]
 194:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 1101              		.loc 1 194 3 is_stmt 1 view .LVU339
 194:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 1102              		.loc 1 194 18 is_stmt 0 view .LVU340
 1103 0018 2048     		ldr	r0, .L86
 1104 001a 214A     		ldr	r2, .L86+4
 1105 001c 0260     		str	r2, [r0]
 195:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1106              		.loc 1 195 3 is_stmt 1 view .LVU341
 195:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1107              		.loc 1 195 24 is_stmt 0 view .LVU342
 1108 001e 4360     		str	r3, [r0, #4]
 196:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 1109              		.loc 1 196 3 is_stmt 1 view .LVU343
 196:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 1110              		.loc 1 196 26 is_stmt 0 view .LVU344
 1111 0020 8360     		str	r3, [r0, #8]
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 34


 197:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1112              		.loc 1 197 3 is_stmt 1 view .LVU345
 197:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1113              		.loc 1 197 21 is_stmt 0 view .LVU346
 1114 0022 4FF6FF72 		movw	r2, #65535
 1115 0026 C260     		str	r2, [r0, #12]
 198:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1116              		.loc 1 198 3 is_stmt 1 view .LVU347
 198:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1117              		.loc 1 198 28 is_stmt 0 view .LVU348
 1118 0028 0361     		str	r3, [r0, #16]
 199:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 1119              		.loc 1 199 3 is_stmt 1 view .LVU349
 199:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 1120              		.loc 1 199 32 is_stmt 0 view .LVU350
 1121 002a 8361     		str	r3, [r0, #24]
 200:Core/Src/tim.c ****   {
 1122              		.loc 1 200 3 is_stmt 1 view .LVU351
 200:Core/Src/tim.c ****   {
 1123              		.loc 1 200 7 is_stmt 0 view .LVU352
 1124 002c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1125              	.LVL59:
 200:Core/Src/tim.c ****   {
 1126              		.loc 1 200 6 discriminator 1 view .LVU353
 1127 0030 28BB     		cbnz	r0, .L81
 1128              	.L75:
 204:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1129              		.loc 1 204 3 is_stmt 1 view .LVU354
 204:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1130              		.loc 1 204 37 is_stmt 0 view .LVU355
 1131 0032 0023     		movs	r3, #0
 1132 0034 0893     		str	r3, [sp, #32]
 205:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1133              		.loc 1 205 3 is_stmt 1 view .LVU356
 205:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1134              		.loc 1 205 33 is_stmt 0 view .LVU357
 1135 0036 0993     		str	r3, [sp, #36]
 206:Core/Src/tim.c ****   {
 1136              		.loc 1 206 3 is_stmt 1 view .LVU358
 206:Core/Src/tim.c ****   {
 1137              		.loc 1 206 7 is_stmt 0 view .LVU359
 1138 0038 08A9     		add	r1, sp, #32
 1139 003a 1848     		ldr	r0, .L86
 1140 003c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1141              	.LVL60:
 206:Core/Src/tim.c ****   {
 1142              		.loc 1 206 6 discriminator 1 view .LVU360
 1143 0040 00BB     		cbnz	r0, .L82
 1144              	.L76:
 210:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1145              		.loc 1 210 3 is_stmt 1 view .LVU361
 210:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1146              		.loc 1 210 20 is_stmt 0 view .LVU362
 1147 0042 6023     		movs	r3, #96
 1148 0044 0193     		str	r3, [sp, #4]
 211:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1149              		.loc 1 211 3 is_stmt 1 view .LVU363
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 35


 211:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1150              		.loc 1 211 19 is_stmt 0 view .LVU364
 1151 0046 0022     		movs	r2, #0
 1152 0048 0292     		str	r2, [sp, #8]
 212:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1153              		.loc 1 212 3 is_stmt 1 view .LVU365
 212:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1154              		.loc 1 212 24 is_stmt 0 view .LVU366
 1155 004a 0392     		str	r2, [sp, #12]
 213:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1156              		.loc 1 213 3 is_stmt 1 view .LVU367
 213:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1157              		.loc 1 213 24 is_stmt 0 view .LVU368
 1158 004c 0592     		str	r2, [sp, #20]
 214:Core/Src/tim.c ****   {
 1159              		.loc 1 214 3 is_stmt 1 view .LVU369
 214:Core/Src/tim.c ****   {
 1160              		.loc 1 214 7 is_stmt 0 view .LVU370
 1161 004e 01A9     		add	r1, sp, #4
 1162 0050 1248     		ldr	r0, .L86
 1163 0052 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1164              	.LVL61:
 214:Core/Src/tim.c ****   {
 1165              		.loc 1 214 6 discriminator 1 view .LVU371
 1166 0056 C0B9     		cbnz	r0, .L83
 1167              	.L77:
 218:Core/Src/tim.c ****   {
 1168              		.loc 1 218 3 is_stmt 1 view .LVU372
 218:Core/Src/tim.c ****   {
 1169              		.loc 1 218 7 is_stmt 0 view .LVU373
 1170 0058 0422     		movs	r2, #4
 1171 005a 0DEB0201 		add	r1, sp, r2
 1172 005e 0F48     		ldr	r0, .L86
 1173 0060 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1174              	.LVL62:
 218:Core/Src/tim.c ****   {
 1175              		.loc 1 218 6 discriminator 1 view .LVU374
 1176 0064 A0B9     		cbnz	r0, .L84
 1177              	.L78:
 222:Core/Src/tim.c ****   {
 1178              		.loc 1 222 3 is_stmt 1 view .LVU375
 222:Core/Src/tim.c ****   {
 1179              		.loc 1 222 7 is_stmt 0 view .LVU376
 1180 0066 0C22     		movs	r2, #12
 1181 0068 01A9     		add	r1, sp, #4
 1182 006a 0C48     		ldr	r0, .L86
 1183 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1184              	.LVL63:
 222:Core/Src/tim.c ****   {
 1185              		.loc 1 222 6 discriminator 1 view .LVU377
 1186 0070 88B9     		cbnz	r0, .L85
 1187              	.L79:
 229:Core/Src/tim.c **** 
 1188              		.loc 1 229 3 is_stmt 1 view .LVU378
 1189 0072 0A48     		ldr	r0, .L86
 1190 0074 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1191              	.LVL64:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 36


 231:Core/Src/tim.c **** /* TIM4 init function */
 1192              		.loc 1 231 1 is_stmt 0 view .LVU379
 1193 0078 0BB0     		add	sp, sp, #44
 1194              	.LCFI20:
 1195              		.cfi_remember_state
 1196              		.cfi_def_cfa_offset 4
 1197              		@ sp needed
 1198 007a 5DF804FB 		ldr	pc, [sp], #4
 1199              	.L81:
 1200              	.LCFI21:
 1201              		.cfi_restore_state
 202:Core/Src/tim.c ****   }
 1202              		.loc 1 202 5 is_stmt 1 view .LVU380
 1203 007e FFF7FEFF 		bl	Error_Handler
 1204              	.LVL65:
 1205 0082 D6E7     		b	.L75
 1206              	.L82:
 208:Core/Src/tim.c ****   }
 1207              		.loc 1 208 5 view .LVU381
 1208 0084 FFF7FEFF 		bl	Error_Handler
 1209              	.LVL66:
 1210 0088 DBE7     		b	.L76
 1211              	.L83:
 216:Core/Src/tim.c ****   }
 1212              		.loc 1 216 5 view .LVU382
 1213 008a FFF7FEFF 		bl	Error_Handler
 1214              	.LVL67:
 1215 008e E3E7     		b	.L77
 1216              	.L84:
 220:Core/Src/tim.c ****   }
 1217              		.loc 1 220 5 view .LVU383
 1218 0090 FFF7FEFF 		bl	Error_Handler
 1219              	.LVL68:
 1220 0094 E7E7     		b	.L78
 1221              	.L85:
 224:Core/Src/tim.c ****   }
 1222              		.loc 1 224 5 view .LVU384
 1223 0096 FFF7FEFF 		bl	Error_Handler
 1224              	.LVL69:
 1225 009a EAE7     		b	.L79
 1226              	.L87:
 1227              		.align	2
 1228              	.L86:
 1229 009c 00000000 		.word	htim3
 1230 00a0 00040040 		.word	1073742848
 1231              		.cfi_endproc
 1232              	.LFE241:
 1234              		.section	.text.MX_TIM4_Init,"ax",%progbits
 1235              		.align	1
 1236              		.global	MX_TIM4_Init
 1237              		.syntax unified
 1238              		.thumb
 1239              		.thumb_func
 1241              	MX_TIM4_Init:
 1242              	.LFB242:
 234:Core/Src/tim.c **** 
 1243              		.loc 1 234 1 view -0
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 37


 1244              		.cfi_startproc
 1245              		@ args = 0, pretend = 0, frame = 56
 1246              		@ frame_needed = 0, uses_anonymous_args = 0
 1247 0000 00B5     		push	{lr}
 1248              	.LCFI22:
 1249              		.cfi_def_cfa_offset 4
 1250              		.cfi_offset 14, -4
 1251 0002 8FB0     		sub	sp, sp, #60
 1252              	.LCFI23:
 1253              		.cfi_def_cfa_offset 64
 240:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1254              		.loc 1 240 3 view .LVU386
 240:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1255              		.loc 1 240 26 is_stmt 0 view .LVU387
 1256 0004 0023     		movs	r3, #0
 1257 0006 0A93     		str	r3, [sp, #40]
 1258 0008 0B93     		str	r3, [sp, #44]
 1259 000a 0C93     		str	r3, [sp, #48]
 1260 000c 0D93     		str	r3, [sp, #52]
 241:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1261              		.loc 1 241 3 is_stmt 1 view .LVU388
 241:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1262              		.loc 1 241 27 is_stmt 0 view .LVU389
 1263 000e 0893     		str	r3, [sp, #32]
 1264 0010 0993     		str	r3, [sp, #36]
 242:Core/Src/tim.c **** 
 1265              		.loc 1 242 3 is_stmt 1 view .LVU390
 242:Core/Src/tim.c **** 
 1266              		.loc 1 242 22 is_stmt 0 view .LVU391
 1267 0012 0193     		str	r3, [sp, #4]
 1268 0014 0293     		str	r3, [sp, #8]
 1269 0016 0393     		str	r3, [sp, #12]
 1270 0018 0493     		str	r3, [sp, #16]
 1271 001a 0593     		str	r3, [sp, #20]
 1272 001c 0693     		str	r3, [sp, #24]
 1273 001e 0793     		str	r3, [sp, #28]
 247:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 1274              		.loc 1 247 3 is_stmt 1 view .LVU392
 247:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 1275              		.loc 1 247 18 is_stmt 0 view .LVU393
 1276 0020 2A48     		ldr	r0, .L104
 1277 0022 2B4A     		ldr	r2, .L104+4
 1278 0024 0260     		str	r2, [r0]
 248:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1279              		.loc 1 248 3 is_stmt 1 view .LVU394
 248:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1280              		.loc 1 248 24 is_stmt 0 view .LVU395
 1281 0026 4360     		str	r3, [r0, #4]
 249:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 1282              		.loc 1 249 3 is_stmt 1 view .LVU396
 249:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 1283              		.loc 1 249 26 is_stmt 0 view .LVU397
 1284 0028 8360     		str	r3, [r0, #8]
 250:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1285              		.loc 1 250 3 is_stmt 1 view .LVU398
 250:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1286              		.loc 1 250 21 is_stmt 0 view .LVU399
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 38


 1287 002a 4FF6FF72 		movw	r2, #65535
 1288 002e C260     		str	r2, [r0, #12]
 251:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1289              		.loc 1 251 3 is_stmt 1 view .LVU400
 251:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1290              		.loc 1 251 28 is_stmt 0 view .LVU401
 1291 0030 0361     		str	r3, [r0, #16]
 252:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1292              		.loc 1 252 3 is_stmt 1 view .LVU402
 252:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1293              		.loc 1 252 32 is_stmt 0 view .LVU403
 1294 0032 8361     		str	r3, [r0, #24]
 253:Core/Src/tim.c ****   {
 1295              		.loc 1 253 3 is_stmt 1 view .LVU404
 253:Core/Src/tim.c ****   {
 1296              		.loc 1 253 7 is_stmt 0 view .LVU405
 1297 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1298              	.LVL70:
 253:Core/Src/tim.c ****   {
 1299              		.loc 1 253 6 discriminator 1 view .LVU406
 1300 0038 0028     		cmp	r0, #0
 1301 003a 32D1     		bne	.L97
 1302              	.L89:
 257:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1303              		.loc 1 257 3 is_stmt 1 view .LVU407
 257:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1304              		.loc 1 257 34 is_stmt 0 view .LVU408
 1305 003c 4FF48053 		mov	r3, #4096
 1306 0040 0A93     		str	r3, [sp, #40]
 258:Core/Src/tim.c ****   {
 1307              		.loc 1 258 3 is_stmt 1 view .LVU409
 258:Core/Src/tim.c ****   {
 1308              		.loc 1 258 7 is_stmt 0 view .LVU410
 1309 0042 0AA9     		add	r1, sp, #40
 1310 0044 2148     		ldr	r0, .L104
 1311 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1312              	.LVL71:
 258:Core/Src/tim.c ****   {
 1313              		.loc 1 258 6 discriminator 1 view .LVU411
 1314 004a 68BB     		cbnz	r0, .L98
 1315              	.L90:
 262:Core/Src/tim.c ****   {
 1316              		.loc 1 262 3 is_stmt 1 view .LVU412
 262:Core/Src/tim.c ****   {
 1317              		.loc 1 262 7 is_stmt 0 view .LVU413
 1318 004c 1F48     		ldr	r0, .L104
 1319 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1320              	.LVL72:
 262:Core/Src/tim.c ****   {
 1321              		.loc 1 262 6 discriminator 1 view .LVU414
 1322 0052 60BB     		cbnz	r0, .L99
 1323              	.L91:
 266:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1324              		.loc 1 266 3 is_stmt 1 view .LVU415
 266:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1325              		.loc 1 266 37 is_stmt 0 view .LVU416
 1326 0054 0023     		movs	r3, #0
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 39


 1327 0056 0893     		str	r3, [sp, #32]
 267:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1328              		.loc 1 267 3 is_stmt 1 view .LVU417
 267:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1329              		.loc 1 267 33 is_stmt 0 view .LVU418
 1330 0058 0993     		str	r3, [sp, #36]
 268:Core/Src/tim.c ****   {
 1331              		.loc 1 268 3 is_stmt 1 view .LVU419
 268:Core/Src/tim.c ****   {
 1332              		.loc 1 268 7 is_stmt 0 view .LVU420
 1333 005a 08A9     		add	r1, sp, #32
 1334 005c 1B48     		ldr	r0, .L104
 1335 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1336              	.LVL73:
 268:Core/Src/tim.c ****   {
 1337              		.loc 1 268 6 discriminator 1 view .LVU421
 1338 0062 38BB     		cbnz	r0, .L100
 1339              	.L92:
 272:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1340              		.loc 1 272 3 is_stmt 1 view .LVU422
 272:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1341              		.loc 1 272 20 is_stmt 0 view .LVU423
 1342 0064 6023     		movs	r3, #96
 1343 0066 0193     		str	r3, [sp, #4]
 273:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1344              		.loc 1 273 3 is_stmt 1 view .LVU424
 273:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1345              		.loc 1 273 19 is_stmt 0 view .LVU425
 1346 0068 0023     		movs	r3, #0
 1347 006a 0293     		str	r3, [sp, #8]
 274:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1348              		.loc 1 274 3 is_stmt 1 view .LVU426
 274:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1349              		.loc 1 274 24 is_stmt 0 view .LVU427
 1350 006c 0393     		str	r3, [sp, #12]
 275:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1351              		.loc 1 275 3 is_stmt 1 view .LVU428
 275:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1352              		.loc 1 275 24 is_stmt 0 view .LVU429
 1353 006e 0593     		str	r3, [sp, #20]
 276:Core/Src/tim.c ****   {
 1354              		.loc 1 276 3 is_stmt 1 view .LVU430
 276:Core/Src/tim.c ****   {
 1355              		.loc 1 276 7 is_stmt 0 view .LVU431
 1356 0070 0422     		movs	r2, #4
 1357 0072 0DEB0201 		add	r1, sp, r2
 1358 0076 1548     		ldr	r0, .L104
 1359 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1360              	.LVL74:
 276:Core/Src/tim.c ****   {
 1361              		.loc 1 276 6 discriminator 1 view .LVU432
 1362 007c E8B9     		cbnz	r0, .L101
 1363              	.L93:
 280:Core/Src/tim.c ****   {
 1364              		.loc 1 280 3 is_stmt 1 view .LVU433
 280:Core/Src/tim.c ****   {
 1365              		.loc 1 280 7 is_stmt 0 view .LVU434
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 40


 1366 007e 0822     		movs	r2, #8
 1367 0080 01A9     		add	r1, sp, #4
 1368 0082 1248     		ldr	r0, .L104
 1369 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1370              	.LVL75:
 280:Core/Src/tim.c ****   {
 1371              		.loc 1 280 6 discriminator 1 view .LVU435
 1372 0088 D0B9     		cbnz	r0, .L102
 1373              	.L94:
 284:Core/Src/tim.c ****   {
 1374              		.loc 1 284 3 is_stmt 1 view .LVU436
 284:Core/Src/tim.c ****   {
 1375              		.loc 1 284 7 is_stmt 0 view .LVU437
 1376 008a 0C22     		movs	r2, #12
 1377 008c 01A9     		add	r1, sp, #4
 1378 008e 0F48     		ldr	r0, .L104
 1379 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1380              	.LVL76:
 284:Core/Src/tim.c ****   {
 1381              		.loc 1 284 6 discriminator 1 view .LVU438
 1382 0094 B8B9     		cbnz	r0, .L103
 1383              	.L95:
 291:Core/Src/tim.c **** 
 1384              		.loc 1 291 3 is_stmt 1 view .LVU439
 1385 0096 0D48     		ldr	r0, .L104
 1386 0098 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1387              	.LVL77:
 293:Core/Src/tim.c **** 
 1388              		.loc 1 293 1 is_stmt 0 view .LVU440
 1389 009c 0FB0     		add	sp, sp, #60
 1390              	.LCFI24:
 1391              		.cfi_remember_state
 1392              		.cfi_def_cfa_offset 4
 1393              		@ sp needed
 1394 009e 5DF804FB 		ldr	pc, [sp], #4
 1395              	.L97:
 1396              	.LCFI25:
 1397              		.cfi_restore_state
 255:Core/Src/tim.c ****   }
 1398              		.loc 1 255 5 is_stmt 1 view .LVU441
 1399 00a2 FFF7FEFF 		bl	Error_Handler
 1400              	.LVL78:
 1401 00a6 C9E7     		b	.L89
 1402              	.L98:
 260:Core/Src/tim.c ****   }
 1403              		.loc 1 260 5 view .LVU442
 1404 00a8 FFF7FEFF 		bl	Error_Handler
 1405              	.LVL79:
 1406 00ac CEE7     		b	.L90
 1407              	.L99:
 264:Core/Src/tim.c ****   }
 1408              		.loc 1 264 5 view .LVU443
 1409 00ae FFF7FEFF 		bl	Error_Handler
 1410              	.LVL80:
 1411 00b2 CFE7     		b	.L91
 1412              	.L100:
 270:Core/Src/tim.c ****   }
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 41


 1413              		.loc 1 270 5 view .LVU444
 1414 00b4 FFF7FEFF 		bl	Error_Handler
 1415              	.LVL81:
 1416 00b8 D4E7     		b	.L92
 1417              	.L101:
 278:Core/Src/tim.c ****   }
 1418              		.loc 1 278 5 view .LVU445
 1419 00ba FFF7FEFF 		bl	Error_Handler
 1420              	.LVL82:
 1421 00be DEE7     		b	.L93
 1422              	.L102:
 282:Core/Src/tim.c ****   }
 1423              		.loc 1 282 5 view .LVU446
 1424 00c0 FFF7FEFF 		bl	Error_Handler
 1425              	.LVL83:
 1426 00c4 E1E7     		b	.L94
 1427              	.L103:
 286:Core/Src/tim.c ****   }
 1428              		.loc 1 286 5 view .LVU447
 1429 00c6 FFF7FEFF 		bl	Error_Handler
 1430              	.LVL84:
 1431 00ca E4E7     		b	.L95
 1432              	.L105:
 1433              		.align	2
 1434              	.L104:
 1435 00cc 00000000 		.word	htim4
 1436 00d0 00080040 		.word	1073743872
 1437              		.cfi_endproc
 1438              	.LFE242:
 1440              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1441              		.align	1
 1442              		.global	HAL_TIM_Base_MspDeInit
 1443              		.syntax unified
 1444              		.thumb
 1445              		.thumb_func
 1447              	HAL_TIM_Base_MspDeInit:
 1448              	.LVL85:
 1449              	.LFB246:
 476:Core/Src/tim.c **** 
 477:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 478:Core/Src/tim.c **** {
 1450              		.loc 1 478 1 view -0
 1451              		.cfi_startproc
 1452              		@ args = 0, pretend = 0, frame = 0
 1453              		@ frame_needed = 0, uses_anonymous_args = 0
 1454              		.loc 1 478 1 is_stmt 0 view .LVU449
 1455 0000 08B5     		push	{r3, lr}
 1456              	.LCFI26:
 1457              		.cfi_def_cfa_offset 8
 1458              		.cfi_offset 3, -8
 1459              		.cfi_offset 14, -4
 479:Core/Src/tim.c **** 
 480:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1460              		.loc 1 480 3 is_stmt 1 view .LVU450
 1461              		.loc 1 480 20 is_stmt 0 view .LVU451
 1462 0002 0368     		ldr	r3, [r0]
 1463              		.loc 1 480 5 view .LVU452
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 42


 1464 0004 114A     		ldr	r2, .L114
 1465 0006 9342     		cmp	r3, r2
 1466 0008 06D0     		beq	.L111
 481:Core/Src/tim.c ****   {
 482:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 483:Core/Src/tim.c **** 
 484:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 485:Core/Src/tim.c ****     /* Peripheral clock disable */
 486:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 487:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 488:Core/Src/tim.c **** 
 489:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 490:Core/Src/tim.c ****   }
 491:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 1467              		.loc 1 491 8 is_stmt 1 view .LVU453
 1468              		.loc 1 491 10 is_stmt 0 view .LVU454
 1469 000a B3F1804F 		cmp	r3, #1073741824
 1470 000e 0AD0     		beq	.L112
 492:Core/Src/tim.c ****   {
 493:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 494:Core/Src/tim.c **** 
 495:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 496:Core/Src/tim.c ****     /* Peripheral clock disable */
 497:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 498:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 499:Core/Src/tim.c **** 
 500:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 501:Core/Src/tim.c ****   }
 502:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 1471              		.loc 1 502 8 is_stmt 1 view .LVU455
 1472              		.loc 1 502 10 is_stmt 0 view .LVU456
 1473 0010 0F4A     		ldr	r2, .L114+4
 1474 0012 9342     		cmp	r3, r2
 1475 0014 0DD0     		beq	.L113
 1476              	.LVL86:
 1477              	.L106:
 503:Core/Src/tim.c ****   {
 504:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 505:Core/Src/tim.c **** 
 506:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 507:Core/Src/tim.c ****     /* Peripheral clock disable */
 508:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 509:Core/Src/tim.c **** 
 510:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 511:Core/Src/tim.c ****     PD12     ------> TIM4_CH1
 512:Core/Src/tim.c ****     PD13     ------> TIM4_CH2
 513:Core/Src/tim.c ****     PD14     ------> TIM4_CH3
 514:Core/Src/tim.c ****     PD15     ------> TIM4_CH4
 515:Core/Src/tim.c ****     */
 516:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 517:Core/Src/tim.c **** 
 518:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 519:Core/Src/tim.c **** 
 520:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 521:Core/Src/tim.c ****   }
 522:Core/Src/tim.c **** }
 1478              		.loc 1 522 1 view .LVU457
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 43


 1479 0016 08BD     		pop	{r3, pc}
 1480              	.LVL87:
 1481              	.L111:
 486:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1482              		.loc 1 486 5 is_stmt 1 view .LVU458
 1483 0018 02F59C32 		add	r2, r2, #79872
 1484 001c 536C     		ldr	r3, [r2, #68]
 1485 001e 23F00103 		bic	r3, r3, #1
 1486 0022 5364     		str	r3, [r2, #68]
 1487 0024 F7E7     		b	.L106
 1488              	.L112:
 497:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1489              		.loc 1 497 5 view .LVU459
 1490 0026 0B4A     		ldr	r2, .L114+8
 1491 0028 136C     		ldr	r3, [r2, #64]
 1492 002a 23F00103 		bic	r3, r3, #1
 1493 002e 1364     		str	r3, [r2, #64]
 1494 0030 F1E7     		b	.L106
 1495              	.L113:
 508:Core/Src/tim.c **** 
 1496              		.loc 1 508 5 view .LVU460
 1497 0032 02F50C32 		add	r2, r2, #143360
 1498 0036 136C     		ldr	r3, [r2, #64]
 1499 0038 23F00403 		bic	r3, r3, #4
 1500 003c 1364     		str	r3, [r2, #64]
 516:Core/Src/tim.c **** 
 1501              		.loc 1 516 5 view .LVU461
 1502 003e 4FF47041 		mov	r1, #61440
 1503 0042 0548     		ldr	r0, .L114+12
 1504              	.LVL88:
 516:Core/Src/tim.c **** 
 1505              		.loc 1 516 5 is_stmt 0 view .LVU462
 1506 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1507              	.LVL89:
 1508              		.loc 1 522 1 view .LVU463
 1509 0048 E5E7     		b	.L106
 1510              	.L115:
 1511 004a 00BF     		.align	2
 1512              	.L114:
 1513 004c 00000140 		.word	1073807360
 1514 0050 00080040 		.word	1073743872
 1515 0054 00380240 		.word	1073887232
 1516 0058 000C0240 		.word	1073875968
 1517              		.cfi_endproc
 1518              	.LFE246:
 1520              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1521              		.align	1
 1522              		.global	HAL_TIM_PWM_MspDeInit
 1523              		.syntax unified
 1524              		.thumb
 1525              		.thumb_func
 1527              	HAL_TIM_PWM_MspDeInit:
 1528              	.LVL90:
 1529              	.LFB247:
 523:Core/Src/tim.c **** 
 524:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 525:Core/Src/tim.c **** {
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 44


 1530              		.loc 1 525 1 is_stmt 1 view -0
 1531              		.cfi_startproc
 1532              		@ args = 0, pretend = 0, frame = 0
 1533              		@ frame_needed = 0, uses_anonymous_args = 0
 1534              		@ link register save eliminated.
 526:Core/Src/tim.c **** 
 527:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 1535              		.loc 1 527 3 view .LVU465
 1536              		.loc 1 527 19 is_stmt 0 view .LVU466
 1537 0000 0268     		ldr	r2, [r0]
 1538              		.loc 1 527 5 view .LVU467
 1539 0002 054B     		ldr	r3, .L119
 1540 0004 9A42     		cmp	r2, r3
 1541 0006 00D0     		beq	.L118
 1542              	.L116:
 528:Core/Src/tim.c ****   {
 529:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 530:Core/Src/tim.c **** 
 531:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 532:Core/Src/tim.c ****     /* Peripheral clock disable */
 533:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 534:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 535:Core/Src/tim.c **** 
 536:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 537:Core/Src/tim.c ****   }
 538:Core/Src/tim.c **** }
 1543              		.loc 1 538 1 view .LVU468
 1544 0008 7047     		bx	lr
 1545              	.L118:
 533:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1546              		.loc 1 533 5 is_stmt 1 view .LVU469
 1547 000a 044A     		ldr	r2, .L119+4
 1548 000c 136C     		ldr	r3, [r2, #64]
 1549 000e 23F00203 		bic	r3, r3, #2
 1550 0012 1364     		str	r3, [r2, #64]
 1551              		.loc 1 538 1 is_stmt 0 view .LVU470
 1552 0014 F8E7     		b	.L116
 1553              	.L120:
 1554 0016 00BF     		.align	2
 1555              	.L119:
 1556 0018 00040040 		.word	1073742848
 1557 001c 00380240 		.word	1073887232
 1558              		.cfi_endproc
 1559              	.LFE247:
 1561              		.global	htim4
 1562              		.section	.bss.htim4,"aw",%nobits
 1563              		.align	2
 1566              	htim4:
 1567 0000 00000000 		.space	72
 1567      00000000 
 1567      00000000 
 1567      00000000 
 1567      00000000 
 1568              		.global	htim3
 1569              		.section	.bss.htim3,"aw",%nobits
 1570              		.align	2
 1573              	htim3:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 45


 1574 0000 00000000 		.space	72
 1574      00000000 
 1574      00000000 
 1574      00000000 
 1574      00000000 
 1575              		.global	htim2
 1576              		.section	.bss.htim2,"aw",%nobits
 1577              		.align	2
 1580              	htim2:
 1581 0000 00000000 		.space	72
 1581      00000000 
 1581      00000000 
 1581      00000000 
 1581      00000000 
 1582              		.global	htim1
 1583              		.section	.bss.htim1,"aw",%nobits
 1584              		.align	2
 1587              	htim1:
 1588 0000 00000000 		.space	72
 1588      00000000 
 1588      00000000 
 1588      00000000 
 1588      00000000 
 1589              		.text
 1590              	.Letext0:
 1591              		.file 2 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 1592              		.file 3 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 1593              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1594              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1595              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1596              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1597              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1598              		.file 9 "Core/Inc/tim.h"
 1599              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1600              		.file 11 "Core/Inc/main.h"
 1601              		.file 12 "<built-in>"
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s 			page 46


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:21     .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:27     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:178    .text.HAL_TIM_Base_MspInit:000000a0 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:186    .text.HAL_TIM_PWM_MspInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:192    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:240    .text.HAL_TIM_PWM_MspInit:00000028 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:246    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:252    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:554    .text.HAL_TIM_MspPostInit:0000013c $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:566    .text.MX_TIM1_Init:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:572    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:841    .text.MX_TIM1_Init:00000118 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1587   .bss.htim1:00000000 htim1
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:847    .text.MX_TIM2_Init:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:853    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1063   .text.MX_TIM2_Init:000000e4 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1580   .bss.htim2:00000000 htim2
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1068   .text.MX_TIM3_Init:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1074   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1229   .text.MX_TIM3_Init:0000009c $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1573   .bss.htim3:00000000 htim3
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1235   .text.MX_TIM4_Init:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1241   .text.MX_TIM4_Init:00000000 MX_TIM4_Init
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1435   .text.MX_TIM4_Init:000000cc $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1566   .bss.htim4:00000000 htim4
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1441   .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1447   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1513   .text.HAL_TIM_Base_MspDeInit:0000004c $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1521   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1527   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1556   .text.HAL_TIM_PWM_MspDeInit:00000018 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1563   .bss.htim4:00000000 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1570   .bss.htim3:00000000 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1577   .bss.htim2:00000000 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccsNGQUC.s:1584   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
HAL_GPIO_DeInit
