{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653577065481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653577065482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 14:57:45 2022 " "Processing started: Thu May 26 14:57:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653577065482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653577065482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_project -c simple_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_project -c simple_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653577065482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653577066133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653577066133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_gate-rtl " "Found design unit 1: simple_gate-rtl" {  } { { "simple_gate.vhd" "" { Text "C:/Users/DELL/OneDrive/Bureau/Cours_M1/VHDL/TP VHDL/simple_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653577077962 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_gate " "Found entity 1: simple_gate" {  } { { "simple_gate.vhd" "" { Text "C:/Users/DELL/OneDrive/Bureau/Cours_M1/VHDL/TP VHDL/simple_gate.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653577077962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653577077962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-behave " "Found design unit 1: dec_7seg-behave" {  } { { "output_files/dec_7seg.vhd" "" { Text "C:/Users/DELL/OneDrive/Bureau/Cours_M1/VHDL/TP VHDL/output_files/dec_7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653577077966 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "output_files/dec_7seg.vhd" "" { Text "C:/Users/DELL/OneDrive/Bureau/Cours_M1/VHDL/TP VHDL/output_files/dec_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653577077966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653577077966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-behav " "Found design unit 1: compteur-behav" {  } { { "compteur.vhd" "" { Text "C:/Users/DELL/OneDrive/Bureau/Cours_M1/VHDL/TP VHDL/compteur.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653577077969 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "compteur.vhd" "" { Text "C:/Users/DELL/OneDrive/Bureau/Cours_M1/VHDL/TP VHDL/compteur.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653577077969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653577077969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/gen_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/gen_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_pulse-behave " "Found design unit 1: gen_pulse-behave" {  } { { "output_files/gen_pulse.vhd" "" { Text "C:/Users/DELL/OneDrive/Bureau/Cours_M1/VHDL/TP VHDL/output_files/gen_pulse.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653577077973 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_pulse " "Found entity 1: gen_pulse" {  } { { "output_files/gen_pulse.vhd" "" { Text "C:/Users/DELL/OneDrive/Bureau/Cours_M1/VHDL/TP VHDL/output_files/gen_pulse.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653577077973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653577077973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_blink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_blink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Led_blink-behavioral " "Found design unit 1: Led_blink-behavioral" {  } { { "Led_blink.vhd" "" { Text "C:/Users/DELL/OneDrive/Bureau/Cours_M1/VHDL/TP VHDL/Led_blink.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653577077976 ""} { "Info" "ISGN_ENTITY_NAME" "1 Led_blink " "Found entity 1: Led_blink" {  } { { "Led_blink.vhd" "" { Text "C:/Users/DELL/OneDrive/Bureau/Cours_M1/VHDL/TP VHDL/Led_blink.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653577077976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653577077976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-arch " "Found design unit 1: principal-arch" {  } { { "principal.vhd" "" { Text "C:/Users/DELL/OneDrive/Bureau/Cours_M1/VHDL/TP VHDL/principal.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653577077979 ""} { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.vhd" "" { Text "C:/Users/DELL/OneDrive/Bureau/Cours_M1/VHDL/TP VHDL/principal.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653577077979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653577077979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653577078024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led_blink Led_blink:module1 " "Elaborating entity \"Led_blink\" for hierarchy \"Led_blink:module1\"" {  } { { "principal.vhd" "module1" { Text "C:/Users/DELL/OneDrive/Bureau/Cours_M1/VHDL/TP VHDL/principal.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653577078038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur compteur:module2 " "Elaborating entity \"compteur\" for hierarchy \"compteur:module2\"" {  } { { "principal.vhd" "module2" { Text "C:/Users/DELL/OneDrive/Bureau/Cours_M1/VHDL/TP VHDL/principal.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653577078055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:module3 " "Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:module3\"" {  } { { "principal.vhd" "module3" { Text "C:/Users/DELL/OneDrive/Bureau/Cours_M1/VHDL/TP VHDL/principal.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653577078075 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653577078792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653577079161 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653577079161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653577079286 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653577079286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653577079286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653577079286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653577079339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 14:57:59 2022 " "Processing ended: Thu May 26 14:57:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653577079339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653577079339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653577079339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653577079339 ""}
