

================================================================
== Vivado HLS Report for 'Loop_0_proc'
================================================================
* Date:           Fri May 19 03:35:25 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.100 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86| 0.344 us | 0.344 us |   86|   86|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       74|       74|         3|          1|          1|    73|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      1|        -|       -|    -|
|Expression           |        -|      -|        0|      86|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     149|    -|
|Register             |        -|      -|      715|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      1|      715|     235|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------------+--------------------------------------+-----------+
    |                 Instance                 |                Module                | Expression|
    +------------------------------------------+--------------------------------------+-----------+
    |alveo_hls4ml_mul_mul_13ns_8ns_19_4_1_U10  |alveo_hls4ml_mul_mul_13ns_8ns_19_4_1  |  i0 * i1  |
    +------------------------------------------+--------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_fu_135_p2                |     +    |      0|  0|  58|          58|          58|
    |i_fu_157_p2                        |     +    |      0|  0|   7|           7|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln75_fu_151_p2                |   icmp   |      0|  0|  11|           7|           7|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  86|          78|          72|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  59|         14|    1|         14|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_phi_mux_i_0_i_i_i_i_i_phi_fu_117_p4  |   9|          2|    7|         14|
    |i_0_i_i_i_i_i_reg_113                   |   9|          2|    7|         14|
    |in1_layer_V_blk_n_AR                    |   9|          2|    1|          2|
    |in1_layer_V_blk_n_R                     |   9|          2|    1|          2|
    |in1_layer_V_offset_blk_n                |   9|          2|    1|          2|
    |k_0_i_c2_blk_n                          |   9|          2|    1|          2|
    |k_0_i_c_blk_n                           |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 149|         34|   23|         58|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |add_ln203_reg_189                    |   58|   0|   58|          0|
    |ap_CS_fsm                            |   13|   0|   13|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |i_0_i_i_i_i_i_reg_113                |    7|   0|    7|          0|
    |i_0_i_i_i_i_i_reg_113_pp0_iter1_reg  |    7|   0|    7|          0|
    |i_reg_204                            |    7|   0|    7|          0|
    |icmp_ln75_reg_200                    |    1|   0|    1|          0|
    |icmp_ln75_reg_200_pp0_iter1_reg      |    1|   0|    1|          0|
    |in1_layer_V_offset_read_reg_179      |   57|   0|   57|          0|
    |trunc_ln203_reg_209                  |  560|   0|  560|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                |  715|   0|  715|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+------+------------+--------------------+--------------+
|ap_clk                      |  in |     1| ap_ctrl_hs |     Loop_0_proc    | return value |
|ap_rst                      |  in |     1| ap_ctrl_hs |     Loop_0_proc    | return value |
|ap_start                    |  in |     1| ap_ctrl_hs |     Loop_0_proc    | return value |
|ap_done                     | out |     1| ap_ctrl_hs |     Loop_0_proc    | return value |
|ap_continue                 |  in |     1| ap_ctrl_hs |     Loop_0_proc    | return value |
|ap_idle                     | out |     1| ap_ctrl_hs |     Loop_0_proc    | return value |
|ap_ready                    | out |     1| ap_ctrl_hs |     Loop_0_proc    | return value |
|k_0_i_c_dout                |  in |    13|   ap_fifo  |       k_0_i_c      |    pointer   |
|k_0_i_c_empty_n             |  in |     1|   ap_fifo  |       k_0_i_c      |    pointer   |
|k_0_i_c_read                | out |     1|   ap_fifo  |       k_0_i_c      |    pointer   |
|m_axi_in1_layer_V_AWVALID   | out |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_AWREADY   |  in |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_AWADDR    | out |    64|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_AWID      | out |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_AWLEN     | out |    32|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_AWSIZE    | out |     3|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_AWBURST   | out |     2|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_AWLOCK    | out |     2|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_AWCACHE   | out |     4|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_AWPROT    | out |     3|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_AWQOS     | out |     4|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_AWREGION  | out |     4|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_AWUSER    | out |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_WVALID    | out |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_WREADY    |  in |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_WDATA     | out |  1024|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_WSTRB     | out |   128|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_WLAST     | out |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_WID       | out |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_WUSER     | out |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_ARVALID   | out |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_ARREADY   |  in |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_ARADDR    | out |    64|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_ARID      | out |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_ARLEN     | out |    32|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_ARSIZE    | out |     3|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_ARBURST   | out |     2|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_ARLOCK    | out |     2|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_ARCACHE   | out |     4|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_ARPROT    | out |     3|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_ARQOS     | out |     4|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_ARREGION  | out |     4|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_ARUSER    | out |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_RVALID    |  in |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_RREADY    | out |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_RDATA     |  in |  1024|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_RLAST     |  in |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_RID       |  in |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_RUSER     |  in |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_RRESP     |  in |     2|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_BVALID    |  in |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_BREADY    | out |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_BRESP     |  in |     2|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_BID       |  in |     1|    m_axi   |     in1_layer_V    |    pointer   |
|m_axi_in1_layer_V_BUSER     |  in |     1|    m_axi   |     in1_layer_V    |    pointer   |
|in1_layer_V_offset_dout     |  in |    57|   ap_fifo  | in1_layer_V_offset |    pointer   |
|in1_layer_V_offset_empty_n  |  in |     1|   ap_fifo  | in1_layer_V_offset |    pointer   |
|in1_layer_V_offset_read     | out |     1|   ap_fifo  | in1_layer_V_offset |    pointer   |
|in_buf1_V_address0          | out |     7|  ap_memory |      in_buf1_V     |     array    |
|in_buf1_V_ce0               | out |     1|  ap_memory |      in_buf1_V     |     array    |
|in_buf1_V_we0               | out |     1|  ap_memory |      in_buf1_V     |     array    |
|in_buf1_V_d0                | out |   560|  ap_memory |      in_buf1_V     |     array    |
|k_0_i_c2_din                | out |    13|   ap_fifo  |      k_0_i_c2      |    pointer   |
|k_0_i_c2_full_n             |  in |     1|   ap_fifo  |      k_0_i_c2      |    pointer   |
|k_0_i_c2_write              | out |     1|   ap_fifo  |      k_0_i_c2      |    pointer   |
+----------------------------+-----+------+------------+--------------------+--------------+

