

================================================================
== Vitis HLS Report for 'blockmatmul'
================================================================
* Date:           Wed Apr 12 06:48:25 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1797|     2318|  17.970 us|  23.180 us|  1798|  2319|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                          |                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |         Instance         |         Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |Loop_1_proc1_U0           |Loop_1_proc1           |     1797|     2318|  17.970 us|  23.180 us|  1797|  2318|       no|
        |Loop_writeoutput_proc_U0  |Loop_writeoutput_proc  |      259|      259|   2.590 us|   2.590 us|   259|   259|       no|
        +--------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|   48|    4462|   3392|    0|
|Memory           |        0|    -|    2048|    256|    0|
|Multiplexer      |        -|    -|       -|    144|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   48|    6526|   3862|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   21|       6|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |Loop_1_proc1_U0           |Loop_1_proc1           |        2|  48|  4389|  3159|    0|
    |Loop_writeoutput_proc_U0  |Loop_writeoutput_proc  |        0|   0|    73|   233|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |Total                     |                       |        2|  48|  4462|  3392|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------+---------+-----+----+-----+------+-----+------+-------------+
    |  Memory |      Module      | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------+---------+-----+----+-----+------+-----+------+-------------+
    |AB_U     |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |AB_1_U   |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |AB_2_U   |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |AB_3_U   |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |AB_4_U   |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |AB_5_U   |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |AB_6_U   |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |AB_7_U   |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |AB_8_U   |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |AB_9_U   |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |AB_10_U  |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |AB_11_U  |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |AB_12_U  |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |AB_13_U  |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |AB_14_U  |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |AB_15_U  |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    +---------+------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total    |                  |        0| 2048| 256|    0|   256|  512|    16|         8192|
    +---------+------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Loop_1_proc1_U0_ap_continue        |       and|   0|  0|   2|           1|           1|
    |Loop_writeoutput_proc_U0_ap_start  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB_1               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB_10              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB_11              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB_12              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB_13              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB_14              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB_15              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB_2               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB_3               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB_4               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB_5               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB_6               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB_7               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB_8               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_AB_9               |       and|   0|  0|   2|           1|           1|
    |ap_idle                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB_1         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB_10        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB_11        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB_12        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB_13        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB_14        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB_15        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB_2         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB_3         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB_4         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB_5         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB_6         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB_7         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB_8         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_AB_9         |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  70|          35|          35|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_AB     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_AB_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_AB_10  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_AB_11  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_AB_12  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_AB_13  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_AB_14  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_AB_15  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_AB_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_AB_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_AB_4   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_AB_5   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_AB_6   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_AB_7   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_AB_8   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_AB_9   |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 144|         32|   16|         32|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_AB     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_AB_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_AB_10  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_AB_11  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_AB_12  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_AB_13  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_AB_14  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_AB_15  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_AB_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_AB_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_AB_4   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_AB_5   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_AB_6   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_AB_7   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_AB_8   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_AB_9   |  1|   0|    1|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            | 16|   0|   16|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|Arows_dout          |   in|  512|     ap_fifo|         Arows|       pointer|
|Arows_empty_n       |   in|    1|     ap_fifo|         Arows|       pointer|
|Arows_read          |  out|    1|     ap_fifo|         Arows|       pointer|
|Bcols_dout          |   in|  512|     ap_fifo|         Bcols|       pointer|
|Bcols_empty_n       |   in|    1|     ap_fifo|         Bcols|       pointer|
|Bcols_read          |  out|    1|     ap_fifo|         Bcols|       pointer|
|ABpartial_address0  |  out|    8|   ap_memory|     ABpartial|         array|
|ABpartial_ce0       |  out|    1|   ap_memory|     ABpartial|         array|
|ABpartial_d0        |  out|   32|   ap_memory|     ABpartial|         array|
|ABpartial_q0        |   in|   32|   ap_memory|     ABpartial|         array|
|ABpartial_we0       |  out|    1|   ap_memory|     ABpartial|         array|
|ABpartial_address1  |  out|    8|   ap_memory|     ABpartial|         array|
|ABpartial_ce1       |  out|    1|   ap_memory|     ABpartial|         array|
|ABpartial_d1        |  out|   32|   ap_memory|     ABpartial|         array|
|ABpartial_q1        |   in|   32|   ap_memory|     ABpartial|         array|
|ABpartial_we1       |  out|    1|   ap_memory|     ABpartial|         array|
|it                  |   in|   32|     ap_none|            it|        scalar|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.28>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%it_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %it"   --->   Operation 5 'read' 'it_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.32ns)   --->   "%AB = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 6 'alloca' 'AB' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (2.32ns)   --->   "%AB_1 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 7 'alloca' 'AB_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (2.32ns)   --->   "%AB_2 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 8 'alloca' 'AB_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (2.32ns)   --->   "%AB_3 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 9 'alloca' 'AB_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%AB_4 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 10 'alloca' 'AB_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%AB_5 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 11 'alloca' 'AB_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "%AB_6 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 12 'alloca' 'AB_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%AB_7 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 13 'alloca' 'AB_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "%AB_8 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 14 'alloca' 'AB_8' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 15 [1/1] (2.32ns)   --->   "%AB_9 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 15 'alloca' 'AB_9' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%AB_10 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 16 'alloca' 'AB_10' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%AB_11 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 17 'alloca' 'AB_11' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%AB_12 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 18 'alloca' 'AB_12' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%AB_13 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 19 'alloca' 'AB_13' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%AB_14 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 20 'alloca' 'AB_14' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%AB_15 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 21 'alloca' 'AB_15' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 22 [2/2] (0.95ns)   --->   "%call_ln0 = call void @Loop_1_proc1, i32 %AB, i32 %AB_1, i32 %AB_2, i32 %AB_3, i32 %AB_4, i32 %AB_5, i32 %AB_6, i32 %AB_7, i32 %AB_8, i32 %AB_9, i32 %AB_10, i32 %AB_11, i32 %AB_12, i32 %AB_13, i32 %AB_14, i32 %AB_15, i32 %it_read, i512 %Arows, i512 %Bcols, i32 %A"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1, i32 %AB, i32 %AB_1, i32 %AB_2, i32 %AB_3, i32 %AB_4, i32 %AB_5, i32 %AB_6, i32 %AB_7, i32 %AB_8, i32 %AB_9, i32 %AB_10, i32 %AB_11, i32 %AB_12, i32 %AB_13, i32 %AB_14, i32 %AB_15, i32 %it_read, i512 %Arows, i512 %Bcols, i32 %A"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_writeoutput_proc, i32 %AB, i32 %AB_1, i32 %AB_2, i32 %AB_3, i32 %AB_4, i32 %AB_5, i32 %AB_6, i32 %AB_7, i32 %AB_8, i32 %AB_9, i32 %AB_10, i32 %AB_11, i32 %AB_12, i32 %AB_13, i32 %AB_14, i32 %AB_15, i32 %ABpartial"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln8 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty" [E:/Xilinx/Vitis/LabB/solution3/directives.tcl:8]   --->   Operation 25 'specdataflowpipeline' 'specdataflowpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [LabB/BlockMatrix_design.cpp:5]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Arows, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %Arows"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Bcols, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %Bcols"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ABpartial, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ABpartial"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %it"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %it, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_writeoutput_proc, i32 %AB, i32 %AB_1, i32 %AB_2, i32 %AB_3, i32 %AB_4, i32 %AB_5, i32 %AB_6, i32 %AB_7, i32 %AB_8, i32 %AB_9, i32 %AB_10, i32 %AB_11, i32 %AB_12, i32 %AB_13, i32 %AB_14, i32 %AB_15, i32 %ABpartial"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [LabB/BlockMatrix_design.cpp:39]   --->   Operation 36 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Arows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Bcols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ABpartial]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ it]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
it_read                  (read                ) [ 00100]
AB                       (alloca              ) [ 00111]
AB_1                     (alloca              ) [ 00111]
AB_2                     (alloca              ) [ 00111]
AB_3                     (alloca              ) [ 00111]
AB_4                     (alloca              ) [ 00111]
AB_5                     (alloca              ) [ 00111]
AB_6                     (alloca              ) [ 00111]
AB_7                     (alloca              ) [ 00111]
AB_8                     (alloca              ) [ 00111]
AB_9                     (alloca              ) [ 00111]
AB_10                    (alloca              ) [ 00111]
AB_11                    (alloca              ) [ 00111]
AB_12                    (alloca              ) [ 00111]
AB_13                    (alloca              ) [ 00111]
AB_14                    (alloca              ) [ 00111]
AB_15                    (alloca              ) [ 00111]
call_ln0                 (call                ) [ 00000]
specdataflowpipeline_ln8 (specdataflowpipeline) [ 00000]
spectopmodule_ln5        (spectopmodule       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specbitsmap_ln0          (specbitsmap         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specbitsmap_ln0          (specbitsmap         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specbitsmap_ln0          (specbitsmap         ) [ 00000]
specbitsmap_ln0          (specbitsmap         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
call_ln0                 (call                ) [ 00000]
ret_ln39                 (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Arows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Arows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Bcols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bcols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ABpartial">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ABpartial"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="it">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="it"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_writeoutput_proc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="AB_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="AB_1_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="AB_2_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="AB_3_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_3/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="AB_4_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_4/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="AB_5_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_5/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="AB_6_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_6/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="AB_7_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_7/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="AB_8_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_8/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="AB_9_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_9/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="AB_10_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_10/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="AB_11_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_11/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="AB_12_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_12/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="AB_13_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_13/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="AB_14_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_14/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="AB_15_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_15/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="it_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="it_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_Loop_1_proc1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="0" index="3" bw="32" slack="0"/>
<pin id="115" dir="0" index="4" bw="32" slack="0"/>
<pin id="116" dir="0" index="5" bw="32" slack="0"/>
<pin id="117" dir="0" index="6" bw="32" slack="0"/>
<pin id="118" dir="0" index="7" bw="32" slack="0"/>
<pin id="119" dir="0" index="8" bw="32" slack="0"/>
<pin id="120" dir="0" index="9" bw="32" slack="0"/>
<pin id="121" dir="0" index="10" bw="32" slack="0"/>
<pin id="122" dir="0" index="11" bw="32" slack="0"/>
<pin id="123" dir="0" index="12" bw="32" slack="0"/>
<pin id="124" dir="0" index="13" bw="32" slack="0"/>
<pin id="125" dir="0" index="14" bw="32" slack="0"/>
<pin id="126" dir="0" index="15" bw="32" slack="0"/>
<pin id="127" dir="0" index="16" bw="32" slack="0"/>
<pin id="128" dir="0" index="17" bw="32" slack="0"/>
<pin id="129" dir="0" index="18" bw="512" slack="0"/>
<pin id="130" dir="0" index="19" bw="512" slack="0"/>
<pin id="131" dir="0" index="20" bw="32" slack="0"/>
<pin id="132" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_Loop_writeoutput_proc_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="17" bw="32" slack="0"/>
<pin id="173" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="it_read_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="it_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="134"><net_src comp="40" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="135"><net_src comp="44" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="136"><net_src comp="48" pin="1"/><net_sink comp="110" pin=3"/></net>

<net id="137"><net_src comp="52" pin="1"/><net_sink comp="110" pin=4"/></net>

<net id="138"><net_src comp="56" pin="1"/><net_sink comp="110" pin=5"/></net>

<net id="139"><net_src comp="60" pin="1"/><net_sink comp="110" pin=6"/></net>

<net id="140"><net_src comp="64" pin="1"/><net_sink comp="110" pin=7"/></net>

<net id="141"><net_src comp="68" pin="1"/><net_sink comp="110" pin=8"/></net>

<net id="142"><net_src comp="72" pin="1"/><net_sink comp="110" pin=9"/></net>

<net id="143"><net_src comp="76" pin="1"/><net_sink comp="110" pin=10"/></net>

<net id="144"><net_src comp="80" pin="1"/><net_sink comp="110" pin=11"/></net>

<net id="145"><net_src comp="84" pin="1"/><net_sink comp="110" pin=12"/></net>

<net id="146"><net_src comp="88" pin="1"/><net_sink comp="110" pin=13"/></net>

<net id="147"><net_src comp="92" pin="1"/><net_sink comp="110" pin=14"/></net>

<net id="148"><net_src comp="96" pin="1"/><net_sink comp="110" pin=15"/></net>

<net id="149"><net_src comp="100" pin="1"/><net_sink comp="110" pin=16"/></net>

<net id="150"><net_src comp="104" pin="2"/><net_sink comp="110" pin=17"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="110" pin=18"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="110" pin=19"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="110" pin=20"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="154" pin=17"/></net>

<net id="179"><net_src comp="104" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="110" pin=17"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ABpartial | {3 4 }
	Port: A | {1 2 }
 - Input state : 
	Port: blockmatmul : Arows | {1 2 }
	Port: blockmatmul : Bcols | {1 2 }
	Port: blockmatmul : it | {1 }
	Port: blockmatmul : A | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   |      grp_Loop_1_proc1_fu_110     |    48   | 61.6192 |   4822  |   2039  |
|          | grp_Loop_writeoutput_proc_fu_154 |    0    |  25.408 |   133   |   298   |
|----------|----------------------------------|---------|---------|---------|---------|
|   read   |        it_read_read_fu_104       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    48   | 87.0272 |   4955  |   2337  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|  A  |    2   |    0   |    0   |    0   |
|  AB |    0   |   128  |   16   |    0   |
| AB_1|    0   |   128  |   16   |    0   |
|AB_10|    0   |   128  |   16   |    0   |
|AB_11|    0   |   128  |   16   |    0   |
|AB_12|    0   |   128  |   16   |    0   |
|AB_13|    0   |   128  |   16   |    0   |
|AB_14|    0   |   128  |   16   |    0   |
|AB_15|    0   |   128  |   16   |    0   |
| AB_2|    0   |   128  |   16   |    0   |
| AB_3|    0   |   128  |   16   |    0   |
| AB_4|    0   |   128  |   16   |    0   |
| AB_5|    0   |   128  |   16   |    0   |
| AB_6|    0   |   128  |   16   |    0   |
| AB_7|    0   |   128  |   16   |    0   |
| AB_8|    0   |   128  |   16   |    0   |
| AB_9|    0   |   128  |   16   |    0   |
+-----+--------+--------+--------+--------+
|Total|    2   |  2048  |   256  |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|it_read_reg_176|   32   |
+---------------+--------+
|     Total     |   32   |
+---------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| grp_Loop_1_proc1_fu_110 |  p17 |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   64   ||  1.588  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   48   |   87   |  4955  |  2337  |    -   |
|   Memory  |    2   |    -   |    -   |  2048  |   256  |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   32   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   48   |   88   |  7035  |  2602  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
