// Seed: 3561246737
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    input uwire id_4,
    output tri0 id_5,
    output tri0 id_6,
    output wire id_7,
    input wire id_8,
    output wire id_9,
    input supply1 id_10,
    input supply0 id_11,
    output uwire id_12,
    output supply1 id_13,
    output tri id_14,
    input wire id_15,
    input uwire id_16,
    input tri0 id_17
);
endmodule
module module_1 (
    output wand  id_0,
    input  wor   id_1,
    output wire  id_2,
    output tri1  id_3,
    input  uwire id_4,
    output tri1  id_5
);
  wire id_7;
  nand (id_3, id_7, id_4, id_1);
  module_0(
      id_4,
      id_1,
      id_4,
      id_2,
      id_1,
      id_0,
      id_5,
      id_0,
      id_1,
      id_5,
      id_1,
      id_4,
      id_2,
      id_0,
      id_2,
      id_1,
      id_1,
      id_4
  );
endmodule
