# 100_DAYS_OF_RTL

HELLO VLSI ENTHUSIASTS, WELCOME TO MY 100DAYSOFRTL REPO

My Name is SIVA PRASAD, I mostly use Xilinx VIVADO Design Suite for the simulation of RTL Codes.
<hr>
  
<h2>Here is the list of Day wise RTL Codes:</h2>

Day-001 : FULL ADDER (Three Modelling styles). <br>
Day-002 : FULL SUBTRACTOR (Three Modelling styles). <br>
Day-003 : MULTIPLEXER 8X1 (Three Modelling styles). <br>
Day-004 : LOGIC GATES USING MUX. <br>
Day-005 : 8x1 MUX BY 4X1 mux and 2X1 mux. <br>
Day-006 : 1X8 DEMULTIPLEXER (Three Modelling styles). <br>
Day-007 : FULL ADDER AND FULL SUBTRACTOR USING MUX. <br>
Day-008 : OCTAL TO BINARY (8X3 ENCODER) (Three Modelling styles). <br>
Day-009 : PRIORITY ENCODER (8:3). <br>
Day-010:  3x8 DECODER (Three Modelling styles). <br>
Day-011 : BCD to DECIMAL CONVERTER . <br>
Day-012 : BCD to 7 SEGMENT. <br>
Day-013 : BINARY to GRAY and GRAY to BINARY code. <br>
Day-014 : RIPPLE CARRY ADDER. <br>
Day-015 : CARRY LOOK-AHEAD ADDER. <br>
Day-016 : CARRY SELECT ADDER. <br>
Day-017 : CARRY SAVE ADDER. <br>
Day-018 : CARRY SKIP ADDER. <br>
Day-019 : COMPARATOR 4BIT. <br>
Day-020 : MULTIPLIER 4BIT. <br>
Day-021 : VEDIC MULTIPLIER 4BIT. <br>
Day-022 : SR NAND LATCH and NOR LATCH. <br>
Day-023 : SR and D FLIPFLOP. <br>
Day-024 : JK and T FLIPFLOP. <br>
Day-025 : D FLIPFLOP USING JK FLIPFLOP. <br>
Day-026 : D FLIPFLOP USING SR FLIPFLOP. <br>
Day-027 : D FLIPFLOP USING T FLIPFLOP. <br>
Day-028 : JK FLIPFLOP USING SR FLIPFLOP. <br>
Day-029 : JK FLIPFLOP USING T FLIPFLOP. <br>
Day-030 : JK FLIPFLOP USING D FLIPFLOP. <br>
Day-031 : SR FLIPFLOP USING JK,D,T FLIPFLOP. <br>
Day-032 : T FLIPFLOP USING JK,D,SR FLIPFLOP. <br>
Day-033 : SERIAL IN SERIAL OUT SHIFT REGISTER. <br>
Day-034 : SERIAL IN PARALLEL OUT SHIFT REGISTER. <br>
Day-035 : PARALLEL IN PARALLEL OUT SHIFT REGISTER. <br>
Day-036 : PARALLEL IN SERIAL OUT SHIFT REGISTER. <br>
Day-037 : BIDIRECTIONAL SHIFT REGISTER. <br>
Day-038 : UNIVERSAL SHIFT REGISTER. <br>
Day-039 : ASYNCHRONOUS UP COUNTER. <br>
Day-040 :  UP DOWN COUNTER. <br>
Day-041 : SYNCHRONOUS UP COUNTER. <br>
Day-042 : SYNCHRONOUS DOWN COUNTER. <br>
Day-043 : SYNCHRONOUS UP DOWN COUNTER. <br>
Day-044 : RING COUNTER. <br>
Day-045 : JOHNSON COUNTER. <br>
Day-046 : DECADE COUNTER. <br>
Day-047 : CLOCK DIVIDER 2,4,8,16. <br>
Day-048 : FREQUENCY DIVIDER 1.5. <br>
Day-049 : MEALY NONOVERLAPPING (1001). <br>
Day-050 : MEALY OVERLAPPING (1001). <br>
Day-051 : MOORE OVERLAPPING (1001). <br>
Day-052 : MOORE NONOVERLAPPING (1001). <br>
Day-053 : LINEAR FEEDBACK SHIFT REGISTER . <br>
Day-054 : BARREL SHIFTER . <br>
Day-055 : FIXED PRIORITY ARBITER . <br>
Day-056 : ROUND ROBIN ARBITER . <br>
Day-057 : POSEDGE DETECTOR . <br>
Day-058 : NEGEDGE DETECTOR . <br>
Day-059 : ALU 8-BIT . <br>
Day-060 : SRAM . <br>
Day-061 : DUAL PORT RAM . <br>
Day-062 : LIFO . <br>
Day-063 : SYNCHRONOUS FIFO . <br>
