Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov 18 19:58:44 2025
| Host         : 612-40 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.369        0.000                      0                  119        0.158        0.000                      0                  119        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.369        0.000                      0                  119        0.158        0.000                      0                  119        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 u_recv/bit_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_recv/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.047ns (24.432%)  route 3.238ns (75.568%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.078ns = ( 15.078 - 10.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.721     5.378    u_recv/clk_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  u_recv/bit_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.478     5.856 f  u_recv/bit_cnt_reg[5]/Q
                         net (fo=4, routed)           1.317     7.173    u_recv/bit_cnt_reg_n_0_[5]
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.295     7.468 r  u_recv/match_state[3]_i_3/O
                         net (fo=2, routed)           0.314     7.782    u_recv/match_state[3]_i_3_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     7.906 r  u_recv/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.994     8.900    u_recv/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I2_O)        0.150     9.050 r  u_recv/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.613     9.663    u_recv/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y93          FDCE                                         r  u_recv/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.602    15.078    u_recv/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  u_recv/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.261    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)       -0.271    15.033    u_recv/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 u_recv/bit_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_recv/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.299ns (31.424%)  route 2.835ns (68.576%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.078ns = ( 15.078 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.722     5.379    u_recv/clk_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  u_recv/bit_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.478     5.857 f  u_recv/bit_cnt_reg[8]/Q
                         net (fo=3, routed)           0.857     6.714    u_recv/bit_cnt_reg_n_0_[8]
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.323     7.037 f  u_recv/bit_cnt[13]_i_3/O
                         net (fo=2, routed)           0.677     7.714    u_recv/bit_cnt[13]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.348     8.062 r  u_recv/data_reg[7]_i_2/O
                         net (fo=8, routed)           0.777     8.838    u_recv/data_reg[7]_i_2_n_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I4_O)        0.150     8.988 r  u_recv/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.524     9.513    u_recv/data_reg[0]_i_1_n_0
    SLICE_X2Y93          FDCE                                         r  u_recv/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.602    15.078    u_recv/clk_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  u_recv/data_reg_reg[0]/C
                         clock pessimism              0.261    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X2Y93          FDCE (Setup_fdce_C_CE)      -0.393    14.911    u_recv/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 u_recv/bit_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_recv/data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 1.302ns (31.478%)  route 2.834ns (68.522%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.078ns = ( 15.078 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.722     5.379    u_recv/clk_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  u_recv/bit_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.478     5.857 f  u_recv/bit_cnt_reg[8]/Q
                         net (fo=3, routed)           0.857     6.714    u_recv/bit_cnt_reg_n_0_[8]
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.323     7.037 f  u_recv/bit_cnt[13]_i_3/O
                         net (fo=2, routed)           0.677     7.714    u_recv/bit_cnt[13]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.348     8.062 r  u_recv/data_reg[7]_i_2/O
                         net (fo=8, routed)           0.777     8.838    u_recv/data_reg[7]_i_2_n_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I4_O)        0.153     8.991 r  u_recv/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.524     9.515    u_recv/data_reg[4]_i_1_n_0
    SLICE_X2Y94          FDCE                                         r  u_recv/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.602    15.078    u_recv/clk_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  u_recv/data_reg_reg[4]/C
                         clock pessimism              0.261    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X2Y94          FDCE (Setup_fdce_C_CE)      -0.376    14.928    u_recv/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 u_recv/bit_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_recv/data_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 1.268ns (31.256%)  route 2.789ns (68.744%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.076ns = ( 15.076 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.722     5.379    u_recv/clk_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  u_recv/bit_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.478     5.857 f  u_recv/bit_cnt_reg[8]/Q
                         net (fo=3, routed)           0.857     6.714    u_recv/bit_cnt_reg_n_0_[8]
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.323     7.037 f  u_recv/bit_cnt[13]_i_3/O
                         net (fo=2, routed)           0.677     7.714    u_recv/bit_cnt[13]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.348     8.062 r  u_recv/data_reg[7]_i_2/O
                         net (fo=8, routed)           0.710     8.772    u_recv/data_reg[7]_i_2_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.119     8.891 r  u_recv/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.545     9.436    u_recv/data_reg[6]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  u_recv/data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.600    15.076    u_recv/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  u_recv/data_reg_reg[6]/C
                         clock pessimism              0.278    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X4Y93          FDCE (Setup_fdce_C_CE)      -0.413    14.906    u_recv/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 u_recv/bit_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_recv/data_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.267ns (31.460%)  route 2.760ns (68.540%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.076ns = ( 15.076 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.722     5.379    u_recv/clk_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  u_recv/bit_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.478     5.857 f  u_recv/bit_cnt_reg[8]/Q
                         net (fo=3, routed)           0.857     6.714    u_recv/bit_cnt_reg_n_0_[8]
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.323     7.037 f  u_recv/bit_cnt[13]_i_3/O
                         net (fo=2, routed)           0.677     7.714    u_recv/bit_cnt[13]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.348     8.062 r  u_recv/data_reg[7]_i_2/O
                         net (fo=8, routed)           0.728     8.789    u_recv/data_reg[7]_i_2_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I0_O)        0.118     8.907 r  u_recv/data_reg[7]_i_1/O
                         net (fo=1, routed)           0.499     9.406    u_recv/data_reg[7]_i_1_n_0
    SLICE_X4Y95          FDCE                                         r  u_recv/data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.600    15.076    u_recv/clk_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_recv/data_reg_reg[7]/C
                         clock pessimism              0.278    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X4Y95          FDCE (Setup_fdce_C_CE)      -0.407    14.912    u_recv/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 u_recv/bit_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_recv/data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.273ns (30.662%)  route 2.879ns (69.338%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.078ns = ( 15.078 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.722     5.379    u_recv/clk_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  u_recv/bit_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.478     5.857 f  u_recv/bit_cnt_reg[8]/Q
                         net (fo=3, routed)           0.857     6.714    u_recv/bit_cnt_reg_n_0_[8]
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.323     7.037 f  u_recv/bit_cnt[13]_i_3/O
                         net (fo=2, routed)           0.677     7.714    u_recv/bit_cnt[13]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.348     8.062 r  u_recv/data_reg[7]_i_2/O
                         net (fo=8, routed)           0.777     8.838    u_recv/data_reg[7]_i_2_n_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I4_O)        0.124     8.962 r  u_recv/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.568     9.531    u_recv/data_reg[2]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  u_recv/data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.602    15.078    u_recv/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  u_recv/data_reg_reg[2]/C
                         clock pessimism              0.261    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X3Y94          FDCE (Setup_fdce_C_CE)      -0.205    15.099    u_recv/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 u_recv/bit_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_recv/data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 1.273ns (32.534%)  route 2.640ns (67.466%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.078ns = ( 15.078 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.722     5.379    u_recv/clk_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  u_recv/bit_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.478     5.857 f  u_recv/bit_cnt_reg[8]/Q
                         net (fo=3, routed)           0.857     6.714    u_recv/bit_cnt_reg_n_0_[8]
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.323     7.037 f  u_recv/bit_cnt[13]_i_3/O
                         net (fo=2, routed)           0.677     7.714    u_recv/bit_cnt[13]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.348     8.062 r  u_recv/data_reg[7]_i_2/O
                         net (fo=8, routed)           0.728     8.789    u_recv/data_reg[7]_i_2_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124     8.913 r  u_recv/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.378     9.292    u_recv/data_reg[3]_i_1_n_0
    SLICE_X3Y95          FDCE                                         r  u_recv/data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.602    15.078    u_recv/clk_IBUF_BUFG
    SLICE_X3Y95          FDCE                                         r  u_recv/data_reg_reg[3]/C
                         clock pessimism              0.261    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X3Y95          FDCE (Setup_fdce_C_CE)      -0.205    15.099    u_recv/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 u_recv/bit_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_recv/data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.273ns (32.588%)  route 2.633ns (67.412%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.078ns = ( 15.078 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.722     5.379    u_recv/clk_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  u_recv/bit_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.478     5.857 f  u_recv/bit_cnt_reg[8]/Q
                         net (fo=3, routed)           0.857     6.714    u_recv/bit_cnt_reg_n_0_[8]
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.323     7.037 f  u_recv/bit_cnt[13]_i_3/O
                         net (fo=2, routed)           0.677     7.714    u_recv/bit_cnt[13]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.348     8.062 r  u_recv/data_reg[7]_i_2/O
                         net (fo=8, routed)           0.777     8.838    u_recv/data_reg[7]_i_2_n_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I4_O)        0.124     8.962 r  u_recv/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.323     9.285    u_recv/data_reg[1]_i_1_n_0
    SLICE_X0Y94          FDCE                                         r  u_recv/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.602    15.078    u_recv/clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  u_recv/data_reg_reg[1]/C
                         clock pessimism              0.261    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X0Y94          FDCE (Setup_fdce_C_CE)      -0.205    15.099    u_recv/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 u_recv/bit_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_recv/data_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.273ns (33.015%)  route 2.583ns (66.985%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.076ns = ( 15.076 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.722     5.379    u_recv/clk_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  u_recv/bit_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.478     5.857 f  u_recv/bit_cnt_reg[8]/Q
                         net (fo=3, routed)           0.857     6.714    u_recv/bit_cnt_reg_n_0_[8]
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.323     7.037 f  u_recv/bit_cnt[13]_i_3/O
                         net (fo=2, routed)           0.677     7.714    u_recv/bit_cnt[13]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.348     8.062 r  u_recv/data_reg[7]_i_2/O
                         net (fo=8, routed)           0.710     8.772    u_recv/data_reg[7]_i_2_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.124     8.896 r  u_recv/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.339     9.235    u_recv/data_reg[5]_i_1_n_0
    SLICE_X7Y94          FDCE                                         r  u_recv/data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.600    15.076    u_recv/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  u_recv/data_reg_reg[5]/C
                         clock pessimism              0.278    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X7Y94          FDCE (Setup_fdce_C_CE)      -0.205    15.114    u_recv/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 u_send/bit_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_send/data_index_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.828ns (21.680%)  route 2.991ns (78.320%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 15.074 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.380    u_send/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  u_send/bit_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.456     5.836 f  u_send/bit_cnt_reg[8]/Q
                         net (fo=2, routed)           1.014     6.850    u_send/bit_cnt_reg[8]
    SLICE_X0Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.974 f  u_send/FSM_sequential_current_state[1]_i_3/O
                         net (fo=5, routed)           0.690     7.664    u_send/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.788 f  u_send/FSM_sequential_current_state[1]_i_2/O
                         net (fo=5, routed)           0.964     8.752    u_send/FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.124     8.876 r  u_send/data_index[3]_i_1__0/O
                         net (fo=4, routed)           0.323     9.199    u_send/data_index
    SLICE_X6Y90          FDCE                                         r  u_send/data_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.598    15.074    u_send/clk_IBUF_BUFG
    SLICE_X6Y90          FDCE                                         r  u_send/data_index_reg[0]/C
                         clock pessimism              0.261    15.335    
                         clock uncertainty           -0.035    15.300    
    SLICE_X6Y90          FDCE (Setup_fdce_C_CE)      -0.169    15.131    u_send/data_index_reg[0]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  5.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_recv/result_code_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bridge/pending_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.600     1.578    u_recv/clk_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  u_recv/result_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.128     1.706 r  u_recv/result_code_reg[2]/Q
                         net (fo=1, routed)           0.059     1.765    u_bridge/Q[2]
    SLICE_X4Y91          FDCE                                         r  u_bridge/pending_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.871     2.095    u_bridge/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  u_bridge/pending_code_reg[2]/C
                         clock pessimism             -0.504     1.591    
    SLICE_X4Y91          FDCE (Hold_fdce_C_D)         0.016     1.607    u_bridge/pending_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_bridge/pending_code_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bridge/send_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.600     1.578    u_bridge/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  u_bridge/pending_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.141     1.719 r  u_bridge/pending_code_reg[2]/Q
                         net (fo=1, routed)           0.113     1.832    u_bridge/pending_code[2]
    SLICE_X4Y90          FDCE                                         r  u_bridge/send_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.871     2.095    u_bridge/clk_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  u_bridge/send_data_reg[2]/C
                         clock pessimism             -0.501     1.594    
    SLICE_X4Y90          FDCE (Hold_fdce_C_D)         0.070     1.664    u_bridge/send_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_bridge/pending_code_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bridge/send_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.600     1.578    u_bridge/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  u_bridge/pending_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.141     1.719 r  u_bridge/pending_code_reg[4]/Q
                         net (fo=1, routed)           0.116     1.835    u_bridge/pending_code[4]
    SLICE_X4Y90          FDCE                                         r  u_bridge/send_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.871     2.095    u_bridge/clk_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  u_bridge/send_data_reg[4]/C
                         clock pessimism             -0.501     1.594    
    SLICE_X4Y90          FDCE (Hold_fdce_C_D)         0.072     1.666    u_bridge/send_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_bridge/pending_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bridge/send_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.600     1.578    u_bridge/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  u_bridge/pending_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.141     1.719 r  u_bridge/pending_code_reg[1]/Q
                         net (fo=1, routed)           0.112     1.831    u_bridge/pending_code[1]
    SLICE_X4Y90          FDCE                                         r  u_bridge/send_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.871     2.095    u_bridge/clk_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  u_bridge/send_data_reg[1]/C
                         clock pessimism             -0.501     1.594    
    SLICE_X4Y90          FDCE (Hold_fdce_C_D)         0.066     1.660    u_bridge/send_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_bridge/pending_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bridge/send_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.600     1.578    u_bridge/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  u_bridge/pending_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.141     1.719 r  u_bridge/pending_code_reg[0]/Q
                         net (fo=1, routed)           0.119     1.838    u_bridge/pending_code[0]
    SLICE_X4Y90          FDCE                                         r  u_bridge/send_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.871     2.095    u_bridge/clk_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  u_bridge/send_data_reg[0]/C
                         clock pessimism             -0.501     1.594    
    SLICE_X4Y90          FDCE (Hold_fdce_C_D)         0.070     1.664    u_bridge/send_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_recv/result_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bridge/pending_code_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.600     1.578    u_recv/clk_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  u_recv/result_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.719 r  u_recv/result_code_reg[0]/Q
                         net (fo=1, routed)           0.122     1.841    u_bridge/Q[0]
    SLICE_X4Y91          FDCE                                         r  u_bridge/pending_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.871     2.095    u_bridge/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  u_bridge/pending_code_reg[0]/C
                         clock pessimism             -0.504     1.591    
    SLICE_X4Y91          FDCE (Hold_fdce_C_D)         0.070     1.661    u_bridge/pending_code_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_bridge/send_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_send/tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.600     1.578    u_bridge/clk_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  u_bridge/send_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.719 r  u_bridge/send_data_reg[0]/Q
                         net (fo=1, routed)           0.157     1.876    u_send/D[0]
    SLICE_X7Y90          FDCE                                         r  u_send/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.871     2.095    u_send/clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  u_send/tx_data_reg[0]/C
                         clock pessimism             -0.501     1.594    
    SLICE_X7Y90          FDCE (Hold_fdce_C_D)         0.070     1.664    u_send/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_bridge/send_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_send/tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.317%)  route 0.157ns (52.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.600     1.578    u_bridge/clk_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  u_bridge/send_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.719 r  u_bridge/send_data_reg[2]/Q
                         net (fo=1, routed)           0.157     1.876    u_send/D[2]
    SLICE_X7Y90          FDCE                                         r  u_send/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.871     2.095    u_send/clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  u_send/tx_data_reg[2]/C
                         clock pessimism             -0.501     1.594    
    SLICE_X7Y90          FDCE (Hold_fdce_C_D)         0.070     1.664    u_send/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_recv/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_recv/match_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.458%)  route 0.156ns (45.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.602     1.580    u_recv/clk_IBUF_BUFG
    SLICE_X3Y95          FDCE                                         r  u_recv/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141     1.721 r  u_recv/data_reg_reg[3]/Q
                         net (fo=8, routed)           0.156     1.876    u_recv/data_reg[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I1_O)        0.045     1.921 r  u_recv/match_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.921    u_recv/match_state[3]_i_2_n_0
    SLICE_X3Y93          FDCE                                         r  u_recv/match_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.875     2.099    u_recv/clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  u_recv/match_state_reg[3]/C
                         clock pessimism             -0.503     1.596    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.092     1.688    u_recv/match_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_recv/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_recv/data_index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.189ns (44.423%)  route 0.236ns (55.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.601     1.579    u_recv/clk_IBUF_BUFG
    SLICE_X5Y94          FDPE                                         r  u_recv/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDPE (Prop_fdpe_C_Q)         0.141     1.720 f  u_recv/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.236     1.956    u_recv/state[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.048     2.004 r  u_recv/data_index[2]_i_1/O
                         net (fo=1, routed)           0.000     2.004    u_recv/data_index[2]_i_1_n_0
    SLICE_X2Y95          FDCE                                         r  u_recv/data_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.875     2.099    u_recv/clk_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_recv/data_index_reg[2]/C
                         clock pessimism             -0.480     1.619    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.131     1.750    u_recv/data_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91    u_bridge/pending_code_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91    u_bridge/pending_code_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91    u_bridge/pending_code_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91    u_bridge/pending_code_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90    u_bridge/pending_valid_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y91    u_bridge/recv_ack_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90    u_bridge/send_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90    u_bridge/send_data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90    u_bridge/send_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    u_bridge/pending_valid_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    u_bridge/pending_valid_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    u_bridge/pending_code_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    u_bridge/pending_valid_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    u_bridge/pending_valid_reg/C



