// Seed: 3019462559
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    inout wire id_5,
    input supply1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri1 id_11
    , id_23, id_24,
    output wor id_12,
    input tri0 id_13,
    input tri0 id_14,
    output uwire id_15,
    output tri0 id_16,
    output supply0 id_17,
    output supply1 id_18,
    input wand id_19,
    input wor id_20,
    input tri1 id_21
);
  assign id_7 = 1;
  assign {id_13, id_21} = id_5;
  assign id_16 = id_9;
  assign id_24 = 1 && id_4;
  assign id_12 = 1 | 1;
  wire id_25;
  wire id_26;
  wire id_27;
  wire id_28;
  wire id_29;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    output tri0 id_3,
    input uwire id_4,
    input uwire id_5
    , id_17,
    input tri1 id_6,
    input supply1 id_7,
    input tri id_8,
    inout uwire id_9,
    input tri id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri1 id_13,
    input wor id_14,
    output supply0 id_15
);
  assign id_17 = id_14 - 1;
  module_0(
      id_0,
      id_11,
      id_13,
      id_5,
      id_1,
      id_9,
      id_8,
      id_9,
      id_2,
      id_7,
      id_9,
      id_9,
      id_3,
      id_12,
      id_1,
      id_0,
      id_3,
      id_9,
      id_15,
      id_4,
      id_12,
      id_7
  );
endmodule
