//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sat Jun 21 05:55:59 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/gpio/ip_gpio.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/tangnano20k_vdp_cartridge.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_color_bus.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_color_decoder.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_command.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_graphic123m.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_graphic4567.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_inst.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_interrupt.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_ram_256byte.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_ram_palette.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_register.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_spinforam.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_text12.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_wait_control.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/video_out/video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/video_out/video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/video_out/video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/video_out/video_out_hmag.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/video_out/video_ram_line_buffer.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m,
  pll_lock1
)
;
input clk14m_d;
output clk215m;
output pll_lock1;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock1),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_CLKDIV (
  clk215m,
  pll_lock1,
  w_video_clk
)
;
input clk215m;
input pll_lock1;
output w_video_clk;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(w_video_clk),
    .CALIB(GND),
    .HCLKIN(clk215m),
    .RESETN(pll_lock1) 
);
defparam clkdiv_inst.DIV_MODE="5";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  w_video_clk,
  n36_6,
  w_bus_gpio_rdata_en,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  slot_a_d,
  slot_d_in,
  w_bus_rdata,
  w_bus_valid,
  w_iorq_rd,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d_4,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_gpio_rdata_en;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_rdata;
output w_bus_valid;
output w_iorq_rd;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d_4;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire w_iorq_wr;
wire n240_3;
wire w_active;
wire n63_10;
wire n63_12;
wire n49_9;
wire w_active_12;
wire ff_iorq_rd;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire ff_active;
wire ff_iorq_wr;
wire VCC;
wire GND;
  LUT2 w_iorq_wr_s1 (
    .F(w_iorq_wr),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d) 
);
defparam w_iorq_wr_s1.INIT=4'h1;
  LUT2 w_iorq_rd_s2 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s2.INIT=4'h1;
  LUT2 n240_s0 (
    .F(n240_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n240_s0.INIT=4'h4;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n63_s4 (
    .F(n63_10),
    .I0(w_bus_write),
    .I1(ff_active),
    .I2(n63_12) 
);
defparam n63_s4.INIT=8'hB0;
  LUT3 n63_s5 (
    .F(n63_12),
    .I0(ff_iorq_wr),
    .I1(ff_active),
    .I2(ff_iorq_rd) 
);
defparam n63_s5.INIT=8'hEF;
  LUT3 n49_s3 (
    .F(n49_9),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd) 
);
defparam n49_s3.INIT=8'h54;
  LUT4 w_active_s4 (
    .F(w_active_12),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd),
    .I3(w_bus_ioreq) 
);
defparam w_active_s4.INIT=16'hFF54;
  DFFC ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_pre_s0 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_rd_pre_s0 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_valid_s0 (
    .Q(w_bus_valid),
    .D(n49_9),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(slot_a_d[7]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(slot_a_d[6]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(slot_a_d[5]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(slot_a_d[4]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(slot_a_d[3]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(slot_a_d[2]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_rdata[7]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_rdata[6]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_rdata[5]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_rdata[4]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_rdata[3]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_rdata[2]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_rdata[1]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_rdata[0]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_12),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n63_10),
    .CLK(w_video_clk),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV slot_data_dir_d_s0 (
    .O(slot_data_dir_d_4),
    .I(w_bus_write) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module ip_gpio (
  w_video_clk,
  n36_6,
  w_bus_ioreq,
  w_bus_write,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  w_bus_gpio_rdata_en,
  w_led_wr,
  w_led_red,
  w_led_green,
  w_led_blue,
  w_bus_gpio_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_ioreq;
input w_bus_write;
input w_bus_valid;
input [7:0] w_bus_wdata;
input [7:0] w_bus_address;
output w_bus_gpio_rdata_en;
output w_led_wr;
output [7:0] w_led_red;
output [7:0] w_led_green;
output [7:0] w_led_blue;
output [7:0] w_bus_gpio_rdata;
wire n215_3;
wire n222_3;
wire n230_3;
wire n107_3;
wire n133_6;
wire n132_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n131_6;
wire n129_6;
wire n130_6;
wire ff_wr_6;
wire n215_4;
wire n222_4;
wire n230_4;
wire ff_rdata_en_7;
wire n133_7;
wire n133_8;
wire n132_7;
wire n132_8;
wire n126_7;
wire n126_8;
wire n127_7;
wire n127_8;
wire n128_7;
wire n128_8;
wire n131_7;
wire n131_8;
wire n129_7;
wire n129_8;
wire n130_7;
wire n130_8;
wire n215_5;
wire n215_6;
wire ff_rdata_en_9;
wire VCC;
wire GND;
  LUT4 n215_s0 (
    .F(n215_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n215_4) 
);
defparam n215_s0.INIT=16'h8000;
  LUT4 n222_s0 (
    .F(n222_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n222_4) 
);
defparam n222_s0.INIT=16'h8000;
  LUT4 n230_s0 (
    .F(n230_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n230_4) 
);
defparam n230_s0.INIT=16'h8000;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(w_bus_write),
    .I1(w_bus_ioreq),
    .I2(w_bus_valid) 
);
defparam n107_s0.INIT=8'h40;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(n133_7),
    .I1(n133_8),
    .I2(n107_3) 
);
defparam n133_s1.INIT=8'h70;
  LUT3 n132_s1 (
    .F(n132_6),
    .I0(n132_7),
    .I1(n132_8),
    .I2(n107_3) 
);
defparam n132_s1.INIT=8'h70;
  LUT3 n126_s1 (
    .F(n126_6),
    .I0(n126_7),
    .I1(n126_8),
    .I2(n107_3) 
);
defparam n126_s1.INIT=8'h70;
  LUT3 n127_s1 (
    .F(n127_6),
    .I0(n127_7),
    .I1(n127_8),
    .I2(n107_3) 
);
defparam n127_s1.INIT=8'h70;
  LUT3 n128_s1 (
    .F(n128_6),
    .I0(n128_7),
    .I1(n128_8),
    .I2(n107_3) 
);
defparam n128_s1.INIT=8'h70;
  LUT3 n131_s1 (
    .F(n131_6),
    .I0(n131_7),
    .I1(n131_8),
    .I2(n107_3) 
);
defparam n131_s1.INIT=8'h70;
  LUT3 n129_s1 (
    .F(n129_6),
    .I0(n129_7),
    .I1(n129_8),
    .I2(n107_3) 
);
defparam n129_s1.INIT=8'h70;
  LUT3 n130_s1 (
    .F(n130_6),
    .I0(n130_7),
    .I1(n130_8),
    .I2(n107_3) 
);
defparam n130_s1.INIT=8'h70;
  LUT4 ff_wr_s3 (
    .F(ff_wr_6),
    .I0(ff_rdata_en_7),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(w_bus_ioreq) 
);
defparam ff_wr_s3.INIT=16'hBFFF;
  LUT3 n215_s1 (
    .F(n215_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n215_5) 
);
defparam n215_s1.INIT=8'h10;
  LUT3 n222_s1 (
    .F(n222_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n215_5) 
);
defparam n222_s1.INIT=8'h40;
  LUT3 n230_s1 (
    .F(n230_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n215_5) 
);
defparam n230_s1.INIT=8'h40;
  LUT3 ff_rdata_en_s4 (
    .F(ff_rdata_en_7),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n215_5) 
);
defparam ff_rdata_en_s4.INIT=8'h70;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(n215_4),
    .I1(w_led_red[0]),
    .I2(w_led_green[0]),
    .I3(n222_4) 
);
defparam n133_s2.INIT=16'h0777;
  LUT4 n133_s3 (
    .F(n133_8),
    .I0(n230_4),
    .I1(w_led_blue[0]),
    .I2(ff_rdata_en_7),
    .I3(w_bus_gpio_rdata[0]) 
);
defparam n133_s3.INIT=16'h7077;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(n215_4),
    .I1(w_led_red[1]),
    .I2(w_led_green[1]),
    .I3(n222_4) 
);
defparam n132_s2.INIT=16'h0777;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[1]),
    .I2(w_led_blue[1]),
    .I3(n230_4) 
);
defparam n132_s3.INIT=16'h0BBB;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(n215_4),
    .I1(w_led_red[7]),
    .I2(w_led_green[7]),
    .I3(n222_4) 
);
defparam n126_s2.INIT=16'h0777;
  LUT4 n126_s3 (
    .F(n126_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[7]),
    .I2(w_led_blue[7]),
    .I3(n230_4) 
);
defparam n126_s3.INIT=16'h0BBB;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[6]),
    .I2(w_led_blue[6]),
    .I3(n230_4) 
);
defparam n127_s2.INIT=16'h0BBB;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(n215_4),
    .I1(w_led_red[6]),
    .I2(w_led_green[6]),
    .I3(n222_4) 
);
defparam n127_s3.INIT=16'h0777;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[5]),
    .I2(w_led_blue[5]),
    .I3(n230_4) 
);
defparam n128_s2.INIT=16'h0BBB;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(n215_4),
    .I1(w_led_red[5]),
    .I2(w_led_green[5]),
    .I3(n222_4) 
);
defparam n128_s3.INIT=16'h0777;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[2]),
    .I2(w_led_blue[2]),
    .I3(n230_4) 
);
defparam n131_s2.INIT=16'h0BBB;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(n215_4),
    .I1(w_led_red[2]),
    .I2(w_led_green[2]),
    .I3(n222_4) 
);
defparam n131_s3.INIT=16'h0777;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[4]),
    .I2(w_led_blue[4]),
    .I3(n230_4) 
);
defparam n129_s2.INIT=16'h0BBB;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(n215_4),
    .I1(w_led_red[4]),
    .I2(w_led_green[4]),
    .I3(n222_4) 
);
defparam n129_s3.INIT=16'h0777;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[3]),
    .I2(w_led_blue[3]),
    .I3(n230_4) 
);
defparam n130_s2.INIT=16'h0BBB;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(n215_4),
    .I1(w_led_red[3]),
    .I2(w_led_green[3]),
    .I3(n222_4) 
);
defparam n130_s3.INIT=16'h0777;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(w_bus_address[2]),
    .I1(w_bus_address[3]),
    .I2(n215_6),
    .I3(w_bus_address[4]) 
);
defparam n215_s2.INIT=16'h1000;
  LUT3 n215_s3 (
    .F(n215_6),
    .I0(w_bus_address[5]),
    .I1(w_bus_address[6]),
    .I2(w_bus_address[7]) 
);
defparam n215_s3.INIT=8'h01;
  LUT4 ff_rdata_en_s5 (
    .F(ff_rdata_en_9),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n215_5),
    .I3(n107_3) 
);
defparam ff_rdata_en_s5.INIT=16'h70FF;
  DFFCE ff_red_7_s0 (
    .Q(w_led_red[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_red_5_s0 (
    .Q(w_led_red[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_4_s0 (
    .Q(w_led_red[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_red_3_s0 (
    .Q(w_led_red[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_2_s0 (
    .Q(w_led_red[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_red_1_s0 (
    .Q(w_led_red[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_0_s0 (
    .Q(w_led_red[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_7_s0 (
    .Q(w_led_green[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_6_s0 (
    .Q(w_led_green[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFPE ff_green_5_s0 (
    .Q(w_led_green[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_4_s0 (
    .Q(w_led_green[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_green_3_s0 (
    .Q(w_led_green[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_2_s0 (
    .Q(w_led_green[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFPE ff_green_1_s0 (
    .Q(w_led_green[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_0_s0 (
    .Q(w_led_green[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blue_7_s0 (
    .Q(w_led_blue[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_6_s0 (
    .Q(w_led_blue[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_5_s0 (
    .Q(w_led_blue[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_4_s0 (
    .Q(w_led_blue[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFCE ff_blue_3_s0 (
    .Q(w_led_blue[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_2_s0 (
    .Q(w_led_blue[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_1_s0 (
    .Q(w_led_blue[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_0_s0 (
    .Q(w_led_blue[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFC ff_rdata_7_s0 (
    .Q(w_bus_gpio_rdata[7]),
    .D(n126_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_6_s0 (
    .Q(w_bus_gpio_rdata[6]),
    .D(n127_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_5_s0 (
    .Q(w_bus_gpio_rdata[5]),
    .D(n128_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_4_s0 (
    .Q(w_bus_gpio_rdata[4]),
    .D(n129_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_3_s0 (
    .Q(w_bus_gpio_rdata[3]),
    .D(n130_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_2_s0 (
    .Q(w_bus_gpio_rdata[2]),
    .D(n131_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_1_s0 (
    .Q(w_bus_gpio_rdata[1]),
    .D(n132_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_0_s0 (
    .Q(w_bus_gpio_rdata[0]),
    .D(n133_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_6_s0 (
    .Q(w_led_red[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_rdata_en_s1 (
    .Q(w_bus_gpio_rdata_en),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_rdata_en_9),
    .CLEAR(n36_6) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(w_led_wr),
    .D(n230_3),
    .CLK(w_video_clk),
    .CE(ff_wr_6),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_gpio */
module ip_ws2812_led (
  w_video_clk,
  n36_6,
  w_led_wr,
  w_led_blue,
  w_led_red,
  w_led_green,
  ws2812_led_d
)
;
input w_video_clk;
input n36_6;
input w_led_wr;
input [7:0] w_led_blue;
input [7:0] w_led_red;
input [7:0] w_led_green;
output ws2812_led_d;
wire n138_5;
wire n139_5;
wire n142_5;
wire n145_5;
wire n146_5;
wire n147_5;
wire n149_5;
wire n151_6;
wire n117_92;
wire n118_90;
wire n119_90;
wire n120_90;
wire n121_90;
wire n134_86;
wire n136_85;
wire ff_send_data_23_8;
wire ff_state_5_8;
wire ff_count_13_7;
wire n123_82;
wire n126_89;
wire n127_88;
wire n129_88;
wire n130_88;
wire n138_6;
wire n138_7;
wire n142_6;
wire n142_7;
wire n145_6;
wire n145_7;
wire n146_7;
wire n149_6;
wire n314_4;
wire n117_93;
wire n117_94;
wire n119_91;
wire n120_91;
wire n121_91;
wire n134_87;
wire ff_send_data_23_9;
wire n126_90;
wire n127_89;
wire n129_89;
wire ff_send_data_23_10;
wire ff_send_data_23_11;
wire n146_9;
wire n122_95;
wire n147_8;
wire n337_8;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n332_5;
wire n331_5;
wire n330_5;
wire n329_5;
wire n328_5;
wire n327_5;
wire n326_5;
wire n325_5;
wire n324_5;
wire n323_5;
wire n322_5;
wire n321_5;
wire n320_5;
wire n319_5;
wire n318_5;
wire n317_5;
wire n316_5;
wire n315_5;
wire n314_6;
wire [5:0] ff_state;
wire [13:0] ff_count;
wire [23:0] ff_send_data;
wire VCC;
wire GND;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(n138_6),
    .I1(ff_count[12]),
    .I2(n138_7),
    .I3(ff_count[13]) 
);
defparam n138_s2.INIT=16'hCF20;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(n138_6),
    .I1(ff_count[13]),
    .I2(ff_count[12]),
    .I3(n138_7) 
);
defparam n139_s2.INIT=16'h0EF0;
  LUT4 n142_s2 (
    .F(n142_5),
    .I0(n142_6),
    .I1(n138_6),
    .I2(ff_count[9]),
    .I3(n142_7) 
);
defparam n142_s2.INIT=16'h0DF0;
  LUT4 n145_s2 (
    .F(n145_5),
    .I0(n138_6),
    .I1(n145_6),
    .I2(n145_7),
    .I3(ff_count[6]) 
);
defparam n145_s2.INIT=16'h0BB0;
  LUT4 n146_s2 (
    .F(n146_5),
    .I0(n138_6),
    .I1(n146_9),
    .I2(n145_6),
    .I3(n146_7) 
);
defparam n146_s2.INIT=16'h001F;
  LUT4 n147_s2 (
    .F(n147_5),
    .I0(n138_6),
    .I1(n145_6),
    .I2(n147_8),
    .I3(ff_count[4]) 
);
defparam n147_s2.INIT=16'h0BB0;
  LUT4 n149_s2 (
    .F(n149_5),
    .I0(n138_6),
    .I1(n146_9),
    .I2(n145_6),
    .I3(n149_6) 
);
defparam n149_s2.INIT=16'hEF00;
  LUT4 n151_s3 (
    .F(n151_6),
    .I0(n138_6),
    .I1(n146_9),
    .I2(n145_6),
    .I3(ff_count[0]) 
);
defparam n151_s3.INIT=16'h00EF;
  LUT4 n117_s80 (
    .F(n117_92),
    .I0(n117_93),
    .I1(n117_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n117_s80.INIT=16'hCFA0;
  LUT4 n118_s78 (
    .F(n118_90),
    .I0(ff_state[5]),
    .I1(n117_94),
    .I2(n117_93),
    .I3(ff_state[4]) 
);
defparam n118_s78.INIT=16'hCDF0;
  LUT4 n119_s78 (
    .F(n119_90),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n119_91),
    .I3(ff_state[3]) 
);
defparam n119_s78.INIT=16'h0770;
  LUT4 n120_s78 (
    .F(n120_90),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n120_91),
    .I3(ff_state[2]) 
);
defparam n120_s78.INIT=16'h0708;
  LUT3 n121_s78 (
    .F(n121_90),
    .I0(n121_91),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n121_s78.INIT=8'h14;
  LUT4 n134_s80 (
    .F(n134_86),
    .I0(n146_9),
    .I1(ff_count[3]),
    .I2(n134_87),
    .I3(n145_6) 
);
defparam n134_s80.INIT=16'hAA3C;
  LUT4 n136_s79 (
    .F(n136_85),
    .I0(n145_6),
    .I1(n146_9),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n136_s79.INIT=16'h7007;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_send_data_23_9),
    .I3(n314_4) 
);
defparam ff_send_data_23_s3.INIT=16'hFF10;
  LUT3 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(n138_6),
    .I1(w_led_wr),
    .I2(n145_6) 
);
defparam ff_led_s5.INIT=8'hD0;
  LUT4 ff_count_11_s5 (
    .F(ff_count_13_7),
    .I0(w_led_wr),
    .I1(n138_6),
    .I2(n121_91),
    .I3(n145_6) 
);
defparam ff_count_11_s5.INIT=16'h0BFF;
  LUT3 n123_s76 (
    .F(n123_82),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[0]) 
);
defparam n123_s76.INIT=8'h70;
  LUT3 n126_s81 (
    .F(n126_89),
    .I0(n142_6),
    .I1(n126_90),
    .I2(ff_count[11]) 
);
defparam n126_s81.INIT=8'h14;
  LUT4 n127_s80 (
    .F(n127_88),
    .I0(n145_7),
    .I1(n127_89),
    .I2(n142_6),
    .I3(ff_count[10]) 
);
defparam n127_s80.INIT=16'h0708;
  LUT3 n129_s80 (
    .F(n129_88),
    .I0(n145_6),
    .I1(n129_89),
    .I2(ff_count[8]) 
);
defparam n129_s80.INIT=8'h14;
  LUT4 n130_s80 (
    .F(n130_88),
    .I0(ff_count[6]),
    .I1(n145_7),
    .I2(n145_6),
    .I3(ff_count[7]) 
);
defparam n130_s80.INIT=16'h0B04;
  LUT4 n138_s3 (
    .F(n138_6),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam n138_s3.INIT=16'h0100;
  LUT4 n138_s4 (
    .F(n138_7),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(n145_7),
    .I3(n127_89) 
);
defparam n138_s4.INIT=16'h1000;
  LUT4 n142_s3 (
    .F(n142_6),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam n142_s3.INIT=16'h0001;
  LUT4 n142_s4 (
    .F(n142_7),
    .I0(ff_count[6]),
    .I1(ff_count[7]),
    .I2(ff_count[8]),
    .I3(n145_7) 
);
defparam n142_s4.INIT=16'h0100;
  LUT3 n145_s3 (
    .F(n145_6),
    .I0(n145_7),
    .I1(n127_89),
    .I2(n142_6) 
);
defparam n145_s3.INIT=8'h80;
  LUT4 n145_s4 (
    .F(n145_7),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(n134_87) 
);
defparam n145_s4.INIT=16'h0100;
  LUT4 n146_s4 (
    .F(n146_7),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n134_87),
    .I3(ff_count[5]) 
);
defparam n146_s4.INIT=16'h10EF;
  LUT3 n149_s3 (
    .F(n149_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n149_s3.INIT=8'hE1;
  LUT2 n314_s1 (
    .F(n314_4),
    .I0(w_led_wr),
    .I1(n138_6) 
);
defparam n314_s1.INIT=4'h8;
  LUT4 n117_s81 (
    .F(n117_93),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n117_s81.INIT=16'h8000;
  LUT3 n117_s82 (
    .F(n117_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n117_s82.INIT=8'h01;
  LUT3 n119_s79 (
    .F(n119_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n119_s79.INIT=8'h80;
  LUT2 n120_s79 (
    .F(n120_91),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n120_s79.INIT=4'h8;
  LUT3 n121_s79 (
    .F(n121_91),
    .I0(n117_94),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n121_s79.INIT=8'h40;
  LUT3 n134_s81 (
    .F(n134_87),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n134_s81.INIT=8'h01;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_count[5]),
    .I1(n127_89),
    .I2(n142_6),
    .I3(ff_send_data_23_10) 
);
defparam ff_send_data_23_s4.INIT=16'h4000;
  LUT3 n126_s82 (
    .F(n126_90),
    .I0(ff_count[10]),
    .I1(n145_7),
    .I2(n127_89) 
);
defparam n126_s82.INIT=8'h40;
  LUT4 n127_s81 (
    .F(n127_89),
    .I0(ff_count[6]),
    .I1(ff_count[7]),
    .I2(ff_count[8]),
    .I3(ff_count[9]) 
);
defparam n127_s81.INIT=16'h0001;
  LUT3 n129_s81 (
    .F(n129_89),
    .I0(ff_count[6]),
    .I1(ff_count[7]),
    .I2(n145_7) 
);
defparam n129_s81.INIT=8'h10;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_send_data_23_11),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam ff_send_data_23_s5.INIT=16'hA82A;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_state[0]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s6.INIT=16'h1000;
  LUT4 n146_s5 (
    .F(n146_9),
    .I0(ff_send_data[23]),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n146_s5.INIT=16'h1500;
  LUT4 n122_s82 (
    .F(n122_95),
    .I0(ff_state[0]),
    .I1(n117_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n122_s82.INIT=16'h4555;
  LUT4 n147_s4 (
    .F(n147_8),
    .I0(ff_count[3]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n147_s4.INIT=16'h0001;
  LUT3 n337_s2 (
    .F(n337_8),
    .I0(w_led_blue[0]),
    .I1(w_led_wr),
    .I2(n138_6) 
);
defparam n337_s2.INIT=8'h80;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_led_blue[1]),
    .I1(ff_send_data[0]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n336_s1.INIT=16'hACCC;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_led_blue[2]),
    .I1(ff_send_data[1]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n335_s1.INIT=16'hACCC;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(w_led_blue[3]),
    .I1(ff_send_data[2]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_led_blue[4]),
    .I1(ff_send_data[3]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n333_s1.INIT=16'hACCC;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(w_led_blue[5]),
    .I1(ff_send_data[4]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n332_s1.INIT=16'hACCC;
  LUT4 n331_s1 (
    .F(n331_5),
    .I0(w_led_blue[6]),
    .I1(ff_send_data[5]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n331_s1.INIT=16'hACCC;
  LUT4 n330_s1 (
    .F(n330_5),
    .I0(w_led_blue[7]),
    .I1(ff_send_data[6]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n330_s1.INIT=16'hACCC;
  LUT4 n329_s1 (
    .F(n329_5),
    .I0(w_led_red[0]),
    .I1(ff_send_data[7]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n329_s1.INIT=16'hACCC;
  LUT4 n328_s1 (
    .F(n328_5),
    .I0(w_led_red[1]),
    .I1(ff_send_data[8]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n328_s1.INIT=16'hACCC;
  LUT4 n327_s1 (
    .F(n327_5),
    .I0(w_led_red[2]),
    .I1(ff_send_data[9]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n327_s1.INIT=16'hACCC;
  LUT4 n326_s1 (
    .F(n326_5),
    .I0(w_led_red[3]),
    .I1(ff_send_data[10]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n326_s1.INIT=16'hACCC;
  LUT4 n325_s1 (
    .F(n325_5),
    .I0(w_led_red[4]),
    .I1(ff_send_data[11]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n325_s1.INIT=16'hACCC;
  LUT4 n324_s1 (
    .F(n324_5),
    .I0(w_led_red[5]),
    .I1(ff_send_data[12]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n324_s1.INIT=16'hACCC;
  LUT4 n323_s1 (
    .F(n323_5),
    .I0(w_led_red[6]),
    .I1(ff_send_data[13]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n323_s1.INIT=16'hACCC;
  LUT4 n322_s1 (
    .F(n322_5),
    .I0(w_led_red[7]),
    .I1(ff_send_data[14]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n322_s1.INIT=16'hACCC;
  LUT4 n321_s1 (
    .F(n321_5),
    .I0(w_led_green[0]),
    .I1(ff_send_data[15]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n321_s1.INIT=16'hACCC;
  LUT4 n320_s1 (
    .F(n320_5),
    .I0(w_led_green[1]),
    .I1(ff_send_data[16]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n320_s1.INIT=16'hACCC;
  LUT4 n319_s1 (
    .F(n319_5),
    .I0(w_led_green[2]),
    .I1(ff_send_data[17]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n319_s1.INIT=16'hACCC;
  LUT4 n318_s1 (
    .F(n318_5),
    .I0(w_led_green[3]),
    .I1(ff_send_data[18]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n318_s1.INIT=16'hACCC;
  LUT4 n317_s1 (
    .F(n317_5),
    .I0(w_led_green[4]),
    .I1(ff_send_data[19]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n317_s1.INIT=16'hACCC;
  LUT4 n316_s1 (
    .F(n316_5),
    .I0(w_led_green[5]),
    .I1(ff_send_data[20]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n316_s1.INIT=16'hACCC;
  LUT4 n315_s1 (
    .F(n315_5),
    .I0(w_led_green[6]),
    .I1(ff_send_data[21]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n315_s1.INIT=16'hACCC;
  LUT4 n314_s2 (
    .F(n314_6),
    .I0(w_led_green[7]),
    .I1(ff_send_data[22]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n314_s2.INIT=16'hACCC;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n117_92),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n118_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n119_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n120_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n121_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n122_95),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n123_82),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n126_89),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n127_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_10_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n129_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n130_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_7_s1.INIT=1'b0;
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n134_86),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_3_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n136_85),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n314_6),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n315_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n316_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n317_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n318_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n319_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n320_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n321_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n322_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n323_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n324_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n325_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n326_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n327_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n328_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n329_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n330_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n331_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n332_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n333_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_send_data_3_s1 (
    .Q(ff_send_data[3]),
    .D(n334_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_3_s1.INIT=1'b0;
  DFFCE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n335_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFCE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n336_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFCE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n337_8),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n138_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n139_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n142_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n145_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n146_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n147_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n149_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n151_6),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module vdp_color_bus (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  n2386_6,
  n1551_10,
  n1561_6,
  n1582_6,
  n519_4,
  pcolorcode_7_10,
  w_vram_addr_set_req,
  n1786_7,
  w_vdp_mode_is_highres,
  n74_5,
  w_vram_write_req,
  w_vram_rd_req,
  ff_local_dot_counter_x_8_7,
  n251_26,
  pcolorcode_7_6,
  ff_state_1_15,
  reg_r25_cmd_Z,
  ff_state_0_15,
  ff_prewindow_x,
  w_prewindow_y_sp,
  w_sp_vram_accessing,
  ff_tx_vram_read_en2,
  ff_tx_vram_read_en,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  n1234_12,
  n1208_4,
  n1211_4,
  w_vram_address_cpu,
  w_vdpcmd_vram_wdata,
  w_vram_wdata_cpu,
  w_dot_state,
  reg_r0_disp_mode,
  ff_rdata,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  ff_wait_cnt,
  reg_r1_disp_mode,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  w_eight_dot_state,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16,
  ff_main_state,
  w_dram_oe_n,
  w_dram_we_n,
  w_vdp_command_drive,
  w_vdpcmd_vram_write_ack,
  n494_25,
  w_vram_data_3_8,
  w_vram_data_4_7,
  w_vram_data_7_6,
  n753_9,
  n1372_4,
  n272_9,
  ff_dram_address_16_12,
  ff_dram_address_16_14,
  w_vdpcmd_vram_read_ack,
  w_vram_write_ack,
  n914_15,
  n918_10,
  n915_12,
  w_vdpcmd_vram_rdata,
  ff_dram_address,
  w_dram_address,
  w_dram_wdata,
  w_vram_data_Z
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input n2386_6;
input n1551_10;
input n1561_6;
input n1582_6;
input n519_4;
input pcolorcode_7_10;
input w_vram_addr_set_req;
input n1786_7;
input w_vdp_mode_is_highres;
input n74_5;
input w_vram_write_req;
input w_vram_rd_req;
input ff_local_dot_counter_x_8_7;
input n251_26;
input pcolorcode_7_6;
input ff_state_1_15;
input reg_r25_cmd_Z;
input ff_state_0_15;
input ff_prewindow_x;
input w_prewindow_y_sp;
input w_sp_vram_accessing;
input ff_tx_vram_read_en2;
input ff_tx_vram_read_en;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input n1234_12;
input n1208_4;
input n1211_4;
input [16:0] w_vram_address_cpu;
input [7:0] w_vdpcmd_vram_wdata;
input [7:0] w_vram_wdata_cpu;
input [1:0] w_dot_state;
input [3:1] reg_r0_disp_mode;
input [7:0] ff_rdata;
input w_vdpcmd_vram_address_0;
input w_vdpcmd_vram_address_1;
input w_vdpcmd_vram_address_2;
input w_vdpcmd_vram_address_3;
input w_vdpcmd_vram_address_4;
input w_vdpcmd_vram_address_5;
input w_vdpcmd_vram_address_6;
input w_vdpcmd_vram_address_7;
input w_vdpcmd_vram_address_8;
input w_vdpcmd_vram_address_9;
input w_vdpcmd_vram_address_10;
input w_vdpcmd_vram_address_11;
input w_vdpcmd_vram_address_12;
input w_vdpcmd_vram_address_13;
input w_vdpcmd_vram_address_14;
input w_vdpcmd_vram_address_16;
input [15:15] ff_wait_cnt;
input [1:0] reg_r1_disp_mode;
input w_vram_address_text12_0;
input w_vram_address_text12_1;
input w_vram_address_text12_2;
input w_vram_address_text12_3;
input w_vram_address_text12_4;
input w_vram_address_text12_5;
input w_vram_address_text12_6;
input w_vram_address_text12_7;
input w_vram_address_text12_8;
input w_vram_address_text12_9;
input w_vram_address_text12_10;
input w_vram_address_text12_11;
input w_vram_address_text12_12;
input w_vram_address_text12_13;
input w_vram_address_text12_16;
input ff_preread_address_0;
input ff_preread_address_1;
input ff_preread_address_2;
input ff_preread_address_3;
input ff_preread_address_4;
input ff_preread_address_5;
input ff_preread_address_6;
input ff_preread_address_7;
input ff_preread_address_8;
input ff_preread_address_9;
input ff_preread_address_10;
input ff_preread_address_11;
input ff_preread_address_12;
input ff_preread_address_13;
input ff_preread_address_14;
input ff_preread_address_16;
input ff_y_test_address_2;
input ff_y_test_address_3;
input ff_y_test_address_4;
input ff_y_test_address_5;
input ff_y_test_address_6;
input ff_y_test_address_7;
input ff_y_test_address_8;
input ff_y_test_address_9;
input ff_y_test_address_10;
input ff_y_test_address_11;
input ff_y_test_address_12;
input ff_y_test_address_13;
input ff_y_test_address_14;
input ff_y_test_address_16;
input [2:0] w_eight_dot_state;
input w_vram_address_graphic123m_0;
input w_vram_address_graphic123m_1;
input w_vram_address_graphic123m_2;
input w_vram_address_graphic123m_3;
input w_vram_address_graphic123m_4;
input w_vram_address_graphic123m_5;
input w_vram_address_graphic123m_6;
input w_vram_address_graphic123m_7;
input w_vram_address_graphic123m_8;
input w_vram_address_graphic123m_9;
input w_vram_address_graphic123m_10;
input w_vram_address_graphic123m_11;
input w_vram_address_graphic123m_12;
input w_vram_address_graphic123m_13;
input w_vram_address_graphic123m_16;
input w_vram_address_graphic4567_0;
input w_vram_address_graphic4567_1;
input w_vram_address_graphic4567_2;
input w_vram_address_graphic4567_3;
input w_vram_address_graphic4567_4;
input w_vram_address_graphic4567_5;
input w_vram_address_graphic4567_6;
input w_vram_address_graphic4567_7;
input w_vram_address_graphic4567_8;
input w_vram_address_graphic4567_9;
input w_vram_address_graphic4567_10;
input w_vram_address_graphic4567_11;
input w_vram_address_graphic4567_12;
input w_vram_address_graphic4567_13;
input w_vram_address_graphic4567_16;
input [1:0] ff_main_state;
output w_dram_oe_n;
output w_dram_we_n;
output w_vdp_command_drive;
output w_vdpcmd_vram_write_ack;
output n494_25;
output w_vram_data_3_8;
output w_vram_data_4_7;
output w_vram_data_7_6;
output n753_9;
output n1372_4;
output n272_9;
output ff_dram_address_16_12;
output ff_dram_address_16_14;
output w_vdpcmd_vram_read_ack;
output w_vram_write_ack;
output n914_15;
output n918_10;
output n915_12;
output [7:0] w_vdpcmd_vram_rdata;
output [16:16] ff_dram_address;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [7:0] w_vram_data_Z;
wire n753_6;
wire n754_4;
wire n755_4;
wire n756_4;
wire n757_4;
wire n758_4;
wire n759_4;
wire n760_4;
wire n761_4;
wire n762_4;
wire n763_4;
wire n764_4;
wire n765_4;
wire n766_4;
wire n781_5;
wire n784_5;
wire n785_5;
wire n786_5;
wire n787_5;
wire n788_5;
wire n789_5;
wire n790_5;
wire n791_5;
wire n792_5;
wire n793_5;
wire n794_5;
wire n795_5;
wire n796_5;
wire n797_5;
wire n798_3;
wire n799_3;
wire n800_3;
wire n815_3;
wire n816_3;
wire n817_3;
wire n818_3;
wire n819_3;
wire n820_3;
wire n821_3;
wire n822_3;
wire n1413_3;
wire ff_vram_access_address_16_6;
wire ff_vram_access_address_13_6;
wire ff_dram_address_16_7;
wire n753_7;
wire n753_8;
wire n754_5;
wire n755_5;
wire n755_6;
wire n756_5;
wire n757_5;
wire n758_5;
wire n758_6;
wire n759_5;
wire n760_5;
wire n761_5;
wire n761_6;
wire n762_5;
wire n763_5;
wire n764_5;
wire n765_5;
wire n766_5;
wire n781_6;
wire n781_7;
wire n781_8;
wire n784_6;
wire n784_7;
wire n784_8;
wire n784_9;
wire n785_6;
wire n785_7;
wire n785_8;
wire n786_6;
wire n786_7;
wire n786_8;
wire n787_6;
wire n787_7;
wire n787_8;
wire n788_6;
wire n788_7;
wire n788_8;
wire n789_6;
wire n789_7;
wire n789_8;
wire n790_6;
wire n790_7;
wire n790_8;
wire n791_6;
wire n791_7;
wire n791_8;
wire n792_6;
wire n792_7;
wire n792_8;
wire n793_6;
wire n793_7;
wire n793_8;
wire n794_6;
wire n794_7;
wire n794_8;
wire n795_6;
wire n795_7;
wire n795_8;
wire n796_6;
wire n796_7;
wire n796_8;
wire n797_6;
wire n797_7;
wire n797_8;
wire n798_4;
wire n798_5;
wire n799_4;
wire n799_5;
wire n800_4;
wire n800_5;
wire n815_4;
wire n815_5;
wire n1413_4;
wire n1473_4;
wire ff_vram_access_address_16_7;
wire ff_dram_address_16_8;
wire ff_dram_address_16_9;
wire n272_6;
wire n272_7;
wire n753_10;
wire n753_11;
wire n753_12;
wire n753_13;
wire n753_14;
wire n753_15;
wire n754_6;
wire n755_7;
wire n755_8;
wire n755_9;
wire n755_10;
wire n756_6;
wire n757_6;
wire n758_10;
wire n759_6;
wire n760_6;
wire n760_7;
wire n761_7;
wire n761_8;
wire n761_9;
wire n761_10;
wire n762_6;
wire n763_6;
wire n763_7;
wire n764_6;
wire n764_7;
wire n765_6;
wire n766_6;
wire n781_9;
wire n781_10;
wire n781_11;
wire n781_12;
wire n784_10;
wire n784_11;
wire n784_13;
wire n784_14;
wire n784_15;
wire n785_9;
wire n785_10;
wire n785_11;
wire n785_12;
wire n785_13;
wire n786_9;
wire n786_10;
wire n786_11;
wire n787_9;
wire n787_10;
wire n788_9;
wire n788_10;
wire n789_9;
wire n789_10;
wire n790_9;
wire n790_10;
wire n791_9;
wire n791_10;
wire n791_11;
wire n792_9;
wire n792_10;
wire n793_9;
wire n793_10;
wire n794_9;
wire n794_10;
wire n795_9;
wire n795_10;
wire n796_9;
wire n796_10;
wire n796_12;
wire n797_9;
wire n797_10;
wire n797_11;
wire n798_8;
wire n799_6;
wire n799_8;
wire n800_6;
wire n1372_5;
wire n1372_6;
wire n1372_7;
wire ff_dram_address_16_10;
wire n272_10;
wire n272_11;
wire n753_16;
wire n753_17;
wire n753_18;
wire n753_19;
wire n753_20;
wire n755_11;
wire n784_17;
wire n785_15;
wire n758_12;
wire n272_13;
wire n272_15;
wire n272_17;
wire n823_8;
wire n824_9;
wire n1411_5;
wire n799_10;
wire n798_10;
wire n796_15;
wire n784_19;
wire n764_10;
wire n763_10;
wire n758_14;
wire n758_16;
wire n757_10;
wire n797_14;
wire n796_17;
wire n795_15;
wire n794_15;
wire n793_15;
wire n792_15;
wire n791_16;
wire n790_15;
wire n789_15;
wire n788_15;
wire n787_15;
wire n786_17;
wire n785_17;
wire n784_21;
wire n781_16;
wire n795_17;
wire n794_17;
wire n793_17;
wire n792_17;
wire n791_18;
wire n790_17;
wire n789_17;
wire n788_17;
wire n787_17;
wire n786_19;
wire n795_19;
wire n794_19;
wire n793_19;
wire n792_19;
wire n791_20;
wire n790_19;
wire n789_19;
wire n788_19;
wire n787_19;
wire n786_21;
wire n786_23;
wire n781_18;
wire n918_7;
wire n1160_8;
wire n1372_9;
wire n914_12;
wire n915_11;
wire n798_12;
wire n757_12;
wire n272_19;
wire ff_vdpcmd_vram_reading_req;
wire w_vram_rd_ack;
wire w_vram_addr_set_ack;
wire [16:0] ff_vram_access_address;
wire VCC;
wire GND;
  LUT4 n753_s3 (
    .F(n753_6),
    .I0(n753_7),
    .I1(n753_8),
    .I2(w_vram_address_cpu[13]),
    .I3(n753_9) 
);
defparam n753_s3.INIT=16'hEEF0;
  LUT3 n754_s1 (
    .F(n754_4),
    .I0(n754_5),
    .I1(w_vram_address_cpu[12]),
    .I2(n753_9) 
);
defparam n754_s1.INIT=8'h5C;
  LUT4 n755_s1 (
    .F(n755_4),
    .I0(n755_5),
    .I1(n755_6),
    .I2(w_vram_address_cpu[11]),
    .I3(n753_9) 
);
defparam n755_s1.INIT=16'hEEF0;
  LUT3 n756_s1 (
    .F(n756_4),
    .I0(n756_5),
    .I1(w_vram_address_cpu[10]),
    .I2(n753_9) 
);
defparam n756_s1.INIT=8'h5C;
  LUT3 n757_s1 (
    .F(n757_4),
    .I0(n757_5),
    .I1(w_vram_address_cpu[9]),
    .I2(n753_9) 
);
defparam n757_s1.INIT=8'h5C;
  LUT4 n758_s1 (
    .F(n758_4),
    .I0(n758_5),
    .I1(n758_6),
    .I2(w_vram_address_cpu[8]),
    .I3(n753_9) 
);
defparam n758_s1.INIT=16'hEEF0;
  LUT3 n759_s1 (
    .F(n759_4),
    .I0(n759_5),
    .I1(w_vram_address_cpu[7]),
    .I2(n753_9) 
);
defparam n759_s1.INIT=8'h5C;
  LUT3 n760_s1 (
    .F(n760_4),
    .I0(n760_5),
    .I1(w_vram_address_cpu[6]),
    .I2(n753_9) 
);
defparam n760_s1.INIT=8'h5C;
  LUT4 n761_s1 (
    .F(n761_4),
    .I0(n761_5),
    .I1(n761_6),
    .I2(w_vram_address_cpu[5]),
    .I3(n753_9) 
);
defparam n761_s1.INIT=16'hEEF0;
  LUT3 n762_s1 (
    .F(n762_4),
    .I0(n762_5),
    .I1(w_vram_address_cpu[4]),
    .I2(n753_9) 
);
defparam n762_s1.INIT=8'h5C;
  LUT3 n763_s1 (
    .F(n763_4),
    .I0(n763_5),
    .I1(w_vram_address_cpu[3]),
    .I2(n753_9) 
);
defparam n763_s1.INIT=8'h5C;
  LUT3 n764_s1 (
    .F(n764_4),
    .I0(n764_5),
    .I1(w_vram_address_cpu[2]),
    .I2(n753_9) 
);
defparam n764_s1.INIT=8'h5C;
  LUT3 n765_s1 (
    .F(n765_4),
    .I0(n765_5),
    .I1(w_vram_address_cpu[1]),
    .I2(n753_9) 
);
defparam n765_s1.INIT=8'h5C;
  LUT3 n766_s1 (
    .F(n766_4),
    .I0(w_vram_address_cpu[0]),
    .I1(n766_5),
    .I2(n753_9) 
);
defparam n766_s1.INIT=8'h3A;
  LUT4 n781_s2 (
    .F(n781_5),
    .I0(n781_6),
    .I1(n781_7),
    .I2(n781_8),
    .I3(n753_9) 
);
defparam n781_s2.INIT=16'hFAFC;
  LUT4 n784_s2 (
    .F(n784_5),
    .I0(n784_6),
    .I1(n784_7),
    .I2(n784_8),
    .I3(n784_9) 
);
defparam n784_s2.INIT=16'h0B00;
  LUT4 n785_s2 (
    .F(n785_5),
    .I0(n753_9),
    .I1(n785_6),
    .I2(n785_7),
    .I3(n785_8) 
);
defparam n785_s2.INIT=16'h0B00;
  LUT4 n786_s2 (
    .F(n786_5),
    .I0(n786_6),
    .I1(n786_7),
    .I2(n786_8),
    .I3(n753_9) 
);
defparam n786_s2.INIT=16'h0305;
  LUT4 n787_s2 (
    .F(n787_5),
    .I0(n787_6),
    .I1(n787_7),
    .I2(n787_8),
    .I3(n753_9) 
);
defparam n787_s2.INIT=16'h0A03;
  LUT4 n788_s2 (
    .F(n788_5),
    .I0(n788_6),
    .I1(n788_7),
    .I2(n788_8),
    .I3(n753_9) 
);
defparam n788_s2.INIT=16'h0503;
  LUT4 n789_s2 (
    .F(n789_5),
    .I0(n789_6),
    .I1(n789_7),
    .I2(n789_8),
    .I3(n753_9) 
);
defparam n789_s2.INIT=16'h0503;
  LUT4 n790_s2 (
    .F(n790_5),
    .I0(n790_6),
    .I1(n790_7),
    .I2(n790_8),
    .I3(n753_9) 
);
defparam n790_s2.INIT=16'h0503;
  LUT4 n791_s2 (
    .F(n791_5),
    .I0(n791_6),
    .I1(n791_7),
    .I2(n791_8),
    .I3(n753_9) 
);
defparam n791_s2.INIT=16'h0A03;
  LUT4 n792_s2 (
    .F(n792_5),
    .I0(n792_6),
    .I1(n792_7),
    .I2(n792_8),
    .I3(n753_9) 
);
defparam n792_s2.INIT=16'h0503;
  LUT4 n793_s2 (
    .F(n793_5),
    .I0(n793_6),
    .I1(n793_7),
    .I2(n793_8),
    .I3(n753_9) 
);
defparam n793_s2.INIT=16'h0503;
  LUT4 n794_s2 (
    .F(n794_5),
    .I0(n794_6),
    .I1(n794_7),
    .I2(n794_8),
    .I3(n753_9) 
);
defparam n794_s2.INIT=16'h0503;
  LUT4 n795_s2 (
    .F(n795_5),
    .I0(n795_6),
    .I1(n795_7),
    .I2(n795_8),
    .I3(n753_9) 
);
defparam n795_s2.INIT=16'h0A03;
  LUT4 n796_s2 (
    .F(n796_5),
    .I0(n796_6),
    .I1(n796_7),
    .I2(n796_8),
    .I3(n753_9) 
);
defparam n796_s2.INIT=16'h0FEE;
  LUT4 n797_s2 (
    .F(n797_5),
    .I0(n797_6),
    .I1(n797_7),
    .I2(n797_8),
    .I3(n753_9) 
);
defparam n797_s2.INIT=16'hF0EE;
  LUT4 n798_s0 (
    .F(n798_3),
    .I0(n798_4),
    .I1(n798_5),
    .I2(w_vram_address_cpu[16]),
    .I3(n753_9) 
);
defparam n798_s0.INIT=16'hEEF0;
  LUT4 n799_s0 (
    .F(n799_3),
    .I0(n799_4),
    .I1(n799_5),
    .I2(w_vram_address_cpu[15]),
    .I3(n753_9) 
);
defparam n799_s0.INIT=16'hEEF0;
  LUT4 n800_s0 (
    .F(n800_3),
    .I0(n800_4),
    .I1(n800_5),
    .I2(w_vram_address_cpu[14]),
    .I3(n753_9) 
);
defparam n800_s0.INIT=16'hEEF0;
  LUT4 n815_s0 (
    .F(n815_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[7]),
    .I2(w_vram_wdata_cpu[7]),
    .I3(n815_5) 
);
defparam n815_s0.INIT=16'hF888;
  LUT4 n816_s0 (
    .F(n816_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[6]),
    .I2(w_vram_wdata_cpu[6]),
    .I3(n815_5) 
);
defparam n816_s0.INIT=16'hF888;
  LUT4 n817_s0 (
    .F(n817_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vram_wdata_cpu[5]),
    .I3(n815_5) 
);
defparam n817_s0.INIT=16'hF888;
  LUT4 n818_s0 (
    .F(n818_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[4]),
    .I2(w_vram_wdata_cpu[4]),
    .I3(n815_5) 
);
defparam n818_s0.INIT=16'hF888;
  LUT4 n819_s0 (
    .F(n819_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[3]),
    .I2(w_vram_wdata_cpu[3]),
    .I3(n815_5) 
);
defparam n819_s0.INIT=16'hF888;
  LUT4 n820_s0 (
    .F(n820_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[2]),
    .I2(w_vram_wdata_cpu[2]),
    .I3(n815_5) 
);
defparam n820_s0.INIT=16'hF888;
  LUT4 n821_s0 (
    .F(n821_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[1]),
    .I2(w_vram_wdata_cpu[1]),
    .I3(n815_5) 
);
defparam n821_s0.INIT=16'hF888;
  LUT4 n822_s0 (
    .F(n822_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(w_vram_wdata_cpu[0]),
    .I3(n815_5) 
);
defparam n822_s0.INIT=16'hF888;
  LUT4 n1413_s0 (
    .F(n1413_3),
    .I0(n1372_4),
    .I1(n272_13),
    .I2(w_vdp_enable),
    .I3(n1413_4) 
);
defparam n1413_s0.INIT=16'h4000;
  LUT2 n494_s21 (
    .F(n494_25),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam n494_s21.INIT=4'hB;
  LUT2 w_vram_data_3_s5 (
    .F(w_vram_data_3_8),
    .I0(ff_dram_address[16]),
    .I1(n1551_10) 
);
defparam w_vram_data_3_s5.INIT=4'h8;
  LUT2 w_vram_data_4_s4 (
    .F(w_vram_data_4_7),
    .I0(ff_dram_address[16]),
    .I1(n1561_6) 
);
defparam w_vram_data_4_s4.INIT=4'h8;
  LUT2 w_vram_data_7_s3 (
    .F(w_vram_data_7_6),
    .I0(ff_dram_address[16]),
    .I1(n1582_6) 
);
defparam w_vram_data_7_s3.INIT=4'h8;
  LUT4 ff_vram_access_address_16_s2 (
    .F(ff_vram_access_address_16_6),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_vram_access_address_16_7),
    .I3(ff_vram_access_address_13_6) 
);
defparam ff_vram_access_address_16_s2.INIT=16'hEF00;
  LUT4 ff_vram_access_address_13_s2 (
    .F(ff_vram_access_address_13_6),
    .I0(n1473_4),
    .I1(n519_4),
    .I2(w_vdp_enable),
    .I3(n753_9) 
);
defparam ff_vram_access_address_13_s2.INIT=16'hF444;
  LUT4 ff_dram_address_16_s3 (
    .F(ff_dram_address_16_7),
    .I0(n494_25),
    .I1(ff_dram_address_16_8),
    .I2(ff_dram_address_16_9),
    .I3(w_vdp_enable) 
);
defparam ff_dram_address_16_s3.INIT=16'hF100;
  LUT2 w_vram_data_Z_0_s (
    .F(w_vram_data_Z[0]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[0]) 
);
defparam w_vram_data_Z_0_s.INIT=4'h4;
  LUT2 w_vram_data_Z_1_s (
    .F(w_vram_data_Z[1]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[1]) 
);
defparam w_vram_data_Z_1_s.INIT=4'h4;
  LUT2 w_vram_data_Z_2_s (
    .F(w_vram_data_Z[2]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[2]) 
);
defparam w_vram_data_Z_2_s.INIT=4'h4;
  LUT2 w_vram_data_Z_3_s (
    .F(w_vram_data_Z[3]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[3]) 
);
defparam w_vram_data_Z_3_s.INIT=4'h4;
  LUT2 w_vram_data_Z_4_s (
    .F(w_vram_data_Z[4]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[4]) 
);
defparam w_vram_data_Z_4_s.INIT=4'h4;
  LUT2 w_vram_data_Z_5_s (
    .F(w_vram_data_Z[5]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[5]) 
);
defparam w_vram_data_Z_5_s.INIT=4'h4;
  LUT2 w_vram_data_Z_6_s (
    .F(w_vram_data_Z[6]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[6]) 
);
defparam w_vram_data_Z_6_s.INIT=4'h4;
  LUT2 w_vram_data_Z_7_s (
    .F(w_vram_data_Z[7]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[7]) 
);
defparam w_vram_data_Z_7_s.INIT=4'h4;
  LUT3 n753_s4 (
    .F(n753_7),
    .I0(n1372_4),
    .I1(ff_vram_access_address[13]),
    .I2(n753_10) 
);
defparam n753_s4.INIT=8'h14;
  LUT4 n753_s5 (
    .F(n753_8),
    .I0(n753_11),
    .I1(n753_12),
    .I2(n753_13),
    .I3(n1372_4) 
);
defparam n753_s5.INIT=16'h4B00;
  LUT4 n753_s6 (
    .F(n753_9),
    .I0(n494_25),
    .I1(n272_6),
    .I2(n753_14),
    .I3(n753_15) 
);
defparam n753_s6.INIT=16'h0001;
  LUT4 n754_s2 (
    .F(n754_5),
    .I0(n754_6),
    .I1(n753_11),
    .I2(n753_12),
    .I3(n1372_4) 
);
defparam n754_s2.INIT=16'h3C55;
  LUT4 n755_s2 (
    .F(n755_5),
    .I0(n755_7),
    .I1(n755_8),
    .I2(n755_9),
    .I3(n1372_4) 
);
defparam n755_s2.INIT=16'h4B00;
  LUT4 n755_s3 (
    .F(n755_6),
    .I0(ff_vram_access_address[10]),
    .I1(n755_10),
    .I2(n1372_4),
    .I3(ff_vram_access_address[11]) 
);
defparam n755_s3.INIT=16'h0708;
  LUT4 n756_s2 (
    .F(n756_5),
    .I0(n756_6),
    .I1(n755_7),
    .I2(n755_8),
    .I3(n1372_4) 
);
defparam n756_s2.INIT=16'h3C55;
  LUT4 n757_s2 (
    .F(n757_5),
    .I0(n757_6),
    .I1(n757_12),
    .I2(n757_10),
    .I3(n1372_4) 
);
defparam n757_s2.INIT=16'h3CAA;
  LUT4 n758_s2 (
    .F(n758_5),
    .I0(n758_16),
    .I1(n758_12),
    .I2(n758_14),
    .I3(n1372_4) 
);
defparam n758_s2.INIT=16'h4B00;
  LUT4 n758_s3 (
    .F(n758_6),
    .I0(ff_vram_access_address[7]),
    .I1(n758_10),
    .I2(n1372_4),
    .I3(ff_vram_access_address[8]) 
);
defparam n758_s3.INIT=16'h0708;
  LUT4 n759_s2 (
    .F(n759_5),
    .I0(n759_6),
    .I1(n758_16),
    .I2(n758_12),
    .I3(n1372_4) 
);
defparam n759_s2.INIT=16'h3C55;
  LUT4 n760_s2 (
    .F(n760_5),
    .I0(n760_6),
    .I1(n760_7),
    .I2(ff_vram_access_address[6]),
    .I3(n1372_4) 
);
defparam n760_s2.INIT=16'hAAC3;
  LUT4 n761_s2 (
    .F(n761_5),
    .I0(ff_vram_access_address[4]),
    .I1(n761_7),
    .I2(n1372_4),
    .I3(ff_vram_access_address[5]) 
);
defparam n761_s2.INIT=16'h0708;
  LUT4 n761_s3 (
    .F(n761_6),
    .I0(n761_8),
    .I1(n761_9),
    .I2(n761_10),
    .I3(n1372_4) 
);
defparam n761_s3.INIT=16'h4B00;
  LUT4 n762_s2 (
    .F(n762_5),
    .I0(n762_6),
    .I1(n761_8),
    .I2(n761_9),
    .I3(n1372_4) 
);
defparam n762_s2.INIT=16'h3C55;
  LUT4 n763_s2 (
    .F(n763_5),
    .I0(n763_6),
    .I1(n763_7),
    .I2(n763_10),
    .I3(n1372_4) 
);
defparam n763_s2.INIT=16'h3CAA;
  LUT4 n764_s2 (
    .F(n764_5),
    .I0(n764_6),
    .I1(n764_7),
    .I2(n764_10),
    .I3(n1372_4) 
);
defparam n764_s2.INIT=16'h3C55;
  LUT4 n765_s2 (
    .F(n765_5),
    .I0(n765_6),
    .I1(ff_vram_access_address[0]),
    .I2(ff_vram_access_address[1]),
    .I3(n1372_4) 
);
defparam n765_s2.INIT=16'h55C3;
  LUT3 n766_s2 (
    .F(n766_5),
    .I0(n766_6),
    .I1(ff_vram_access_address[0]),
    .I2(n1372_4) 
);
defparam n766_s2.INIT=8'h5C;
  LUT4 n781_s3 (
    .F(n781_6),
    .I0(n766_6),
    .I1(ff_vram_access_address[0]),
    .I2(pcolorcode_7_10),
    .I3(n781_9) 
);
defparam n781_s3.INIT=16'hC05F;
  LUT4 n781_s4 (
    .F(n781_7),
    .I0(w_vdpcmd_vram_address_0),
    .I1(w_vdpcmd_vram_address_16),
    .I2(pcolorcode_7_10),
    .I3(n781_10) 
);
defparam n781_s4.INIT=16'hAC00;
  LUT4 n781_s5 (
    .F(n781_8),
    .I0(n781_11),
    .I1(n781_12),
    .I2(n784_6),
    .I3(n272_17) 
);
defparam n781_s5.INIT=16'h0305;
  LUT4 n784_s3 (
    .F(n784_6),
    .I0(n272_7),
    .I1(n1372_4),
    .I2(n1413_4),
    .I3(n272_15) 
);
defparam n784_s3.INIT=16'hBE00;
  LUT3 n784_s4 (
    .F(n784_7),
    .I0(n784_10),
    .I1(n784_11),
    .I2(n272_17) 
);
defparam n784_s4.INIT=8'h3A;
  LUT4 n784_s5 (
    .F(n784_8),
    .I0(n784_19),
    .I1(n784_13),
    .I2(pcolorcode_7_10),
    .I3(n753_9) 
);
defparam n784_s5.INIT=16'h8300;
  LUT4 n784_s6 (
    .F(n784_9),
    .I0(n781_10),
    .I1(n784_14),
    .I2(ff_vram_access_address[14]),
    .I3(n784_15) 
);
defparam n784_s6.INIT=16'h7077;
  LUT4 n785_s3 (
    .F(n785_6),
    .I0(w_vdpcmd_vram_address_12),
    .I1(w_vdpcmd_vram_address_13),
    .I2(pcolorcode_7_10),
    .I3(n781_10) 
);
defparam n785_s3.INIT=16'h3500;
  LUT4 n785_s4 (
    .F(n785_7),
    .I0(n785_9),
    .I1(n785_10),
    .I2(n784_6),
    .I3(n272_17) 
);
defparam n785_s4.INIT=16'h0C0A;
  LUT4 n785_s5 (
    .F(n785_8),
    .I0(n785_11),
    .I1(n753_9),
    .I2(n785_12),
    .I3(n785_13) 
);
defparam n785_s5.INIT=16'hBB0F;
  LUT4 n786_s3 (
    .F(n786_6),
    .I0(w_vdpcmd_vram_address_11),
    .I1(w_vdpcmd_vram_address_12),
    .I2(pcolorcode_7_10),
    .I3(n781_10) 
);
defparam n786_s3.INIT=16'h3500;
  LUT3 n786_s4 (
    .F(n786_7),
    .I0(n786_9),
    .I1(n785_12),
    .I2(n786_10) 
);
defparam n786_s4.INIT=8'h0E;
  LUT4 n786_s5 (
    .F(n786_8),
    .I0(n786_11),
    .I1(n786_19),
    .I2(n784_6),
    .I3(n272_17) 
);
defparam n786_s5.INIT=16'h0C0A;
  LUT4 n787_s3 (
    .F(n787_6),
    .I0(n755_9),
    .I1(n755_7),
    .I2(n1372_4),
    .I3(n787_9) 
);
defparam n787_s3.INIT=16'h305F;
  LUT4 n787_s4 (
    .F(n787_7),
    .I0(w_vdpcmd_vram_address_10),
    .I1(w_vdpcmd_vram_address_11),
    .I2(pcolorcode_7_10),
    .I3(n781_10) 
);
defparam n787_s4.INIT=16'h3500;
  LUT4 n787_s5 (
    .F(n787_8),
    .I0(n787_10),
    .I1(n787_17),
    .I2(n784_6),
    .I3(n272_17) 
);
defparam n787_s5.INIT=16'h030A;
  LUT4 n788_s3 (
    .F(n788_6),
    .I0(n755_7),
    .I1(n757_10),
    .I2(n1372_4),
    .I3(n788_9) 
);
defparam n788_s3.INIT=16'hC0AF;
  LUT4 n788_s4 (
    .F(n788_7),
    .I0(w_vdpcmd_vram_address_9),
    .I1(w_vdpcmd_vram_address_10),
    .I2(pcolorcode_7_10),
    .I3(n781_10) 
);
defparam n788_s4.INIT=16'h3500;
  LUT4 n788_s5 (
    .F(n788_8),
    .I0(n788_10),
    .I1(n788_17),
    .I2(n784_6),
    .I3(n272_17) 
);
defparam n788_s5.INIT=16'h030A;
  LUT4 n789_s3 (
    .F(n789_6),
    .I0(n757_10),
    .I1(n758_14),
    .I2(n1372_4),
    .I3(n789_9) 
);
defparam n789_s3.INIT=16'hC0AF;
  LUT4 n789_s4 (
    .F(n789_7),
    .I0(w_vdpcmd_vram_address_8),
    .I1(w_vdpcmd_vram_address_9),
    .I2(pcolorcode_7_10),
    .I3(n781_10) 
);
defparam n789_s4.INIT=16'h3500;
  LUT4 n789_s5 (
    .F(n789_8),
    .I0(n789_10),
    .I1(n789_17),
    .I2(n784_6),
    .I3(n272_17) 
);
defparam n789_s5.INIT=16'h0C0A;
  LUT4 n790_s3 (
    .F(n790_6),
    .I0(n758_16),
    .I1(n758_14),
    .I2(n1372_4),
    .I3(n790_9) 
);
defparam n790_s3.INIT=16'hC0AF;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(w_vdpcmd_vram_address_7),
    .I1(w_vdpcmd_vram_address_8),
    .I2(pcolorcode_7_10),
    .I3(n781_10) 
);
defparam n790_s4.INIT=16'h3500;
  LUT4 n790_s5 (
    .F(n790_8),
    .I0(n790_10),
    .I1(n790_17),
    .I2(n784_6),
    .I3(n272_17) 
);
defparam n790_s5.INIT=16'h0C0A;
  LUT4 n791_s3 (
    .F(n791_6),
    .I0(n791_9),
    .I1(n758_16),
    .I2(n1372_4),
    .I3(n791_10) 
);
defparam n791_s3.INIT=16'h305F;
  LUT4 n791_s4 (
    .F(n791_7),
    .I0(w_vdpcmd_vram_address_6),
    .I1(w_vdpcmd_vram_address_7),
    .I2(pcolorcode_7_10),
    .I3(n781_10) 
);
defparam n791_s4.INIT=16'h3500;
  LUT4 n791_s5 (
    .F(n791_8),
    .I0(n791_11),
    .I1(n791_18),
    .I2(n784_6),
    .I3(n272_17) 
);
defparam n791_s5.INIT=16'h0C0A;
  LUT4 n792_s3 (
    .F(n792_6),
    .I0(n791_9),
    .I1(n761_10),
    .I2(n1372_4),
    .I3(n792_9) 
);
defparam n792_s3.INIT=16'hC0AF;
  LUT4 n792_s4 (
    .F(n792_7),
    .I0(w_vdpcmd_vram_address_5),
    .I1(w_vdpcmd_vram_address_6),
    .I2(pcolorcode_7_10),
    .I3(n781_10) 
);
defparam n792_s4.INIT=16'h3500;
  LUT4 n792_s5 (
    .F(n792_8),
    .I0(n792_10),
    .I1(n792_17),
    .I2(n784_6),
    .I3(n272_17) 
);
defparam n792_s5.INIT=16'h030A;
  LUT4 n793_s3 (
    .F(n793_6),
    .I0(n761_8),
    .I1(n761_10),
    .I2(n1372_4),
    .I3(n793_9) 
);
defparam n793_s3.INIT=16'hC0AF;
  LUT4 n793_s4 (
    .F(n793_7),
    .I0(w_vdpcmd_vram_address_4),
    .I1(w_vdpcmd_vram_address_5),
    .I2(pcolorcode_7_10),
    .I3(n781_10) 
);
defparam n793_s4.INIT=16'h3500;
  LUT4 n793_s5 (
    .F(n793_8),
    .I0(n793_10),
    .I1(n793_17),
    .I2(n784_6),
    .I3(n272_17) 
);
defparam n793_s5.INIT=16'h0C0A;
  LUT4 n794_s3 (
    .F(n794_6),
    .I0(n763_10),
    .I1(n761_8),
    .I2(n1372_4),
    .I3(n794_9) 
);
defparam n794_s3.INIT=16'hC0AF;
  LUT4 n794_s4 (
    .F(n794_7),
    .I0(w_vdpcmd_vram_address_3),
    .I1(w_vdpcmd_vram_address_4),
    .I2(pcolorcode_7_10),
    .I3(n781_10) 
);
defparam n794_s4.INIT=16'h3500;
  LUT4 n794_s5 (
    .F(n794_8),
    .I0(n794_10),
    .I1(n794_17),
    .I2(n784_6),
    .I3(n272_17) 
);
defparam n794_s5.INIT=16'h0C0A;
  LUT4 n795_s3 (
    .F(n795_6),
    .I0(n764_10),
    .I1(n763_10),
    .I2(n1372_4),
    .I3(n795_9) 
);
defparam n795_s3.INIT=16'h305F;
  LUT4 n795_s4 (
    .F(n795_7),
    .I0(w_vdpcmd_vram_address_2),
    .I1(w_vdpcmd_vram_address_3),
    .I2(pcolorcode_7_10),
    .I3(n781_10) 
);
defparam n795_s4.INIT=16'h3500;
  LUT4 n795_s5 (
    .F(n795_8),
    .I0(n795_10),
    .I1(n795_17),
    .I2(n784_6),
    .I3(n272_17) 
);
defparam n795_s5.INIT=16'h0C0A;
  LUT4 n796_s3 (
    .F(n796_6),
    .I0(n796_9),
    .I1(n796_10),
    .I2(n781_10),
    .I3(n272_17) 
);
defparam n796_s3.INIT=16'h0305;
  LUT4 n796_s4 (
    .F(n796_7),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_2),
    .I2(pcolorcode_7_10),
    .I3(n781_10) 
);
defparam n796_s4.INIT=16'hCA00;
  LUT4 n796_s5 (
    .F(n796_8),
    .I0(n764_10),
    .I1(n796_15),
    .I2(n1372_4),
    .I3(n796_12) 
);
defparam n796_s5.INIT=16'hAFC0;
  LUT4 n797_s3 (
    .F(n797_6),
    .I0(n797_9),
    .I1(n797_10),
    .I2(n781_10),
    .I3(n272_17) 
);
defparam n797_s3.INIT=16'h0C05;
  LUT4 n797_s4 (
    .F(n797_7),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_0),
    .I2(pcolorcode_7_10),
    .I3(n781_10) 
);
defparam n797_s4.INIT=16'hAC00;
  LUT4 n797_s5 (
    .F(n797_8),
    .I0(n796_15),
    .I1(ff_vram_access_address[1]),
    .I2(pcolorcode_7_10),
    .I3(n797_11) 
);
defparam n797_s5.INIT=16'h5FC0;
  LUT4 n798_s1 (
    .F(n798_4),
    .I0(n755_8),
    .I1(n798_12),
    .I2(n798_10),
    .I3(n1372_4) 
);
defparam n798_s1.INIT=16'h8700;
  LUT3 n798_s2 (
    .F(n798_5),
    .I0(n1372_4),
    .I1(n798_8),
    .I2(ff_vram_access_address[16]) 
);
defparam n798_s2.INIT=8'h14;
  LUT4 n799_s1 (
    .F(n799_4),
    .I0(n755_8),
    .I1(n799_6),
    .I2(n799_10),
    .I3(n1372_4) 
);
defparam n799_s1.INIT=16'h8700;
  LUT3 n799_s2 (
    .F(n799_5),
    .I0(n1372_4),
    .I1(n799_8),
    .I2(ff_vram_access_address[15]) 
);
defparam n799_s2.INIT=8'h14;
  LUT4 n800_s1 (
    .F(n800_4),
    .I0(n755_8),
    .I1(n800_6),
    .I2(n784_19),
    .I3(n1372_4) 
);
defparam n800_s1.INIT=16'h8700;
  LUT4 n800_s2 (
    .F(n800_5),
    .I0(ff_vram_access_address[13]),
    .I1(n753_10),
    .I2(n1372_4),
    .I3(ff_vram_access_address[14]) 
);
defparam n800_s2.INIT=16'h0708;
  LUT3 n815_s1 (
    .F(n815_4),
    .I0(n1413_4),
    .I1(n1372_4),
    .I2(n272_13) 
);
defparam n815_s1.INIT=8'h40;
  LUT2 n815_s2 (
    .F(n815_5),
    .I0(n1372_4),
    .I1(n753_9) 
);
defparam n815_s2.INIT=4'h4;
  LUT4 n1372_s1 (
    .F(n1372_4),
    .I0(n1372_5),
    .I1(n1372_6),
    .I2(n272_6),
    .I3(n1372_7) 
);
defparam n1372_s1.INIT=16'h000D;
  LUT3 n1413_s1 (
    .F(n1413_4),
    .I0(n1372_6),
    .I1(ff_wait_cnt[15]),
    .I2(n272_6) 
);
defparam n1413_s1.INIT=8'h07;
  LUT2 n1473_s1 (
    .F(n1473_4),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack) 
);
defparam n1473_s1.INIT=4'h9;
  LUT3 ff_vram_access_address_16_s3 (
    .F(ff_vram_access_address_16_7),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]),
    .I2(n753_9) 
);
defparam ff_vram_access_address_16_s3.INIT=8'h70;
  LUT4 ff_dram_address_16_s4 (
    .F(ff_dram_address_16_8),
    .I0(n1786_7),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_dram_address_16_10),
    .I3(ff_dram_address_16_14) 
);
defparam ff_dram_address_16_s4.INIT=16'h0001;
  LUT4 ff_dram_address_16_s5 (
    .F(ff_dram_address_16_9),
    .I0(n272_7),
    .I1(n1372_4),
    .I2(n1413_4),
    .I3(n272_15) 
);
defparam ff_dram_address_16_s5.INIT=16'hBF00;
  LUT4 n272_s3 (
    .F(n272_6),
    .I0(n272_9),
    .I1(n74_5),
    .I2(n272_10),
    .I3(n272_11) 
);
defparam n272_s3.INIT=16'h7000;
  LUT2 n272_s4 (
    .F(n272_7),
    .I0(n272_6),
    .I1(n753_14) 
);
defparam n272_s4.INIT=4'h1;
  LUT4 n753_s7 (
    .F(n753_10),
    .I0(n753_16),
    .I1(ff_vram_access_address[12]),
    .I2(ff_vram_access_address[11]),
    .I3(n758_10) 
);
defparam n753_s7.INIT=16'h8000;
  LUT4 n753_s8 (
    .F(n753_11),
    .I0(ff_vram_access_address[12]),
    .I1(w_vram_address_cpu[12]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n753_s8.INIT=16'h5335;
  LUT4 n753_s9 (
    .F(n753_12),
    .I0(n753_17),
    .I1(n755_7),
    .I2(n761_9),
    .I3(n753_18) 
);
defparam n753_s9.INIT=16'h2000;
  LUT4 n753_s10 (
    .F(n753_13),
    .I0(ff_vram_access_address[13]),
    .I1(w_vram_address_cpu[13]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n753_s10.INIT=16'h5335;
  LUT4 n753_s11 (
    .F(n753_14),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(w_vram_rd_req),
    .I3(w_vram_rd_ack) 
);
defparam n753_s11.INIT=16'h9009;
  LUT4 n753_s12 (
    .F(n753_15),
    .I0(n74_5),
    .I1(n753_19),
    .I2(ff_local_dot_counter_x_8_7),
    .I3(n753_20) 
);
defparam n753_s12.INIT=16'h8F00;
  LUT4 n754_s3 (
    .F(n754_6),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[10]),
    .I2(n755_10),
    .I3(ff_vram_access_address[12]) 
);
defparam n754_s3.INIT=16'h7F80;
  LUT4 n755_s4 (
    .F(n755_7),
    .I0(ff_vram_access_address[10]),
    .I1(w_vram_address_cpu[10]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n755_s4.INIT=16'h5335;
  LUT4 n755_s5 (
    .F(n755_8),
    .I0(n755_11),
    .I1(n761_9),
    .I2(n753_18),
    .I3(n757_10) 
);
defparam n755_s5.INIT=16'h0080;
  LUT4 n755_s6 (
    .F(n755_9),
    .I0(ff_vram_access_address[11]),
    .I1(w_vram_address_cpu[11]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n755_s6.INIT=16'h5335;
  LUT4 n755_s7 (
    .F(n755_10),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]),
    .I3(n758_10) 
);
defparam n755_s7.INIT=16'h8000;
  LUT2 n756_s3 (
    .F(n756_6),
    .I0(ff_vram_access_address[10]),
    .I1(n755_10) 
);
defparam n756_s3.INIT=4'h6;
  LUT4 n757_s3 (
    .F(n757_6),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]),
    .I2(n758_10),
    .I3(ff_vram_access_address[9]) 
);
defparam n757_s3.INIT=16'h807F;
  LUT4 n758_s7 (
    .F(n758_10),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[5]),
    .I2(ff_vram_access_address[4]),
    .I3(n761_7) 
);
defparam n758_s7.INIT=16'h8000;
  LUT2 n759_s3 (
    .F(n759_6),
    .I0(ff_vram_access_address[7]),
    .I1(n758_10) 
);
defparam n759_s3.INIT=4'h6;
  LUT4 n760_s3 (
    .F(n760_6),
    .I0(n761_8),
    .I1(n761_10),
    .I2(n761_9),
    .I3(n791_9) 
);
defparam n760_s3.INIT=16'hEF10;
  LUT3 n760_s4 (
    .F(n760_7),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n761_7) 
);
defparam n760_s4.INIT=8'h80;
  LUT4 n761_s4 (
    .F(n761_7),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[3]),
    .I2(ff_vram_access_address[2]),
    .I3(ff_vram_access_address[1]) 
);
defparam n761_s4.INIT=16'h8000;
  LUT4 n761_s5 (
    .F(n761_8),
    .I0(ff_vram_access_address[4]),
    .I1(w_vram_address_cpu[4]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n761_s5.INIT=16'h5335;
  LUT3 n761_s6 (
    .F(n761_9),
    .I0(n764_7),
    .I1(n764_10),
    .I2(n763_10) 
);
defparam n761_s6.INIT=8'h02;
  LUT4 n761_s7 (
    .F(n761_10),
    .I0(ff_vram_access_address[5]),
    .I1(w_vram_address_cpu[5]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n761_s7.INIT=16'h5335;
  LUT2 n762_s3 (
    .F(n762_6),
    .I0(ff_vram_access_address[4]),
    .I1(n761_7) 
);
defparam n762_s3.INIT=4'h6;
  LUT4 n763_s3 (
    .F(n763_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[2]),
    .I2(ff_vram_access_address[1]),
    .I3(ff_vram_access_address[3]) 
);
defparam n763_s3.INIT=16'h807F;
  LUT2 n763_s4 (
    .F(n763_7),
    .I0(n764_7),
    .I1(n764_10) 
);
defparam n763_s4.INIT=4'h2;
  LUT3 n764_s3 (
    .F(n764_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_access_address[2]) 
);
defparam n764_s3.INIT=8'h78;
  LUT4 n764_s4 (
    .F(n764_7),
    .I0(w_vram_address_cpu[1]),
    .I1(ff_vram_access_address[1]),
    .I2(n1473_4),
    .I3(n766_6) 
);
defparam n764_s4.INIT=16'h00CA;
  LUT2 n765_s3 (
    .F(n765_6),
    .I0(n766_6),
    .I1(n796_15) 
);
defparam n765_s3.INIT=4'h6;
  LUT4 n766_s3 (
    .F(n766_6),
    .I0(ff_vram_access_address[0]),
    .I1(w_vram_address_cpu[0]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n766_s3.INIT=16'h5335;
  LUT4 n781_s6 (
    .F(n781_9),
    .I0(ff_vram_access_address[16]),
    .I1(n798_10),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n781_s6.INIT=16'h0CF5;
  LUT3 n781_s7 (
    .F(n781_10),
    .I0(n1372_4),
    .I1(n1413_4),
    .I2(n272_15) 
);
defparam n781_s7.INIT=8'h60;
  LUT3 n781_s8 (
    .F(n781_11),
    .I0(w_vram_address_text12_16),
    .I1(n781_16),
    .I2(ff_dram_address_16_14) 
);
defparam n781_s8.INIT=8'h5C;
  LUT4 n781_s9 (
    .F(n781_12),
    .I0(n251_26),
    .I1(ff_preread_address_0),
    .I2(n781_18),
    .I3(pcolorcode_7_6) 
);
defparam n781_s9.INIT=16'hBBF0;
  LUT3 n784_s7 (
    .F(n784_10),
    .I0(w_vram_address_text12_13),
    .I1(n784_21),
    .I2(ff_dram_address_16_14) 
);
defparam n784_s7.INIT=8'h5C;
  LUT4 n784_s8 (
    .F(n784_11),
    .I0(ff_preread_address_14),
    .I1(ff_y_test_address_14),
    .I2(pcolorcode_7_6),
    .I3(n784_17) 
);
defparam n784_s8.INIT=16'hC0AF;
  LUT4 n784_s10 (
    .F(n784_13),
    .I0(n753_13),
    .I1(ff_vram_access_address[13]),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n784_s10.INIT=16'hF50C;
  LUT4 n784_s11 (
    .F(n784_14),
    .I0(w_vdpcmd_vram_address_14),
    .I1(w_vdpcmd_vram_address_13),
    .I2(n753_9),
    .I3(pcolorcode_7_10) 
);
defparam n784_s11.INIT=16'h0503;
  LUT4 n784_s12 (
    .F(n784_15),
    .I0(n1372_4),
    .I1(n272_15),
    .I2(n272_7),
    .I3(pcolorcode_7_10) 
);
defparam n784_s12.INIT=16'h4000;
  LUT3 n785_s6 (
    .F(n785_9),
    .I0(w_vram_address_text12_12),
    .I1(n785_17),
    .I2(ff_dram_address_16_14) 
);
defparam n785_s6.INIT=8'h53;
  LUT4 n785_s7 (
    .F(n785_10),
    .I0(ff_preread_address_13),
    .I1(ff_y_test_address_13),
    .I2(pcolorcode_7_6),
    .I3(n785_15) 
);
defparam n785_s7.INIT=16'h5F30;
  LUT2 n785_s8 (
    .F(n785_11),
    .I0(n1372_4),
    .I1(n753_13) 
);
defparam n785_s8.INIT=4'h2;
  LUT4 n785_s9 (
    .F(n785_12),
    .I0(n753_11),
    .I1(n272_15),
    .I2(n1372_4),
    .I3(n272_7) 
);
defparam n785_s9.INIT=16'h8000;
  LUT4 n785_s10 (
    .F(n785_13),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[12]),
    .I2(n1372_4),
    .I3(pcolorcode_7_10) 
);
defparam n785_s10.INIT=16'hF503;
  LUT4 n786_s6 (
    .F(n786_9),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[12]),
    .I2(n1372_4),
    .I3(pcolorcode_7_10) 
);
defparam n786_s6.INIT=16'h03F5;
  LUT3 n786_s7 (
    .F(n786_10),
    .I0(pcolorcode_7_10),
    .I1(n755_9),
    .I2(n1372_4) 
);
defparam n786_s7.INIT=8'h10;
  LUT3 n786_s8 (
    .F(n786_11),
    .I0(w_vram_address_text12_11),
    .I1(n786_17),
    .I2(ff_dram_address_16_14) 
);
defparam n786_s8.INIT=8'h5C;
  LUT4 n787_s6 (
    .F(n787_9),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[11]),
    .I2(n1372_4),
    .I3(pcolorcode_7_10) 
);
defparam n787_s6.INIT=16'h03F5;
  LUT3 n787_s7 (
    .F(n787_10),
    .I0(w_vram_address_text12_10),
    .I1(n787_15),
    .I2(ff_dram_address_16_14) 
);
defparam n787_s7.INIT=8'h5C;
  LUT4 n788_s6 (
    .F(n788_9),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[10]),
    .I2(n1372_4),
    .I3(pcolorcode_7_10) 
);
defparam n788_s6.INIT=16'h0CFA;
  LUT3 n788_s7 (
    .F(n788_10),
    .I0(w_vram_address_text12_9),
    .I1(n788_15),
    .I2(ff_dram_address_16_14) 
);
defparam n788_s7.INIT=8'h5C;
  LUT4 n789_s6 (
    .F(n789_9),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[9]),
    .I2(n1372_4),
    .I3(pcolorcode_7_10) 
);
defparam n789_s6.INIT=16'h0CFA;
  LUT3 n789_s7 (
    .F(n789_10),
    .I0(w_vram_address_text12_8),
    .I1(n789_15),
    .I2(ff_dram_address_16_14) 
);
defparam n789_s7.INIT=8'h53;
  LUT4 n790_s6 (
    .F(n790_9),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]),
    .I2(n1372_4),
    .I3(pcolorcode_7_10) 
);
defparam n790_s6.INIT=16'hFA0C;
  LUT3 n790_s7 (
    .F(n790_10),
    .I0(w_vram_address_text12_7),
    .I1(n790_15),
    .I2(ff_dram_address_16_14) 
);
defparam n790_s7.INIT=8'h53;
  LUT4 n791_s6 (
    .F(n791_9),
    .I0(ff_vram_access_address[6]),
    .I1(w_vram_address_cpu[6]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n791_s6.INIT=16'h5335;
  LUT4 n791_s7 (
    .F(n791_10),
    .I0(ff_vram_access_address[7]),
    .I1(ff_vram_access_address[6]),
    .I2(n1372_4),
    .I3(pcolorcode_7_10) 
);
defparam n791_s7.INIT=16'hF503;
  LUT3 n791_s8 (
    .F(n791_11),
    .I0(w_vram_address_text12_6),
    .I1(n791_16),
    .I2(ff_dram_address_16_14) 
);
defparam n791_s8.INIT=8'h53;
  LUT4 n792_s6 (
    .F(n792_9),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[6]),
    .I2(n1372_4),
    .I3(pcolorcode_7_10) 
);
defparam n792_s6.INIT=16'h0CFA;
  LUT3 n792_s7 (
    .F(n792_10),
    .I0(w_vram_address_text12_5),
    .I1(n792_15),
    .I2(ff_dram_address_16_14) 
);
defparam n792_s7.INIT=8'h5C;
  LUT4 n793_s6 (
    .F(n793_9),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n1372_4),
    .I3(pcolorcode_7_10) 
);
defparam n793_s6.INIT=16'hFA0C;
  LUT3 n793_s7 (
    .F(n793_10),
    .I0(w_vram_address_text12_4),
    .I1(n793_15),
    .I2(ff_dram_address_16_14) 
);
defparam n793_s7.INIT=8'h53;
  LUT4 n794_s6 (
    .F(n794_9),
    .I0(ff_vram_access_address[4]),
    .I1(ff_vram_access_address[3]),
    .I2(n1372_4),
    .I3(pcolorcode_7_10) 
);
defparam n794_s6.INIT=16'hFA0C;
  LUT3 n794_s7 (
    .F(n794_10),
    .I0(w_vram_address_text12_3),
    .I1(n794_15),
    .I2(ff_dram_address_16_14) 
);
defparam n794_s7.INIT=8'h53;
  LUT4 n795_s6 (
    .F(n795_9),
    .I0(ff_vram_access_address[3]),
    .I1(ff_vram_access_address[2]),
    .I2(n1372_4),
    .I3(pcolorcode_7_10) 
);
defparam n795_s6.INIT=16'hF503;
  LUT3 n795_s7 (
    .F(n795_10),
    .I0(w_vram_address_text12_2),
    .I1(n795_15),
    .I2(ff_dram_address_16_14) 
);
defparam n795_s7.INIT=8'h53;
  LUT3 n796_s6 (
    .F(n796_9),
    .I0(w_vram_address_text12_1),
    .I1(n796_17),
    .I2(ff_dram_address_16_14) 
);
defparam n796_s6.INIT=8'h5C;
  LUT4 n796_s7 (
    .F(n796_10),
    .I0(n251_26),
    .I1(ff_preread_address_1),
    .I2(n795_19),
    .I3(pcolorcode_7_6) 
);
defparam n796_s7.INIT=16'hF0BB;
  LUT4 n796_s9 (
    .F(n796_12),
    .I0(ff_vram_access_address[2]),
    .I1(ff_vram_access_address[1]),
    .I2(n1372_4),
    .I3(pcolorcode_7_10) 
);
defparam n796_s9.INIT=16'hF503;
  LUT3 n797_s6 (
    .F(n797_9),
    .I0(w_vram_address_text12_0),
    .I1(n797_14),
    .I2(ff_dram_address_16_14) 
);
defparam n797_s6.INIT=8'h5C;
  LUT4 n797_s7 (
    .F(n797_10),
    .I0(ff_preread_address_1),
    .I1(ff_preread_address_0),
    .I2(n251_26),
    .I3(pcolorcode_7_6) 
);
defparam n797_s7.INIT=16'h0A0C;
  LUT4 n797_s8 (
    .F(n797_11),
    .I0(n766_6),
    .I1(ff_vram_access_address[0]),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n797_s8.INIT=16'hF50C;
  LUT4 n798_s5 (
    .F(n798_8),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[14]),
    .I2(ff_vram_access_address[15]),
    .I3(n753_10) 
);
defparam n798_s5.INIT=16'h8000;
  LUT2 n799_s3 (
    .F(n799_6),
    .I0(n784_19),
    .I1(n800_6) 
);
defparam n799_s3.INIT=4'h4;
  LUT3 n799_s5 (
    .F(n799_8),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[14]),
    .I2(n753_10) 
);
defparam n799_s5.INIT=8'h80;
  LUT4 n800_s3 (
    .F(n800_6),
    .I0(n753_11),
    .I1(n755_7),
    .I2(n755_9),
    .I3(n753_13) 
);
defparam n800_s3.INIT=16'h0001;
  LUT4 n1372_s2 (
    .F(n1372_5),
    .I0(w_vram_rd_req),
    .I1(w_vram_rd_ack),
    .I2(ff_wait_cnt[15]),
    .I3(ff_state_1_15) 
);
defparam n1372_s2.INIT=16'h0090;
  LUT4 n1372_s3 (
    .F(n1372_6),
    .I0(n1786_7),
    .I1(w_vdp_mode_is_highres),
    .I2(reg_r25_cmd_Z),
    .I3(ff_state_0_15) 
);
defparam n1372_s3.INIT=16'h00FE;
  LUT2 n1372_s4 (
    .F(n1372_7),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack) 
);
defparam n1372_s4.INIT=4'h6;
  LUT2 ff_dram_address_16_s6 (
    .F(ff_dram_address_16_10),
    .I0(reg_r1_disp_mode[1]),
    .I1(n272_9) 
);
defparam ff_dram_address_16_s6.INIT=4'h4;
  LUT4 n272_s6 (
    .F(n272_9),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n272_s6.INIT=16'h001F;
  LUT4 n272_s7 (
    .F(n272_10),
    .I0(w_eight_dot_state[0]),
    .I1(ff_prewindow_x),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n272_s7.INIT=16'h0B33;
  LUT2 n272_s8 (
    .F(n272_11),
    .I0(w_prewindow_y_sp),
    .I1(w_sp_vram_accessing) 
);
defparam n272_s8.INIT=4'h8;
  LUT4 n753_s13 (
    .F(n753_16),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[9]),
    .I2(ff_vram_access_address[8]),
    .I3(ff_vram_access_address[7]) 
);
defparam n753_s13.INIT=16'h8000;
  LUT3 n753_s14 (
    .F(n753_17),
    .I0(n755_9),
    .I1(n755_11),
    .I2(n757_10) 
);
defparam n753_s14.INIT=8'h04;
  LUT2 n753_s15 (
    .F(n753_18),
    .I0(n758_16),
    .I1(n758_14) 
);
defparam n753_s15.INIT=4'h1;
  LUT4 n753_s16 (
    .F(n753_19),
    .I0(ff_tx_vram_read_en2),
    .I1(ff_tx_vram_read_en),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n753_s16.INIT=16'h0ECC;
  LUT3 n753_s17 (
    .F(n753_20),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z) 
);
defparam n753_s17.INIT=8'h80;
  LUT3 n755_s8 (
    .F(n755_11),
    .I0(n761_8),
    .I1(n761_10),
    .I2(n791_9) 
);
defparam n755_s8.INIT=8'h01;
  LUT4 n784_s14 (
    .F(n784_17),
    .I0(ff_y_test_address_13),
    .I1(ff_preread_address_13),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n784_s14.INIT=16'hF503;
  LUT4 n785_s12 (
    .F(n785_15),
    .I0(ff_preread_address_12),
    .I1(ff_y_test_address_12),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n785_s12.INIT=16'h03F5;
  LUT2 ff_dram_address_16_s8 (
    .F(ff_dram_address_16_12),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]) 
);
defparam ff_dram_address_16_s8.INIT=4'h8;
  LUT3 ff_dram_address_16_s9 (
    .F(ff_dram_address_16_14),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(n74_5) 
);
defparam ff_dram_address_16_s9.INIT=8'h70;
  LUT4 n758_s8 (
    .F(n758_12),
    .I0(n761_8),
    .I1(n761_10),
    .I2(n791_9),
    .I3(n761_9) 
);
defparam n758_s8.INIT=16'h0100;
  LUT3 n272_s9 (
    .F(n272_13),
    .I0(n272_6),
    .I1(n753_14),
    .I2(n272_15) 
);
defparam n272_s9.INIT=8'hE0;
  LUT3 n272_s10 (
    .F(n272_15),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n753_15) 
);
defparam n272_s10.INIT=8'h04;
  LUT3 n272_s11 (
    .F(n272_17),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n272_6) 
);
defparam n272_s11.INIT=8'h40;
  LUT4 n823_s2 (
    .F(n823_8),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n815_4),
    .I3(n815_5) 
);
defparam n823_s2.INIT=16'hFFFB;
  LUT4 n824_s3 (
    .F(n824_9),
    .I0(n1413_4),
    .I1(n1372_4),
    .I2(n272_13),
    .I3(n815_5) 
);
defparam n824_s3.INIT=16'h00BF;
  LUT4 n1411_s1 (
    .F(n1411_5),
    .I0(w_vdp_enable),
    .I1(n1413_4),
    .I2(n1372_4),
    .I3(n272_13) 
);
defparam n1411_s1.INIT=16'h2000;
  LUT4 n799_s6 (
    .F(n799_10),
    .I0(w_vram_address_cpu[15]),
    .I1(ff_vram_access_address[15]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n799_s6.INIT=16'h3553;
  LUT4 n798_s6 (
    .F(n798_10),
    .I0(w_vram_address_cpu[16]),
    .I1(ff_vram_access_address[16]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n798_s6.INIT=16'h3553;
  LUT4 n796_s11 (
    .F(n796_15),
    .I0(w_vram_address_cpu[1]),
    .I1(ff_vram_access_address[1]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n796_s11.INIT=16'h3553;
  LUT4 n784_s15 (
    .F(n784_19),
    .I0(w_vram_address_cpu[14]),
    .I1(ff_vram_access_address[14]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n784_s15.INIT=16'h3553;
  LUT4 n764_s6 (
    .F(n764_10),
    .I0(w_vram_address_cpu[2]),
    .I1(ff_vram_access_address[2]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n764_s6.INIT=16'h3553;
  LUT4 n763_s6 (
    .F(n763_10),
    .I0(w_vram_address_cpu[3]),
    .I1(ff_vram_access_address[3]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n763_s6.INIT=16'h3553;
  LUT4 n758_s9 (
    .F(n758_14),
    .I0(w_vram_address_cpu[8]),
    .I1(ff_vram_access_address[8]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n758_s9.INIT=16'h3553;
  LUT4 n758_s10 (
    .F(n758_16),
    .I0(w_vram_address_cpu[7]),
    .I1(ff_vram_access_address[7]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n758_s10.INIT=16'h3553;
  LUT4 n757_s6 (
    .F(n757_10),
    .I0(w_vram_address_cpu[9]),
    .I1(ff_vram_access_address[9]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n757_s6.INIT=16'h3553;
  LUT4 n797_s10 (
    .F(n797_14),
    .I0(w_vram_address_graphic123m_0),
    .I1(w_vram_address_graphic4567_0),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n797_s10.INIT=16'h3533;
  LUT4 n796_s12 (
    .F(n796_17),
    .I0(w_vram_address_graphic123m_1),
    .I1(w_vram_address_graphic4567_1),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n796_s12.INIT=16'h3533;
  LUT4 n795_s11 (
    .F(n795_15),
    .I0(w_vram_address_graphic123m_2),
    .I1(w_vram_address_graphic4567_2),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n795_s11.INIT=16'hCACC;
  LUT4 n794_s11 (
    .F(n794_15),
    .I0(w_vram_address_graphic123m_3),
    .I1(w_vram_address_graphic4567_3),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n794_s11.INIT=16'hCACC;
  LUT4 n793_s11 (
    .F(n793_15),
    .I0(w_vram_address_graphic123m_4),
    .I1(w_vram_address_graphic4567_4),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n793_s11.INIT=16'hCACC;
  LUT4 n792_s11 (
    .F(n792_15),
    .I0(w_vram_address_graphic123m_5),
    .I1(w_vram_address_graphic4567_5),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n792_s11.INIT=16'h3533;
  LUT4 n791_s12 (
    .F(n791_16),
    .I0(w_vram_address_graphic123m_6),
    .I1(w_vram_address_graphic4567_6),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n791_s12.INIT=16'hCACC;
  LUT4 n790_s11 (
    .F(n790_15),
    .I0(w_vram_address_graphic123m_7),
    .I1(w_vram_address_graphic4567_7),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n790_s11.INIT=16'hCACC;
  LUT4 n789_s11 (
    .F(n789_15),
    .I0(w_vram_address_graphic123m_8),
    .I1(w_vram_address_graphic4567_8),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n789_s11.INIT=16'hCACC;
  LUT4 n788_s11 (
    .F(n788_15),
    .I0(w_vram_address_graphic123m_9),
    .I1(w_vram_address_graphic4567_9),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n788_s11.INIT=16'h3533;
  LUT4 n787_s11 (
    .F(n787_15),
    .I0(w_vram_address_graphic123m_10),
    .I1(w_vram_address_graphic4567_10),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n787_s11.INIT=16'h3533;
  LUT4 n786_s13 (
    .F(n786_17),
    .I0(w_vram_address_graphic123m_11),
    .I1(w_vram_address_graphic4567_11),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n786_s13.INIT=16'h3533;
  LUT4 n785_s13 (
    .F(n785_17),
    .I0(w_vram_address_graphic123m_12),
    .I1(w_vram_address_graphic4567_12),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n785_s13.INIT=16'hCACC;
  LUT4 n784_s16 (
    .F(n784_21),
    .I0(w_vram_address_graphic123m_13),
    .I1(w_vram_address_graphic4567_13),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n784_s16.INIT=16'h3533;
  LUT4 n781_s12 (
    .F(n781_16),
    .I0(w_vram_address_graphic123m_16),
    .I1(w_vram_address_graphic4567_16),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n781_s12.INIT=16'h3533;
  LUT4 n795_s12 (
    .F(n795_17),
    .I0(n795_19),
    .I1(n794_19),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n795_s12.INIT=16'hCAAA;
  LUT4 n794_s12 (
    .F(n794_17),
    .I0(n794_19),
    .I1(n793_19),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n794_s12.INIT=16'hCAAA;
  LUT4 n793_s12 (
    .F(n793_17),
    .I0(n793_19),
    .I1(n792_19),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n793_s12.INIT=16'hCAAA;
  LUT4 n792_s12 (
    .F(n792_17),
    .I0(n792_19),
    .I1(n791_20),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n792_s12.INIT=16'h3555;
  LUT4 n791_s13 (
    .F(n791_18),
    .I0(n791_20),
    .I1(n790_19),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n791_s13.INIT=16'hCAAA;
  LUT4 n790_s12 (
    .F(n790_17),
    .I0(n790_19),
    .I1(n789_19),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n790_s12.INIT=16'hCAAA;
  LUT4 n789_s12 (
    .F(n789_17),
    .I0(n789_19),
    .I1(n788_19),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n789_s12.INIT=16'hCAAA;
  LUT4 n788_s12 (
    .F(n788_17),
    .I0(n788_19),
    .I1(n787_19),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n788_s12.INIT=16'h3555;
  LUT4 n787_s12 (
    .F(n787_17),
    .I0(n787_19),
    .I1(n786_23),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n787_s12.INIT=16'h3555;
  LUT4 n786_s14 (
    .F(n786_19),
    .I0(n786_23),
    .I1(n786_21),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n786_s14.INIT=16'hCAAA;
  LUT4 n795_s13 (
    .F(n795_19),
    .I0(ff_preread_address_2),
    .I1(ff_y_test_address_2),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n795_s13.INIT=16'h5355;
  LUT4 n794_s13 (
    .F(n794_19),
    .I0(ff_preread_address_3),
    .I1(ff_y_test_address_3),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n794_s13.INIT=16'h5355;
  LUT4 n793_s13 (
    .F(n793_19),
    .I0(ff_preread_address_4),
    .I1(ff_y_test_address_4),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n793_s13.INIT=16'h5355;
  LUT4 n792_s13 (
    .F(n792_19),
    .I0(ff_preread_address_5),
    .I1(ff_y_test_address_5),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n792_s13.INIT=16'h5355;
  LUT4 n791_s14 (
    .F(n791_20),
    .I0(ff_preread_address_6),
    .I1(ff_y_test_address_6),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n791_s14.INIT=16'h5355;
  LUT4 n790_s13 (
    .F(n790_19),
    .I0(ff_preread_address_7),
    .I1(ff_y_test_address_7),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n790_s13.INIT=16'h5355;
  LUT4 n789_s13 (
    .F(n789_19),
    .I0(ff_preread_address_8),
    .I1(ff_y_test_address_8),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n789_s13.INIT=16'h5355;
  LUT4 n788_s13 (
    .F(n788_19),
    .I0(ff_preread_address_9),
    .I1(ff_y_test_address_9),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n788_s13.INIT=16'h5355;
  LUT4 n787_s13 (
    .F(n787_19),
    .I0(ff_preread_address_10),
    .I1(ff_y_test_address_10),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n787_s13.INIT=16'h5355;
  LUT4 n786_s15 (
    .F(n786_21),
    .I0(ff_preread_address_12),
    .I1(ff_y_test_address_12),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n786_s15.INIT=16'h5355;
  LUT4 n786_s16 (
    .F(n786_23),
    .I0(ff_preread_address_11),
    .I1(ff_y_test_address_11),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n786_s16.INIT=16'h5355;
  LUT4 n781_s13 (
    .F(n781_18),
    .I0(ff_preread_address_16),
    .I1(ff_y_test_address_16),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n781_s13.INIT=16'h5355;
  LUT2 n918_s3 (
    .F(n918_7),
    .I0(n1160_8),
    .I1(w_vdpcmd_vram_read_ack) 
);
defparam n918_s3.INIT=4'h6;
  LUT4 n1160_s3 (
    .F(n1160_8),
    .I0(w_dot_state[0]),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(ff_vdpcmd_vram_reading_req),
    .I3(w_dot_state[1]) 
);
defparam n1160_s3.INIT=16'h1400;
  LUT3 n1372_s5 (
    .F(n1372_9),
    .I0(w_vdp_enable),
    .I1(n1372_4),
    .I2(n753_9) 
);
defparam n1372_s5.INIT=8'h80;
  LUT4 n914_s6 (
    .F(n914_12),
    .I0(w_vram_addr_set_ack),
    .I1(w_vram_addr_set_req),
    .I2(n1372_9),
    .I3(n519_4) 
);
defparam n914_s6.INIT=16'hCCCA;
  LUT4 n914_s7 (
    .F(n914_15),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack),
    .I2(n1208_4),
    .I3(n1211_4) 
);
defparam n914_s7.INIT=16'h333A;
  LUT4 n915_s5 (
    .F(n915_11),
    .I0(w_vdp_enable),
    .I1(n1372_4),
    .I2(n753_9),
    .I3(w_vram_rd_ack) 
);
defparam n915_s5.INIT=16'h7F80;
  LUT3 n798_s7 (
    .F(n798_12),
    .I0(n784_19),
    .I1(n800_6),
    .I2(n799_10) 
);
defparam n798_s7.INIT=8'h04;
  LUT4 n757_s7 (
    .F(n757_12),
    .I0(n755_11),
    .I1(n761_9),
    .I2(n758_16),
    .I3(n758_14) 
);
defparam n757_s7.INIT=16'h0008;
  LUT4 n272_s12 (
    .F(n272_19),
    .I0(n272_17),
    .I1(n272_6),
    .I2(n753_14),
    .I3(n272_15) 
);
defparam n272_s12.INIT=16'h5400;
  DFFRE ff_vdpcmd_vram_rdata_7_s0 (
    .Q(w_vdpcmd_vram_rdata[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_6_s0 (
    .Q(w_vdpcmd_vram_rdata[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_5_s0 (
    .Q(w_vdpcmd_vram_rdata[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_4_s0 (
    .Q(w_vdpcmd_vram_rdata[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_3_s0 (
    .Q(w_vdpcmd_vram_rdata[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_2_s0 (
    .Q(w_vdpcmd_vram_rdata[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_1_s0 (
    .Q(w_vdpcmd_vram_rdata[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_0_s0 (
    .Q(w_vdpcmd_vram_rdata[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFSE ff_dram_address_16_s0 (
    .Q(ff_dram_address[16]),
    .D(n781_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_13_s0 (
    .Q(w_dram_address[13]),
    .D(n784_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_12_s0 (
    .Q(w_dram_address[12]),
    .D(n785_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_11_s0 (
    .Q(w_dram_address[11]),
    .D(n786_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_10_s0 (
    .Q(w_dram_address[10]),
    .D(n787_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_9_s0 (
    .Q(w_dram_address[9]),
    .D(n788_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_8_s0 (
    .Q(w_dram_address[8]),
    .D(n789_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_7_s0 (
    .Q(w_dram_address[7]),
    .D(n790_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_6_s0 (
    .Q(w_dram_address[6]),
    .D(n791_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_5_s0 (
    .Q(w_dram_address[5]),
    .D(n792_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_4_s0 (
    .Q(w_dram_address[4]),
    .D(n793_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_3_s0 (
    .Q(w_dram_address[3]),
    .D(n794_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_2_s0 (
    .Q(w_dram_address[2]),
    .D(n795_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_1_s0 (
    .Q(w_dram_address[1]),
    .D(n796_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_0_s0 (
    .Q(w_dram_address[0]),
    .D(n797_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFRE ff_dram_wdata_7_s0 (
    .Q(w_dram_wdata[7]),
    .D(n815_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_6_s0 (
    .Q(w_dram_wdata[6]),
    .D(n816_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_5_s0 (
    .Q(w_dram_wdata[5]),
    .D(n817_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_4_s0 (
    .Q(w_dram_wdata[4]),
    .D(n818_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_3_s0 (
    .Q(w_dram_wdata[3]),
    .D(n819_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_2_s0 (
    .Q(w_dram_wdata[2]),
    .D(n820_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_1_s0 (
    .Q(w_dram_wdata[1]),
    .D(n821_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_0_s0 (
    .Q(w_dram_wdata[0]),
    .D(n822_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFSE ff_dram_oe_n_s0 (
    .Q(w_dram_oe_n),
    .D(n823_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFSE ff_dram_we_n_s0 (
    .Q(w_dram_we_n),
    .D(n824_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFRE ff_vram_access_address_16_s0 (
    .Q(ff_vram_access_address[16]),
    .D(n798_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_15_s0 (
    .Q(ff_vram_access_address[15]),
    .D(n799_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_14_s0 (
    .Q(ff_vram_access_address[14]),
    .D(n800_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n753_6),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n754_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n755_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n756_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n757_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n758_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n759_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n760_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n761_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n762_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n763_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n764_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n765_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n766_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_reading_req_s0 (
    .Q(ff_vdpcmd_vram_reading_req),
    .D(n918_10),
    .CLK(w_video_clk),
    .CE(n1413_3),
    .RESET(n36_6) 
);
  DFFRE ff_vdp_command_drive_s0 (
    .Q(w_vdp_command_drive),
    .D(n272_19),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_write_ack_s1 (
    .Q(w_vdpcmd_vram_write_ack),
    .D(n2386_6),
    .CLK(w_video_clk),
    .CE(n1411_5),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_write_ack_s1.INIT=1'b0;
  DFFR ff_vdpcmd_vram_read_ack_s2 (
    .Q(w_vdpcmd_vram_read_ack),
    .D(n918_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_read_ack_s2.INIT=1'b0;
  DFFR ff_vram_rd_ack_s2 (
    .Q(w_vram_rd_ack),
    .D(n915_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_rd_ack_s2.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(w_vram_write_ack),
    .D(n1234_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  DFFR ff_vram_address_set_ack_s2 (
    .Q(w_vram_addr_set_ack),
    .D(n914_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_address_set_ack_s2.INIT=1'b0;
  INV n918_s5 (
    .O(n918_10),
    .I(w_vdpcmd_vram_read_ack) 
);
  INV n915_s6 (
    .O(n915_12),
    .I(w_vram_rd_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_bus */
module vdp_ssg (
  w_video_clk,
  w_vdp_enable,
  n36_6,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  n261_13,
  slot_reset_n_d,
  n1011_8,
  n261_12,
  n76_7,
  reg_r25_msk_Z,
  reg_r25_yjk_Z,
  ff_bwindow_x_7,
  reg_r27_h_scroll_Z,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  w_window_x,
  w_prewindow_y,
  w_prewindow_y_sp,
  n1171_2,
  n1170_2,
  n1169_2,
  n1168_2,
  n1167_2,
  n1166_2,
  n1165_2,
  n1164_2,
  ff_pre_x_cnt_8_5,
  n553_4,
  n550_5,
  n550_7,
  n967_5,
  n973_6,
  n1607_5,
  w_vdp_hcounter,
  w_hcounter,
  w_vcounter,
  w_vdp_vcounter,
  w_dot_state,
  w_eight_dot_state,
  ff_pre_x_cnt_start1,
  w_pre_dot_counter_x,
  w_pre_dot_counter_yp_0,
  w_pre_dot_counter_yp_3,
  w_pre_dot_counter_yp_4,
  w_pre_dot_counter_yp_5,
  w_pre_dot_counter_yp_6,
  w_pre_dot_counter_yp_7,
  w_pre_dot_counter_yp_8,
  w_pre_dot_counter_y
)
;
input w_video_clk;
input w_vdp_enable;
input n36_6;
input reg_r9_pal_mode_Z;
input reg_r9_interlace_mode_Z;
input reg_r9_y_dots_Z;
input n261_13;
input slot_reset_n_d;
input n1011_8;
input n261_12;
input n76_7;
input reg_r25_msk_Z;
input reg_r25_yjk_Z;
input ff_bwindow_x_7;
input [2:0] reg_r27_h_scroll_Z;
input [7:0] reg_r18_adj;
input [7:0] reg_r23_vstart_line_Z;
output w_window_x;
output w_prewindow_y;
output w_prewindow_y_sp;
output n1171_2;
output n1170_2;
output n1169_2;
output n1168_2;
output n1167_2;
output n1166_2;
output n1165_2;
output n1164_2;
output ff_pre_x_cnt_8_5;
output n553_4;
output n550_5;
output n550_7;
output n967_5;
output n973_6;
output n1607_5;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output [10:2] w_vcounter;
output [1:0] w_vdp_vcounter;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [5:5] ff_pre_x_cnt_start1;
output [8:0] w_pre_dot_counter_x;
output w_pre_dot_counter_yp_0;
output w_pre_dot_counter_yp_3;
output w_pre_dot_counter_yp_4;
output w_pre_dot_counter_yp_5;
output w_pre_dot_counter_yp_6;
output w_pre_dot_counter_yp_7;
output w_pre_dot_counter_yp_8;
output [7:0] w_pre_dot_counter_y;
wire n1470_3;
wire n550_3;
wire n551_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_4;
wire n790_4;
wire n964_3;
wire n967_3;
wire n969_3;
wire n972_4;
wire n973_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1045_3;
wire n1046_3;
wire n1047_3;
wire n1048_3;
wire w_v_blanking_end;
wire n1521_3;
wire \window_y.pre_dot_counter_yp_v_8_6 ;
wire ff_window_x_5;
wire ff_pre_window_y_6;
wire ff_pre_window_y_sp_5;
wire n931_8;
wire n405_8;
wire n404_7;
wire n403_7;
wire n191_7;
wire n189_7;
wire n187_7;
wire n184_7;
wire n126_7;
wire n125_7;
wire n124_7;
wire n123_7;
wire n122_7;
wire n121_7;
wire n120_7;
wire n119_7;
wire n118_7;
wire n117_7;
wire n44_7;
wire n42_7;
wire n41_7;
wire n39_7;
wire n37_7;
wire n36_7;
wire n35_7;
wire n932_7;
wire n697_6;
wire n694_6;
wire n692_6;
wire n797_6;
wire n796_6;
wire n794_14;
wire n1470_4;
wire n1472_4;
wire n1481_4;
wire n1670_4;
wire n550_4;
wire n551_4;
wire n552_4;
wire n556_4;
wire n790_6;
wire n790_7;
wire n964_4;
wire n967_4;
wire n969_4;
wire n972_5;
wire n973_4;
wire n973_5;
wire w_v_blanking_end_4;
wire w_v_blanking_end_5;
wire w_v_blanking_end_6;
wire ff_window_x_6;
wire ff_pre_window_y_7;
wire n698_8;
wire n190_8;
wire n188_8;
wire n186_8;
wire n185_8;
wire n183_8;
wire n123_8;
wire n122_8;
wire n120_8;
wire n119_8;
wire n117_8;
wire n40_8;
wire n38_8;
wire n35_8;
wire n695_7;
wire n693_7;
wire n1670_5;
wire n1670_6;
wire n1670_7;
wire n1670_8;
wire n550_6;
wire n790_8;
wire n790_9;
wire n964_5;
wire n972_6;
wire n972_7;
wire n973_7;
wire w_v_blanking_end_7;
wire ff_pre_window_y_8;
wire ff_pre_window_y_9;
wire n1670_9;
wire n790_10;
wire ff_pre_window_y_10;
wire n790_12;
wire n968_5;
wire n1049_5;
wire n794_16;
wire n971_5;
wire n970_5;
wire n38_10;
wire n696_9;
wire n698_10;
wire n966_5;
wire n965_5;
wire n42_10;
wire n378_11;
wire n43_9;
wire n1481_6;
wire n555_6;
wire n554_6;
wire n693_9;
wire n695_9;
wire n696_11;
wire n699_9;
wire n700_9;
wire n183_10;
wire n185_10;
wire n186_10;
wire n188_10;
wire n190_10;
wire n192_9;
wire n193_10;
wire n1472_6;
wire n1513_5;
wire ff_pre_y_cnt_7_16;
wire n1123_13;
wire n1124_13;
wire n1125_13;
wire n1126_13;
wire n1127_13;
wire n1128_13;
wire n1129_13;
wire n1130_13;
wire n336_11;
wire n40_10;
wire n1470_7;
wire n378_13;
wire n377_9;
wire ff_pal_mode;
wire ff_interlace_mode;
wire ff_field;
wire n435_2;
wire n435_3;
wire n434_2;
wire n434_3;
wire n433_2;
wire n433_3;
wire n432_2;
wire n432_3;
wire n1171_3;
wire n1170_3;
wire n1169_3;
wire n1168_3;
wire n1167_3;
wire n1166_3;
wire n1165_3;
wire n1164_0_COUT;
wire n944_2;
wire n944_3;
wire n943_2;
wire n943_3;
wire n942_2;
wire n942_3;
wire n941_2;
wire n941_3;
wire n940_2;
wire n940_3;
wire n939_2;
wire n939_3;
wire n938_2;
wire n938_3;
wire n936_2;
wire n936_0_COUT;
wire n847_1_SUM;
wire n847_3;
wire n848_1_SUM;
wire n848_3;
wire n849_1_SUM;
wire n849_3;
wire n850_1_SUM;
wire n850_3;
wire n851_1_SUM;
wire n851_3;
wire n852_1_SUM;
wire n852_3;
wire n853_1_SUM;
wire n853_3;
wire n854_1_SUM;
wire n854_3;
wire n855_1_SUM;
wire n855_3;
wire n45_9;
wire w_pre_x_cnt_start0_3_10;
wire n933_8;
wire n929_10;
wire [9:0] ff_v_cnt_in_field;
wire [4:0] ff_pre_x_cnt_start1_0;
wire [8:0] ff_x_cnt;
wire [8:0] ff_right_mask;
wire [2:1] w_pre_dot_counter_yp_1;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire VCC;
wire GND;
  LUT4 n1470_s0 (
    .F(n1470_3),
    .I0(w_vdp_hcounter[5]),
    .I1(n1470_4),
    .I2(n1470_7),
    .I3(w_vdp_enable) 
);
defparam n1470_s0.INIT=16'hF800;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n261_13),
    .I3(n550_4) 
);
defparam n550_s0.INIT=16'hAA3C;
  LUT4 n551_s0 (
    .F(n551_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n551_4),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n550_4) 
);
defparam n551_s0.INIT=16'hAA3C;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n552_4),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n550_4) 
);
defparam n552_s0.INIT=16'hAA3C;
  LUT4 n553_s0 (
    .F(n553_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(n553_4),
    .I3(n550_4) 
);
defparam n553_s0.INIT=16'hAA3C;
  LUT4 n554_s0 (
    .F(n554_3),
    .I0(ff_pre_x_cnt_start1_0[4]),
    .I1(n554_6),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n550_4) 
);
defparam n554_s0.INIT=16'hAA3C;
  LUT4 n555_s0 (
    .F(n555_3),
    .I0(ff_pre_x_cnt_start1_0[3]),
    .I1(n555_6),
    .I2(w_pre_dot_counter_x[3]),
    .I3(n550_4) 
);
defparam n555_s0.INIT=16'hAA3C;
  LUT4 n556_s0 (
    .F(n556_3),
    .I0(ff_pre_x_cnt_start1_0[2]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n556_4),
    .I3(n550_4) 
);
defparam n556_s0.INIT=16'hAA3C;
  LUT4 n557_s0 (
    .F(n557_3),
    .I0(ff_pre_x_cnt_start1_0[1]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n550_4) 
);
defparam n557_s0.INIT=16'hAA3C;
  LUT3 n558_s1 (
    .F(n558_4),
    .I0(ff_pre_x_cnt_start1_0[0]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n550_4) 
);
defparam n558_s1.INIT=8'hA3;
  LUT4 n790_s1 (
    .F(n790_4),
    .I0(n790_12),
    .I1(ff_x_cnt[1]),
    .I2(n790_6),
    .I3(n790_7) 
);
defparam n790_s1.INIT=16'h9000;
  LUT4 n964_s0 (
    .F(n964_3),
    .I0(w_pre_dot_counter_yp_7),
    .I1(w_pre_dot_counter_yp_6),
    .I2(n964_4),
    .I3(w_pre_dot_counter_yp_8) 
);
defparam n964_s0.INIT=16'h7F80;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(w_pre_dot_counter_yp_4),
    .I1(n967_4),
    .I2(w_pre_dot_counter_yp_5) 
);
defparam n967_s0.INIT=8'h78;
  LUT4 n969_s0 (
    .F(n969_3),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(n969_4),
    .I3(w_pre_dot_counter_yp_3) 
);
defparam n969_s0.INIT=16'h7F80;
  LUT2 n972_s1 (
    .F(n972_4),
    .I0(w_pre_dot_counter_yp_0),
    .I1(n972_5) 
);
defparam n972_s1.INIT=4'h9;
  LUT2 n973_s0 (
    .F(n973_3),
    .I0(n973_4),
    .I1(n973_5) 
);
defparam n973_s0.INIT=4'h1;
  LUT3 n1041_s0 (
    .F(n1041_3),
    .I0(n964_3),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1041_s0.INIT=8'hCA;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(n965_5),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1042_s0.INIT=8'hCA;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n966_5),
    .I1(n938_2),
    .I2(w_v_blanking_end) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(n967_3),
    .I1(n939_2),
    .I2(w_v_blanking_end) 
);
defparam n1044_s0.INIT=8'hCA;
  LUT3 n1045_s0 (
    .F(n1045_3),
    .I0(n968_5),
    .I1(n940_2),
    .I2(w_v_blanking_end) 
);
defparam n1045_s0.INIT=8'hCA;
  LUT3 n1046_s0 (
    .F(n1046_3),
    .I0(n969_3),
    .I1(n941_2),
    .I2(w_v_blanking_end) 
);
defparam n1046_s0.INIT=8'hCA;
  LUT3 n1047_s0 (
    .F(n1047_3),
    .I0(n970_5),
    .I1(n942_2),
    .I2(w_v_blanking_end) 
);
defparam n1047_s0.INIT=8'hCA;
  LUT3 n1048_s0 (
    .F(n1048_3),
    .I0(n971_5),
    .I1(n943_2),
    .I2(w_v_blanking_end) 
);
defparam n1048_s0.INIT=8'hCA;
  LUT4 w_v_blanking_end_s0 (
    .F(w_v_blanking_end),
    .I0(w_v_blanking_end_4),
    .I1(ff_v_cnt_in_field[1]),
    .I2(w_v_blanking_end_5),
    .I3(w_v_blanking_end_6) 
);
defparam w_v_blanking_end_s0.INIT=16'h2000;
  LUT2 n1521_s0 (
    .F(n1521_3),
    .I0(w_vdp_enable),
    .I1(n790_4) 
);
defparam n1521_s0.INIT=4'h8;
  LUT3 \window_y.pre_dot_counter_yp_v_8_s2  (
    .F(\window_y.pre_dot_counter_yp_v_8_6 ),
    .I0(w_v_blanking_end),
    .I1(slot_reset_n_d),
    .I2(n1607_5) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s2 .INIT=8'h40;
  LUT3 ff_pre_x_cnt_8_s2 (
    .F(ff_pre_x_cnt_8_5),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_enable) 
);
defparam ff_pre_x_cnt_8_s2.INIT=8'h40;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_5),
    .I0(n790_4),
    .I1(ff_window_x_6),
    .I2(w_vdp_enable) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 ff_pre_window_y_s3 (
    .F(ff_pre_window_y_6),
    .I0(ff_pre_window_y_7),
    .I1(n973_3),
    .I2(w_v_blanking_end),
    .I3(n1607_5) 
);
defparam ff_pre_window_y_s3.INIT=16'h0E00;
  LUT3 ff_pre_window_y_sp_s2 (
    .F(ff_pre_window_y_sp_5),
    .I0(ff_pre_window_y_7),
    .I1(w_v_blanking_end),
    .I2(n1607_5) 
);
defparam ff_pre_window_y_sp_s2.INIT=8'hE0;
  LUT2 n931_s3 (
    .F(n931_8),
    .I0(reg_r9_y_dots_Z),
    .I1(ff_pal_mode) 
);
defparam n931_s3.INIT=4'h4;
  LUT2 n405_s3 (
    .F(n405_8),
    .I0(w_eight_dot_state[0]),
    .I1(n1011_8) 
);
defparam n405_s3.INIT=4'h1;
  LUT3 n404_s2 (
    .F(n404_7),
    .I0(n1011_8),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n404_s2.INIT=8'h14;
  LUT4 n403_s2 (
    .F(n403_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1011_8),
    .I3(w_eight_dot_state[2]) 
);
defparam n403_s2.INIT=16'h0708;
  LUT4 n191_s2 (
    .F(n191_7),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(n1472_4),
    .I3(w_vcounter[2]) 
);
defparam n191_s2.INIT=16'h0708;
  LUT4 n189_s2 (
    .F(n189_7),
    .I0(w_vcounter[3]),
    .I1(n190_8),
    .I2(n1472_4),
    .I3(w_vcounter[4]) 
);
defparam n189_s2.INIT=16'h0708;
  LUT4 n187_s2 (
    .F(n187_7),
    .I0(w_vcounter[5]),
    .I1(n188_8),
    .I2(n1472_4),
    .I3(w_vcounter[6]) 
);
defparam n187_s2.INIT=16'h0708;
  LUT4 n184_s2 (
    .F(n184_7),
    .I0(w_vcounter[8]),
    .I1(n185_8),
    .I2(n1472_4),
    .I3(w_vcounter[9]) 
);
defparam n184_s2.INIT=16'h0708;
  LUT2 n126_s2 (
    .F(n126_7),
    .I0(ff_v_cnt_in_field[0]),
    .I1(n1670_4) 
);
defparam n126_s2.INIT=4'h1;
  LUT3 n125_s2 (
    .F(n125_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n125_s2.INIT=8'h14;
  LUT4 n124_s2 (
    .F(n124_7),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[0]),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n124_s2.INIT=16'h0708;
  LUT3 n123_s2 (
    .F(n123_7),
    .I0(n1670_4),
    .I1(n123_8),
    .I2(ff_v_cnt_in_field[3]) 
);
defparam n123_s2.INIT=8'h14;
  LUT3 n122_s2 (
    .F(n122_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[4]),
    .I2(n122_8) 
);
defparam n122_s2.INIT=8'h14;
  LUT4 n121_s2 (
    .F(n121_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n122_8),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam n121_s2.INIT=16'h0708;
  LUT3 n120_s2 (
    .F(n120_7),
    .I0(n1670_4),
    .I1(n120_8),
    .I2(ff_v_cnt_in_field[6]) 
);
defparam n120_s2.INIT=8'h14;
  LUT2 n119_s2 (
    .F(n119_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_8) 
);
defparam n119_s2.INIT=4'h6;
  LUT3 n118_s2 (
    .F(n118_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_8),
    .I2(ff_v_cnt_in_field[8]) 
);
defparam n118_s2.INIT=8'h78;
  LUT3 n117_s2 (
    .F(n117_7),
    .I0(n1670_4),
    .I1(n117_8),
    .I2(ff_v_cnt_in_field[9]) 
);
defparam n117_s2.INIT=8'h14;
  LUT2 n44_s2 (
    .F(n44_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n44_s2.INIT=4'h6;
  LUT3 n42_s2 (
    .F(n42_7),
    .I0(n378_11),
    .I1(w_vdp_hcounter[3]),
    .I2(n42_10) 
);
defparam n42_s2.INIT=8'h14;
  LUT4 n41_s2 (
    .F(n41_7),
    .I0(w_vdp_hcounter[3]),
    .I1(n42_10),
    .I2(n378_11),
    .I3(w_vdp_hcounter[4]) 
);
defparam n41_s2.INIT=16'h0708;
  LUT4 n39_s2 (
    .F(n39_7),
    .I0(w_vdp_hcounter[5]),
    .I1(n40_8),
    .I2(n378_11),
    .I3(w_vdp_hcounter[6]) 
);
defparam n39_s2.INIT=16'h0708;
  LUT4 n37_s2 (
    .F(n37_7),
    .I0(w_vdp_hcounter[7]),
    .I1(n38_8),
    .I2(n1470_7),
    .I3(w_vdp_hcounter[8]) 
);
defparam n37_s2.INIT=16'h0708;
  LUT4 n36_s2 (
    .F(n36_7),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n38_8),
    .I3(w_vdp_hcounter[9]) 
);
defparam n36_s2.INIT=16'h7F80;
  LUT3 n35_s2 (
    .F(n35_7),
    .I0(n1470_7),
    .I1(n35_8),
    .I2(w_vdp_hcounter[10]) 
);
defparam n35_s2.INIT=8'h14;
  LUT2 n932_s2 (
    .F(n932_7),
    .I0(ff_pal_mode),
    .I1(reg_r9_y_dots_Z) 
);
defparam n932_s2.INIT=4'h9;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(ff_x_cnt[2]),
    .I1(n698_8),
    .I2(n261_12),
    .I3(ff_x_cnt[3]) 
);
defparam n697_s1.INIT=16'hF7F8;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(ff_x_cnt[5]),
    .I1(n695_7),
    .I2(n261_12),
    .I3(ff_x_cnt[6]) 
);
defparam n694_s1.INIT=16'hF7F8;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(ff_x_cnt[7]),
    .I1(n693_7),
    .I2(n261_12),
    .I3(ff_x_cnt[8]) 
);
defparam n692_s1.INIT=16'hF7F8;
  LUT2 n797_s1 (
    .F(n797_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]) 
);
defparam n797_s1.INIT=4'h6;
  LUT3 n796_s1 (
    .F(n796_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I2(reg_r27_h_scroll_Z[2]) 
);
defparam n796_s1.INIT=8'h1E;
  LUT3 n794_s6 (
    .F(n794_14),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s6.INIT=8'h01;
  LUT4 n1470_s1 (
    .F(n1470_4),
    .I0(w_vdp_hcounter[6]),
    .I1(w_vdp_hcounter[9]),
    .I2(n76_7),
    .I3(n1481_4) 
);
defparam n1470_s1.INIT=16'h4000;
  LUT2 n1472_s1 (
    .F(n1472_4),
    .I0(ff_field),
    .I1(n1670_4) 
);
defparam n1472_s1.INIT=4'h8;
  LUT2 n1481_s1 (
    .F(n1481_4),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n1481_s1.INIT=4'h8;
  LUT4 n1670_s1 (
    .F(n1670_4),
    .I0(n1670_5),
    .I1(n1670_6),
    .I2(n1670_7),
    .I3(n1670_8) 
);
defparam n1670_s1.INIT=16'h4000;
  LUT4 n550_s1 (
    .F(n550_4),
    .I0(w_hcounter[0]),
    .I1(n550_5),
    .I2(n550_6),
    .I3(n550_7) 
);
defparam n550_s1.INIT=16'h1000;
  LUT3 n551_s1 (
    .F(n551_4),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(n553_4) 
);
defparam n551_s1.INIT=8'h80;
  LUT2 n552_s1 (
    .F(n552_4),
    .I0(w_pre_dot_counter_x[5]),
    .I1(n553_4) 
);
defparam n552_s1.INIT=4'h8;
  LUT4 n553_s1 (
    .F(n553_4),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n556_4) 
);
defparam n553_s1.INIT=16'h8000;
  LUT2 n556_s1 (
    .F(n556_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n556_s1.INIT=4'h8;
  LUT4 n790_s3 (
    .F(n790_6),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(reg_r25_msk_Z),
    .I2(ff_x_cnt[0]),
    .I3(n790_8) 
);
defparam n790_s3.INIT=16'h8700;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(reg_r25_msk_Z),
    .I1(n794_14),
    .I2(n790_9),
    .I3(ff_x_cnt[3]) 
);
defparam n790_s4.INIT=16'h8070;
  LUT2 n964_s1 (
    .F(n964_4),
    .I0(n972_5),
    .I1(n964_5) 
);
defparam n964_s1.INIT=4'h4;
  LUT3 n967_s1 (
    .F(n967_4),
    .I0(n972_5),
    .I1(w_pre_dot_counter_yp_3),
    .I2(n967_5) 
);
defparam n967_s1.INIT=8'h40;
  LUT2 n969_s1 (
    .F(n969_4),
    .I0(n972_5),
    .I1(w_pre_dot_counter_yp_0) 
);
defparam n969_s1.INIT=4'h4;
  LUT4 n972_s2 (
    .F(n972_5),
    .I0(n972_6),
    .I1(\window_y.pre_dot_counter_yp_v [0]),
    .I2(\window_y.pre_dot_counter_yp_v [1]),
    .I3(n972_7) 
);
defparam n972_s2.INIT=16'h8000;
  LUT4 n973_s1 (
    .F(n973_4),
    .I0(w_pre_dot_counter_yp_8),
    .I1(w_pre_dot_counter_yp_7),
    .I2(w_pre_dot_counter_yp_6),
    .I3(n964_5) 
);
defparam n973_s1.INIT=16'h7FFE;
  LUT4 n973_s2 (
    .F(n973_5),
    .I0(n973_6),
    .I1(w_pre_dot_counter_yp_3),
    .I2(n972_5),
    .I3(n973_7) 
);
defparam n973_s2.INIT=16'hDFF3;
  LUT3 w_v_blanking_end_s1 (
    .F(w_v_blanking_end_4),
    .I0(ff_field),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam w_v_blanking_end_s1.INIT=8'h87;
  LUT4 w_v_blanking_end_s2 (
    .F(w_v_blanking_end_5),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(ff_v_cnt_in_field[9]),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam w_v_blanking_end_s2.INIT=16'h0100;
  LUT4 w_v_blanking_end_s3 (
    .F(w_v_blanking_end_6),
    .I0(w_v_blanking_end_7),
    .I1(ff_v_cnt_in_field[4]),
    .I2(ff_v_cnt_in_field[6]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam w_v_blanking_end_s3.INIT=16'h0200;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_6),
    .I0(w_vdp_hcounter[1]),
    .I1(n855_3),
    .I2(w_hcounter[0]) 
);
defparam ff_window_x_s3.INIT=8'h10;
  LUT4 ff_pre_window_y_s4 (
    .F(ff_pre_window_y_7),
    .I0(n973_5),
    .I1(ff_pre_window_y_8),
    .I2(reg_r9_y_dots_Z),
    .I3(ff_pre_window_y_9) 
);
defparam ff_pre_window_y_s4.INIT=16'hC500;
  LUT2 n698_s3 (
    .F(n698_8),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]) 
);
defparam n698_s3.INIT=4'h8;
  LUT3 n190_s3 (
    .F(n190_8),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[2]) 
);
defparam n190_s3.INIT=8'h80;
  LUT3 n188_s3 (
    .F(n188_8),
    .I0(w_vcounter[3]),
    .I1(w_vcounter[4]),
    .I2(n190_8) 
);
defparam n188_s3.INIT=8'h80;
  LUT3 n186_s3 (
    .F(n186_8),
    .I0(w_vcounter[5]),
    .I1(w_vcounter[6]),
    .I2(n188_8) 
);
defparam n186_s3.INIT=8'h80;
  LUT4 n185_s3 (
    .F(n185_8),
    .I0(w_vcounter[5]),
    .I1(w_vcounter[6]),
    .I2(w_vcounter[7]),
    .I3(n188_8) 
);
defparam n185_s3.INIT=16'h8000;
  LUT3 n183_s3 (
    .F(n183_8),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[9]),
    .I2(n185_8) 
);
defparam n183_s3.INIT=8'h80;
  LUT3 n123_s3 (
    .F(n123_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n123_s3.INIT=8'h80;
  LUT4 n122_s3 (
    .F(n122_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n122_s3.INIT=16'h8000;
  LUT3 n120_s3 (
    .F(n120_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(n122_8) 
);
defparam n120_s3.INIT=8'h80;
  LUT4 n119_s3 (
    .F(n119_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[6]),
    .I3(n122_8) 
);
defparam n119_s3.INIT=16'h8000;
  LUT3 n117_s3 (
    .F(n117_8),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(n119_8) 
);
defparam n117_s3.INIT=8'h80;
  LUT3 n40_s3 (
    .F(n40_8),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n42_10) 
);
defparam n40_s3.INIT=8'h80;
  LUT3 n38_s3 (
    .F(n38_8),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n40_8) 
);
defparam n38_s3.INIT=8'h80;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[9]),
    .I3(n38_8) 
);
defparam n35_s3.INIT=16'h8000;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[4]),
    .I3(n698_8) 
);
defparam n695_s2.INIT=16'h8000;
  LUT3 n693_s2 (
    .F(n693_7),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(n695_7) 
);
defparam n693_s2.INIT=8'h80;
  LUT4 n1670_s2 (
    .F(n1670_5),
    .I0(ff_pal_mode),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_interlace_mode),
    .I3(ff_v_cnt_in_field[1]) 
);
defparam n1670_s2.INIT=16'hFE15;
  LUT3 n1670_s3 (
    .F(n1670_6),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(ff_v_cnt_in_field[9]) 
);
defparam n1670_s3.INIT=8'h10;
  LUT4 n1670_s4 (
    .F(n1670_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_interlace_mode),
    .I3(ff_v_cnt_in_field[0]) 
);
defparam n1670_s4.INIT=16'h0BB0;
  LUT4 n1670_s5 (
    .F(n1670_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n1670_9),
    .I2(ff_pal_mode),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n1670_s5.INIT=16'h3001;
  LUT4 n550_s2 (
    .F(n550_5),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]),
    .I3(reg_r25_yjk_Z) 
);
defparam n550_s2.INIT=16'hEFF7;
  LUT4 n550_s3 (
    .F(n550_6),
    .I0(w_vdp_hcounter[2]),
    .I1(ff_pal_mode),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[1]) 
);
defparam n550_s3.INIT=16'h9000;
  LUT4 n550_s4 (
    .F(n550_7),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(w_vdp_hcounter[10]),
    .I3(w_vdp_hcounter[7]) 
);
defparam n550_s4.INIT=16'h0100;
  LUT4 n790_s5 (
    .F(n790_8),
    .I0(w_vdp_hcounter[1]),
    .I1(ff_x_cnt[4]),
    .I2(n790_10),
    .I3(w_hcounter[0]) 
);
defparam n790_s5.INIT=16'h1000;
  LUT3 n790_s6 (
    .F(n790_9),
    .I0(reg_r25_msk_Z),
    .I1(n796_6),
    .I2(ff_x_cnt[2]) 
);
defparam n790_s6.INIT=8'h87;
  LUT4 n964_s2 (
    .F(n964_5),
    .I0(w_pre_dot_counter_yp_5),
    .I1(w_pre_dot_counter_yp_4),
    .I2(w_pre_dot_counter_yp_3),
    .I3(n967_5) 
);
defparam n964_s2.INIT=16'h8000;
  LUT3 n967_s2 (
    .F(n967_5),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0) 
);
defparam n967_s2.INIT=8'h80;
  LUT3 n972_s3 (
    .F(n972_6),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [7]),
    .I2(\window_y.pre_dot_counter_yp_v [6]) 
);
defparam n972_s3.INIT=8'h40;
  LUT4 n972_s4 (
    .F(n972_7),
    .I0(\window_y.pre_dot_counter_yp_v [2]),
    .I1(\window_y.pre_dot_counter_yp_v [3]),
    .I2(\window_y.pre_dot_counter_yp_v [4]),
    .I3(\window_y.pre_dot_counter_yp_v [5]) 
);
defparam n972_s4.INIT=16'h8000;
  LUT3 n973_s3 (
    .F(n973_6),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0) 
);
defparam n973_s3.INIT=8'h01;
  LUT4 n973_s4 (
    .F(n973_7),
    .I0(n967_5),
    .I1(w_pre_dot_counter_yp_3),
    .I2(w_pre_dot_counter_yp_5),
    .I3(w_pre_dot_counter_yp_4) 
);
defparam n973_s4.INIT=16'h4CCF;
  LUT2 w_v_blanking_end_s4 (
    .F(w_v_blanking_end_7),
    .I0(ff_v_cnt_in_field[2]),
    .I1(ff_pal_mode) 
);
defparam w_v_blanking_end_s4.INIT=4'h9;
  LUT4 ff_pre_window_y_s5 (
    .F(ff_pre_window_y_8),
    .I0(ff_pre_window_y_10),
    .I1(w_pre_dot_counter_yp_5),
    .I2(w_pre_dot_counter_yp_3),
    .I3(w_pre_dot_counter_yp_4) 
);
defparam ff_pre_window_y_s5.INIT=16'h0100;
  LUT4 ff_pre_window_y_s6 (
    .F(ff_pre_window_y_9),
    .I0(w_pre_dot_counter_yp_8),
    .I1(w_pre_dot_counter_yp_6),
    .I2(n964_4),
    .I3(w_pre_dot_counter_yp_7) 
);
defparam ff_pre_window_y_s6.INIT=16'h1400;
  LUT4 n1670_s6 (
    .F(n1670_9),
    .I0(ff_v_cnt_in_field[2]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[3]),
    .I3(ff_pal_mode) 
);
defparam n1670_s6.INIT=16'hFB0F;
  LUT4 n790_s7 (
    .F(n790_10),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(ff_x_cnt[7]),
    .I3(ff_x_cnt[8]) 
);
defparam n790_s7.INIT=16'h0001;
  LUT4 ff_pre_window_y_s7 (
    .F(ff_pre_window_y_10),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(n972_5),
    .I2(w_pre_dot_counter_yp_0),
    .I3(w_pre_dot_counter_yp_1[1]) 
);
defparam ff_pre_window_y_s7.INIT=16'hEFF7;
  LUT3 n790_s8 (
    .F(n790_12),
    .I0(reg_r25_msk_Z),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n790_s8.INIT=8'h28;
  LUT4 n968_s1 (
    .F(n968_5),
    .I0(w_pre_dot_counter_yp_4),
    .I1(n972_5),
    .I2(w_pre_dot_counter_yp_3),
    .I3(n967_5) 
);
defparam n968_s1.INIT=16'h9AAA;
  LUT4 n1049_s1 (
    .F(n1049_5),
    .I0(w_pre_dot_counter_yp_0),
    .I1(n972_5),
    .I2(n944_2),
    .I3(w_v_blanking_end) 
);
defparam n1049_s1.INIT=16'hF099;
  LUT3 n794_s7 (
    .F(n794_16),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s7.INIT=8'hFE;
  LUT3 n971_s1 (
    .F(n971_5),
    .I0(w_pre_dot_counter_yp_1[1]),
    .I1(n972_5),
    .I2(w_pre_dot_counter_yp_0) 
);
defparam n971_s1.INIT=8'h9A;
  LUT4 n970_s1 (
    .F(n970_5),
    .I0(w_pre_dot_counter_yp_1[1]),
    .I1(n972_5),
    .I2(w_pre_dot_counter_yp_0),
    .I3(w_pre_dot_counter_yp_1[2]) 
);
defparam n970_s1.INIT=16'hDF20;
  LUT4 n38_s4 (
    .F(n38_10),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]),
    .I3(n40_8) 
);
defparam n38_s4.INIT=16'h6AAA;
  LUT4 n696_s3 (
    .F(n696_9),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n696_s3.INIT=16'h8000;
  LUT4 n698_s4 (
    .F(n698_10),
    .I0(n261_12),
    .I1(ff_x_cnt[2]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n698_s4.INIT=16'h1444;
  LUT3 n966_s1 (
    .F(n966_5),
    .I0(w_pre_dot_counter_yp_6),
    .I1(n972_5),
    .I2(n964_5) 
);
defparam n966_s1.INIT=8'h9A;
  LUT4 n965_s1 (
    .F(n965_5),
    .I0(w_pre_dot_counter_yp_6),
    .I1(n972_5),
    .I2(n964_5),
    .I3(w_pre_dot_counter_yp_7) 
);
defparam n965_s1.INIT=16'hDF20;
  LUT3 n42_s4 (
    .F(n42_10),
    .I0(w_vdp_hcounter[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n42_s4.INIT=8'h80;
  LUT3 n378_s5 (
    .F(n378_11),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(ff_bwindow_x_7) 
);
defparam n378_s5.INIT=8'h80;
  LUT3 n43_s3 (
    .F(n43_9),
    .I0(w_vdp_hcounter[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n43_s3.INIT=8'h6A;
  LUT3 n1481_s2 (
    .F(n1481_6),
    .I0(w_vdp_enable),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n1481_s2.INIT=8'h80;
  LUT3 n555_s2 (
    .F(n555_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]) 
);
defparam n555_s2.INIT=8'h80;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n554_s2.INIT=16'h8000;
  LUT4 n693_s3 (
    .F(n693_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[7]),
    .I3(n693_7) 
);
defparam n693_s3.INIT=16'h8FF8;
  LUT4 n695_s3 (
    .F(n695_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[5]),
    .I3(n695_7) 
);
defparam n695_s3.INIT=16'h8FF8;
  LUT4 n696_s4 (
    .F(n696_11),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[4]),
    .I3(n696_9) 
);
defparam n696_s4.INIT=16'h8FF8;
  LUT4 n699_s3 (
    .F(n699_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n699_s3.INIT=16'h0770;
  LUT3 n700_s3 (
    .F(n700_9),
    .I0(ff_x_cnt[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n261_13) 
);
defparam n700_s3.INIT=8'h15;
  LUT3 n1607_s1 (
    .F(n1607_5),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_pre_x_cnt_8_5) 
);
defparam n1607_s1.INIT=8'h80;
  LUT4 n183_s4 (
    .F(n183_10),
    .I0(ff_field),
    .I1(n1670_4),
    .I2(n183_8),
    .I3(w_vcounter[10]) 
);
defparam n183_s4.INIT=16'h0770;
  LUT4 n185_s4 (
    .F(n185_10),
    .I0(ff_field),
    .I1(n1670_4),
    .I2(w_vcounter[8]),
    .I3(n185_8) 
);
defparam n185_s4.INIT=16'h0770;
  LUT4 n186_s4 (
    .F(n186_10),
    .I0(ff_field),
    .I1(n1670_4),
    .I2(n186_8),
    .I3(w_vcounter[7]) 
);
defparam n186_s4.INIT=16'h0770;
  LUT4 n188_s4 (
    .F(n188_10),
    .I0(ff_field),
    .I1(n1670_4),
    .I2(w_vcounter[5]),
    .I3(n188_8) 
);
defparam n188_s4.INIT=16'h0770;
  LUT4 n190_s4 (
    .F(n190_10),
    .I0(ff_field),
    .I1(n1670_4),
    .I2(w_vcounter[3]),
    .I3(n190_8) 
);
defparam n190_s4.INIT=16'h0770;
  LUT4 n192_s3 (
    .F(n192_9),
    .I0(ff_field),
    .I1(n1670_4),
    .I2(w_vdp_vcounter[0]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n192_s3.INIT=16'h0770;
  LUT3 n193_s4 (
    .F(n193_10),
    .I0(w_vdp_vcounter[0]),
    .I1(ff_field),
    .I2(n1670_4) 
);
defparam n193_s4.INIT=8'h15;
  LUT3 n1472_s2 (
    .F(n1472_6),
    .I0(n1470_3),
    .I1(ff_field),
    .I2(n1670_4) 
);
defparam n1472_s2.INIT=8'h80;
  LUT4 n1513_s1 (
    .F(n1513_5),
    .I0(n550_4),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(w_vdp_enable) 
);
defparam n1513_s1.INIT=16'h1000;
  LUT2 ff_pre_y_cnt_7_s5 (
    .F(ff_pre_y_cnt_7_16),
    .I0(w_vdp_enable),
    .I1(slot_reset_n_d) 
);
defparam ff_pre_y_cnt_7_s5.INIT=4'hB;
  LUT4 n1123_s5 (
    .F(n1123_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[7]),
    .I2(w_vdp_enable),
    .I3(n1164_2) 
);
defparam n1123_s5.INIT=16'hF444;
  LUT4 n1124_s5 (
    .F(n1124_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[6]),
    .I2(w_vdp_enable),
    .I3(n1165_2) 
);
defparam n1124_s5.INIT=16'hF444;
  LUT4 n1125_s5 (
    .F(n1125_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[5]),
    .I2(w_vdp_enable),
    .I3(n1166_2) 
);
defparam n1125_s5.INIT=16'hF444;
  LUT4 n1126_s5 (
    .F(n1126_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[4]),
    .I2(w_vdp_enable),
    .I3(n1167_2) 
);
defparam n1126_s5.INIT=16'hF444;
  LUT4 n1127_s5 (
    .F(n1127_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[3]),
    .I2(w_vdp_enable),
    .I3(n1168_2) 
);
defparam n1127_s5.INIT=16'hF444;
  LUT4 n1128_s5 (
    .F(n1128_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[2]),
    .I2(w_vdp_enable),
    .I3(n1169_2) 
);
defparam n1128_s5.INIT=16'hF444;
  LUT4 n1129_s5 (
    .F(n1129_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_vdp_enable),
    .I3(n1170_2) 
);
defparam n1129_s5.INIT=16'hF444;
  LUT4 n1130_s5 (
    .F(n1130_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[0]),
    .I2(w_vdp_enable),
    .I3(n1171_2) 
);
defparam n1130_s5.INIT=16'hF444;
  LUT3 n336_s5 (
    .F(n336_11),
    .I0(n1470_3),
    .I1(n1670_4),
    .I2(ff_field) 
);
defparam n336_s5.INIT=8'h78;
  LUT4 n40_s4 (
    .F(n40_10),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[4]),
    .I3(n42_10) 
);
defparam n40_s4.INIT=16'h6AAA;
  LUT4 n1470_s3 (
    .F(n1470_7),
    .I0(w_vdp_hcounter[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(ff_bwindow_x_7) 
);
defparam n1470_s3.INIT=16'h8000;
  LUT4 n378_s6 (
    .F(n378_13),
    .I0(w_dot_state[1]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(ff_bwindow_x_7) 
);
defparam n378_s6.INIT=16'h1555;
  LUT4 n377_s3 (
    .F(n377_9),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(ff_bwindow_x_7),
    .I3(w_dot_state[0]) 
);
defparam n377_s3.INIT=16'h7F00;
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_vdp_hcounter[9]),
    .D(n36_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_vdp_hcounter[8]),
    .D(n37_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_vdp_hcounter[7]),
    .D(n38_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_vdp_hcounter[6]),
    .D(n39_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_vdp_hcounter[5]),
    .D(n40_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_vdp_hcounter[4]),
    .D(n41_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_vdp_hcounter[3]),
    .D(n42_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_vdp_hcounter[2]),
    .D(n43_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_vdp_hcounter[1]),
    .D(n44_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_hcounter[0]),
    .D(n45_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(ff_v_cnt_in_field[9]),
    .D(n117_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(ff_v_cnt_in_field[8]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_7_s0 (
    .Q(ff_v_cnt_in_field[7]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(ff_v_cnt_in_field[6]),
    .D(n120_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(ff_v_cnt_in_field[5]),
    .D(n121_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(ff_v_cnt_in_field[4]),
    .D(n122_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(ff_v_cnt_in_field[3]),
    .D(n123_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(ff_v_cnt_in_field[2]),
    .D(n124_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(ff_v_cnt_in_field[1]),
    .D(n125_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_0_s0 (
    .Q(ff_v_cnt_in_field[0]),
    .D(n126_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_vcounter[10]),
    .D(n183_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_vcounter[9]),
    .D(n184_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_vcounter[8]),
    .D(n185_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_vcounter[7]),
    .D(n186_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_vcounter[6]),
    .D(n187_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_vcounter[5]),
    .D(n188_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_vcounter[4]),
    .D(n189_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_vcounter[3]),
    .D(n190_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_vcounter[2]),
    .D(n191_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_vdp_vcounter[1]),
    .D(n192_9),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_vdp_vcounter[0]),
    .D(n193_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_pal_mode_s0 (
    .Q(ff_pal_mode),
    .D(reg_r9_pal_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_6),
    .RESET(n36_6) 
);
  DFFRE ff_interlace_mode_s0 (
    .Q(ff_interlace_mode),
    .D(reg_r9_interlace_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_6),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n377_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n378_13),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n403_7),
    .CLK(w_video_clk),
    .CE(n1481_6),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n404_7),
    .CLK(w_video_clk),
    .CE(n1481_6),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n405_8),
    .CLK(w_video_clk),
    .CE(n1481_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_5_s0 (
    .Q(ff_pre_x_cnt_start1[5]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_4_s0 (
    .Q(ff_pre_x_cnt_start1_0[4]),
    .D(n432_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_3_s0 (
    .Q(ff_pre_x_cnt_start1_0[3]),
    .D(n432_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_2_s0 (
    .Q(ff_pre_x_cnt_start1_0[2]),
    .D(n433_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_1_s0 (
    .Q(ff_pre_x_cnt_start1_0[1]),
    .D(n434_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_0_s0 (
    .Q(ff_pre_x_cnt_start1_0[0]),
    .D(n435_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n550_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n551_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n552_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n553_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n554_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n555_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n556_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n557_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n558_4),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_8_s0 (
    .Q(ff_x_cnt[8]),
    .D(n692_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_7_s0 (
    .Q(ff_x_cnt[7]),
    .D(n693_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_6_s0 (
    .Q(ff_x_cnt[6]),
    .D(n694_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_5_s0 (
    .Q(ff_x_cnt[5]),
    .D(n695_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_4_s0 (
    .Q(ff_x_cnt[4]),
    .D(n696_11),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_3_s0 (
    .Q(ff_x_cnt[3]),
    .D(n697_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_2_s0 (
    .Q(ff_x_cnt[2]),
    .D(n698_10),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_1_s0 (
    .Q(ff_x_cnt[1]),
    .D(n699_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_0_s0 (
    .Q(ff_x_cnt[0]),
    .D(n700_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFE ff_right_mask_8_s0 (
    .Q(ff_right_mask[8]),
    .D(n794_14),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_7_s0 (
    .Q(ff_right_mask[7]),
    .D(n794_16),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_2_s0 (
    .Q(ff_right_mask[2]),
    .D(n796_6),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_1_s0 (
    .Q(ff_right_mask[1]),
    .D(n797_6),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_0_s0 (
    .Q(ff_right_mask[0]),
    .D(reg_r27_h_scroll_Z[0]),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFRE ff_window_x_s0 (
    .Q(w_window_x),
    .D(n790_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp_8),
    .D(n1041_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp_7),
    .D(n1042_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp_6),
    .D(n1043_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp_5),
    .D(n1044_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp_4),
    .D(n1045_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp_3),
    .D(n1046_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp_1[2]),
    .D(n1047_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp_1[1]),
    .D(n1048_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp_0),
    .D(n1049_5),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_s0 (
    .Q(w_prewindow_y),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_sp_5),
    .RESET(n36_6) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n964_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n965_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n966_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n967_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n968_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n969_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n970_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n971_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n972_4),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_vdp_hcounter[10]),
    .D(n35_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFR ff_field_s2 (
    .Q(ff_field),
    .D(n336_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s4 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n1123_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_7_s4.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n1124_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n1125_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n1126_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n1127_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n1128_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n1129_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(n1130_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  ALU n435_s (
    .SUM(n435_2),
    .COUT(n435_3),
    .I0(reg_r18_adj[0]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n435_s.ALU_MODE=1;
  ALU n434_s (
    .SUM(n434_2),
    .COUT(n434_3),
    .I0(reg_r18_adj[1]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I3(GND),
    .CIN(n435_3) 
);
defparam n434_s.ALU_MODE=1;
  ALU n433_s (
    .SUM(n433_2),
    .COUT(n433_3),
    .I0(reg_r18_adj[2]),
    .I1(reg_r27_h_scroll_Z[2]),
    .I3(GND),
    .CIN(n434_3) 
);
defparam n433_s.ALU_MODE=1;
  ALU n432_s (
    .SUM(n432_2),
    .COUT(n432_3),
    .I0(w_pre_x_cnt_start0_3_10),
    .I1(GND),
    .I3(GND),
    .CIN(n433_3) 
);
defparam n432_s.ALU_MODE=1;
  ALU n1171_s (
    .SUM(n1171_2),
    .COUT(n1171_3),
    .I0(w_pre_dot_counter_yp_0),
    .I1(reg_r23_vstart_line_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1171_s.ALU_MODE=0;
  ALU n1170_s (
    .SUM(n1170_2),
    .COUT(n1170_3),
    .I0(w_pre_dot_counter_yp_1[1]),
    .I1(reg_r23_vstart_line_Z[1]),
    .I3(GND),
    .CIN(n1171_3) 
);
defparam n1170_s.ALU_MODE=0;
  ALU n1169_s (
    .SUM(n1169_2),
    .COUT(n1169_3),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(reg_r23_vstart_line_Z[2]),
    .I3(GND),
    .CIN(n1170_3) 
);
defparam n1169_s.ALU_MODE=0;
  ALU n1168_s (
    .SUM(n1168_2),
    .COUT(n1168_3),
    .I0(w_pre_dot_counter_yp_3),
    .I1(reg_r23_vstart_line_Z[3]),
    .I3(GND),
    .CIN(n1169_3) 
);
defparam n1168_s.ALU_MODE=0;
  ALU n1167_s (
    .SUM(n1167_2),
    .COUT(n1167_3),
    .I0(w_pre_dot_counter_yp_4),
    .I1(reg_r23_vstart_line_Z[4]),
    .I3(GND),
    .CIN(n1168_3) 
);
defparam n1167_s.ALU_MODE=0;
  ALU n1166_s (
    .SUM(n1166_2),
    .COUT(n1166_3),
    .I0(w_pre_dot_counter_yp_5),
    .I1(reg_r23_vstart_line_Z[5]),
    .I3(GND),
    .CIN(n1167_3) 
);
defparam n1166_s.ALU_MODE=0;
  ALU n1165_s (
    .SUM(n1165_2),
    .COUT(n1165_3),
    .I0(w_pre_dot_counter_yp_6),
    .I1(reg_r23_vstart_line_Z[6]),
    .I3(GND),
    .CIN(n1166_3) 
);
defparam n1165_s.ALU_MODE=0;
  ALU n1164_s (
    .SUM(n1164_2),
    .COUT(n1164_0_COUT),
    .I0(w_pre_dot_counter_yp_7),
    .I1(reg_r23_vstart_line_Z[7]),
    .I3(GND),
    .CIN(n1165_3) 
);
defparam n1164_s.ALU_MODE=0;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_3),
    .I0(ff_pal_mode),
    .I1(reg_r18_adj[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam n944_s.ALU_MODE=0;
  ALU n943_s (
    .SUM(n943_2),
    .COUT(n943_3),
    .I0(n933_8),
    .I1(reg_r18_adj[5]),
    .I3(GND),
    .CIN(n944_3) 
);
defparam n943_s.ALU_MODE=0;
  ALU n942_s (
    .SUM(n942_2),
    .COUT(n942_3),
    .I0(n932_7),
    .I1(reg_r18_adj[6]),
    .I3(GND),
    .CIN(n943_3) 
);
defparam n942_s.ALU_MODE=0;
  ALU n941_s (
    .SUM(n941_2),
    .COUT(n941_3),
    .I0(n931_8),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n942_3) 
);
defparam n941_s.ALU_MODE=0;
  ALU n940_s (
    .SUM(n940_2),
    .COUT(n940_3),
    .I0(reg_r9_y_dots_Z),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n941_3) 
);
defparam n940_s.ALU_MODE=0;
  ALU n939_s (
    .SUM(n939_2),
    .COUT(n939_3),
    .I0(n929_10),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n940_3) 
);
defparam n939_s.ALU_MODE=0;
  ALU n938_s (
    .SUM(n938_2),
    .COUT(n938_3),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n939_3) 
);
defparam n938_s.ALU_MODE=0;
  ALU n936_s (
    .SUM(n936_2),
    .COUT(n936_0_COUT),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n938_3) 
);
defparam n936_s.ALU_MODE=0;
  ALU n847_s0 (
    .SUM(n847_1_SUM),
    .COUT(n847_3),
    .I0(ff_x_cnt[0]),
    .I1(ff_right_mask[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n847_s0.ALU_MODE=3;
  ALU n848_s0 (
    .SUM(n848_1_SUM),
    .COUT(n848_3),
    .I0(ff_x_cnt[1]),
    .I1(ff_right_mask[1]),
    .I3(GND),
    .CIN(n847_3) 
);
defparam n848_s0.ALU_MODE=3;
  ALU n849_s0 (
    .SUM(n849_1_SUM),
    .COUT(n849_3),
    .I0(ff_x_cnt[2]),
    .I1(ff_right_mask[2]),
    .I3(GND),
    .CIN(n848_3) 
);
defparam n849_s0.ALU_MODE=3;
  ALU n850_s0 (
    .SUM(n850_1_SUM),
    .COUT(n850_3),
    .I0(ff_x_cnt[3]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n849_3) 
);
defparam n850_s0.ALU_MODE=3;
  ALU n851_s0 (
    .SUM(n851_1_SUM),
    .COUT(n851_3),
    .I0(ff_x_cnt[4]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n850_3) 
);
defparam n851_s0.ALU_MODE=3;
  ALU n852_s0 (
    .SUM(n852_1_SUM),
    .COUT(n852_3),
    .I0(ff_x_cnt[5]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n851_3) 
);
defparam n852_s0.ALU_MODE=3;
  ALU n853_s0 (
    .SUM(n853_1_SUM),
    .COUT(n853_3),
    .I0(ff_x_cnt[6]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n852_3) 
);
defparam n853_s0.ALU_MODE=3;
  ALU n854_s0 (
    .SUM(n854_1_SUM),
    .COUT(n854_3),
    .I0(ff_x_cnt[7]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n853_3) 
);
defparam n854_s0.ALU_MODE=3;
  ALU n855_s0 (
    .SUM(n855_1_SUM),
    .COUT(n855_3),
    .I0(ff_x_cnt[8]),
    .I1(ff_right_mask[8]),
    .I3(GND),
    .CIN(n854_3) 
);
defparam n855_s0.ALU_MODE=3;
  INV n45_s4 (
    .O(n45_9),
    .I(w_hcounter[0]) 
);
  INV w_pre_x_cnt_start0_3_s5 (
    .O(w_pre_x_cnt_start0_3_10),
    .I(reg_r18_adj[3]) 
);
  INV n933_s3 (
    .O(n933_8),
    .I(reg_r9_y_dots_Z) 
);
  INV n929_s4 (
    .O(n929_10),
    .I(ff_pal_mode) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_color_decoder (
  w_video_clk,
  n36_6,
  w_sp_color_code_en,
  w_yjk_en,
  reg_r25_yjk_Z,
  n1786_7,
  reg_r8_col0_on_Z,
  w_vdp_mode_is_highres,
  w_window_x,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  ff_dram_address_16_14,
  n272_9,
  ff_dram_address_16_12,
  n74_5,
  w_vdp_enable,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b,
  w_sp_color_code,
  w_color_code_graphic4567,
  w_yjk_r,
  reg_r7_frame_col_Z,
  w_yjk_g,
  w_yjk_b,
  reg_r0_disp_mode_1,
  reg_r0_disp_mode_3,
  w_dot_state,
  w_color_code_text12,
  w_color_code_graphic123m,
  reg_r1_disp_mode,
  n227_7,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_palette_rd_address
)
;
input w_video_clk;
input n36_6;
input w_sp_color_code_en;
input w_yjk_en;
input reg_r25_yjk_Z;
input n1786_7;
input reg_r8_col0_on_Z;
input w_vdp_mode_is_highres;
input w_window_x;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input ff_dram_address_16_14;
input n272_9;
input ff_dram_address_16_12;
input n74_5;
input w_vdp_enable;
input [4:0] w_palette_rdata_r;
input [4:0] w_palette_rdata_g;
input [4:0] w_palette_rdata_b;
input [3:0] w_sp_color_code;
input [7:0] w_color_code_graphic4567;
input [5:0] w_yjk_r;
input [7:0] reg_r7_frame_col_Z;
input [5:0] w_yjk_g;
input [5:0] w_yjk_b;
input reg_r0_disp_mode_1;
input reg_r0_disp_mode_3;
input [1:0] w_dot_state;
input [3:0] w_color_code_text12;
input [3:0] w_color_code_graphic123m;
input [1:1] reg_r1_disp_mode;
output n227_7;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
output [3:0] w_palette_rd_address;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n227_3;
wire n228_3;
wire n247_3;
wire n248_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n303_3;
wire n304_3;
wire n305_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n333_3;
wire ff_yjk_r_5_6;
wire n225_7;
wire n73_4;
wire n73_5;
wire n74_4;
wire n75_4;
wire n76_4;
wire n77_4;
wire n78_4;
wire n79_4;
wire n80_4;
wire n81_4;
wire n82_4;
wire n83_4;
wire n84_4;
wire n85_4;
wire n86_4;
wire n87_4;
wire n88_4;
wire n89_4;
wire n90_4;
wire n227_4;
wire n227_5;
wire n227_6;
wire n228_4;
wire n228_5;
wire n228_6;
wire n247_4;
wire n250_4;
wire n254_4;
wire n290_4;
wire n226_8;
wire n226_9;
wire n225_8;
wire n225_9;
wire n73_6;
wire n227_8;
wire n227_9;
wire n227_10;
wire n227_11;
wire n227_12;
wire n227_13;
wire n228_7;
wire n228_8;
wire n228_9;
wire n226_10;
wire n226_11;
wire n226_12;
wire n227_14;
wire n227_15;
wire n227_16;
wire n227_17;
wire n228_10;
wire n227_19;
wire n227_20;
wire n227_21;
wire n492_5;
wire n226_14;
wire n227_23;
wire n300_8;
wire n301_8;
wire n302_8;
wire n306_8;
wire n307_8;
wire n308_8;
wire n312_8;
wire n313_8;
wire n314_8;
wire n290_6;
wire ff_sprite_color_out;
wire ff_yjk_en;
wire [4:0] ff_palette_rdata_r;
wire [4:0] ff_palette_rdata_g;
wire [4:0] ff_palette_rdata_b;
wire [7:0] ff_grp7_color_code;
wire [5:0] ff_yjk_r;
wire [5:0] ff_yjk_g;
wire [5:0] ff_yjk_b;
wire VCC;
wire GND;
  LUT3 n73_s0 (
    .F(n73_3),
    .I0(ff_yjk_r[5]),
    .I1(n73_4),
    .I2(n73_5) 
);
defparam n73_s0.INIT=8'hA3;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_yjk_r[4]),
    .I1(n74_4),
    .I2(n73_5) 
);
defparam n74_s0.INIT=8'hA3;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(ff_yjk_r[3]),
    .I1(n75_4),
    .I2(n73_5) 
);
defparam n75_s0.INIT=8'hA3;
  LUT3 n76_s0 (
    .F(n76_3),
    .I0(ff_yjk_r[2]),
    .I1(n76_4),
    .I2(n73_5) 
);
defparam n76_s0.INIT=8'hA3;
  LUT3 n77_s0 (
    .F(n77_3),
    .I0(ff_yjk_r[1]),
    .I1(n77_4),
    .I2(n73_5) 
);
defparam n77_s0.INIT=8'hA3;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(ff_yjk_r[0]),
    .I1(n78_4),
    .I2(n73_5) 
);
defparam n78_s0.INIT=8'hA3;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(ff_yjk_g[5]),
    .I1(n79_4),
    .I2(n73_5) 
);
defparam n79_s0.INIT=8'hA3;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(ff_yjk_g[4]),
    .I1(n80_4),
    .I2(n73_5) 
);
defparam n80_s0.INIT=8'hA3;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(ff_yjk_g[3]),
    .I1(n81_4),
    .I2(n73_5) 
);
defparam n81_s0.INIT=8'hA3;
  LUT3 n82_s0 (
    .F(n82_3),
    .I0(ff_yjk_g[2]),
    .I1(n82_4),
    .I2(n73_5) 
);
defparam n82_s0.INIT=8'hA3;
  LUT3 n83_s0 (
    .F(n83_3),
    .I0(ff_yjk_g[1]),
    .I1(n83_4),
    .I2(n73_5) 
);
defparam n83_s0.INIT=8'hA3;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(ff_yjk_g[0]),
    .I1(n84_4),
    .I2(n73_5) 
);
defparam n84_s0.INIT=8'hA3;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(ff_yjk_b[5]),
    .I1(n85_4),
    .I2(n73_5) 
);
defparam n85_s0.INIT=8'hA3;
  LUT3 n86_s0 (
    .F(n86_3),
    .I0(ff_yjk_b[4]),
    .I1(n86_4),
    .I2(n73_5) 
);
defparam n86_s0.INIT=8'hA3;
  LUT3 n87_s0 (
    .F(n87_3),
    .I0(ff_yjk_b[3]),
    .I1(n87_4),
    .I2(n73_5) 
);
defparam n87_s0.INIT=8'hA3;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(ff_yjk_b[2]),
    .I1(n88_4),
    .I2(n73_5) 
);
defparam n88_s0.INIT=8'hA3;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(ff_yjk_b[1]),
    .I1(n89_4),
    .I2(n73_5) 
);
defparam n89_s0.INIT=8'hA3;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(ff_yjk_b[0]),
    .I1(n90_4),
    .I2(n73_5) 
);
defparam n90_s0.INIT=8'hA3;
  LUT4 n227_s0 (
    .F(n227_3),
    .I0(n227_4),
    .I1(n227_5),
    .I2(n227_6),
    .I3(n227_7) 
);
defparam n227_s0.INIT=16'hEE0F;
  LUT4 n228_s0 (
    .F(n228_3),
    .I0(n228_4),
    .I1(n228_5),
    .I2(n228_6),
    .I3(n227_7) 
);
defparam n228_s0.INIT=16'hEE0F;
  LUT4 n247_s0 (
    .F(n247_3),
    .I0(n247_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[7]),
    .I3(w_sp_color_code_en) 
);
defparam n247_s0.INIT=16'h44F0;
  LUT3 n248_s0 (
    .F(n248_3),
    .I0(w_color_code_graphic4567[6]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n248_s0.INIT=8'hCA;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(w_color_code_graphic4567[5]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT4 n250_s0 (
    .F(n250_3),
    .I0(n250_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[4]),
    .I3(w_sp_color_code_en) 
);
defparam n250_s0.INIT=16'h44F0;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[3]),
    .I2(w_sp_color_code_en) 
);
defparam n251_s0.INIT=8'h5C;
  LUT3 n252_s0 (
    .F(n252_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[2]),
    .I2(w_sp_color_code_en) 
);
defparam n252_s0.INIT=8'h5C;
  LUT4 n253_s0 (
    .F(n253_3),
    .I0(w_sp_color_code[3]),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[1]),
    .I3(w_sp_color_code_en) 
);
defparam n253_s0.INIT=16'h88F0;
  LUT4 n254_s0 (
    .F(n254_3),
    .I0(n254_4),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[0]),
    .I3(w_sp_color_code_en) 
);
defparam n254_s0.INIT=16'hEEF0;
  LUT3 n297_s0 (
    .F(n297_3),
    .I0(w_yjk_r[5]),
    .I1(reg_r7_frame_col_Z[4]),
    .I2(n290_4) 
);
defparam n297_s0.INIT=8'hAC;
  LUT3 n298_s0 (
    .F(n298_3),
    .I0(w_yjk_r[4]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n290_4) 
);
defparam n298_s0.INIT=8'hAC;
  LUT3 n299_s0 (
    .F(n299_3),
    .I0(w_yjk_r[3]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n290_4) 
);
defparam n299_s0.INIT=8'hAC;
  LUT3 n303_s0 (
    .F(n303_3),
    .I0(w_yjk_g[5]),
    .I1(reg_r7_frame_col_Z[7]),
    .I2(n290_4) 
);
defparam n303_s0.INIT=8'hAC;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_yjk_g[4]),
    .I1(reg_r7_frame_col_Z[6]),
    .I2(n290_4) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_yjk_g[3]),
    .I1(reg_r7_frame_col_Z[5]),
    .I2(n290_4) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n309_s0 (
    .F(n309_3),
    .I0(w_yjk_b[5]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n309_s0.INIT=8'hAC;
  LUT3 n310_s0 (
    .F(n310_3),
    .I0(w_yjk_b[4]),
    .I1(reg_r7_frame_col_Z[0]),
    .I2(n290_4) 
);
defparam n310_s0.INIT=8'hAC;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(w_yjk_b[3]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n311_s0.INIT=8'hAC;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(w_yjk_en),
    .I1(reg_r25_yjk_Z),
    .I2(n290_4) 
);
defparam n333_s0.INIT=8'hA3;
  LUT3 ff_yjk_r_5_s2 (
    .F(ff_yjk_r_5_6),
    .I0(n290_4),
    .I1(reg_r25_yjk_Z),
    .I2(n492_5) 
);
defparam ff_yjk_r_5_s2.INIT=8'hB0;
  LUT4 n225_s2 (
    .F(n225_7),
    .I0(n225_8),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n227_7),
    .I3(n225_9) 
);
defparam n225_s2.INIT=16'h0C05;
  LUT3 n73_s1 (
    .F(n73_4),
    .I0(ff_palette_rdata_r[4]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n73_s1.INIT=8'h35;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_sprite_color_out),
    .I1(ff_yjk_en),
    .I2(reg_r0_disp_mode_3),
    .I3(n1786_7) 
);
defparam n73_s2.INIT=16'h4000;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(ff_palette_rdata_r[3]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n74_s1.INIT=8'h35;
  LUT3 n75_s1 (
    .F(n75_4),
    .I0(ff_palette_rdata_r[2]),
    .I1(ff_grp7_color_code[2]),
    .I2(n73_6) 
);
defparam n75_s1.INIT=8'h35;
  LUT3 n76_s1 (
    .F(n76_4),
    .I0(ff_palette_rdata_r[1]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n76_s1.INIT=8'h35;
  LUT3 n77_s1 (
    .F(n77_4),
    .I0(ff_palette_rdata_r[0]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n77_s1.INIT=8'h35;
  LUT3 n78_s1 (
    .F(n78_4),
    .I0(ff_grp7_color_code[2]),
    .I1(ff_palette_rdata_r[4]),
    .I2(n73_6) 
);
defparam n78_s1.INIT=8'h53;
  LUT3 n79_s1 (
    .F(n79_4),
    .I0(ff_palette_rdata_g[4]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n79_s1.INIT=8'h35;
  LUT3 n80_s1 (
    .F(n80_4),
    .I0(ff_palette_rdata_g[3]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n80_s1.INIT=8'h35;
  LUT3 n81_s1 (
    .F(n81_4),
    .I0(ff_palette_rdata_g[2]),
    .I1(ff_grp7_color_code[5]),
    .I2(n73_6) 
);
defparam n81_s1.INIT=8'h35;
  LUT3 n82_s1 (
    .F(n82_4),
    .I0(ff_palette_rdata_g[1]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n82_s1.INIT=8'h35;
  LUT3 n83_s1 (
    .F(n83_4),
    .I0(ff_palette_rdata_g[0]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n83_s1.INIT=8'h35;
  LUT3 n84_s1 (
    .F(n84_4),
    .I0(ff_grp7_color_code[5]),
    .I1(ff_palette_rdata_g[4]),
    .I2(n73_6) 
);
defparam n84_s1.INIT=8'h53;
  LUT3 n85_s1 (
    .F(n85_4),
    .I0(ff_palette_rdata_b[4]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n85_s1.INIT=8'h35;
  LUT3 n86_s1 (
    .F(n86_4),
    .I0(ff_palette_rdata_b[3]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n86_s1.INIT=8'h35;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(ff_palette_rdata_b[2]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n87_s1.INIT=8'h35;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(ff_palette_rdata_b[1]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n88_s1.INIT=8'h35;
  LUT3 n89_s1 (
    .F(n89_4),
    .I0(ff_palette_rdata_b[0]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n89_s1.INIT=8'h35;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(ff_grp7_color_code[0]),
    .I1(ff_palette_rdata_b[4]),
    .I2(n73_6) 
);
defparam n90_s1.INIT=8'h53;
  LUT4 n227_s1 (
    .F(n227_4),
    .I0(n227_8),
    .I1(n227_9),
    .I2(w_dot_state[1]),
    .I3(n290_4) 
);
defparam n227_s1.INIT=16'h3500;
  LUT4 n227_s2 (
    .F(n227_5),
    .I0(n290_4),
    .I1(reg_r8_col0_on_Z),
    .I2(n228_4),
    .I3(n227_10) 
);
defparam n227_s2.INIT=16'h0007;
  LUT4 n227_s3 (
    .F(n227_6),
    .I0(n227_11),
    .I1(n227_12),
    .I2(reg_r7_frame_col_Z[1]),
    .I3(n227_13) 
);
defparam n227_s3.INIT=16'h00BF;
  LUT2 n227_s4 (
    .F(n227_7),
    .I0(reg_r0_disp_mode_1),
    .I1(w_vdp_mode_is_highres) 
);
defparam n227_s4.INIT=4'h4;
  LUT4 n228_s1 (
    .F(n228_4),
    .I0(n228_7),
    .I1(n228_8),
    .I2(w_dot_state[1]),
    .I3(n290_4) 
);
defparam n228_s1.INIT=16'h3500;
  LUT4 n228_s2 (
    .F(n228_5),
    .I0(n290_4),
    .I1(reg_r8_col0_on_Z),
    .I2(n227_4),
    .I3(n228_9) 
);
defparam n228_s2.INIT=16'h0007;
  LUT3 n228_s3 (
    .F(n228_6),
    .I0(n227_12),
    .I1(reg_r7_frame_col_Z[0]),
    .I2(n227_11) 
);
defparam n228_s3.INIT=8'h07;
  LUT3 n247_s1 (
    .F(n247_4),
    .I0(w_sp_color_code[0]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[2]) 
);
defparam n247_s1.INIT=8'h0E;
  LUT4 n250_s1 (
    .F(n250_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code[1]) 
);
defparam n250_s1.INIT=16'h00EF;
  LUT3 n254_s1 (
    .F(n254_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[3]) 
);
defparam n254_s1.INIT=8'h10;
  LUT3 n290_s1 (
    .F(n290_4),
    .I0(w_window_x),
    .I1(w_prewindow_y),
    .I2(reg_r1_disp_on_Z) 
);
defparam n290_s1.INIT=8'h80;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(w_sp_color_code_en),
    .I1(n226_10),
    .I2(n226_11),
    .I3(n226_12) 
);
defparam n226_s3.INIT=16'h1F00;
  LUT3 n226_s4 (
    .F(n226_9),
    .I0(n227_11),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n227_12) 
);
defparam n226_s4.INIT=8'h40;
  LUT3 n225_s3 (
    .F(n225_8),
    .I0(n227_9),
    .I1(w_color_code_text12[3]),
    .I2(ff_dram_address_16_14) 
);
defparam n225_s3.INIT=8'h3A;
  LUT2 n225_s4 (
    .F(n225_9),
    .I0(n227_11),
    .I1(n227_12) 
);
defparam n225_s4.INIT=4'h4;
  LUT3 n73_s3 (
    .F(n73_6),
    .I0(reg_r25_yjk_Z),
    .I1(reg_r0_disp_mode_3),
    .I2(n1786_7) 
);
defparam n73_s3.INIT=8'h40;
  LUT3 n227_s5 (
    .F(n227_8),
    .I0(n227_14),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code_en) 
);
defparam n227_s5.INIT=8'h3A;
  LUT3 n227_s6 (
    .F(n227_9),
    .I0(n227_15),
    .I1(w_sp_color_code[3]),
    .I2(w_sp_color_code_en) 
);
defparam n227_s6.INIT=8'h3A;
  LUT3 n227_s7 (
    .F(n227_10),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(w_dot_state[1]) 
);
defparam n227_s7.INIT=8'h35;
  LUT4 n227_s8 (
    .F(n227_11),
    .I0(n228_7),
    .I1(w_color_code_text12[0]),
    .I2(ff_dram_address_16_14),
    .I3(n290_4) 
);
defparam n227_s8.INIT=16'hC500;
  LUT4 n227_s9 (
    .F(n227_12),
    .I0(n227_16),
    .I1(n227_17),
    .I2(n226_8),
    .I3(n227_23) 
);
defparam n227_s9.INIT=16'h000B;
  LUT4 n227_s10 (
    .F(n227_13),
    .I0(n227_8),
    .I1(w_color_code_text12[1]),
    .I2(ff_dram_address_16_14),
    .I3(n290_4) 
);
defparam n227_s10.INIT=16'hC500;
  LUT3 n228_s4 (
    .F(n228_7),
    .I0(w_sp_color_code[0]),
    .I1(n228_10),
    .I2(w_sp_color_code_en) 
);
defparam n228_s4.INIT=8'h53;
  LUT3 n228_s5 (
    .F(n228_8),
    .I0(w_sp_color_code_en),
    .I1(n226_10),
    .I2(n226_11) 
);
defparam n228_s5.INIT=8'hE0;
  LUT3 n228_s6 (
    .F(n228_9),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(w_dot_state[1]) 
);
defparam n228_s6.INIT=8'h35;
  LUT4 n226_s5 (
    .F(n226_10),
    .I0(w_color_code_graphic123m[2]),
    .I1(w_color_code_graphic4567[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n226_s5.INIT=16'h3533;
  LUT4 n226_s6 (
    .F(n226_11),
    .I0(ff_dram_address_16_12),
    .I1(n74_5),
    .I2(w_sp_color_code_en),
    .I3(w_sp_color_code[2]) 
);
defparam n226_s6.INIT=16'h0BBB;
  LUT4 n226_s7 (
    .F(n226_12),
    .I0(ff_dram_address_16_12),
    .I1(w_color_code_text12[2]),
    .I2(n74_5),
    .I3(n290_4) 
);
defparam n226_s7.INIT=16'hEF00;
  LUT4 n227_s11 (
    .F(n227_14),
    .I0(w_color_code_graphic123m[1]),
    .I1(w_color_code_graphic4567[1]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n227_s11.INIT=16'h3533;
  LUT4 n227_s12 (
    .F(n227_15),
    .I0(w_color_code_graphic123m[3]),
    .I1(w_color_code_graphic4567[3]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n227_s12.INIT=16'h3533;
  LUT4 n227_s13 (
    .F(n227_16),
    .I0(n227_14),
    .I1(n227_15),
    .I2(w_sp_color_code_en),
    .I3(n227_19) 
);
defparam n227_s13.INIT=16'hF800;
  LUT4 n227_s14 (
    .F(n227_17),
    .I0(w_color_code_text12[1]),
    .I1(w_color_code_text12[3]),
    .I2(ff_dram_address_16_14),
    .I3(n290_4) 
);
defparam n227_s14.INIT=16'hEF00;
  LUT4 n228_s7 (
    .F(n228_10),
    .I0(w_color_code_graphic123m[0]),
    .I1(w_color_code_graphic4567[0]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n228_s7.INIT=16'hCACC;
  LUT4 n227_s16 (
    .F(n227_19),
    .I0(ff_dram_address_16_12),
    .I1(n74_5),
    .I2(n227_20),
    .I3(n227_21) 
);
defparam n227_s16.INIT=16'h000B;
  LUT2 n227_s17 (
    .F(n227_20),
    .I0(w_sp_color_code_en),
    .I1(w_sp_color_code[1]) 
);
defparam n227_s17.INIT=4'h8;
  LUT2 n227_s18 (
    .F(n227_21),
    .I0(w_sp_color_code[3]),
    .I1(w_sp_color_code_en) 
);
defparam n227_s18.INIT=4'h8;
  LUT3 n492_s1 (
    .F(n492_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable) 
);
defparam n492_s1.INIT=8'h90;
  LUT4 n226_s8 (
    .F(n226_14),
    .I0(n226_8),
    .I1(n226_9),
    .I2(reg_r0_disp_mode_1),
    .I3(w_vdp_mode_is_highres) 
);
defparam n226_s8.INIT=16'hE0EE;
  LUT4 n227_s19 (
    .F(n227_23),
    .I0(reg_r8_col0_on_Z),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n227_s19.INIT=16'h8000;
  LUT4 n300_s2 (
    .F(n300_8),
    .I0(w_yjk_r[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n300_s2.INIT=16'h8000;
  LUT4 n301_s2 (
    .F(n301_8),
    .I0(w_yjk_r[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n301_s2.INIT=16'h8000;
  LUT4 n302_s2 (
    .F(n302_8),
    .I0(w_yjk_r[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n302_s2.INIT=16'h8000;
  LUT4 n306_s2 (
    .F(n306_8),
    .I0(w_yjk_g[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n306_s2.INIT=16'h8000;
  LUT4 n307_s2 (
    .F(n307_8),
    .I0(w_yjk_g[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n307_s2.INIT=16'h8000;
  LUT4 n308_s2 (
    .F(n308_8),
    .I0(w_yjk_g[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n308_s2.INIT=16'h8000;
  LUT4 n312_s2 (
    .F(n312_8),
    .I0(w_yjk_b[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n312_s2.INIT=16'h8000;
  LUT4 n313_s2 (
    .F(n313_8),
    .I0(w_yjk_b[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n313_s2.INIT=16'h8000;
  LUT4 n314_s2 (
    .F(n314_8),
    .I0(w_yjk_b[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n314_s2.INIT=16'h8000;
  LUT4 n290_s2 (
    .F(n290_6),
    .I0(w_sp_color_code_en),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n290_s2.INIT=16'h8000;
  DFF ff_palette_rdata_r_3_s0 (
    .Q(ff_palette_rdata_r[3]),
    .D(w_palette_rdata_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_2_s0 (
    .Q(ff_palette_rdata_r[2]),
    .D(w_palette_rdata_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_1_s0 (
    .Q(ff_palette_rdata_r[1]),
    .D(w_palette_rdata_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_0_s0 (
    .Q(ff_palette_rdata_r[0]),
    .D(w_palette_rdata_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_4_s0 (
    .Q(ff_palette_rdata_g[4]),
    .D(w_palette_rdata_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_3_s0 (
    .Q(ff_palette_rdata_g[3]),
    .D(w_palette_rdata_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_2_s0 (
    .Q(ff_palette_rdata_g[2]),
    .D(w_palette_rdata_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_1_s0 (
    .Q(ff_palette_rdata_g[1]),
    .D(w_palette_rdata_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_0_s0 (
    .Q(ff_palette_rdata_g[0]),
    .D(w_palette_rdata_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_4_s0 (
    .Q(ff_palette_rdata_b[4]),
    .D(w_palette_rdata_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_3_s0 (
    .Q(ff_palette_rdata_b[3]),
    .D(w_palette_rdata_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_2_s0 (
    .Q(ff_palette_rdata_b[2]),
    .D(w_palette_rdata_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_1_s0 (
    .Q(ff_palette_rdata_b[1]),
    .D(w_palette_rdata_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_0_s0 (
    .Q(ff_palette_rdata_b[0]),
    .D(w_palette_rdata_b[0]),
    .CLK(w_video_clk) 
);
  DFFRE ff_video_r_5_s0 (
    .Q(w_video_r_vdp[5]),
    .D(n73_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_4_s0 (
    .Q(w_video_r_vdp[4]),
    .D(n74_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_3_s0 (
    .Q(w_video_r_vdp[3]),
    .D(n75_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_2_s0 (
    .Q(w_video_r_vdp[2]),
    .D(n76_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_1_s0 (
    .Q(w_video_r_vdp[1]),
    .D(n77_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_0_s0 (
    .Q(w_video_r_vdp[0]),
    .D(n78_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_5_s0 (
    .Q(w_video_g_vdp[5]),
    .D(n79_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_4_s0 (
    .Q(w_video_g_vdp[4]),
    .D(n80_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_3_s0 (
    .Q(w_video_g_vdp[3]),
    .D(n81_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_2_s0 (
    .Q(w_video_g_vdp[2]),
    .D(n82_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_1_s0 (
    .Q(w_video_g_vdp[1]),
    .D(n83_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_0_s0 (
    .Q(w_video_g_vdp[0]),
    .D(n84_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_5_s0 (
    .Q(w_video_b_vdp[5]),
    .D(n85_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_4_s0 (
    .Q(w_video_b_vdp[4]),
    .D(n86_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_3_s0 (
    .Q(w_video_b_vdp[3]),
    .D(n87_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_2_s0 (
    .Q(w_video_b_vdp[2]),
    .D(n88_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_1_s0 (
    .Q(w_video_b_vdp[1]),
    .D(n89_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_0_s0 (
    .Q(w_video_b_vdp[0]),
    .D(n90_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_rd_address[3]),
    .D(n225_7),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_rd_address[2]),
    .D(n226_14),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_rd_address[1]),
    .D(n227_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_rd_address[0]),
    .D(n228_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_7_s0 (
    .Q(ff_grp7_color_code[7]),
    .D(n247_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_6_s0 (
    .Q(ff_grp7_color_code[6]),
    .D(n248_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_5_s0 (
    .Q(ff_grp7_color_code[5]),
    .D(n249_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_4_s0 (
    .Q(ff_grp7_color_code[4]),
    .D(n250_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_3_s0 (
    .Q(ff_grp7_color_code[3]),
    .D(n251_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_2_s0 (
    .Q(ff_grp7_color_code[2]),
    .D(n252_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_1_s0 (
    .Q(ff_grp7_color_code[1]),
    .D(n253_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_0_s0 (
    .Q(ff_grp7_color_code[0]),
    .D(n254_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_sprite_color_out_s0 (
    .Q(ff_sprite_color_out),
    .D(n290_6),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_5_s0 (
    .Q(ff_yjk_r[5]),
    .D(n297_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n298_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n299_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n300_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n301_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n302_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_5_s0 (
    .Q(ff_yjk_g[5]),
    .D(n303_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n304_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n305_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n306_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n307_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n308_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_5_s0 (
    .Q(ff_yjk_b[5]),
    .D(n309_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n310_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n311_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n312_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n313_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n314_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(n333_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFF ff_palette_rdata_r_4_s0 (
    .Q(ff_palette_rdata_r[4]),
    .D(w_palette_rdata_r[4]),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_decoder */
module vdp_text12 (
  w_video_clk,
  n36_6,
  reg_r1_bl_clks_Z,
  ff_pattern_generator_7_9,
  w_vdp_enable,
  ff_pattern_generator_7_7,
  n519_4,
  n973_6,
  n967_5,
  \vdp_command_processor.maxxmask_1_6 ,
  n1920_7,
  w_vram_data_Z,
  w_dot_state,
  reg_r7_frame_col_Z,
  reg_r12_blink_mode_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  w_pre_dot_counter_y,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  w_pre_dot_counter_yp,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  reg_r13_blink_period_Z,
  ff_tx_vram_read_en,
  ff_tx_vram_read_en2,
  n1017_4,
  n100_6,
  n74_5,
  n100_8,
  n100_9,
  n166_7,
  n1011_8,
  n1018_6,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  w_color_code_text12
)
;
input w_video_clk;
input n36_6;
input reg_r1_bl_clks_Z;
input ff_pattern_generator_7_9;
input w_vdp_enable;
input ff_pattern_generator_7_7;
input n519_4;
input n973_6;
input n967_5;
input \vdp_command_processor.maxxmask_1_6 ;
input n1920_7;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [7:0] reg_r7_frame_col_Z;
input [7:0] reg_r12_blink_mode_Z;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [8:0] w_pre_dot_counter_x;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input [2:0] w_pre_dot_counter_y;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input [8:3] w_pre_dot_counter_yp;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
input [7:0] reg_r13_blink_period_Z;
output ff_tx_vram_read_en;
output ff_tx_vram_read_en2;
output n1017_4;
output n100_6;
output n74_5;
output n100_8;
output n100_9;
output n166_7;
output n1011_8;
output n1018_6;
output w_vram_address_text12_0;
output w_vram_address_text12_1;
output w_vram_address_text12_2;
output w_vram_address_text12_3;
output w_vram_address_text12_4;
output w_vram_address_text12_5;
output w_vram_address_text12_6;
output w_vram_address_text12_7;
output w_vram_address_text12_8;
output w_vram_address_text12_9;
output w_vram_address_text12_10;
output w_vram_address_text12_11;
output w_vram_address_text12_12;
output w_vram_address_text12_13;
output w_vram_address_text12_16;
output [3:0] w_color_code_text12;
wire w_tx_color_7_2;
wire w_tx_color_6_2;
wire w_tx_color_5_2;
wire w_tx_color_4_2;
wire n86_2;
wire n87_2;
wire n88_2;
wire n89_2;
wire n1011_3;
wire n74_3;
wire n83_3;
wire n967_3;
wire n166_4;
wire n682_3;
wire n683_3;
wire n684_3;
wire n685_3;
wire n686_3;
wire n687_3;
wire n688_3;
wire n236_24;
wire n239_19;
wire n240_19;
wire n243_19;
wire n244_19;
wire n245_19;
wire n246_19;
wire n247_19;
wire n248_19;
wire n249_19;
wire n250_19;
wire n251_19;
wire n252_19;
wire n708_11;
wire n709_10;
wire n710_10;
wire n711_10;
wire n712_10;
wire n713_10;
wire n714_10;
wire n507_4;
wire n733_4;
wire ff_dot_counter24_3_6;
wire ff_tx_prewindow_x_6;
wire ff_tx_window_x_6;
wire ff_pattern_num_7_6;
wire ff_tx_char_counter_start_of_line_11_6;
wire ff_prepattern_7_7;
wire ff_blink_period_cnt_3_6;
wire ff_tx_vram_read_en_6;
wire ff_tx_vram_read_en2_6;
wire ff_pattern_7_6;
wire ff_tx_char_counter_x_6_8;
wire ff_ramadr_16_7;
wire n427_13;
wire n426_13;
wire n425_13;
wire n424_13;
wire n423_13;
wire n422_13;
wire n421_15;
wire n111_7;
wire n849_7;
wire n848_7;
wire n847_7;
wire n112_7;
wire n361_7;
wire n360_7;
wire n359_7;
wire n358_7;
wire n357_7;
wire n356_7;
wire n355_7;
wire n354_7;
wire n353_7;
wire n352_7;
wire n351_7;
wire n350_7;
wire n818_7;
wire n817_7;
wire n816_7;
wire n800_6;
wire n689_6;
wire n120_8;
wire n119_7;
wire n118_7;
wire n241_22;
wire n242_23;
wire n242_22;
wire n1011_4;
wire w_logical_vram_addr_nam_11_5;
wire n74_4;
wire n682_4;
wire n1016_4;
wire n236_26;
wire n708_12;
wire n507_5;
wire n507_6;
wire ff_tx_prewindow_x_7;
wire ff_tx_char_counter_start_of_line_11_8;
wire ff_blink_period_cnt_3_7;
wire ff_tx_vram_read_en_7;
wire ff_tx_vram_read_en2_7;
wire ff_pattern_7_7;
wire ff_tx_char_counter_x_6_9;
wire n424_14;
wire n423_14;
wire n421_16;
wire n847_8;
wire n800_7;
wire n800_8;
wire n1011_6;
wire n1016_5;
wire n1016_6;
wire n236_27;
wire ff_tx_prewindow_x_8;
wire ff_tx_char_counter_x_6_10;
wire n1016_7;
wire n1016_8;
wire n1016_9;
wire n1016_10;
wire ff_prepattern_7_10;
wire n100_11;
wire ff_tx_vram_read_en2_10;
wire ff_ramadr_16_10;
wire ff_tx_char_counter_start_of_line_11_11;
wire n850_9;
wire n1016_12;
wire ff_tx_char_counter_start_of_line_11_13;
wire n100_13;
wire n715_15;
wire ff_is_foreground_9;
wire n252_22;
wire n251_22;
wire n250_22;
wire n249_22;
wire n248_22;
wire n247_22;
wire n246_22;
wire n245_22;
wire n244_22;
wire n243_22;
wire n240_22;
wire n239_22;
wire n236_29;
wire ff_tx_prewindow_x;
wire ff_tx_window_x;
wire ff_is_foreground;
wire ff_blink_state;
wire w_tx_char_counter_0_2;
wire w_tx_char_counter_1_2;
wire w_tx_char_counter_2_2;
wire w_tx_char_counter_3_2;
wire w_tx_char_counter_4_2;
wire w_tx_char_counter_5_2;
wire w_tx_char_counter_6_2;
wire w_tx_char_counter_7_2;
wire w_tx_char_counter_8_2;
wire w_tx_char_counter_9_2;
wire w_tx_char_counter_10_2;
wire w_tx_char_counter_11_0_COUT;
wire n241_20;
wire n242_20;
wire n819_9;
wire [11:10] w_logical_vram_addr_nam;
wire [4:0] ff_dot_counter24;
wire [7:0] ff_pattern_num;
wire [6:0] ff_tx_char_counter_x;
wire [7:0] ff_preblink;
wire [11:0] ff_tx_char_counter_start_of_line;
wire [7:0] ff_prepattern;
wire [7:0] ff_pattern;
wire [7:0] ff_blink;
wire [3:0] ff_blink_clk_cnt;
wire [3:0] ff_blink_period_cnt;
wire [11:0] w_tx_char_counter;
wire VCC;
wire GND;
  LUT3 w_color_code_text12_3_s1 (
    .F(w_tx_color_7_2),
    .I0(reg_r7_frame_col_Z[7]),
    .I1(reg_r12_blink_mode_Z[7]),
    .I2(n74_3) 
);
defparam w_color_code_text12_3_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s1 (
    .F(w_tx_color_6_2),
    .I0(reg_r7_frame_col_Z[6]),
    .I1(reg_r12_blink_mode_Z[6]),
    .I2(n74_3) 
);
defparam w_color_code_text12_2_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s1 (
    .F(w_tx_color_5_2),
    .I0(reg_r7_frame_col_Z[5]),
    .I1(reg_r12_blink_mode_Z[5]),
    .I2(n74_3) 
);
defparam w_color_code_text12_1_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s1 (
    .F(w_tx_color_4_2),
    .I0(reg_r7_frame_col_Z[4]),
    .I1(reg_r12_blink_mode_Z[4]),
    .I2(n74_3) 
);
defparam w_color_code_text12_0_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_3_s0 (
    .F(n86_2),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(reg_r12_blink_mode_Z[3]),
    .I2(n967_3) 
);
defparam w_color_code_text12_3_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s0 (
    .F(n87_2),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(reg_r12_blink_mode_Z[2]),
    .I2(n967_3) 
);
defparam w_color_code_text12_2_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s0 (
    .F(n88_2),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r12_blink_mode_Z[1]),
    .I2(n967_3) 
);
defparam w_color_code_text12_1_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s0 (
    .F(n89_2),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r12_blink_mode_Z[0]),
    .I2(n967_3) 
);
defparam w_color_code_text12_0_s0.INIT=8'hCA;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(reg_r1_bl_clks_Z),
    .I2(n1011_8),
    .I3(ff_pattern_generator_7_9) 
);
defparam n1011_s0.INIT=16'hE000;
  LUT3 n241_s21 (
    .F(w_logical_vram_addr_nam[11]),
    .I0(reg_r2_pattern_name_Z_1),
    .I1(w_tx_char_counter[11]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n241_s21.INIT=8'hAC;
  LUT3 n242_s20 (
    .F(w_logical_vram_addr_nam[10]),
    .I0(reg_r2_pattern_name_Z_0),
    .I1(w_tx_char_counter[10]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n242_s20.INIT=8'hAC;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_blink_state),
    .I1(ff_blink[7]),
    .I2(n74_4) 
);
defparam n74_s0.INIT=8'h80;
  LUT2 n83_s0 (
    .F(n83_3),
    .I0(ff_tx_window_x),
    .I1(ff_is_foreground) 
);
defparam n83_s0.INIT=4'h8;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(ff_is_foreground),
    .I1(ff_tx_window_x),
    .I2(n74_3) 
);
defparam n967_s0.INIT=8'h40;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n166_7) 
);
defparam n166_s1.INIT=8'h40;
  LUT3 n682_s0 (
    .F(n682_3),
    .I0(ff_preblink[7]),
    .I1(ff_blink[6]),
    .I2(n682_4) 
);
defparam n682_s0.INIT=8'hAC;
  LUT3 n683_s0 (
    .F(n683_3),
    .I0(ff_preblink[6]),
    .I1(ff_blink[5]),
    .I2(n682_4) 
);
defparam n683_s0.INIT=8'hAC;
  LUT3 n684_s0 (
    .F(n684_3),
    .I0(ff_preblink[5]),
    .I1(ff_blink[4]),
    .I2(n682_4) 
);
defparam n684_s0.INIT=8'hAC;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(ff_preblink[4]),
    .I1(ff_blink[3]),
    .I2(n682_4) 
);
defparam n685_s0.INIT=8'hAC;
  LUT3 n686_s0 (
    .F(n686_3),
    .I0(ff_preblink[3]),
    .I1(ff_blink[2]),
    .I2(n682_4) 
);
defparam n686_s0.INIT=8'hAC;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(ff_preblink[2]),
    .I1(ff_blink[1]),
    .I2(n682_4) 
);
defparam n687_s0.INIT=8'hAC;
  LUT3 n688_s0 (
    .F(n688_3),
    .I0(ff_preblink[1]),
    .I1(ff_blink[0]),
    .I2(n682_4) 
);
defparam n688_s0.INIT=8'hAC;
  LUT3 n1017_s1 (
    .F(n1017_4),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]) 
);
defparam n1017_s1.INIT=8'h40;
  LUT3 n236_s20 (
    .F(n236_24),
    .I0(reg_r4_pattern_generator_Z_5),
    .I1(n236_29),
    .I2(n236_26) 
);
defparam n236_s20.INIT=8'hCA;
  LUT3 n239_s15 (
    .F(n239_19),
    .I0(reg_r4_pattern_generator_Z_2),
    .I1(n239_22),
    .I2(n236_26) 
);
defparam n239_s15.INIT=8'hCA;
  LUT3 n240_s15 (
    .F(n240_19),
    .I0(reg_r4_pattern_generator_Z_1),
    .I1(n240_22),
    .I2(n236_26) 
);
defparam n240_s15.INIT=8'hCA;
  LUT3 n243_s15 (
    .F(n243_19),
    .I0(ff_pattern_num[6]),
    .I1(n243_22),
    .I2(n236_26) 
);
defparam n243_s15.INIT=8'hCA;
  LUT3 n244_s15 (
    .F(n244_19),
    .I0(ff_pattern_num[5]),
    .I1(n244_22),
    .I2(n236_26) 
);
defparam n244_s15.INIT=8'hCA;
  LUT3 n245_s15 (
    .F(n245_19),
    .I0(ff_pattern_num[4]),
    .I1(n245_22),
    .I2(n236_26) 
);
defparam n245_s15.INIT=8'hCA;
  LUT3 n246_s15 (
    .F(n246_19),
    .I0(ff_pattern_num[3]),
    .I1(n246_22),
    .I2(n236_26) 
);
defparam n246_s15.INIT=8'hCA;
  LUT3 n247_s15 (
    .F(n247_19),
    .I0(ff_pattern_num[2]),
    .I1(n247_22),
    .I2(n236_26) 
);
defparam n247_s15.INIT=8'hCA;
  LUT3 n248_s15 (
    .F(n248_19),
    .I0(ff_pattern_num[1]),
    .I1(n248_22),
    .I2(n236_26) 
);
defparam n248_s15.INIT=8'hCA;
  LUT3 n249_s15 (
    .F(n249_19),
    .I0(ff_pattern_num[0]),
    .I1(n249_22),
    .I2(n236_26) 
);
defparam n249_s15.INIT=8'hCA;
  LUT3 n250_s15 (
    .F(n250_19),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n250_22),
    .I2(n236_26) 
);
defparam n250_s15.INIT=8'hCA;
  LUT3 n251_s15 (
    .F(n251_19),
    .I0(w_pre_dot_counter_y[1]),
    .I1(n251_22),
    .I2(n236_26) 
);
defparam n251_s15.INIT=8'hCA;
  LUT3 n252_s15 (
    .F(n252_19),
    .I0(w_pre_dot_counter_y[0]),
    .I1(n252_22),
    .I2(n236_26) 
);
defparam n252_s15.INIT=8'hCA;
  LUT3 n708_s7 (
    .F(n708_11),
    .I0(ff_prepattern[7]),
    .I1(ff_pattern[6]),
    .I2(n708_12) 
);
defparam n708_s7.INIT=8'hAC;
  LUT3 n709_s6 (
    .F(n709_10),
    .I0(ff_prepattern[6]),
    .I1(ff_pattern[5]),
    .I2(n708_12) 
);
defparam n709_s6.INIT=8'hAC;
  LUT3 n710_s6 (
    .F(n710_10),
    .I0(ff_prepattern[5]),
    .I1(ff_pattern[4]),
    .I2(n708_12) 
);
defparam n710_s6.INIT=8'hAC;
  LUT3 n711_s6 (
    .F(n711_10),
    .I0(ff_prepattern[4]),
    .I1(ff_pattern[3]),
    .I2(n708_12) 
);
defparam n711_s6.INIT=8'hAC;
  LUT3 n712_s6 (
    .F(n712_10),
    .I0(ff_prepattern[3]),
    .I1(ff_pattern[2]),
    .I2(n708_12) 
);
defparam n712_s6.INIT=8'hAC;
  LUT3 n713_s6 (
    .F(n713_10),
    .I0(ff_prepattern[2]),
    .I1(ff_pattern[1]),
    .I2(n708_12) 
);
defparam n713_s6.INIT=8'hAC;
  LUT3 n714_s6 (
    .F(n714_10),
    .I0(ff_prepattern[1]),
    .I1(ff_pattern[0]),
    .I2(n708_12) 
);
defparam n714_s6.INIT=8'hAC;
  LUT4 n507_s1 (
    .F(n507_4),
    .I0(ff_dot_counter24[2]),
    .I1(n507_5),
    .I2(n1017_4),
    .I3(n507_6) 
);
defparam n507_s1.INIT=16'h4000;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n733_s1.INIT=16'h1400;
  LUT4 ff_dot_counter24_3_s2 (
    .F(ff_dot_counter24_3_6),
    .I0(ff_dot_counter24[2]),
    .I1(n507_6),
    .I2(n100_13),
    .I3(n1018_6) 
);
defparam ff_dot_counter24_3_s2.INIT=16'hF800;
  LUT4 ff_tx_prewindow_x_s2 (
    .F(ff_tx_prewindow_x_6),
    .I0(ff_tx_prewindow_x_7),
    .I1(n100_6),
    .I2(n1018_6),
    .I3(n100_11) 
);
defparam ff_tx_prewindow_x_s2.INIT=16'hE000;
  LUT4 ff_tx_window_x_s2 (
    .F(ff_tx_window_x_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n166_7),
    .I3(n1017_4) 
);
defparam ff_tx_window_x_s2.INIT=16'h6000;
  LUT4 ff_pattern_num_7_s2 (
    .F(ff_pattern_num_7_6),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[1]),
    .I3(n1017_4) 
);
defparam ff_pattern_num_7_s2.INIT=16'h1800;
  LUT4 ff_tx_char_counter_start_of_line_11_s2 (
    .F(ff_tx_char_counter_start_of_line_11_6),
    .I0(n1011_4),
    .I1(ff_tx_char_counter_start_of_line_11_13),
    .I2(ff_tx_char_counter_start_of_line_11_8),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_tx_char_counter_start_of_line_11_s2.INIT=16'hF800;
  LUT4 ff_prepattern_7_s3 (
    .F(ff_prepattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_prepattern_7_10) 
);
defparam ff_prepattern_7_s3.INIT=16'hC200;
  LUT3 ff_blink_period_cnt_3_s2 (
    .F(ff_blink_period_cnt_3_6),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt_3_7),
    .I2(n1011_3) 
);
defparam ff_blink_period_cnt_3_s2.INIT=8'hD0;
  LUT4 ff_tx_vram_read_en_s2 (
    .F(ff_tx_vram_read_en_6),
    .I0(w_dot_state[0]),
    .I1(ff_tx_vram_read_en_7),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_tx_vram_read_en_s2.INIT=16'hD000;
  LUT3 ff_tx_vram_read_en2_s2 (
    .F(ff_tx_vram_read_en2_6),
    .I0(ff_tx_vram_read_en2_7),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable) 
);
defparam ff_tx_vram_read_en2_s2.INIT=8'h40;
  LUT4 ff_pattern_7_s2 (
    .F(ff_pattern_7_6),
    .I0(w_dot_state[1]),
    .I1(ff_pattern_7_7),
    .I2(n708_12),
    .I3(w_vdp_enable) 
);
defparam ff_pattern_7_s2.INIT=16'h4F00;
  LUT4 ff_tx_char_counter_x_6_s3 (
    .F(ff_tx_char_counter_x_6_8),
    .I0(ff_pattern_generator_7_7),
    .I1(ff_tx_char_counter_start_of_line_11_13),
    .I2(ff_tx_char_counter_x_6_9),
    .I3(w_vdp_enable) 
);
defparam ff_tx_char_counter_x_6_s3.INIT=16'hF800;
  LUT3 ff_ramadr_16_s4 (
    .F(ff_ramadr_16_7),
    .I0(ff_ramadr_16_10),
    .I1(ff_tx_prewindow_x),
    .I2(n519_4) 
);
defparam ff_ramadr_16_s4.INIT=8'h80;
  LUT2 n427_s7 (
    .F(n427_13),
    .I0(ff_tx_char_counter_x[0]),
    .I1(w_dot_state[1]) 
);
defparam n427_s7.INIT=4'h4;
  LUT3 n426_s7 (
    .F(n426_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(w_dot_state[1]) 
);
defparam n426_s7.INIT=8'h60;
  LUT4 n425_s7 (
    .F(n425_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(w_dot_state[1]) 
);
defparam n425_s7.INIT=16'h7800;
  LUT3 n424_s7 (
    .F(n424_13),
    .I0(n424_14),
    .I1(ff_tx_char_counter_x[3]),
    .I2(w_dot_state[1]) 
);
defparam n424_s7.INIT=8'h60;
  LUT3 n423_s7 (
    .F(n423_13),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_14),
    .I2(w_dot_state[1]) 
);
defparam n423_s7.INIT=8'h60;
  LUT4 n422_s7 (
    .F(n422_13),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_14),
    .I2(ff_tx_char_counter_x[5]),
    .I3(w_dot_state[1]) 
);
defparam n422_s7.INIT=16'h7800;
  LUT3 n421_s9 (
    .F(n421_15),
    .I0(n421_16),
    .I1(ff_tx_char_counter_x[6]),
    .I2(w_dot_state[1]) 
);
defparam n421_s9.INIT=8'h60;
  LUT3 n111_s2 (
    .F(n111_7),
    .I0(n100_13),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam n111_s2.INIT=8'h14;
  LUT3 n849_s2 (
    .F(n849_7),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt[0]),
    .I2(ff_blink_period_cnt[1]) 
);
defparam n849_s2.INIT=8'h28;
  LUT4 n848_s2 (
    .F(n848_7),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1016_4),
    .I3(ff_blink_period_cnt[2]) 
);
defparam n848_s2.INIT=16'h7080;
  LUT3 n847_s2 (
    .F(n847_7),
    .I0(n1016_4),
    .I1(n847_8),
    .I2(ff_blink_period_cnt[3]) 
);
defparam n847_s2.INIT=8'h28;
  LUT2 n112_s2 (
    .F(n112_7),
    .I0(ff_dot_counter24[3]),
    .I1(n100_13) 
);
defparam n112_s2.INIT=4'h1;
  LUT2 n361_s2 (
    .F(n361_7),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[0]) 
);
defparam n361_s2.INIT=4'h4;
  LUT2 n360_s2 (
    .F(n360_7),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[1]) 
);
defparam n360_s2.INIT=4'h4;
  LUT2 n359_s2 (
    .F(n359_7),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[2]) 
);
defparam n359_s2.INIT=4'h4;
  LUT2 n358_s2 (
    .F(n358_7),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[3]) 
);
defparam n358_s2.INIT=4'h4;
  LUT2 n357_s2 (
    .F(n357_7),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[4]) 
);
defparam n357_s2.INIT=4'h4;
  LUT2 n356_s2 (
    .F(n356_7),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[5]) 
);
defparam n356_s2.INIT=4'h4;
  LUT2 n355_s2 (
    .F(n355_7),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[6]) 
);
defparam n355_s2.INIT=4'h4;
  LUT2 n354_s2 (
    .F(n354_7),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[7]) 
);
defparam n354_s2.INIT=4'h4;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[8]) 
);
defparam n353_s2.INIT=4'h4;
  LUT2 n352_s2 (
    .F(n352_7),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[9]) 
);
defparam n352_s2.INIT=4'h4;
  LUT2 n351_s2 (
    .F(n351_7),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[10]) 
);
defparam n351_s2.INIT=4'h4;
  LUT2 n350_s2 (
    .F(n350_7),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[11]) 
);
defparam n350_s2.INIT=4'h4;
  LUT4 n818_s2 (
    .F(n818_7),
    .I0(ff_blink_clk_cnt[3]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[1]),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n818_s2.INIT=16'h0DF0;
  LUT3 n817_s2 (
    .F(n817_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]) 
);
defparam n817_s2.INIT=8'h78;
  LUT4 n816_s2 (
    .F(n816_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam n816_s2.INIT=16'h7D80;
  LUT3 n800_s1 (
    .F(n800_6),
    .I0(ff_blink_state),
    .I1(n800_7),
    .I2(n800_8) 
);
defparam n800_s1.INIT=8'h0D;
  LUT2 n689_s1 (
    .F(n689_6),
    .I0(ff_preblink[0]),
    .I1(n682_4) 
);
defparam n689_s1.INIT=4'h8;
  LUT2 n120_s3 (
    .F(n120_8),
    .I0(ff_dot_counter24[0]),
    .I1(n100_13) 
);
defparam n120_s3.INIT=4'h1;
  LUT4 n119_s2 (
    .F(n119_7),
    .I0(ff_dot_counter24[2]),
    .I1(n100_13),
    .I2(ff_dot_counter24[1]),
    .I3(ff_dot_counter24[0]) 
);
defparam n119_s2.INIT=16'h0130;
  LUT4 n118_s2 (
    .F(n118_7),
    .I0(ff_dot_counter24[1]),
    .I1(n100_13),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam n118_s2.INIT=16'h0230;
  LUT3 n241_s20 (
    .F(n241_22),
    .I0(reg_r10r3_color_Z_5),
    .I1(reg_r4_pattern_generator_Z_0),
    .I2(n236_26) 
);
defparam n241_s20.INIT=8'hAC;
  LUT3 n241_s19 (
    .F(n242_23),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[0]) 
);
defparam n241_s19.INIT=8'h1C;
  LUT3 n242_s19 (
    .F(n242_22),
    .I0(ff_pattern_num[7]),
    .I1(reg_r10r3_color_Z_4),
    .I2(n236_26) 
);
defparam n242_s19.INIT=8'hCA;
  LUT4 n1011_s1 (
    .F(n1011_4),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(n1011_6),
    .I3(n973_6) 
);
defparam n1011_s1.INIT=16'h1000;
  LUT4 w_logical_vram_addr_nam_11_s2 (
    .F(w_logical_vram_addr_nam_11_5),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam w_logical_vram_addr_nam_11_s2.INIT=16'h0100;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(n74_5) 
);
defparam n74_s1.INIT=8'h40;
  LUT3 n100_s3 (
    .F(n100_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8) 
);
defparam n100_s3.INIT=8'h10;
  LUT4 n682_s1 (
    .F(n682_4),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(n507_5) 
);
defparam n682_s1.INIT=16'h1000;
  LUT3 n1016_s1 (
    .F(n1016_4),
    .I0(n1016_5),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_6) 
);
defparam n1016_s1.INIT=8'h71;
  LUT3 n236_s22 (
    .F(n236_26),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n236_s22.INIT=8'h35;
  LUT3 n708_s8 (
    .F(n708_12),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n708_s8.INIT=8'hD3;
  LUT2 n507_s2 (
    .F(n507_5),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]) 
);
defparam n507_s2.INIT=4'h1;
  LUT2 n507_s3 (
    .F(n507_6),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]) 
);
defparam n507_s3.INIT=4'h4;
  LUT4 ff_tx_prewindow_x_s3 (
    .F(ff_tx_prewindow_x_7),
    .I0(ff_tx_prewindow_x_8),
    .I1(w_pre_dot_counter_x[4]),
    .I2(w_pre_dot_counter_x[5]),
    .I3(w_pre_dot_counter_x[6]) 
);
defparam ff_tx_prewindow_x_s3.INIT=16'h8000;
  LUT3 ff_tx_char_counter_start_of_line_11_s4 (
    .F(ff_tx_char_counter_start_of_line_11_8),
    .I0(n967_5),
    .I1(ff_tx_prewindow_x_7),
    .I2(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s4.INIT=8'h80;
  LUT4 ff_blink_period_cnt_3_s3 (
    .F(ff_blink_period_cnt_3_7),
    .I0(ff_blink_clk_cnt[1]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[0]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam ff_blink_period_cnt_3_s3.INIT=16'h1000;
  LUT4 ff_tx_vram_read_en_s3 (
    .F(ff_tx_vram_read_en_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en_s3.INIT=16'h1400;
  LUT4 ff_tx_vram_read_en2_s3 (
    .F(ff_tx_vram_read_en2_7),
    .I0(ff_dot_counter24[1]),
    .I1(ff_tx_vram_read_en2_10),
    .I2(ff_tx_prewindow_x),
    .I3(w_dot_state[0]) 
);
defparam ff_tx_vram_read_en2_s3.INIT=16'hEF00;
  LUT4 ff_pattern_7_s3 (
    .F(ff_pattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam ff_pattern_7_s3.INIT=16'h0230;
  LUT4 ff_tx_char_counter_x_6_s4 (
    .F(ff_tx_char_counter_x_6_9),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_tx_char_counter_x_6_10) 
);
defparam ff_tx_char_counter_x_6_s4.INIT=16'h2C00;
  LUT3 n424_s8 (
    .F(n424_14),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]) 
);
defparam n424_s8.INIT=8'h80;
  LUT4 n423_s8 (
    .F(n423_14),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(ff_tx_char_counter_x[3]) 
);
defparam n423_s8.INIT=16'h8000;
  LUT3 n421_s10 (
    .F(n421_16),
    .I0(ff_tx_char_counter_x[4]),
    .I1(ff_tx_char_counter_x[5]),
    .I2(n423_14) 
);
defparam n421_s10.INIT=8'h80;
  LUT3 n847_s3 (
    .F(n847_8),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(ff_blink_period_cnt[2]) 
);
defparam n847_s3.INIT=8'h80;
  LUT4 n800_s2 (
    .F(n800_7),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[2]),
    .I2(reg_r13_blink_period_Z[1]),
    .I3(reg_r13_blink_period_Z[0]) 
);
defparam n800_s2.INIT=16'h0001;
  LUT4 n800_s3 (
    .F(n800_8),
    .I0(reg_r13_blink_period_Z[7]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(reg_r13_blink_period_Z[5]),
    .I3(reg_r13_blink_period_Z[4]) 
);
defparam n800_s3.INIT=16'h0001;
  LUT4 n1011_s3 (
    .F(n1011_6),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(w_pre_dot_counter_yp[4]),
    .I3(w_pre_dot_counter_yp[3]) 
);
defparam n1011_s3.INIT=16'h0001;
  LUT3 n74_s2 (
    .F(n74_5),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r1_disp_mode[1]) 
);
defparam n74_s2.INIT=8'h10;
  LUT3 n100_s5 (
    .F(n100_8),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]) 
);
defparam n100_s5.INIT=8'h01;
  LUT2 n100_s6 (
    .F(n100_9),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n100_s6.INIT=4'h1;
  LUT3 n1016_s2 (
    .F(n1016_5),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[7]),
    .I2(ff_blink_state) 
);
defparam n1016_s2.INIT=8'h35;
  LUT3 n1016_s3 (
    .F(n1016_6),
    .I0(n1016_7),
    .I1(ff_blink_period_cnt[2]),
    .I2(n1016_8) 
);
defparam n1016_s3.INIT=8'h71;
  LUT2 n236_s23 (
    .F(n236_27),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]) 
);
defparam n236_s23.INIT=4'h1;
  LUT2 ff_tx_prewindow_x_s4 (
    .F(ff_tx_prewindow_x_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[7]) 
);
defparam ff_tx_prewindow_x_s4.INIT=4'h4;
  LUT4 ff_tx_char_counter_x_6_s5 (
    .F(ff_tx_char_counter_x_6_10),
    .I0(ff_dot_counter24[1]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_char_counter_x_6_s5.INIT=16'h4000;
  LUT3 n1016_s4 (
    .F(n1016_7),
    .I0(reg_r13_blink_period_Z[2]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(ff_blink_state) 
);
defparam n1016_s4.INIT=8'h35;
  LUT3 n1016_s5 (
    .F(n1016_8),
    .I0(n1016_9),
    .I1(n1016_10),
    .I2(ff_blink_period_cnt[1]) 
);
defparam n1016_s5.INIT=8'h4D;
  LUT3 n1016_s6 (
    .F(n1016_9),
    .I0(reg_r13_blink_period_Z[1]),
    .I1(reg_r13_blink_period_Z[5]),
    .I2(ff_blink_state) 
);
defparam n1016_s6.INIT=8'h35;
  LUT4 n1016_s7 (
    .F(n1016_10),
    .I0(reg_r13_blink_period_Z[0]),
    .I1(reg_r13_blink_period_Z[4]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_state) 
);
defparam n1016_s7.INIT=16'h0C0A;
  LUT4 ff_prepattern_7_s5 (
    .F(ff_prepattern_7_10),
    .I0(ff_dot_counter24[2]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(\vdp_command_processor.maxxmask_1_6 ) 
);
defparam ff_prepattern_7_s5.INIT=16'h1000;
  LUT4 n166_s3 (
    .F(n166_7),
    .I0(n1920_7),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n166_s3.INIT=16'h0002;
  LUT4 n100_s7 (
    .F(n100_11),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n100_s7.INIT=16'h0008;
  LUT4 ff_tx_vram_read_en2_s5 (
    .F(ff_tx_vram_read_en2_10),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam ff_tx_vram_read_en2_s5.INIT=16'h00FE;
  LUT4 ff_ramadr_16_s6 (
    .F(ff_ramadr_16_10),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_dot_counter24[1]),
    .I3(n236_27) 
);
defparam ff_ramadr_16_s6.INIT=16'hF10F;
  LUT4 ff_tx_char_counter_start_of_line_11_s6 (
    .F(ff_tx_char_counter_start_of_line_11_11),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_char_counter_start_of_line_11_s6.INIT=16'h4000;
  LUT4 n850_s3 (
    .F(n850_9),
    .I0(ff_blink_period_cnt[0]),
    .I1(n1016_5),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1016_6) 
);
defparam n850_s3.INIT=16'h1501;
  LUT4 n1016_s8 (
    .F(n1016_12),
    .I0(n1011_3),
    .I1(n1016_5),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1016_6) 
);
defparam n1016_s8.INIT=16'h80A8;
  LUT4 ff_tx_char_counter_start_of_line_11_s7 (
    .F(ff_tx_char_counter_start_of_line_11_13),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8),
    .I3(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s7.INIT=16'h1000;
  LUT4 n1011_s4 (
    .F(n1011_8),
    .I0(n1920_7),
    .I1(w_pre_dot_counter_x[4]),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n100_8) 
);
defparam n1011_s4.INIT=16'h0200;
  LUT4 n100_s8 (
    .F(n100_13),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8),
    .I3(n100_11) 
);
defparam n100_s8.INIT=16'h1000;
  LUT3 n1018_s2 (
    .F(n1018_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable) 
);
defparam n1018_s2.INIT=8'h40;
  LUT4 n715_s8 (
    .F(n715_15),
    .I0(ff_prepattern[0]),
    .I1(n74_4),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n715_s8.INIT=16'hA20A;
  LUT4 ff_is_foreground_s4 (
    .F(ff_is_foreground_9),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_is_foreground_s4.INIT=16'h2C00;
  LUT4 n252_s17 (
    .F(n252_22),
    .I0(w_tx_char_counter[0]),
    .I1(w_tx_char_counter[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n252_s17.INIT=16'hAAAC;
  LUT4 n251_s17 (
    .F(n251_22),
    .I0(w_tx_char_counter[1]),
    .I1(w_tx_char_counter[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n251_s17.INIT=16'hAAAC;
  LUT4 n250_s17 (
    .F(n250_22),
    .I0(w_tx_char_counter[2]),
    .I1(w_tx_char_counter[5]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n250_s17.INIT=16'hAAAC;
  LUT4 n249_s17 (
    .F(n249_22),
    .I0(w_tx_char_counter[3]),
    .I1(w_tx_char_counter[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n249_s17.INIT=16'hAAAC;
  LUT4 n248_s17 (
    .F(n248_22),
    .I0(w_tx_char_counter[4]),
    .I1(w_tx_char_counter[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n248_s17.INIT=16'hAAAC;
  LUT4 n247_s17 (
    .F(n247_22),
    .I0(w_tx_char_counter[5]),
    .I1(w_tx_char_counter[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n247_s17.INIT=16'hAAAC;
  LUT4 n246_s17 (
    .F(n246_22),
    .I0(w_tx_char_counter[6]),
    .I1(w_tx_char_counter[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n246_s17.INIT=16'hAAAC;
  LUT4 n245_s17 (
    .F(n245_22),
    .I0(w_tx_char_counter[7]),
    .I1(w_tx_char_counter[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n245_s17.INIT=16'hAAAC;
  LUT4 n244_s17 (
    .F(n244_22),
    .I0(w_tx_char_counter[8]),
    .I1(w_tx_char_counter[11]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n244_s17.INIT=16'hAAAC;
  LUT4 n243_s17 (
    .F(n243_22),
    .I0(w_tx_char_counter[9]),
    .I1(reg_r10r3_color_Z_3),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n243_s17.INIT=16'hAAAC;
  LUT4 n240_s17 (
    .F(n240_22),
    .I0(reg_r2_pattern_name_Z_2),
    .I1(reg_r10r3_color_Z_6),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n240_s17.INIT=16'hAAAC;
  LUT4 n239_s17 (
    .F(n239_22),
    .I0(reg_r2_pattern_name_Z_3),
    .I1(reg_r10r3_color_Z_7),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n239_s17.INIT=16'hAAAC;
  LUT4 n236_s24 (
    .F(n236_29),
    .I0(reg_r2_pattern_name_Z_6),
    .I1(reg_r10r3_color_Z_10),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n236_s24.INIT=16'hAAAC;
  DFFRE ff_dot_counter24_3_s0 (
    .Q(ff_dot_counter24[3]),
    .D(n112_7),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_2_s0 (
    .Q(ff_dot_counter24[2]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_1_s0 (
    .Q(ff_dot_counter24[1]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_0_s0 (
    .Q(ff_dot_counter24[0]),
    .D(n120_8),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_prewindow_x_s0 (
    .Q(ff_tx_prewindow_x),
    .D(n100_13),
    .CLK(w_video_clk),
    .CE(ff_tx_prewindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_window_x_s0 (
    .Q(ff_tx_window_x),
    .D(n166_4),
    .CLK(w_video_clk),
    .CE(ff_tx_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_16_s0 (
    .Q(w_vram_address_text12_16),
    .D(n236_24),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_13_s0 (
    .Q(w_vram_address_text12_13),
    .D(n239_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_12_s0 (
    .Q(w_vram_address_text12_12),
    .D(n240_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_11_s0 (
    .Q(w_vram_address_text12_11),
    .D(n241_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_10_s0 (
    .Q(w_vram_address_text12_10),
    .D(n242_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_9_s0 (
    .Q(w_vram_address_text12_9),
    .D(n243_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_8_s0 (
    .Q(w_vram_address_text12_8),
    .D(n244_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_7_s0 (
    .Q(w_vram_address_text12_7),
    .D(n245_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_6_s0 (
    .Q(w_vram_address_text12_6),
    .D(n246_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_5_s0 (
    .Q(w_vram_address_text12_5),
    .D(n247_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_4_s0 (
    .Q(w_vram_address_text12_4),
    .D(n248_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_3_s0 (
    .Q(w_vram_address_text12_3),
    .D(n249_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_2_s0 (
    .Q(w_vram_address_text12_2),
    .D(n250_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_1_s0 (
    .Q(w_vram_address_text12_1),
    .D(n251_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_0_s0 (
    .Q(w_vram_address_text12_0),
    .D(n252_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en_s0 (
    .Q(ff_tx_vram_read_en),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en2_s0 (
    .Q(ff_tx_vram_read_en2),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en2_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_6_s0 (
    .Q(ff_tx_char_counter_x[6]),
    .D(n421_15),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_5_s0 (
    .Q(ff_tx_char_counter_x[5]),
    .D(n422_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_4_s0 (
    .Q(ff_tx_char_counter_x[4]),
    .D(n423_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_3_s0 (
    .Q(ff_tx_char_counter_x[3]),
    .D(n424_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_2_s0 (
    .Q(ff_tx_char_counter_x[2]),
    .D(n425_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_1_s0 (
    .Q(ff_tx_char_counter_x[1]),
    .D(n426_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_0_s0 (
    .Q(ff_tx_char_counter_x[0]),
    .D(n427_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_7_s0 (
    .Q(ff_preblink[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_6_s0 (
    .Q(ff_preblink[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_5_s0 (
    .Q(ff_preblink[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_4_s0 (
    .Q(ff_preblink[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_3_s0 (
    .Q(ff_preblink[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_2_s0 (
    .Q(ff_preblink[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_1_s0 (
    .Q(ff_preblink[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_0_s0 (
    .Q(ff_preblink[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_11_s0 (
    .Q(ff_tx_char_counter_start_of_line[11]),
    .D(n350_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_10_s0 (
    .Q(ff_tx_char_counter_start_of_line[10]),
    .D(n351_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_9_s0 (
    .Q(ff_tx_char_counter_start_of_line[9]),
    .D(n352_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_8_s0 (
    .Q(ff_tx_char_counter_start_of_line[8]),
    .D(n353_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_7_s0 (
    .Q(ff_tx_char_counter_start_of_line[7]),
    .D(n354_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_6_s0 (
    .Q(ff_tx_char_counter_start_of_line[6]),
    .D(n355_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_5_s0 (
    .Q(ff_tx_char_counter_start_of_line[5]),
    .D(n356_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_4_s0 (
    .Q(ff_tx_char_counter_start_of_line[4]),
    .D(n357_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_3_s0 (
    .Q(ff_tx_char_counter_start_of_line[3]),
    .D(n358_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_2_s0 (
    .Q(ff_tx_char_counter_start_of_line[2]),
    .D(n359_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_1_s0 (
    .Q(ff_tx_char_counter_start_of_line[1]),
    .D(n360_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_0_s0 (
    .Q(ff_tx_char_counter_start_of_line[0]),
    .D(n361_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFE ff_prepattern_7_s0 (
    .Q(ff_prepattern[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_6_s0 (
    .Q(ff_prepattern[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_5_s0 (
    .Q(ff_prepattern[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_4_s0 (
    .Q(ff_prepattern[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_3_s0 (
    .Q(ff_prepattern[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_2_s0 (
    .Q(ff_prepattern[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_1_s0 (
    .Q(ff_prepattern[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_0_s0 (
    .Q(ff_prepattern[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFRE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n708_11),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n709_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n710_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n711_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n712_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n713_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n714_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n715_15),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_is_foreground_s0 (
    .Q(ff_is_foreground),
    .D(ff_pattern[7]),
    .CLK(w_video_clk),
    .CE(ff_is_foreground_9),
    .RESET(n36_6) 
);
  DFFRE ff_blink_7_s0 (
    .Q(ff_blink[7]),
    .D(n682_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_6_s0 (
    .Q(ff_blink[6]),
    .D(n683_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_5_s0 (
    .Q(ff_blink[5]),
    .D(n684_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_4_s0 (
    .Q(ff_blink[4]),
    .D(n685_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_3_s0 (
    .Q(ff_blink[3]),
    .D(n686_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_2_s0 (
    .Q(ff_blink[2]),
    .D(n687_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_1_s0 (
    .Q(ff_blink[1]),
    .D(n688_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_0_s0 (
    .Q(ff_blink[0]),
    .D(n689_6),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_state_s0 (
    .Q(ff_blink_state),
    .D(n800_6),
    .CLK(w_video_clk),
    .CE(n1016_12),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_3_s0 (
    .Q(ff_blink_clk_cnt[3]),
    .D(n816_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_2_s0 (
    .Q(ff_blink_clk_cnt[2]),
    .D(n817_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_1_s0 (
    .Q(ff_blink_clk_cnt[1]),
    .D(n818_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_0_s0 (
    .Q(ff_blink_clk_cnt[0]),
    .D(n819_9),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_3_s0 (
    .Q(ff_blink_period_cnt[3]),
    .D(n847_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_2_s0 (
    .Q(ff_blink_period_cnt[2]),
    .D(n848_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_1_s0 (
    .Q(ff_blink_period_cnt[1]),
    .D(n849_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_0_s0 (
    .Q(ff_blink_period_cnt[0]),
    .D(n850_9),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_4_s0 (
    .Q(ff_dot_counter24[4]),
    .D(n111_7),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  ALU w_tx_char_counter_0_s (
    .SUM(w_tx_char_counter[0]),
    .COUT(w_tx_char_counter_0_2),
    .I0(ff_tx_char_counter_start_of_line[0]),
    .I1(ff_tx_char_counter_x[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_tx_char_counter_0_s.ALU_MODE=0;
  ALU w_tx_char_counter_1_s (
    .SUM(w_tx_char_counter[1]),
    .COUT(w_tx_char_counter_1_2),
    .I0(ff_tx_char_counter_start_of_line[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I3(GND),
    .CIN(w_tx_char_counter_0_2) 
);
defparam w_tx_char_counter_1_s.ALU_MODE=0;
  ALU w_tx_char_counter_2_s (
    .SUM(w_tx_char_counter[2]),
    .COUT(w_tx_char_counter_2_2),
    .I0(ff_tx_char_counter_start_of_line[2]),
    .I1(ff_tx_char_counter_x[2]),
    .I3(GND),
    .CIN(w_tx_char_counter_1_2) 
);
defparam w_tx_char_counter_2_s.ALU_MODE=0;
  ALU w_tx_char_counter_3_s (
    .SUM(w_tx_char_counter[3]),
    .COUT(w_tx_char_counter_3_2),
    .I0(ff_tx_char_counter_start_of_line[3]),
    .I1(ff_tx_char_counter_x[3]),
    .I3(GND),
    .CIN(w_tx_char_counter_2_2) 
);
defparam w_tx_char_counter_3_s.ALU_MODE=0;
  ALU w_tx_char_counter_4_s (
    .SUM(w_tx_char_counter[4]),
    .COUT(w_tx_char_counter_4_2),
    .I0(ff_tx_char_counter_start_of_line[4]),
    .I1(ff_tx_char_counter_x[4]),
    .I3(GND),
    .CIN(w_tx_char_counter_3_2) 
);
defparam w_tx_char_counter_4_s.ALU_MODE=0;
  ALU w_tx_char_counter_5_s (
    .SUM(w_tx_char_counter[5]),
    .COUT(w_tx_char_counter_5_2),
    .I0(ff_tx_char_counter_start_of_line[5]),
    .I1(ff_tx_char_counter_x[5]),
    .I3(GND),
    .CIN(w_tx_char_counter_4_2) 
);
defparam w_tx_char_counter_5_s.ALU_MODE=0;
  ALU w_tx_char_counter_6_s (
    .SUM(w_tx_char_counter[6]),
    .COUT(w_tx_char_counter_6_2),
    .I0(ff_tx_char_counter_start_of_line[6]),
    .I1(ff_tx_char_counter_x[6]),
    .I3(GND),
    .CIN(w_tx_char_counter_5_2) 
);
defparam w_tx_char_counter_6_s.ALU_MODE=0;
  ALU w_tx_char_counter_7_s (
    .SUM(w_tx_char_counter[7]),
    .COUT(w_tx_char_counter_7_2),
    .I0(ff_tx_char_counter_start_of_line[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_6_2) 
);
defparam w_tx_char_counter_7_s.ALU_MODE=0;
  ALU w_tx_char_counter_8_s (
    .SUM(w_tx_char_counter[8]),
    .COUT(w_tx_char_counter_8_2),
    .I0(ff_tx_char_counter_start_of_line[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_7_2) 
);
defparam w_tx_char_counter_8_s.ALU_MODE=0;
  ALU w_tx_char_counter_9_s (
    .SUM(w_tx_char_counter[9]),
    .COUT(w_tx_char_counter_9_2),
    .I0(ff_tx_char_counter_start_of_line[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_8_2) 
);
defparam w_tx_char_counter_9_s.ALU_MODE=0;
  ALU w_tx_char_counter_10_s (
    .SUM(w_tx_char_counter[10]),
    .COUT(w_tx_char_counter_10_2),
    .I0(ff_tx_char_counter_start_of_line[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_9_2) 
);
defparam w_tx_char_counter_10_s.ALU_MODE=0;
  ALU w_tx_char_counter_11_s (
    .SUM(w_tx_char_counter[11]),
    .COUT(w_tx_char_counter_11_0_COUT),
    .I0(ff_tx_char_counter_start_of_line[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_10_2) 
);
defparam w_tx_char_counter_11_s.ALU_MODE=0;
  MUX2_LUT5 w_color_code_text12_3_s (
    .O(w_color_code_text12[3]),
    .I0(n86_2),
    .I1(w_tx_color_7_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_2_s (
    .O(w_color_code_text12[2]),
    .I0(n87_2),
    .I1(w_tx_color_6_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_1_s (
    .O(w_color_code_text12[1]),
    .I0(n88_2),
    .I1(w_tx_color_5_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_0_s (
    .O(w_color_code_text12[0]),
    .I0(n89_2),
    .I1(w_tx_color_4_2),
    .S0(n83_3) 
);
  MUX2_LUT5 n241_s17 (
    .O(n241_20),
    .I0(n241_22),
    .I1(w_logical_vram_addr_nam[11]),
    .S0(n242_23) 
);
  MUX2_LUT5 n242_s17 (
    .O(n242_20),
    .I0(n242_22),
    .I1(w_logical_vram_addr_nam[10]),
    .S0(n242_23) 
);
  INV n819_s4 (
    .O(n819_9),
    .I(ff_blink_clk_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  w_video_clk,
  n36_6,
  n1017_4,
  n1514_4,
  w_vdp_enable,
  n311_6,
  n1185_25,
  w_vram_data_Z,
  reg_r26_h_scroll_Z,
  w_pre_dot_counter_x,
  w_dot_state,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_y,
  w_eight_dot_state,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  n519_4,
  ff_pattern_generator_7_7,
  n585_6,
  n537_6,
  n553_6,
  n569_5,
  ff_pattern_generator_7_9,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_color_code_graphic123m
)
;
input w_video_clk;
input n36_6;
input n1017_4;
input n1514_4;
input w_vdp_enable;
input n311_6;
input n1185_25;
input [7:0] w_vram_data_Z;
input [7:3] reg_r26_h_scroll_Z;
input [7:3] w_pre_dot_counter_x;
input [1:0] w_dot_state;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [7:0] w_pre_dot_counter_y;
input [2:0] w_eight_dot_state;
input reg_r10r3_color_Z_0;
input reg_r10r3_color_Z_1;
input reg_r10r3_color_Z_2;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output n519_4;
output ff_pattern_generator_7_7;
output n585_6;
output n537_6;
output n553_6;
output n569_5;
output ff_pattern_generator_7_9;
output w_vram_address_graphic123m_0;
output w_vram_address_graphic123m_1;
output w_vram_address_graphic123m_2;
output w_vram_address_graphic123m_3;
output w_vram_address_graphic123m_4;
output w_vram_address_graphic123m_5;
output w_vram_address_graphic123m_6;
output w_vram_address_graphic123m_7;
output w_vram_address_graphic123m_8;
output w_vram_address_graphic123m_9;
output w_vram_address_graphic123m_10;
output w_vram_address_graphic123m_11;
output w_vram_address_graphic123m_12;
output w_vram_address_graphic123m_13;
output w_vram_address_graphic123m_16;
output [3:0] w_color_code_graphic123m;
wire n212_3;
wire n213_3;
wire n214_3;
wire n215_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n399_3;
wire n126_11;
wire n127_11;
wire n128_11;
wire n129_11;
wire n130_11;
wire n131_11;
wire n132_11;
wire n133_11;
wire n134_11;
wire n135_11;
wire n136_11;
wire n137_11;
wire n138_11;
wire n139_11;
wire n123_11;
wire n212_4;
wire n126_12;
wire n127_12;
wire n127_13;
wire n128_12;
wire n128_13;
wire n129_12;
wire n130_12;
wire n131_12;
wire n132_12;
wire n133_12;
wire n134_12;
wire n135_12;
wire n135_13;
wire n136_12;
wire n137_12;
wire n137_13;
wire n138_12;
wire n138_13;
wire n139_12;
wire n139_13;
wire n123_12;
wire n212_5;
wire n127_14;
wire n128_14;
wire n129_13;
wire n130_13;
wire n131_13;
wire n132_13;
wire n133_13;
wire n137_14;
wire n138_14;
wire n139_14;
wire n123_13;
wire ff_vram_address_13_7;
wire n393_6;
wire n553_8;
wire n537_8;
wire n400_8;
wire n126_15;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire [7:0] ff_pre_pattern_num;
wire [7:0] ff_pre_pattern_generator;
wire [7:0] ff_pre_color;
wire [7:0] ff_color;
wire [7:0] ff_pattern_generator;
wire [7:3] w_dot_counter_x;
wire VCC;
wire GND;
  LUT3 n519_s1 (
    .F(n519_4),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n519_s1.INIT=8'h80;
  LUT3 n212_s0 (
    .F(n212_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(n212_4) 
);
defparam n212_s0.INIT=8'hCA;
  LUT3 n213_s0 (
    .F(n213_3),
    .I0(ff_color[6]),
    .I1(ff_color[2]),
    .I2(n212_4) 
);
defparam n213_s0.INIT=8'hCA;
  LUT3 n214_s0 (
    .F(n214_3),
    .I0(ff_color[5]),
    .I1(ff_color[1]),
    .I2(n212_4) 
);
defparam n214_s0.INIT=8'hCA;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_color[4]),
    .I1(ff_color[0]),
    .I2(n212_4) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n393_s0 (
    .F(n393_3),
    .I0(ff_pre_pattern_generator[7]),
    .I1(ff_pattern_generator[6]),
    .I2(n393_6) 
);
defparam n393_s0.INIT=8'hAC;
  LUT3 n394_s0 (
    .F(n394_3),
    .I0(ff_pre_pattern_generator[6]),
    .I1(ff_pattern_generator[5]),
    .I2(n393_6) 
);
defparam n394_s0.INIT=8'hAC;
  LUT3 n395_s0 (
    .F(n395_3),
    .I0(ff_pre_pattern_generator[5]),
    .I1(ff_pattern_generator[4]),
    .I2(n393_6) 
);
defparam n395_s0.INIT=8'hAC;
  LUT3 n396_s0 (
    .F(n396_3),
    .I0(ff_pre_pattern_generator[4]),
    .I1(ff_pattern_generator[3]),
    .I2(n393_6) 
);
defparam n396_s0.INIT=8'hAC;
  LUT3 n397_s0 (
    .F(n397_3),
    .I0(ff_pre_pattern_generator[3]),
    .I1(ff_pattern_generator[2]),
    .I2(n393_6) 
);
defparam n397_s0.INIT=8'hAC;
  LUT3 n398_s0 (
    .F(n398_3),
    .I0(ff_pre_pattern_generator[2]),
    .I1(ff_pattern_generator[1]),
    .I2(n393_6) 
);
defparam n398_s0.INIT=8'hAC;
  LUT3 n399_s0 (
    .F(n399_3),
    .I0(ff_pre_pattern_generator[1]),
    .I1(ff_pattern_generator[0]),
    .I2(n393_6) 
);
defparam n399_s0.INIT=8'hAC;
  LUT4 n126_s7 (
    .F(n126_11),
    .I0(n537_6),
    .I1(reg_r4_pattern_generator_Z_2),
    .I2(n126_12),
    .I3(n126_15) 
);
defparam n126_s7.INIT=16'hFFF8;
  LUT4 n127_s7 (
    .F(n127_11),
    .I0(n585_6),
    .I1(reg_r2_pattern_name_Z_2),
    .I2(n127_12),
    .I3(n127_13) 
);
defparam n127_s7.INIT=16'hFFF8;
  LUT4 n128_s7 (
    .F(n128_11),
    .I0(n585_6),
    .I1(reg_r2_pattern_name_Z_1),
    .I2(n128_12),
    .I3(n128_13) 
);
defparam n128_s7.INIT=16'hFFF8;
  LUT3 n129_s7 (
    .F(n129_11),
    .I0(n585_6),
    .I1(reg_r2_pattern_name_Z_0),
    .I2(n129_12) 
);
defparam n129_s7.INIT=8'hF8;
  LUT3 n130_s7 (
    .F(n130_11),
    .I0(n585_6),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n130_12) 
);
defparam n130_s7.INIT=8'hF8;
  LUT3 n131_s7 (
    .F(n131_11),
    .I0(n585_6),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n131_12) 
);
defparam n131_s7.INIT=8'hF8;
  LUT3 n132_s7 (
    .F(n132_11),
    .I0(n585_6),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n132_12) 
);
defparam n132_s7.INIT=8'hF8;
  LUT3 n133_s7 (
    .F(n133_11),
    .I0(n585_6),
    .I1(w_pre_dot_counter_y[4]),
    .I2(n133_12) 
);
defparam n133_s7.INIT=8'hF8;
  LUT4 n134_s7 (
    .F(n134_11),
    .I0(n134_12),
    .I1(ff_pre_pattern_num[2]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(n585_6) 
);
defparam n134_s7.INIT=16'hF444;
  LUT4 n135_s7 (
    .F(n135_11),
    .I0(ff_pre_pattern_num[7]),
    .I1(n553_6),
    .I2(n135_12),
    .I3(n135_13) 
);
defparam n135_s7.INIT=16'h80FF;
  LUT4 n136_s7 (
    .F(n136_11),
    .I0(ff_pre_pattern_num[6]),
    .I1(n553_6),
    .I2(n135_12),
    .I3(n136_12) 
);
defparam n136_s7.INIT=16'h80FF;
  LUT4 n137_s7 (
    .F(n137_11),
    .I0(n137_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(n137_13) 
);
defparam n137_s7.INIT=16'h0310;
  LUT4 n138_s7 (
    .F(n138_11),
    .I0(n138_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(n138_13) 
);
defparam n138_s7.INIT=16'h0310;
  LUT4 n139_s7 (
    .F(n139_11),
    .I0(n139_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(n139_13) 
);
defparam n139_s7.INIT=16'h0310;
  LUT3 n123_s7 (
    .F(n123_11),
    .I0(n585_6),
    .I1(reg_r2_pattern_name_Z_6),
    .I2(n123_12) 
);
defparam n123_s7.INIT=8'h8F;
  LUT3 n212_s1 (
    .F(n212_4),
    .I0(ff_pattern_generator[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n212_5) 
);
defparam n212_s1.INIT=8'hC5;
  LUT2 ff_pattern_generator_7_s3 (
    .F(ff_pattern_generator_7_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s3.INIT=4'h1;
  LUT4 n126_s8 (
    .F(n126_12),
    .I0(reg_r10r3_color_Z_7),
    .I1(reg_r4_pattern_generator_Z_2),
    .I2(n212_5),
    .I3(n553_6) 
);
defparam n126_s8.INIT=16'hCA00;
  LUT4 n127_s8 (
    .F(n127_12),
    .I0(n135_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n537_6),
    .I3(reg_r4_pattern_generator_Z_1) 
);
defparam n127_s8.INIT=16'hE000;
  LUT4 n127_s9 (
    .F(n127_13),
    .I0(reg_r4_pattern_generator_Z_1),
    .I1(n127_14),
    .I2(n212_5),
    .I3(n553_6) 
);
defparam n127_s9.INIT=16'hAC00;
  LUT4 n128_s8 (
    .F(n128_12),
    .I0(n135_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n537_6),
    .I3(reg_r4_pattern_generator_Z_0) 
);
defparam n128_s8.INIT=16'hE000;
  LUT4 n128_s9 (
    .F(n128_13),
    .I0(reg_r4_pattern_generator_Z_0),
    .I1(n128_14),
    .I2(n212_5),
    .I3(n553_6) 
);
defparam n128_s9.INIT=16'hAC00;
  LUT4 n129_s8 (
    .F(n129_12),
    .I0(n135_12),
    .I1(n537_6),
    .I2(n129_13),
    .I3(ff_pre_pattern_num[7]) 
);
defparam n129_s8.INIT=16'hFCA0;
  LUT4 n130_s8 (
    .F(n130_12),
    .I0(n135_12),
    .I1(n537_6),
    .I2(n130_13),
    .I3(ff_pre_pattern_num[6]) 
);
defparam n130_s8.INIT=16'hFCA0;
  LUT4 n131_s8 (
    .F(n131_12),
    .I0(n135_12),
    .I1(n537_6),
    .I2(n131_13),
    .I3(ff_pre_pattern_num[5]) 
);
defparam n131_s8.INIT=16'hFCA0;
  LUT4 n132_s8 (
    .F(n132_12),
    .I0(n135_12),
    .I1(n537_6),
    .I2(n132_13),
    .I3(ff_pre_pattern_num[4]) 
);
defparam n132_s8.INIT=16'hFCA0;
  LUT4 n133_s8 (
    .F(n133_12),
    .I0(n135_12),
    .I1(n537_6),
    .I2(n133_13),
    .I3(ff_pre_pattern_num[3]) 
);
defparam n133_s8.INIT=16'hFCA0;
  LUT3 n134_s8 (
    .F(n134_12),
    .I0(n135_12),
    .I1(n553_6),
    .I2(n537_6) 
);
defparam n134_s8.INIT=8'h0B;
  LUT4 n135_s8 (
    .F(n135_12),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n311_6) 
);
defparam n135_s8.INIT=16'h0100;
  LUT4 n135_s9 (
    .F(n135_13),
    .I0(n585_6),
    .I1(w_dot_counter_x[7]),
    .I2(n134_12),
    .I3(ff_pre_pattern_num[1]) 
);
defparam n135_s9.INIT=16'h7077;
  LUT4 n136_s8 (
    .F(n136_12),
    .I0(n585_6),
    .I1(w_dot_counter_x[6]),
    .I2(n134_12),
    .I3(ff_pre_pattern_num[0]) 
);
defparam n136_s8.INIT=16'h7077;
  LUT3 n137_s8 (
    .F(n137_12),
    .I0(w_pre_dot_counter_y[4]),
    .I1(n137_14),
    .I2(n212_5) 
);
defparam n137_s8.INIT=8'h53;
  LUT4 n137_s9 (
    .F(n137_13),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_dot_counter_x[5]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n137_s9.INIT=16'hFA0C;
  LUT3 n138_s8 (
    .F(n138_12),
    .I0(w_pre_dot_counter_y[3]),
    .I1(n138_14),
    .I2(n212_5) 
);
defparam n138_s8.INIT=8'h53;
  LUT4 n138_s9 (
    .F(n138_13),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_dot_counter_x[4]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n138_s9.INIT=16'hFA0C;
  LUT3 n139_s8 (
    .F(n139_12),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n139_14),
    .I2(n212_5) 
);
defparam n139_s8.INIT=8'h53;
  LUT4 n139_s9 (
    .F(n139_13),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_dot_counter_x[3]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n139_s9.INIT=16'hFA0C;
  LUT4 n123_s8 (
    .F(n123_12),
    .I0(n537_6),
    .I1(reg_r4_pattern_generator_Z_5),
    .I2(n123_13),
    .I3(n553_6) 
);
defparam n123_s8.INIT=16'h0777;
  LUT4 n212_s2 (
    .F(n212_5),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n212_s2.INIT=16'h0100;
  LUT3 n127_s10 (
    .F(n127_14),
    .I0(n135_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(reg_r10r3_color_Z_6) 
);
defparam n127_s10.INIT=8'hE0;
  LUT3 n128_s10 (
    .F(n128_14),
    .I0(n135_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(reg_r10r3_color_Z_5) 
);
defparam n128_s10.INIT=8'hE0;
  LUT3 n129_s9 (
    .F(n129_13),
    .I0(n212_5),
    .I1(reg_r10r3_color_Z_4),
    .I2(n553_6) 
);
defparam n129_s9.INIT=8'hE0;
  LUT3 n130_s9 (
    .F(n130_13),
    .I0(n212_5),
    .I1(reg_r10r3_color_Z_3),
    .I2(n553_6) 
);
defparam n130_s9.INIT=8'hE0;
  LUT3 n131_s9 (
    .F(n131_13),
    .I0(n212_5),
    .I1(reg_r10r3_color_Z_2),
    .I2(n553_6) 
);
defparam n131_s9.INIT=8'hE0;
  LUT3 n132_s9 (
    .F(n132_13),
    .I0(n212_5),
    .I1(reg_r10r3_color_Z_1),
    .I2(n553_6) 
);
defparam n132_s9.INIT=8'hE0;
  LUT3 n133_s9 (
    .F(n133_13),
    .I0(n212_5),
    .I1(reg_r10r3_color_Z_0),
    .I2(n553_6) 
);
defparam n133_s9.INIT=8'hE0;
  LUT3 n137_s10 (
    .F(n137_14),
    .I0(w_pre_dot_counter_y[2]),
    .I1(ff_pre_pattern_num[5]),
    .I2(n135_12) 
);
defparam n137_s10.INIT=8'hCA;
  LUT3 n138_s10 (
    .F(n138_14),
    .I0(w_pre_dot_counter_y[1]),
    .I1(ff_pre_pattern_num[4]),
    .I2(n135_12) 
);
defparam n138_s10.INIT=8'hCA;
  LUT3 n139_s10 (
    .F(n139_14),
    .I0(w_pre_dot_counter_y[0]),
    .I1(ff_pre_pattern_num[3]),
    .I2(n135_12) 
);
defparam n139_s10.INIT=8'hCA;
  LUT3 n123_s9 (
    .F(n123_13),
    .I0(reg_r10r3_color_Z_10),
    .I1(reg_r4_pattern_generator_Z_5),
    .I2(n212_5) 
);
defparam n123_s9.INIT=8'hCA;
  LUT3 n585_s2 (
    .F(n585_6),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam n585_s2.INIT=8'h01;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_7),
    .I0(n1185_25),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n519_4) 
);
defparam ff_vram_address_13_s3.INIT=16'hAB00;
  LUT3 n537_s2 (
    .F(n537_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n537_s2.INIT=8'h02;
  LUT3 n553_s2 (
    .F(n553_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n553_s2.INIT=8'h10;
  LUT4 n569_s1 (
    .F(n569_5),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1017_4) 
);
defparam n569_s1.INIT=16'h4000;
  LUT3 n393_s2 (
    .F(n393_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n585_6) 
);
defparam n393_s2.INIT=8'h10;
  LUT3 ff_pattern_generator_7_s4 (
    .F(ff_pattern_generator_7_9),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s4.INIT=8'h02;
  LUT4 n553_s3 (
    .F(n553_8),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]),
    .I3(n553_6) 
);
defparam n553_s3.INIT=16'h4000;
  LUT4 n537_s3 (
    .F(n537_8),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]),
    .I3(n537_6) 
);
defparam n537_s3.INIT=16'h4000;
  LUT4 n400_s2 (
    .F(n400_8),
    .I0(ff_pre_pattern_generator[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n585_6) 
);
defparam n400_s2.INIT=16'h0200;
  LUT4 n126_s10 (
    .F(n126_15),
    .I0(reg_r2_pattern_name_Z_3),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n126_s10.INIT=16'h0002;
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vram_address_graphic123m_13),
    .D(n126_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vram_address_graphic123m_12),
    .D(n127_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vram_address_graphic123m_11),
    .D(n128_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vram_address_graphic123m_10),
    .D(n129_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vram_address_graphic123m_9),
    .D(n130_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vram_address_graphic123m_8),
    .D(n131_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vram_address_graphic123m_7),
    .D(n132_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vram_address_graphic123m_6),
    .D(n133_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vram_address_graphic123m_5),
    .D(n134_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vram_address_graphic123m_4),
    .D(n135_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vram_address_graphic123m_3),
    .D(n136_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vram_address_graphic123m_2),
    .D(n137_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vram_address_graphic123m_1),
    .D(n138_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vram_address_graphic123m_0),
    .D(n139_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_3_s0 (
    .Q(w_color_code_graphic123m[3]),
    .D(n212_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_2_s0 (
    .Q(w_color_code_graphic123m[2]),
    .D(n213_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_1_s0 (
    .Q(w_color_code_graphic123m[1]),
    .D(n214_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_0_s0 (
    .Q(w_color_code_graphic123m[0]),
    .D(n215_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_7_s0 (
    .Q(ff_pre_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_6_s0 (
    .Q(ff_pre_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_5_s0 (
    .Q(ff_pre_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_4_s0 (
    .Q(ff_pre_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_3_s0 (
    .Q(ff_pre_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_2_s0 (
    .Q(ff_pre_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_1_s0 (
    .Q(ff_pre_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_0_s0 (
    .Q(ff_pre_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_7_s0 (
    .Q(ff_pre_pattern_generator[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_6_s0 (
    .Q(ff_pre_pattern_generator[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_5_s0 (
    .Q(ff_pre_pattern_generator[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_4_s0 (
    .Q(ff_pre_pattern_generator[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_3_s0 (
    .Q(ff_pre_pattern_generator[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_2_s0 (
    .Q(ff_pre_pattern_generator[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_1_s0 (
    .Q(ff_pre_pattern_generator[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_0_s0 (
    .Q(ff_pre_pattern_generator[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_7_s0 (
    .Q(ff_pre_color[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_6_s0 (
    .Q(ff_pre_color[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_5_s0 (
    .Q(ff_pre_color[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_4_s0 (
    .Q(ff_pre_color[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_3_s0 (
    .Q(ff_pre_color[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_2_s0 (
    .Q(ff_pre_color[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_1_s0 (
    .Q(ff_pre_color[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_0_s0 (
    .Q(ff_pre_color[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(ff_pre_color[7]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(ff_pre_color[6]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(ff_pre_color[5]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(ff_pre_color[4]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(ff_pre_color[3]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(ff_pre_color[2]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(ff_pre_color[1]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(ff_pre_color[0]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_7_s0 (
    .Q(ff_pattern_generator[7]),
    .D(n393_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_6_s0 (
    .Q(ff_pattern_generator[6]),
    .D(n394_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_5_s0 (
    .Q(ff_pattern_generator[5]),
    .D(n395_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_4_s0 (
    .Q(ff_pattern_generator[4]),
    .D(n396_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_3_s0 (
    .Q(ff_pattern_generator[3]),
    .D(n397_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_2_s0 (
    .Q(ff_pattern_generator[2]),
    .D(n398_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_1_s0 (
    .Q(ff_pattern_generator[1]),
    .D(n399_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_0_s0 (
    .Q(ff_pattern_generator[0]),
    .D(n400_8),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vram_address_graphic123m_16),
    .D(n123_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(reg_r26_h_scroll_Z[3]),
    .I1(w_pre_dot_counter_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(reg_r26_h_scroll_Z[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(reg_r26_h_scroll_Z[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(reg_r26_h_scroll_Z[6]),
    .I1(w_pre_dot_counter_x[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(reg_r26_h_scroll_Z[7]),
    .I1(w_pre_dot_counter_x[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_ram_256byte (
  w_video_clk,
  w_vdp_enable,
  w_ram_we,
  w_fifo_address,
  w_fifo_wdata,
  n13_5,
  w_fifo_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_we;
input [7:0] w_fifo_address;
input [7:0] w_fifo_wdata;
output n13_5;
output [7:0] w_fifo_rdata;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_fifo_address[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_fifo_address[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_fifo_address[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_fifo_address[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_fifo_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_fifo_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_fifo_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_fifo_wdata[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_fifo_wdata[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_fifo_wdata[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_fifo_wdata[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_fifo_wdata[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_fifo_wdata[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_fifo_wdata[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_fifo_wdata[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_fifo_address[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_fifo_rdata[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  INV n13_s2 (
    .O(n13_5),
    .I(w_vdp_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte */
module vdp_graphic4567 (
  w_video_clk,
  n36_6,
  n1017_4,
  w_vdp_enable,
  ff_pattern_generator_7_9,
  ff_pattern_generator_7_7,
  n1011_8,
  n100_6,
  n1018_6,
  n585_6,
  reg_r25_yae_Z,
  n1539_43,
  n519_4,
  n1975_8,
  reg_r25_yjk_Z,
  n494_25,
  n100_9,
  slot_reset_n_d,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r26_h_scroll_Z,
  w_dot_state,
  ff_dram_address,
  ff_rdata,
  w_eight_dot_state,
  reg_r0_disp_mode,
  w_pre_dot_counter_y,
  reg_r1_disp_mode,
  w_yjk_en,
  ff_local_dot_counter_x_8_7,
  pcolorcode_7_6,
  pcolorcode_7_10,
  n1514_4,
  n13_5,
  w_color_code_graphic4567,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16
)
;
input w_video_clk;
input n36_6;
input n1017_4;
input w_vdp_enable;
input ff_pattern_generator_7_9;
input ff_pattern_generator_7_7;
input n1011_8;
input n100_6;
input n1018_6;
input n585_6;
input reg_r25_yae_Z;
input n1539_43;
input n519_4;
input n1975_8;
input reg_r25_yjk_Z;
input n494_25;
input n100_9;
input slot_reset_n_d;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [7:2] w_pre_dot_counter_x;
input [7:3] reg_r26_h_scroll_Z;
input [1:0] w_dot_state;
input [16:16] ff_dram_address;
input [7:0] ff_rdata;
input [2:0] w_eight_dot_state;
input [3:1] reg_r0_disp_mode;
input [6:0] w_pre_dot_counter_y;
input [1:0] reg_r1_disp_mode;
output w_yjk_en;
output ff_local_dot_counter_x_8_7;
output pcolorcode_7_6;
output pcolorcode_7_10;
output n1514_4;
output n13_5;
output [7:0] w_color_code_graphic4567;
output [5:0] w_yjk_r;
output [5:0] w_yjk_g;
output [5:0] w_yjk_b;
output w_vram_address_graphic4567_0;
output w_vram_address_graphic4567_1;
output w_vram_address_graphic4567_2;
output w_vram_address_graphic4567_3;
output w_vram_address_graphic4567_4;
output w_vram_address_graphic4567_5;
output w_vram_address_graphic4567_6;
output w_vram_address_graphic4567_7;
output w_vram_address_graphic4567_8;
output w_vram_address_graphic4567_9;
output w_vram_address_graphic4567_10;
output w_vram_address_graphic4567_11;
output w_vram_address_graphic4567_12;
output w_vram_address_graphic4567_13;
output w_vram_address_graphic4567_16;
wire w_ram_we;
wire n1344_3;
wire n576_8;
wire n577_8;
wire n578_8;
wire n579_8;
wire n990_14;
wire n991_14;
wire n992_14;
wire n993_14;
wire n994_14;
wire n102_4;
wire n118_4;
wire n126_5;
wire ff_fifo_write_address_7_6;
wire ff_fifo_read_address_7_6;
wire pcolorcode_7_4;
wire ff_fifo_write_7;
wire n996_19;
wire n995_18;
wire n510_8;
wire n575_12;
wire n574_12;
wire n573_12;
wire n572_13;
wire n454_13;
wire n453_13;
wire n452_13;
wire n451_13;
wire n450_13;
wire n449_13;
wire n448_13;
wire n447_13;
wire n370_6;
wire n367_6;
wire n850_6;
wire n849_6;
wire n848_6;
wire n847_6;
wire n844_6;
wire n838_6;
wire w_pix_7_4;
wire w_pix_6_4;
wire w_pix_5_4;
wire w_pix_4_4;
wire w_pix_3_4;
wire w_pix_2_4;
wire w_pix_1_4;
wire w_pix_0_4;
wire n576_9;
wire n576_10;
wire n577_9;
wire n578_9;
wire n579_9;
wire n990_15;
wire n991_15;
wire n992_15;
wire n993_15;
wire n994_15;
wire ff_fifo_read_address_7_7;
wire ff_fifo_write_8;
wire n451_14;
wire n450_14;
wire n448_14;
wire n447_14;
wire n369_7;
wire n368_7;
wire n366_7;
wire n365_7;
wire w_b_0_8;
wire w_b_2_8;
wire w_b_3_8;
wire w_b_4_8;
wire w_b_5_8;
wire ff_fifo_read_address_7_10;
wire n990_18;
wire ff_local_dot_counter_x_8_9;
wire n110_6;
wire n365_9;
wire n366_9;
wire n368_9;
wire n369_9;
wire n371_8;
wire n372_8;
wire n851_8;
wire n852_8;
wire n853_8;
wire n854_8;
wire n855_8;
wire n856_8;
wire n857_8;
wire n858_8;
wire n859_8;
wire n860_8;
wire p_vram_address_16_7;
wire n600_6;
wire ff_fifo_write;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_r_yjk_6_0_COUT;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_g_yjk_6_0_COUT;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjkp_0_3;
wire n703_2;
wire n703_3;
wire n702_2;
wire n702_3;
wire n701_2;
wire n701_3;
wire n700_2;
wire n700_3;
wire n699_2;
wire n699_3;
wire n698_2;
wire n698_3;
wire n697_2;
wire n697_3;
wire n696_2;
wire n696_0_COUT;
wire [7:0] w_fifo_address;
wire [7:0] w_fifo_wdata;
wire [7:0] w_pix;
wire [5:0] w_b;
wire [5:0] w_g;
wire [5:0] w_r;
wire [7:0] ff_fifo3;
wire [7:0] ff_fifo2;
wire [7:0] ff_fifo1;
wire [7:0] ff_fifo0;
wire [7:0] ff_pix0;
wire [7:0] ff_pix1;
wire [7:0] ff_pix2;
wire [7:0] ff_pix3;
wire [7:0] ff_fifo_write_address;
wire [7:0] ff_fifo_read_address;
wire [3:0] ff_color_data;
wire [6:0] ff_pattern_name_base_address;
wire [7:1] ff_local_dot_counter_x;
wire [6:0] w_r_yjk;
wire [6:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:3] w_dot_counter_x;
wire [7:2] w_b_y;
wire [0:0] w_b_yjkp;
wire [7:0] w_fifo_rdata;
wire VCC;
wire GND;
  LUT3 w_fifo_address_7_s0 (
    .F(w_fifo_address[7]),
    .I0(ff_fifo_write_address[7]),
    .I1(ff_fifo_read_address[7]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_7_s0.INIT=8'hAC;
  LUT3 w_fifo_address_6_s0 (
    .F(w_fifo_address[6]),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_write_address[6]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_6_s0.INIT=8'hCA;
  LUT3 w_fifo_address_5_s0 (
    .F(w_fifo_address[5]),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_5_s0.INIT=8'hCA;
  LUT3 w_fifo_address_4_s0 (
    .F(w_fifo_address[4]),
    .I0(ff_fifo_read_address[4]),
    .I1(ff_fifo_write_address[4]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_4_s0.INIT=8'hCA;
  LUT3 w_fifo_address_3_s0 (
    .F(w_fifo_address[3]),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_write_address[3]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_3_s0.INIT=8'hCA;
  LUT3 w_fifo_address_2_s0 (
    .F(w_fifo_address[2]),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_2_s0.INIT=8'hCA;
  LUT3 w_fifo_address_1_s0 (
    .F(w_fifo_address[1]),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_1_s0.INIT=8'hCA;
  LUT3 w_fifo_address_0_s0 (
    .F(w_fifo_address[0]),
    .I0(ff_fifo_read_address[0]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_0_s0.INIT=8'hCA;
  LUT3 w_fifo_wdata_7_s0 (
    .F(w_fifo_wdata[7]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[7]) 
);
defparam w_fifo_wdata_7_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_6_s0 (
    .F(w_fifo_wdata[6]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[6]) 
);
defparam w_fifo_wdata_6_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_5_s0 (
    .F(w_fifo_wdata[5]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[5]) 
);
defparam w_fifo_wdata_5_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_4_s0 (
    .F(w_fifo_wdata[4]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[4]) 
);
defparam w_fifo_wdata_4_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_3_s0 (
    .F(w_fifo_wdata[3]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[3]) 
);
defparam w_fifo_wdata_3_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_2_s0 (
    .F(w_fifo_wdata[2]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[2]) 
);
defparam w_fifo_wdata_2_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_1_s0 (
    .F(w_fifo_wdata[1]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[1]) 
);
defparam w_fifo_wdata_1_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_0_s0 (
    .F(w_fifo_wdata[0]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[0]) 
);
defparam w_fifo_wdata_0_s0.INIT=8'h90;
  LUT2 w_ram_we_s0 (
    .F(w_ram_we),
    .I0(w_vdp_enable),
    .I1(ff_fifo_write) 
);
defparam w_ram_we_s0.INIT=4'h8;
  LUT4 w_pix_7_s0 (
    .F(w_pix[7]),
    .I0(ff_pix3[7]),
    .I1(ff_pix1[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_7_4) 
);
defparam w_pix_7_s0.INIT=16'hCFA0;
  LUT4 w_pix_6_s0 (
    .F(w_pix[6]),
    .I0(ff_pix3[6]),
    .I1(ff_pix1[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_6_4) 
);
defparam w_pix_6_s0.INIT=16'hCFA0;
  LUT4 w_pix_5_s0 (
    .F(w_pix[5]),
    .I0(ff_pix3[5]),
    .I1(ff_pix1[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_5_4) 
);
defparam w_pix_5_s0.INIT=16'hCFA0;
  LUT4 w_pix_4_s0 (
    .F(w_pix[4]),
    .I0(ff_pix3[4]),
    .I1(ff_pix1[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_4_4) 
);
defparam w_pix_4_s0.INIT=16'hCFA0;
  LUT4 w_pix_3_s0 (
    .F(w_pix[3]),
    .I0(ff_pix3[3]),
    .I1(ff_pix1[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_3_4) 
);
defparam w_pix_3_s0.INIT=16'hCFA0;
  LUT4 w_pix_2_s0 (
    .F(w_pix[2]),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_2_4) 
);
defparam w_pix_2_s0.INIT=16'hCFA0;
  LUT4 w_pix_1_s0 (
    .F(w_pix[1]),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_1_4) 
);
defparam w_pix_1_s0.INIT=16'hCFA0;
  LUT4 w_pix_0_s0 (
    .F(w_pix[0]),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_0_4) 
);
defparam w_pix_0_s0.INIT=16'hCFA0;
  LUT3 n1344_s0 (
    .F(n1344_3),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n1344_s0.INIT=8'h10;
  LUT4 n576_s4 (
    .F(n576_8),
    .I0(w_pix[7]),
    .I1(n576_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n576_s4.INIT=16'hCCA3;
  LUT4 n577_s4 (
    .F(n577_8),
    .I0(w_pix[6]),
    .I1(n577_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n577_s4.INIT=16'hCCA3;
  LUT4 n578_s4 (
    .F(n578_8),
    .I0(w_pix[5]),
    .I1(n578_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n578_s4.INIT=16'hCCA3;
  LUT4 n579_s4 (
    .F(n579_8),
    .I0(w_pix[4]),
    .I1(n579_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n579_s4.INIT=16'hCCA3;
  LUT4 n990_s10 (
    .F(n990_14),
    .I0(w_dot_counter_x[7]),
    .I1(n990_15),
    .I2(ff_local_dot_counter_x[7]),
    .I3(n990_18) 
);
defparam n990_s10.INIT=16'h3CAA;
  LUT4 n991_s10 (
    .F(n991_14),
    .I0(w_dot_counter_x[6]),
    .I1(n991_15),
    .I2(ff_local_dot_counter_x[6]),
    .I3(n990_18) 
);
defparam n991_s10.INIT=16'h3CAA;
  LUT4 n992_s10 (
    .F(n992_14),
    .I0(w_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[5]),
    .I2(n992_15),
    .I3(n990_18) 
);
defparam n992_s10.INIT=16'h3CAA;
  LUT4 n993_s10 (
    .F(n993_14),
    .I0(w_dot_counter_x[4]),
    .I1(n993_15),
    .I2(ff_local_dot_counter_x[4]),
    .I3(n990_18) 
);
defparam n993_s10.INIT=16'h3CAA;
  LUT4 n994_s10 (
    .F(n994_14),
    .I0(w_dot_counter_x[3]),
    .I1(n994_15),
    .I2(ff_local_dot_counter_x[3]),
    .I3(n990_18) 
);
defparam n994_s10.INIT=16'h3CAA;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_4) 
);
defparam n102_s1.INIT=8'h80;
  LUT3 n118_s1 (
    .F(n118_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_4) 
);
defparam n118_s1.INIT=8'h40;
  LUT3 n126_s2 (
    .F(n126_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_4) 
);
defparam n126_s2.INIT=8'h10;
  LUT4 ff_fifo_write_address_7_s2 (
    .F(ff_fifo_write_address_7_6),
    .I0(ff_pattern_generator_7_7),
    .I1(w_ram_we),
    .I2(n1011_8),
    .I3(n1514_4) 
);
defparam ff_fifo_write_address_7_s2.INIT=16'hF444;
  LUT4 ff_fifo_read_address_7_s2 (
    .F(ff_fifo_read_address_7_6),
    .I0(n100_6),
    .I1(ff_fifo_read_address_7_7),
    .I2(ff_fifo_read_address_7_10),
    .I3(w_vdp_enable) 
);
defparam ff_fifo_read_address_7_s2.INIT=16'hF800;
  LUT4 pcolorcode_7_s2 (
    .F(pcolorcode_7_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(n1018_6),
    .I2(pcolorcode_7_10),
    .I3(n1017_4) 
);
defparam pcolorcode_7_s2.INIT=16'hFF40;
  LUT4 ff_fifo_write_s3 (
    .F(ff_fifo_write_7),
    .I0(ff_local_dot_counter_x_8_7),
    .I1(ff_fifo_write_8),
    .I2(w_dot_state[0]),
    .I3(w_vdp_enable) 
);
defparam ff_fifo_write_s3.INIT=16'h3D00;
  LUT2 n996_s13 (
    .F(n996_19),
    .I0(ff_local_dot_counter_x[1]),
    .I1(n990_18) 
);
defparam n996_s13.INIT=4'h4;
  LUT3 n995_s12 (
    .F(n995_18),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(n990_18) 
);
defparam n995_s12.INIT=8'h60;
  LUT3 n510_s3 (
    .F(n510_8),
    .I0(n585_6),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n510_s3.INIT=8'hC1;
  LUT4 n575_s6 (
    .F(n575_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n1539_43),
    .I3(w_pix[4]) 
);
defparam n575_s6.INIT=16'h0100;
  LUT4 n574_s6 (
    .F(n574_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n1539_43),
    .I3(w_pix[5]) 
);
defparam n574_s6.INIT=16'h0100;
  LUT4 n573_s6 (
    .F(n573_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n1539_43),
    .I3(w_pix[6]) 
);
defparam n573_s6.INIT=16'h0100;
  LUT4 n572_s7 (
    .F(n572_13),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n1539_43),
    .I3(w_pix[7]) 
);
defparam n572_s7.INIT=16'h0100;
  LUT2 n454_s7 (
    .F(n454_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[0]) 
);
defparam n454_s7.INIT=4'h1;
  LUT3 n453_s7 (
    .F(n453_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n453_s7.INIT=8'h14;
  LUT4 n452_s7 (
    .F(n452_13),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_read_address[0]),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[2]) 
);
defparam n452_s7.INIT=16'h0708;
  LUT3 n451_s7 (
    .F(n451_13),
    .I0(w_dot_state[1]),
    .I1(n451_14),
    .I2(ff_fifo_read_address[3]) 
);
defparam n451_s7.INIT=8'h14;
  LUT3 n450_s7 (
    .F(n450_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n450_s7.INIT=8'h14;
  LUT4 n449_s7 (
    .F(n449_13),
    .I0(ff_fifo_read_address[4]),
    .I1(n450_14),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[5]) 
);
defparam n449_s7.INIT=16'h0708;
  LUT3 n448_s7 (
    .F(n448_13),
    .I0(w_dot_state[1]),
    .I1(n448_14),
    .I2(ff_fifo_read_address[6]) 
);
defparam n448_s7.INIT=8'h14;
  LUT3 n447_s7 (
    .F(n447_13),
    .I0(w_dot_state[1]),
    .I1(n447_14),
    .I2(ff_fifo_read_address[7]) 
);
defparam n447_s7.INIT=8'h14;
  LUT4 n370_s1 (
    .F(n370_6),
    .I0(ff_fifo_write_address[1]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[2]) 
);
defparam n370_s1.INIT=16'h0708;
  LUT4 n367_s1 (
    .F(n367_6),
    .I0(ff_fifo_write_address[4]),
    .I1(n368_7),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[5]) 
);
defparam n367_s1.INIT=16'h0708;
  LUT3 n850_s1 (
    .F(n850_6),
    .I0(w_pre_dot_counter_y[3]),
    .I1(ff_pattern_name_base_address[0]),
    .I2(n519_4) 
);
defparam n850_s1.INIT=8'h80;
  LUT3 n849_s1 (
    .F(n849_6),
    .I0(w_pre_dot_counter_y[4]),
    .I1(ff_pattern_name_base_address[1]),
    .I2(n519_4) 
);
defparam n849_s1.INIT=8'h80;
  LUT3 n848_s1 (
    .F(n848_6),
    .I0(ff_pattern_name_base_address[2]),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n519_4) 
);
defparam n848_s1.INIT=8'h80;
  LUT3 n847_s1 (
    .F(n847_6),
    .I0(w_pre_dot_counter_y[6]),
    .I1(ff_pattern_name_base_address[3]),
    .I2(n519_4) 
);
defparam n847_s1.INIT=8'h80;
  LUT3 n844_s1 (
    .F(n844_6),
    .I0(n1975_8),
    .I1(n519_4),
    .I2(ff_pattern_name_base_address[6]) 
);
defparam n844_s1.INIT=8'h40;
  LUT3 n838_s1 (
    .F(n838_6),
    .I0(w_pix[3]),
    .I1(reg_r25_yae_Z),
    .I2(reg_r25_yjk_Z) 
);
defparam n838_s1.INIT=8'h70;
  LUT2 w_b_0_s2 (
    .F(w_b[0]),
    .I0(n696_2),
    .I1(w_b_0_8) 
);
defparam w_b_0_s2.INIT=4'h1;
  LUT4 w_b_1_s2 (
    .F(w_b[1]),
    .I0(w_b_0_8),
    .I1(n702_2),
    .I2(n703_2),
    .I3(n696_2) 
);
defparam w_b_1_s2.INIT=16'h007D;
  LUT4 w_b_2_s2 (
    .F(w_b[2]),
    .I0(w_b_0_8),
    .I1(w_b_2_8),
    .I2(n701_2),
    .I3(n696_2) 
);
defparam w_b_2_s2.INIT=16'h007D;
  LUT4 w_b_3_s2 (
    .F(w_b[3]),
    .I0(w_b_0_8),
    .I1(w_b_3_8),
    .I2(n700_2),
    .I3(n696_2) 
);
defparam w_b_3_s2.INIT=16'h007D;
  LUT4 w_b_4_s2 (
    .F(w_b[4]),
    .I0(w_b_0_8),
    .I1(n699_2),
    .I2(w_b_4_8),
    .I3(n696_2) 
);
defparam w_b_4_s2.INIT=16'h007D;
  LUT4 w_b_5_s2 (
    .F(w_b[5]),
    .I0(n696_2),
    .I1(n698_2),
    .I2(n697_2),
    .I3(w_b_5_8) 
);
defparam w_b_5_s2.INIT=16'h1554;
  LUT2 w_g_0_s2 (
    .F(w_g[0]),
    .I0(w_g_yjk[6]),
    .I1(w_g_yjk[5]) 
);
defparam w_g_0_s2.INIT=4'h4;
  LUT3 w_g_1_s2 (
    .F(w_g[1]),
    .I0(w_g_yjk[0]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_1_s2.INIT=8'h0E;
  LUT3 w_g_2_s2 (
    .F(w_g[2]),
    .I0(w_g_yjk[1]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_2_s2.INIT=8'h0E;
  LUT3 w_g_3_s2 (
    .F(w_g[3]),
    .I0(w_g_yjk[2]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_3_s2.INIT=8'h0E;
  LUT3 w_g_4_s2 (
    .F(w_g[4]),
    .I0(w_g_yjk[3]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_4_s2.INIT=8'h0E;
  LUT3 w_g_5_s2 (
    .F(w_g[5]),
    .I0(w_g_yjk[4]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_5_s2.INIT=8'h0E;
  LUT2 w_r_0_s2 (
    .F(w_r[0]),
    .I0(w_r_yjk[6]),
    .I1(w_r_yjk[5]) 
);
defparam w_r_0_s2.INIT=4'h4;
  LUT3 w_r_1_s2 (
    .F(w_r[1]),
    .I0(w_r_yjk[0]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_1_s2.INIT=8'h0E;
  LUT3 w_r_2_s2 (
    .F(w_r[2]),
    .I0(w_r_yjk[1]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_2_s2.INIT=8'h0E;
  LUT3 w_r_3_s2 (
    .F(w_r[3]),
    .I0(w_r_yjk[2]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_3_s2.INIT=8'h0E;
  LUT3 w_r_4_s2 (
    .F(w_r[4]),
    .I0(w_r_yjk[3]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_4_s2.INIT=8'h0E;
  LUT3 w_r_5_s2 (
    .F(w_r[5]),
    .I0(w_r_yjk[4]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_5_s2.INIT=8'h0E;
  LUT4 w_pix_7_s1 (
    .F(w_pix_7_4),
    .I0(ff_pix0[7]),
    .I1(ff_pix2[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_7_s1.INIT=16'h0CFA;
  LUT4 w_pix_6_s1 (
    .F(w_pix_6_4),
    .I0(ff_pix0[6]),
    .I1(ff_pix2[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_6_s1.INIT=16'h0CFA;
  LUT4 w_pix_5_s1 (
    .F(w_pix_5_4),
    .I0(ff_pix0[5]),
    .I1(ff_pix2[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_5_s1.INIT=16'h0CFA;
  LUT4 w_pix_4_s1 (
    .F(w_pix_4_4),
    .I0(ff_pix0[4]),
    .I1(ff_pix2[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_4_s1.INIT=16'h0CFA;
  LUT4 w_pix_3_s1 (
    .F(w_pix_3_4),
    .I0(ff_pix0[3]),
    .I1(ff_pix2[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_3_s1.INIT=16'h0CFA;
  LUT4 w_pix_2_s1 (
    .F(w_pix_2_4),
    .I0(ff_pix0[2]),
    .I1(ff_pix2[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_2_s1.INIT=16'h0CFA;
  LUT4 w_pix_1_s1 (
    .F(w_pix_1_4),
    .I0(ff_pix0[1]),
    .I1(ff_pix2[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_1_s1.INIT=16'h0CFA;
  LUT4 w_pix_0_s1 (
    .F(w_pix_0_4),
    .I0(ff_pix0[0]),
    .I1(ff_pix2[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_0_s1.INIT=16'h0CFA;
  LUT4 n576_s5 (
    .F(n576_9),
    .I0(w_pix[3]),
    .I1(ff_color_data[3]),
    .I2(n1975_8),
    .I3(w_dot_state[1]) 
);
defparam n576_s5.INIT=16'hCC53;
  LUT4 n576_s6 (
    .F(n576_10),
    .I0(n1539_43),
    .I1(reg_r25_yae_Z),
    .I2(n1975_8),
    .I3(w_eight_dot_state[0]) 
);
defparam n576_s6.INIT=16'hE0EE;
  LUT4 n577_s5 (
    .F(n577_9),
    .I0(w_pix[2]),
    .I1(ff_color_data[2]),
    .I2(n1975_8),
    .I3(w_dot_state[1]) 
);
defparam n577_s5.INIT=16'hCC53;
  LUT4 n578_s5 (
    .F(n578_9),
    .I0(w_pix[1]),
    .I1(ff_color_data[1]),
    .I2(n1975_8),
    .I3(w_dot_state[1]) 
);
defparam n578_s5.INIT=16'hCC53;
  LUT4 n579_s5 (
    .F(n579_9),
    .I0(w_pix[0]),
    .I1(ff_color_data[0]),
    .I2(n1975_8),
    .I3(w_dot_state[1]) 
);
defparam n579_s5.INIT=16'hCC53;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[6]),
    .I2(n992_15) 
);
defparam n990_s11.INIT=8'h80;
  LUT2 n991_s11 (
    .F(n991_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(n992_15) 
);
defparam n991_s11.INIT=4'h8;
  LUT4 n992_s11 (
    .F(n992_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]),
    .I3(ff_local_dot_counter_x[4]) 
);
defparam n992_s11.INIT=16'h8000;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]) 
);
defparam n993_s11.INIT=8'h80;
  LUT2 n994_s11 (
    .F(n994_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]) 
);
defparam n994_s11.INIT=4'h8;
  LUT4 ff_fifo_read_address_7_s3 (
    .F(ff_fifo_read_address_7_7),
    .I0(w_pre_dot_counter_x[3]),
    .I1(n494_25),
    .I2(w_pre_dot_counter_x[2]),
    .I3(n100_9) 
);
defparam ff_fifo_read_address_7_s3.INIT=16'h1000;
  LUT3 ff_local_dot_counter_x_8_s3 (
    .F(ff_local_dot_counter_x_8_7),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_local_dot_counter_x_8_s3.INIT=8'hE0;
  LUT4 ff_fifo_write_s4 (
    .F(ff_fifo_write_8),
    .I0(ff_local_dot_counter_x_8_7),
    .I1(n585_6),
    .I2(pcolorcode_7_10),
    .I3(w_dot_state[1]) 
);
defparam ff_fifo_write_s4.INIT=16'hEF00;
  LUT3 n451_s8 (
    .F(n451_14),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n451_s8.INIT=8'h80;
  LUT4 n450_s8 (
    .F(n450_14),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_read_address[2]),
    .I2(ff_fifo_read_address[1]),
    .I3(ff_fifo_read_address[0]) 
);
defparam n450_s8.INIT=16'h8000;
  LUT3 n448_s8 (
    .F(n448_14),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n448_s8.INIT=8'h80;
  LUT4 n447_s8 (
    .F(n447_14),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_read_address[5]),
    .I2(ff_fifo_read_address[4]),
    .I3(n450_14) 
);
defparam n447_s8.INIT=16'h8000;
  LUT3 n369_s2 (
    .F(n369_7),
    .I0(ff_fifo_write_address[2]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write_address[0]) 
);
defparam n369_s2.INIT=8'h80;
  LUT4 n368_s2 (
    .F(n368_7),
    .I0(ff_fifo_write_address[3]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n368_s2.INIT=16'h8000;
  LUT3 n366_s2 (
    .F(n366_7),
    .I0(ff_fifo_write_address[5]),
    .I1(ff_fifo_write_address[4]),
    .I2(n368_7) 
);
defparam n366_s2.INIT=8'h80;
  LUT4 n365_s2 (
    .F(n365_7),
    .I0(ff_fifo_write_address[6]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n365_s2.INIT=16'h8000;
  LUT4 w_b_0_s3 (
    .F(w_b_0_8),
    .I0(n699_2),
    .I1(n698_2),
    .I2(w_b_4_8),
    .I3(n697_2) 
);
defparam w_b_0_s3.INIT=16'h807F;
  LUT2 w_b_2_s3 (
    .F(w_b_2_8),
    .I0(n702_2),
    .I1(n703_2) 
);
defparam w_b_2_s3.INIT=4'h8;
  LUT3 w_b_3_s3 (
    .F(w_b_3_8),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2) 
);
defparam w_b_3_s3.INIT=8'h80;
  LUT4 w_b_4_s3 (
    .F(w_b_4_8),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2),
    .I3(n700_2) 
);
defparam w_b_4_s3.INIT=16'h8000;
  LUT2 w_b_5_s3 (
    .F(w_b_5_8),
    .I0(n699_2),
    .I1(w_b_4_8) 
);
defparam w_b_5_s3.INIT=4'h8;
  LUT2 pcolorcode_7_s4 (
    .F(pcolorcode_7_6),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam pcolorcode_7_s4.INIT=4'h8;
  LUT4 ff_fifo_read_address_7_s5 (
    .F(ff_fifo_read_address_7_10),
    .I0(n1975_8),
    .I1(w_eight_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam ff_fifo_read_address_7_s5.INIT=16'h0B00;
  LUT4 n990_s13 (
    .F(n990_18),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n585_6) 
);
defparam n990_s13.INIT=16'h001F;
  LUT4 ff_local_dot_counter_x_8_s4 (
    .F(ff_local_dot_counter_x_8_9),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_local_dot_counter_x_8_s4.INIT=16'h1F00;
  LUT3 n110_s2 (
    .F(n110_6),
    .I0(n1017_4),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n110_s2.INIT=8'h20;
  LUT4 n365_s3 (
    .F(n365_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n365_7),
    .I3(ff_fifo_write_address[7]) 
);
defparam n365_s3.INIT=16'h0EE0;
  LUT4 n366_s3 (
    .F(n366_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n366_7),
    .I3(ff_fifo_write_address[6]) 
);
defparam n366_s3.INIT=16'h0EE0;
  LUT4 n368_s3 (
    .F(n368_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n368_s3.INIT=16'h0EE0;
  LUT4 n369_s3 (
    .F(n369_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n369_7),
    .I3(ff_fifo_write_address[3]) 
);
defparam n369_s3.INIT=16'h0EE0;
  LUT4 n371_s2 (
    .F(n371_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n371_s2.INIT=16'h0EE0;
  LUT3 n372_s2 (
    .F(n372_8),
    .I0(ff_fifo_write_address[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n372_s2.INIT=8'h54;
  LUT4 pcolorcode_7_s6 (
    .F(pcolorcode_7_10),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam pcolorcode_7_s6.INIT=16'h1000;
  LUT4 n851_s2 (
    .F(n851_8),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n851_s2.INIT=16'h8000;
  LUT4 n852_s2 (
    .F(n852_8),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n852_s2.INIT=16'h8000;
  LUT4 n853_s2 (
    .F(n853_8),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n853_s2.INIT=16'h8000;
  LUT4 n854_s2 (
    .F(n854_8),
    .I0(ff_local_dot_counter_x[7]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n854_s2.INIT=16'h8000;
  LUT4 n855_s2 (
    .F(n855_8),
    .I0(ff_local_dot_counter_x[6]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n855_s2.INIT=16'h8000;
  LUT4 n856_s2 (
    .F(n856_8),
    .I0(ff_local_dot_counter_x[5]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n856_s2.INIT=16'h8000;
  LUT4 n857_s2 (
    .F(n857_8),
    .I0(ff_local_dot_counter_x[4]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n857_s2.INIT=16'h8000;
  LUT4 n858_s2 (
    .F(n858_8),
    .I0(ff_local_dot_counter_x[3]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n858_s2.INIT=16'h8000;
  LUT4 n859_s2 (
    .F(n859_8),
    .I0(ff_local_dot_counter_x[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n859_s2.INIT=16'h8000;
  LUT4 n860_s2 (
    .F(n860_8),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n860_s2.INIT=16'h8000;
  LUT4 p_vram_address_16_s4 (
    .F(p_vram_address_16_7),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(slot_reset_n_d) 
);
defparam p_vram_address_16_s4.INIT=16'h80FF;
  LUT4 n600_s2 (
    .F(n600_6),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]),
    .I3(n576_10) 
);
defparam n600_s2.INIT=16'h4000;
  LUT4 n1514_s0 (
    .F(n1514_4),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n585_6) 
);
defparam n1514_s0.INIT=16'h0200;
  DFFE ff_fifo3_6_s0 (
    .Q(ff_fifo3[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_5_s0 (
    .Q(ff_fifo3[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_4_s0 (
    .Q(ff_fifo3[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_3_s0 (
    .Q(ff_fifo3[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_2_s0 (
    .Q(ff_fifo3[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_1_s0 (
    .Q(ff_fifo3[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_0_s0 (
    .Q(ff_fifo3[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo2_7_s0 (
    .Q(ff_fifo2[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo2_6_s0 (
    .Q(ff_fifo2[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo2_5_s0 (
    .Q(ff_fifo2[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo2_4_s0 (
    .Q(ff_fifo2[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo2_3_s0 (
    .Q(ff_fifo2[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo2_2_s0 (
    .Q(ff_fifo2[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo2_1_s0 (
    .Q(ff_fifo2[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo2_0_s0 (
    .Q(ff_fifo2[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo1_7_s0 (
    .Q(ff_fifo1[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_6_s0 (
    .Q(ff_fifo1[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_5_s0 (
    .Q(ff_fifo1[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_4_s0 (
    .Q(ff_fifo1[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_3_s0 (
    .Q(ff_fifo1[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_2_s0 (
    .Q(ff_fifo1[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_1_s0 (
    .Q(ff_fifo1[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_0_s0 (
    .Q(ff_fifo1[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo0_7_s0 (
    .Q(ff_fifo0[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_6_s0 (
    .Q(ff_fifo0[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_5_s0 (
    .Q(ff_fifo0[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_4_s0 (
    .Q(ff_fifo0[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_3_s0 (
    .Q(ff_fifo0[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_2_s0 (
    .Q(ff_fifo0[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_1_s0 (
    .Q(ff_fifo0[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_0_s0 (
    .Q(ff_fifo0[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_pix0_7_s0 (
    .Q(ff_pix0[7]),
    .D(ff_fifo0[7]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_6_s0 (
    .Q(ff_pix0[6]),
    .D(ff_fifo0[6]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_5_s0 (
    .Q(ff_pix0[5]),
    .D(ff_fifo0[5]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_4_s0 (
    .Q(ff_pix0[4]),
    .D(ff_fifo0[4]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_3_s0 (
    .Q(ff_pix0[3]),
    .D(ff_fifo0[3]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_2_s0 (
    .Q(ff_pix0[2]),
    .D(ff_fifo0[2]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_1_s0 (
    .Q(ff_pix0[1]),
    .D(ff_fifo0[1]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_0_s0 (
    .Q(ff_pix0[0]),
    .D(ff_fifo0[0]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_7_s0 (
    .Q(ff_pix1[7]),
    .D(ff_fifo1[7]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_6_s0 (
    .Q(ff_pix1[6]),
    .D(ff_fifo1[6]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_5_s0 (
    .Q(ff_pix1[5]),
    .D(ff_fifo1[5]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_4_s0 (
    .Q(ff_pix1[4]),
    .D(ff_fifo1[4]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_3_s0 (
    .Q(ff_pix1[3]),
    .D(ff_fifo1[3]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_2_s0 (
    .Q(ff_pix1[2]),
    .D(ff_fifo1[2]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_1_s0 (
    .Q(ff_pix1[1]),
    .D(ff_fifo1[1]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_0_s0 (
    .Q(ff_pix1[0]),
    .D(ff_fifo1[0]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_7_s0 (
    .Q(ff_pix2[7]),
    .D(ff_fifo2[7]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_6_s0 (
    .Q(ff_pix2[6]),
    .D(ff_fifo2[6]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_5_s0 (
    .Q(ff_pix2[5]),
    .D(ff_fifo2[5]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_4_s0 (
    .Q(ff_pix2[4]),
    .D(ff_fifo2[4]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_3_s0 (
    .Q(ff_pix2[3]),
    .D(ff_fifo2[3]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_2_s0 (
    .Q(ff_pix2[2]),
    .D(ff_fifo2[2]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_1_s0 (
    .Q(ff_pix2[1]),
    .D(ff_fifo2[1]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_0_s0 (
    .Q(ff_pix2[0]),
    .D(ff_fifo2[0]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_7_s0 (
    .Q(ff_pix3[7]),
    .D(ff_fifo3[7]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_6_s0 (
    .Q(ff_pix3[6]),
    .D(ff_fifo3[6]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_5_s0 (
    .Q(ff_pix3[5]),
    .D(ff_fifo3[5]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_4_s0 (
    .Q(ff_pix3[4]),
    .D(ff_fifo3[4]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_3_s0 (
    .Q(ff_pix3[3]),
    .D(ff_fifo3[3]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_2_s0 (
    .Q(ff_pix3[2]),
    .D(ff_fifo3[2]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_1_s0 (
    .Q(ff_pix3[1]),
    .D(ff_fifo3[1]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_0_s0 (
    .Q(ff_pix3[0]),
    .D(ff_fifo3[0]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFRE ff_fifo_write_address_7_s0 (
    .Q(ff_fifo_write_address[7]),
    .D(n365_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_6_s0 (
    .Q(ff_fifo_write_address[6]),
    .D(n366_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_5_s0 (
    .Q(ff_fifo_write_address[5]),
    .D(n367_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_4_s0 (
    .Q(ff_fifo_write_address[4]),
    .D(n368_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_3_s0 (
    .Q(ff_fifo_write_address[3]),
    .D(n369_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_2_s0 (
    .Q(ff_fifo_write_address[2]),
    .D(n370_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_1_s0 (
    .Q(ff_fifo_write_address[1]),
    .D(n371_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_0_s0 (
    .Q(ff_fifo_write_address[0]),
    .D(n372_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_7_s0 (
    .Q(ff_fifo_read_address[7]),
    .D(n447_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_6_s0 (
    .Q(ff_fifo_read_address[6]),
    .D(n448_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_5_s0 (
    .Q(ff_fifo_read_address[5]),
    .D(n449_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_4_s0 (
    .Q(ff_fifo_read_address[4]),
    .D(n450_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_3_s0 (
    .Q(ff_fifo_read_address[3]),
    .D(n451_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_2_s0 (
    .Q(ff_fifo_read_address[2]),
    .D(n452_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_1_s0 (
    .Q(ff_fifo_read_address[1]),
    .D(n453_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_0_s0 (
    .Q(ff_fifo_read_address[0]),
    .D(n454_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_s0 (
    .Q(ff_fifo_write),
    .D(n510_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_3_s0 (
    .Q(ff_color_data[3]),
    .D(w_pix[3]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_2_s0 (
    .Q(ff_color_data[2]),
    .D(w_pix[2]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_1_s0 (
    .Q(ff_color_data[1]),
    .D(w_pix[1]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_0_s0 (
    .Q(ff_color_data[0]),
    .D(w_pix[0]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_7_s0 (
    .Q(w_color_code_graphic4567[7]),
    .D(n572_13),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_6_s0 (
    .Q(w_color_code_graphic4567[6]),
    .D(n573_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_5_s0 (
    .Q(w_color_code_graphic4567[5]),
    .D(n574_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_4_s0 (
    .Q(w_color_code_graphic4567[4]),
    .D(n575_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_3_s0 (
    .Q(w_color_code_graphic4567[3]),
    .D(n576_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_2_s0 (
    .Q(w_color_code_graphic4567[2]),
    .D(n577_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_1_s0 (
    .Q(w_color_code_graphic4567[1]),
    .D(n578_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_0_s0 (
    .Q(w_color_code_graphic4567[0]),
    .D(n579_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_5_s0 (
    .Q(w_yjk_r[5]),
    .D(w_r[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_4_s0 (
    .Q(w_yjk_r[4]),
    .D(w_r[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_3_s0 (
    .Q(w_yjk_r[3]),
    .D(w_r[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_2_s0 (
    .Q(w_yjk_r[2]),
    .D(w_r[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_1_s0 (
    .Q(w_yjk_r[1]),
    .D(w_r[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_0_s0 (
    .Q(w_yjk_r[0]),
    .D(w_r[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_5_s0 (
    .Q(w_yjk_g[5]),
    .D(w_g[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_4_s0 (
    .Q(w_yjk_g[4]),
    .D(w_g[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_3_s0 (
    .Q(w_yjk_g[3]),
    .D(w_g[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_2_s0 (
    .Q(w_yjk_g[2]),
    .D(w_g[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_1_s0 (
    .Q(w_yjk_g[1]),
    .D(w_g[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_0_s0 (
    .Q(w_yjk_g[0]),
    .D(w_g[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_5_s0 (
    .Q(w_yjk_b[5]),
    .D(w_b[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_4_s0 (
    .Q(w_yjk_b[4]),
    .D(w_b[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_3_s0 (
    .Q(w_yjk_b[3]),
    .D(w_b[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_2_s0 (
    .Q(w_yjk_b[2]),
    .D(w_b[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_1_s0 (
    .Q(w_yjk_b[1]),
    .D(w_b[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_0_s0 (
    .Q(w_yjk_b[0]),
    .D(w_b[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_en_s0 (
    .Q(w_yjk_en),
    .D(n838_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_6_s0 (
    .Q(ff_pattern_name_base_address[6]),
    .D(reg_r2_pattern_name_Z_6),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_3_s0 (
    .Q(ff_pattern_name_base_address[3]),
    .D(reg_r2_pattern_name_Z_3),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_2_s0 (
    .Q(ff_pattern_name_base_address[2]),
    .D(reg_r2_pattern_name_Z_2),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_1_s0 (
    .Q(ff_pattern_name_base_address[1]),
    .D(reg_r2_pattern_name_Z_1),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_0_s0 (
    .Q(ff_pattern_name_base_address[0]),
    .D(reg_r2_pattern_name_Z_0),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_7_s0 (
    .Q(ff_local_dot_counter_x[7]),
    .D(n990_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_6_s0 (
    .Q(ff_local_dot_counter_x[6]),
    .D(n991_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_5_s0 (
    .Q(ff_local_dot_counter_x[5]),
    .D(n992_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_4_s0 (
    .Q(ff_local_dot_counter_x[4]),
    .D(n993_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_3_s0 (
    .Q(ff_local_dot_counter_x[3]),
    .D(n994_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_2_s0 (
    .Q(ff_local_dot_counter_x[2]),
    .D(n995_18),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_1_s0 (
    .Q(ff_local_dot_counter_x[1]),
    .D(n996_19),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFE ff_fifo3_7_s0 (
    .Q(ff_fifo3[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE p_vram_address_16_s1 (
    .Q(w_vram_address_graphic4567_16),
    .D(n844_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_16_s1.INIT=1'b0;
  DFFE p_vram_address_13_s1 (
    .Q(w_vram_address_graphic4567_13),
    .D(n847_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_13_s1.INIT=1'b0;
  DFFE p_vram_address_12_s1 (
    .Q(w_vram_address_graphic4567_12),
    .D(n848_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_12_s1.INIT=1'b0;
  DFFE p_vram_address_11_s1 (
    .Q(w_vram_address_graphic4567_11),
    .D(n849_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_11_s1.INIT=1'b0;
  DFFE p_vram_address_10_s1 (
    .Q(w_vram_address_graphic4567_10),
    .D(n850_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_10_s1.INIT=1'b0;
  DFFE p_vram_address_9_s1 (
    .Q(w_vram_address_graphic4567_9),
    .D(n851_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_9_s1.INIT=1'b0;
  DFFE p_vram_address_8_s1 (
    .Q(w_vram_address_graphic4567_8),
    .D(n852_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_8_s1.INIT=1'b0;
  DFFE p_vram_address_7_s1 (
    .Q(w_vram_address_graphic4567_7),
    .D(n853_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_7_s1.INIT=1'b0;
  DFFE p_vram_address_6_s1 (
    .Q(w_vram_address_graphic4567_6),
    .D(n854_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_6_s1.INIT=1'b0;
  DFFE p_vram_address_5_s1 (
    .Q(w_vram_address_graphic4567_5),
    .D(n855_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_5_s1.INIT=1'b0;
  DFFE p_vram_address_4_s1 (
    .Q(w_vram_address_graphic4567_4),
    .D(n856_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_4_s1.INIT=1'b0;
  DFFE p_vram_address_3_s1 (
    .Q(w_vram_address_graphic4567_3),
    .D(n857_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_3_s1.INIT=1'b0;
  DFFE p_vram_address_2_s1 (
    .Q(w_vram_address_graphic4567_2),
    .D(n858_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_2_s1.INIT=1'b0;
  DFFE p_vram_address_1_s1 (
    .Q(w_vram_address_graphic4567_1),
    .D(n859_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_1_s1.INIT=1'b0;
  DFFE p_vram_address_0_s1 (
    .Q(w_vram_address_graphic4567_0),
    .D(n860_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_0_s1.INIT=1'b0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix2[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix2[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix3[0]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix3[1]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_r_yjk_6_s (
    .SUM(w_r_yjk[6]),
    .COUT(w_r_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_5_2) 
);
defparam w_r_yjk_6_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_6_s (
    .SUM(w_g_yjk[6]),
    .COUT(w_g_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_5_2) 
);
defparam w_g_yjk_6_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_pix2[0]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_pix2[1]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_pix2[2]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(w_pre_dot_counter_x[3]),
    .I1(reg_r26_h_scroll_Z[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(w_pre_dot_counter_x[4]),
    .I1(reg_r26_h_scroll_Z[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(w_pre_dot_counter_x[5]),
    .I1(reg_r26_h_scroll_Z[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(w_pre_dot_counter_x[6]),
    .I1(reg_r26_h_scroll_Z[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(w_pre_dot_counter_x[7]),
    .I1(reg_r26_h_scroll_Z[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(w_pix[3]),
    .I1(w_pix[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(w_pix[4]),
    .I1(w_pix[6]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(w_pix[5]),
    .I1(w_pix[7]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(w_pix[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(w_pix[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjkp_0_s (
    .SUM(w_b_yjkp[0]),
    .COUT(w_b_yjkp_0_3),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjkp_0_s.ALU_MODE=1;
  ALU n703_s (
    .SUM(n703_2),
    .COUT(n703_3),
    .I0(w_pix[4]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjkp_0_3) 
);
defparam n703_s.ALU_MODE=1;
  ALU n702_s (
    .SUM(n702_2),
    .COUT(n702_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n702_s.ALU_MODE=1;
  ALU n701_s (
    .SUM(n701_2),
    .COUT(n701_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n701_s.ALU_MODE=1;
  ALU n700_s (
    .SUM(n700_2),
    .COUT(n700_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n701_3) 
);
defparam n700_s.ALU_MODE=1;
  ALU n699_s (
    .SUM(n699_2),
    .COUT(n699_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n700_3) 
);
defparam n699_s.ALU_MODE=1;
  ALU n698_s (
    .SUM(n698_2),
    .COUT(n698_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n699_3) 
);
defparam n698_s.ALU_MODE=1;
  ALU n697_s (
    .SUM(n697_2),
    .COUT(n697_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n698_3) 
);
defparam n697_s.ALU_MODE=1;
  ALU n696_s (
    .SUM(n696_2),
    .COUT(n696_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n697_3) 
);
defparam n696_s.ALU_MODE=1;
  vdp_ram_256byte u_fifo_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_we(w_ram_we),
    .w_fifo_address(w_fifo_address[7:0]),
    .w_fifo_wdata(w_fifo_wdata[7:0]),
    .n13_5(n13_5),
    .w_fifo_rdata(w_fifo_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic4567 */
module vdp_spinforam (
  w_video_clk,
  w_vdp_enable,
  ff_info_ic,
  ff_info_cc,
  ff_info_ram_we,
  w_info_address,
  ff_info_color,
  ff_info_pattern,
  ff_info_x,
  w_info_rdata_Z,
  w_info_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input ff_info_ic;
input ff_info_cc;
input ff_info_ram_we;
input [2:0] w_info_address;
input [3:0] ff_info_color;
input [15:0] ff_info_pattern;
input [8:0] ff_info_x;
output [0:0] w_info_rdata_Z;
output [30:1] w_info_rdata;
wire n6_6;
wire [2:0] ff_address;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT2 n6_s1 (
    .F(n6_6),
    .I0(w_vdp_enable),
    .I1(ff_info_ram_we) 
);
defparam n6_s1.INIT=4'h8;
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_info_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_info_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_info_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  RAM16SDP4 ff_memory_ff_memory_0_0_s (
    .DO({w_info_rdata[3:1],w_info_rdata_Z[0]}),
    .DI({ff_info_color[1:0],ff_info_cc,ff_info_ic}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_1_s (
    .DO(w_info_rdata[7:4]),
    .DI({ff_info_pattern[1:0],ff_info_color[3:2]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_2_s (
    .DO(w_info_rdata[11:8]),
    .DI(ff_info_pattern[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_3_s (
    .DO(w_info_rdata[15:12]),
    .DI(ff_info_pattern[9:6]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_4_s (
    .DO(w_info_rdata[19:16]),
    .DI(ff_info_pattern[13:10]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_5_s (
    .DO(w_info_rdata[23:20]),
    .DI({ff_info_x[1:0],ff_info_pattern[15:14]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_6_s (
    .DO(w_info_rdata[27:24]),
    .DI(ff_info_x[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_7_s (
    .DO({DO[3],w_info_rdata[30:28]}),
    .DI({GND,ff_info_x[8:6]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_spinforam */
module vdp_ram_256byte_0 (
  w_video_clk,
  w_vdp_enable,
  w_ram_even_we,
  n13_5,
  w_line_buf_wdata_even_7_5,
  w_line_buf_address_even,
  ff_line_buf_draw_color,
  w_line_buf_rdata_even
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_even_we;
input n13_5;
input w_line_buf_wdata_even_7_5;
input [7:0] w_line_buf_address_even;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_even;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_even[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_even[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_even[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_even[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_even[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_even[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_even[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_even_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_even[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_even[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_0 */
module vdp_ram_256byte_1 (
  w_video_clk,
  w_vdp_enable,
  w_ram_odd_we,
  n13_5,
  w_line_buf_wdata_odd_7_4,
  w_line_buf_address_odd,
  ff_line_buf_draw_color,
  w_line_buf_rdata_odd
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_odd_we;
input n13_5;
input w_line_buf_wdata_odd_7_4;
input [7:0] w_line_buf_address_odd;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_odd;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_odd[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_odd[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_odd[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_odd[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_odd[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_odd[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_odd[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_odd_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_odd[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_odd[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_1 */
module vdp_sprite (
  w_video_clk,
  n36_6,
  n519_4,
  w_vram_data_3_8,
  w_vram_data_4_7,
  w_vram_data_7_6,
  n1018_6,
  n494_25,
  n1017_4,
  ff_bwindow_y,
  reg_r1_sp_size_Z,
  w_vdp_enable,
  n166_7,
  reg_r1_sp_zoom_Z,
  slot_reset_n_d,
  n100_6,
  n1170_2,
  n1171_2,
  n1169_2,
  n1168_2,
  n1167_2,
  n1166_2,
  n1165_2,
  n1164_2,
  n1011_8,
  reg_r8_sp_off_Z,
  n100_9,
  n100_8,
  reg_r8_col0_on_Z,
  ff_pattern_generator_7_9,
  n553_6,
  n569_5,
  n537_6,
  n13_5,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  ff_rdata,
  w_vram_data_Z,
  w_dot_state,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_x_0,
  w_pre_dot_counter_x_1,
  w_pre_dot_counter_x_2,
  w_pre_dot_counter_x_3,
  w_pre_dot_counter_x_4,
  w_pre_dot_counter_x_8,
  reg_r27_h_scroll_Z,
  w_eight_dot_state,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  ff_dram_address,
  w_sp_vram_accessing,
  w_sp_color_code_en,
  n1185_25,
  n1920_7,
  n1551_10,
  n251_26,
  n1561_6,
  n1582_6,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  w_sp_color_code,
  ff_main_state
)
;
input w_video_clk;
input n36_6;
input n519_4;
input w_vram_data_3_8;
input w_vram_data_4_7;
input w_vram_data_7_6;
input n1018_6;
input n494_25;
input n1017_4;
input ff_bwindow_y;
input reg_r1_sp_size_Z;
input w_vdp_enable;
input n166_7;
input reg_r1_sp_zoom_Z;
input slot_reset_n_d;
input n100_6;
input n1170_2;
input n1171_2;
input n1169_2;
input n1168_2;
input n1167_2;
input n1166_2;
input n1165_2;
input n1164_2;
input n1011_8;
input reg_r8_sp_off_Z;
input n100_9;
input n100_8;
input reg_r8_col0_on_Z;
input ff_pattern_generator_7_9;
input n553_6;
input n569_5;
input n537_6;
input n13_5;
input reg_r6_sp_gen_addr_Z_0;
input reg_r6_sp_gen_addr_Z_1;
input reg_r6_sp_gen_addr_Z_2;
input reg_r6_sp_gen_addr_Z_3;
input reg_r6_sp_gen_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_0;
input reg_r11r5_sp_atr_addr_Z_1;
input reg_r11r5_sp_atr_addr_Z_2;
input reg_r11r5_sp_atr_addr_Z_3;
input reg_r11r5_sp_atr_addr_Z_4;
input reg_r11r5_sp_atr_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_6;
input reg_r11r5_sp_atr_addr_Z_7;
input reg_r11r5_sp_atr_addr_Z_9;
input [7:0] ff_rdata;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [0:0] w_pre_dot_counter_yp;
input w_pre_dot_counter_x_0;
input w_pre_dot_counter_x_1;
input w_pre_dot_counter_x_2;
input w_pre_dot_counter_x_3;
input w_pre_dot_counter_x_4;
input w_pre_dot_counter_x_8;
input [2:0] reg_r27_h_scroll_Z;
input [2:0] w_eight_dot_state;
input [3:2] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
input [16:16] ff_dram_address;
output w_sp_vram_accessing;
output w_sp_color_code_en;
output n1185_25;
output n1920_7;
output n1551_10;
output n251_26;
output n1561_6;
output n1582_6;
output ff_y_test_address_2;
output ff_y_test_address_3;
output ff_y_test_address_4;
output ff_y_test_address_5;
output ff_y_test_address_6;
output ff_y_test_address_7;
output ff_y_test_address_8;
output ff_y_test_address_9;
output ff_y_test_address_10;
output ff_y_test_address_11;
output ff_y_test_address_12;
output ff_y_test_address_13;
output ff_y_test_address_14;
output ff_y_test_address_16;
output ff_preread_address_0;
output ff_preread_address_1;
output ff_preread_address_2;
output ff_preread_address_3;
output ff_preread_address_4;
output ff_preread_address_5;
output ff_preread_address_6;
output ff_preread_address_7;
output ff_preread_address_8;
output ff_preread_address_9;
output ff_preread_address_10;
output ff_preread_address_11;
output ff_preread_address_12;
output ff_preread_address_13;
output ff_preread_address_14;
output ff_preread_address_16;
output [3:0] w_sp_color_code;
output [1:0] ff_main_state;
wire w_read_pattern_address_3_2;
wire n1655_10;
wire n1655_11;
wire n1655_12;
wire n1655_13;
wire n1656_10;
wire n1656_11;
wire n1656_12;
wire n1656_13;
wire n1657_10;
wire n1657_11;
wire n1657_12;
wire n1657_13;
wire n1658_10;
wire n1658_11;
wire n1658_12;
wire n1658_13;
wire n1659_10;
wire n1659_11;
wire n1659_12;
wire n1659_13;
wire w_ram_even_we;
wire w_ram_odd_we;
wire n2917_3;
wire n1280_3;
wire n1281_3;
wire n1282_3;
wire n1283_3;
wire n1693_3;
wire n1694_3;
wire n1695_3;
wire n1696_3;
wire n1697_3;
wire n1698_3;
wire n1699_3;
wire n1700_3;
wire n1701_3;
wire n1702_3;
wire n1703_3;
wire n1704_3;
wire n1705_3;
wire n1706_3;
wire n1707_3;
wire n1735_3;
wire n1736_3;
wire n1737_3;
wire n1738_3;
wire n1739_3;
wire n1740_3;
wire n1741_3;
wire n1742_3;
wire n1743_3;
wire n1745_3;
wire n1746_3;
wire n1747_3;
wire n1816_3;
wire n1817_3;
wire n1818_3;
wire n1819_4;
wire n1820_4;
wire n1821_4;
wire n1822_4;
wire n2432_4;
wire n2447_3;
wire n2448_3;
wire n2449_4;
wire n3147_3;
wire n3159_3;
wire n3167_3;
wire n3177_3;
wire n3187_3;
wire n3197_3;
wire n3207_3;
wire n3217_3;
wire n1170_13;
wire n1170_15;
wire n1172_13;
wire n1173_13;
wire n1174_13;
wire n1175_13;
wire n1176_13;
wire n1178_15;
wire n1179_15;
wire n1180_15;
wire n1181_15;
wire n1182_15;
wire n1184_15;
wire n1185_23;
wire n1186_23;
wire n1370_14;
wire n1371_14;
wire n354_4;
wire n1293_5;
wire n1920_4;
wire w_line_buf_wdata_even_7_5;
wire w_line_buf_wdata_odd_7_4;
wire sp_vram_accessing_4;
wire ff_y_test_en_6;
wire ff_y_test_sp_num_4_6;
wire ff_preread_address_16_6;
wire ff_prepare_plane_num_4_5;
wire ff_info_x_8_6;
wire ff_info_pattern_15_6;
wire ff_info_pattern_7_6;
wire ff_line_buf_draw_we_6;
wire ff_sp_predraw_end_6;
wire ff_draw_pattern_15_6;
wire ff_line_buf_draw_color_3_5;
wire ff_predraw_local_plane_num_2_6;
wire ff_window_x_6;
wire ff_line_buf_disp_we_6;
wire n1653_7;
wire n1652_5;
wire n285_8;
wire n284_8;
wire n283_8;
wire n282_8;
wire n281_8;
wire n280_8;
wire n279_6;
wire n1708_6;
wire n595_7;
wire n594_7;
wire n593_7;
wire n545_8;
wire n544_7;
wire n543_7;
wire n542_7;
wire n541_7;
wire n509_6;
wire n1369_18;
wire n420_12;
wire n2525_6;
wire n2524_6;
wire n2523_6;
wire n2522_6;
wire n2521_6;
wire n2446_7;
wire n2445_7;
wire n2444_7;
wire n2443_7;
wire n2442_7;
wire n1927_7;
wire n1362_11;
wire n1815_6;
wire n1919_7;
wire ff_info_ram_we_7;
wire n1177_16;
wire n1177_18;
wire n1903_4;
wire n1902_4;
wire w_read_color_address_9_5;
wire n1693_4;
wire n1735_4;
wire n1736_4;
wire n1737_4;
wire n1738_4;
wire n1739_4;
wire n1740_4;
wire n1741_4;
wire n1816_4;
wire n1819_5;
wire n1819_6;
wire n1820_5;
wire n1821_5;
wire n1822_5;
wire n2432_5;
wire n2447_4;
wire n1182_17;
wire n1185_24;
wire n1370_15;
wire n1551_5;
wire sp_vram_accessing_5;
wire ff_y_test_en_7;
wire ff_y_test_en_8;
wire ff_y_test_sp_num_4_7;
wire ff_y_test_sp_num_4_8;
wire ff_y_test_listup_addr_3_7;
wire ff_prepare_end_7;
wire ff_info_pattern_15_7;
wire ff_line_buf_draw_we_7;
wire ff_sp_predraw_end_7;
wire ff_window_x_7;
wire n282_9;
wire n279_7;
wire n593_8;
wire n542_8;
wire n420_13;
wire n2443_8;
wire n1815_7;
wire ff_info_ram_we_8;
wire n1693_5;
wire sp_vram_accessing_6;
wire ff_y_test_en_10;
wire ff_y_test_en_11;
wire ff_y_test_en_12;
wire ff_y_test_en_13;
wire ff_prepare_end_8;
wire ff_line_buf_draw_we_9;
wire ff_y_test_en_14;
wire ff_line_buf_draw_we_10;
wire n1924_9;
wire n1925_9;
wire n1926_9;
wire n2445_10;
wire n1185_28;
wire ff_line_buf_draw_color_7_9;
wire n1551_8;
wire n1184_18;
wire n1182_19;
wire n1181_18;
wire n1180_18;
wire n1179_18;
wire n1178_20;
wire n1183_17;
wire n1359_12;
wire ff_y_test_en_16;
wire n1385_18;
wire n1384_18;
wire n1383_18;
wire n1382_18;
wire n1381_18;
wire n1380_18;
wire n1372_16;
wire n1294_5;
wire n1379_18;
wire n1378_18;
wire n1360_14;
wire n3320_10;
wire n1361_13;
wire ff_prepare_end_10;
wire n1664_5;
wire n1663_5;
wire n1662_5;
wire n1661_5;
wire n1660_5;
wire ff_line_buf_draw_we_12;
wire n2132_7;
wire n2128_7;
wire n2092_6;
wire ff_main_state_1_14;
wire n252_24;
wire n252_26;
wire ff_y_test_listup_addr_3_9;
wire ff_info_pattern_15_11;
wire n596_15;
wire n1386_19;
wire n1387_18;
wire n1388_18;
wire n1389_18;
wire n1390_18;
wire n1391_18;
wire n1392_18;
wire n1393_18;
wire n3187_6;
wire n3147_7;
wire n1590_6;
wire n251_28;
wire n2249_7;
wire ff_y_test_en;
wire ff_info_ram_we;
wire ff_prepare_end;
wire ff_info_cc;
wire ff_info_ic;
wire ff_line_buf_draw_we;
wire ff_sp_predraw_end;
wire \u_drawing_to_line_buffer.ff_cc0_found ;
wire ff_window_x;
wire ff_line_buf_disp_we;
wire ff_sp_en;
wire n1327_9_SUM;
wire n1327_12;
wire n1327_10_SUM;
wire n1327_14;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n1759_1_SUM;
wire n1759_3;
wire n1760_1_SUM;
wire n1760_3;
wire n1761_1_SUM;
wire n1761_3;
wire n1183_15;
wire n1655_15;
wire n1655_17;
wire n1656_15;
wire n1656_17;
wire n1657_15;
wire n1657_17;
wire n1658_15;
wire n1658_17;
wire n1659_15;
wire n1659_17;
wire n1655_19;
wire n1656_19;
wire n1657_19;
wire n1658_19;
wire n1659_19;
wire n1177_14;
wire n286_11;
wire n1904_6;
wire [7:0] w_line_buf_address_even;
wire [7:0] w_line_buf_address_odd;
wire [6:4] w_line_buf_draw_data;
wire [9:9] w_read_color_address;
wire [2:0] w_info_address;
wire [7:0] ff_cur_y;
wire [5:0] ff_pattern_gen_base_address;
wire [9:0] ff_attribute_base_address;
wire [4:0] ff_y_test_sp_num;
wire [3:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [4:0] \ff_render_planes[4] ;
wire [4:0] \ff_render_planes[5] ;
wire [4:0] \ff_render_planes[6] ;
wire [4:0] \ff_render_planes[7] ;
wire [2:0] ff_prepare_local_plane_num;
wire [3:0] ff_info_color;
wire [8:0] ff_info_x;
wire [15:0] ff_info_pattern;
wire [7:0] ff_prepare_pattern_num;
wire [3:0] ff_prepare_line_num;
wire [4:0] ff_prepare_plane_num;
wire [15:0] ff_draw_pattern;
wire [7:0] ff_line_buf_draw_color;
wire [7:0] ff_line_buf_draw_x;
wire [3:0] ff_draw_color;
wire [2:0] \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num ;
wire [2:0] ff_predraw_local_plane_num;
wire [8:0] ff_draw_x;
wire [7:0] ff_line_buf_disp_x;
wire [7:0] w_listup_y;
wire [0:0] w_info_rdata_Z;
wire [30:1] w_info_rdata;
wire [7:0] w_line_buf_rdata_even;
wire [7:0] w_line_buf_rdata_odd;
wire VCC;
wire GND;
  LUT3 n1183_s13 (
    .F(w_read_pattern_address_3_2),
    .I0(ff_prepare_pattern_num[0]),
    .I1(ff_prepare_line_num[3]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1183_s13.INIT=8'hCA;
  LUT3 n1655_s16 (
    .F(n1655_10),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s16.INIT=8'hCA;
  LUT3 n1655_s17 (
    .F(n1655_11),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s17.INIT=8'hCA;
  LUT3 n1655_s18 (
    .F(n1655_12),
    .I0(\ff_render_planes[5] [4]),
    .I1(\ff_render_planes[4] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s18.INIT=8'hCA;
  LUT3 n1655_s19 (
    .F(n1655_13),
    .I0(\ff_render_planes[7] [4]),
    .I1(\ff_render_planes[6] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s19.INIT=8'hCA;
  LUT3 n1656_s16 (
    .F(n1656_10),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s16.INIT=8'hCA;
  LUT3 n1656_s17 (
    .F(n1656_11),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s17.INIT=8'hCA;
  LUT3 n1656_s18 (
    .F(n1656_12),
    .I0(\ff_render_planes[5] [3]),
    .I1(\ff_render_planes[4] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s18.INIT=8'hCA;
  LUT3 n1656_s19 (
    .F(n1656_13),
    .I0(\ff_render_planes[7] [3]),
    .I1(\ff_render_planes[6] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s19.INIT=8'hCA;
  LUT3 n1657_s16 (
    .F(n1657_10),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s16.INIT=8'hCA;
  LUT3 n1657_s17 (
    .F(n1657_11),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s17.INIT=8'hCA;
  LUT3 n1657_s18 (
    .F(n1657_12),
    .I0(\ff_render_planes[5] [2]),
    .I1(\ff_render_planes[4] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s18.INIT=8'hCA;
  LUT3 n1657_s19 (
    .F(n1657_13),
    .I0(\ff_render_planes[7] [2]),
    .I1(\ff_render_planes[6] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s19.INIT=8'hCA;
  LUT3 n1658_s16 (
    .F(n1658_10),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s16.INIT=8'hCA;
  LUT3 n1658_s17 (
    .F(n1658_11),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s17.INIT=8'hCA;
  LUT3 n1658_s18 (
    .F(n1658_12),
    .I0(\ff_render_planes[5] [1]),
    .I1(\ff_render_planes[4] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s18.INIT=8'hCA;
  LUT3 n1658_s19 (
    .F(n1658_13),
    .I0(\ff_render_planes[7] [1]),
    .I1(\ff_render_planes[6] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s19.INIT=8'hCA;
  LUT3 n1659_s16 (
    .F(n1659_10),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s16.INIT=8'hCA;
  LUT3 n1659_s17 (
    .F(n1659_11),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s17.INIT=8'hCA;
  LUT3 n1659_s18 (
    .F(n1659_12),
    .I0(\ff_render_planes[5] [0]),
    .I1(\ff_render_planes[4] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s18.INIT=8'hCA;
  LUT3 n1659_s19 (
    .F(n1659_13),
    .I0(\ff_render_planes[7] [0]),
    .I1(\ff_render_planes[6] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s19.INIT=8'hCA;
  LUT3 w_line_buf_address_even_7_s0 (
    .F(w_line_buf_address_even[7]),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_draw_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_6_s0 (
    .F(w_line_buf_address_even[6]),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_draw_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_5_s0 (
    .F(w_line_buf_address_even[5]),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_draw_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_4_s0 (
    .F(w_line_buf_address_even[4]),
    .I0(ff_line_buf_disp_x[4]),
    .I1(ff_line_buf_draw_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_3_s0 (
    .F(w_line_buf_address_even[3]),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_draw_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_2_s0 (
    .F(w_line_buf_address_even[2]),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_draw_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_1_s0 (
    .F(w_line_buf_address_even[1]),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_draw_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_0_s0 (
    .F(w_line_buf_address_even[0]),
    .I0(ff_line_buf_disp_x[0]),
    .I1(ff_line_buf_draw_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_0_s0.INIT=8'hCA;
  LUT4 w_ram_even_we_s0 (
    .F(w_ram_even_we),
    .I0(ff_line_buf_disp_we),
    .I1(ff_line_buf_draw_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_even_we_s0.INIT=16'hCA00;
  LUT3 w_line_buf_address_odd_7_s0 (
    .F(w_line_buf_address_odd[7]),
    .I0(ff_line_buf_draw_x[7]),
    .I1(ff_line_buf_disp_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_6_s0 (
    .F(w_line_buf_address_odd[6]),
    .I0(ff_line_buf_draw_x[6]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_5_s0 (
    .F(w_line_buf_address_odd[5]),
    .I0(ff_line_buf_draw_x[5]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_4_s0 (
    .F(w_line_buf_address_odd[4]),
    .I0(ff_line_buf_draw_x[4]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_3_s0 (
    .F(w_line_buf_address_odd[3]),
    .I0(ff_line_buf_draw_x[3]),
    .I1(ff_line_buf_disp_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_2_s0 (
    .F(w_line_buf_address_odd[2]),
    .I0(ff_line_buf_draw_x[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_1_s0 (
    .F(w_line_buf_address_odd[1]),
    .I0(ff_line_buf_draw_x[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_0_s0 (
    .F(w_line_buf_address_odd[0]),
    .I0(ff_line_buf_draw_x[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_0_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_6_s0 (
    .F(w_line_buf_draw_data[6]),
    .I0(w_line_buf_rdata_odd[6]),
    .I1(w_line_buf_rdata_even[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_5_s0 (
    .F(w_line_buf_draw_data[5]),
    .I0(w_line_buf_rdata_odd[5]),
    .I1(w_line_buf_rdata_even[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_4_s0 (
    .F(w_line_buf_draw_data[4]),
    .I0(w_line_buf_rdata_odd[4]),
    .I1(w_line_buf_rdata_even[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_4_s0.INIT=8'hCA;
  LUT4 w_ram_odd_we_s0 (
    .F(w_ram_odd_we),
    .I0(ff_line_buf_draw_we),
    .I1(ff_line_buf_disp_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_odd_we_s0.INIT=16'hCA00;
  LUT4 n2917_s0 (
    .F(n2917_3),
    .I0(w_pre_dot_counter_x_4),
    .I1(w_pre_dot_counter_x_8),
    .I2(n166_7),
    .I3(n1017_4) 
);
defparam n2917_s0.INIT=16'h1000;
  LUT2 n1177_s15 (
    .F(w_read_color_address[9]),
    .I0(ff_attribute_base_address[2]),
    .I1(w_read_color_address_9_5) 
);
defparam n1177_s15.INIT=4'h6;
  LUT3 n1280_s0 (
    .F(n1280_3),
    .I0(w_listup_y[4]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1280_s0.INIT=8'hAC;
  LUT3 n1281_s0 (
    .F(n1281_3),
    .I0(w_listup_y[2]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1281_s0.INIT=8'hCA;
  LUT3 n1282_s0 (
    .F(n1282_3),
    .I0(w_listup_y[1]),
    .I1(w_listup_y[2]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1282_s0.INIT=8'hCA;
  LUT3 n1283_s0 (
    .F(n1283_3),
    .I0(w_listup_y[0]),
    .I1(w_listup_y[1]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1283_s0.INIT=8'hCA;
  LUT3 n1693_s0 (
    .F(n1693_3),
    .I0(w_info_rdata[21]),
    .I1(ff_draw_pattern[14]),
    .I2(n1693_4) 
);
defparam n1693_s0.INIT=8'hAC;
  LUT3 n1694_s0 (
    .F(n1694_3),
    .I0(w_info_rdata[20]),
    .I1(ff_draw_pattern[13]),
    .I2(n1693_4) 
);
defparam n1694_s0.INIT=8'hAC;
  LUT3 n1695_s0 (
    .F(n1695_3),
    .I0(w_info_rdata[19]),
    .I1(ff_draw_pattern[12]),
    .I2(n1693_4) 
);
defparam n1695_s0.INIT=8'hAC;
  LUT3 n1696_s0 (
    .F(n1696_3),
    .I0(w_info_rdata[18]),
    .I1(ff_draw_pattern[11]),
    .I2(n1693_4) 
);
defparam n1696_s0.INIT=8'hAC;
  LUT3 n1697_s0 (
    .F(n1697_3),
    .I0(w_info_rdata[17]),
    .I1(ff_draw_pattern[10]),
    .I2(n1693_4) 
);
defparam n1697_s0.INIT=8'hAC;
  LUT3 n1698_s0 (
    .F(n1698_3),
    .I0(w_info_rdata[16]),
    .I1(ff_draw_pattern[9]),
    .I2(n1693_4) 
);
defparam n1698_s0.INIT=8'hAC;
  LUT3 n1699_s0 (
    .F(n1699_3),
    .I0(w_info_rdata[15]),
    .I1(ff_draw_pattern[8]),
    .I2(n1693_4) 
);
defparam n1699_s0.INIT=8'hAC;
  LUT3 n1700_s0 (
    .F(n1700_3),
    .I0(w_info_rdata[14]),
    .I1(ff_draw_pattern[7]),
    .I2(n1693_4) 
);
defparam n1700_s0.INIT=8'hAC;
  LUT3 n1701_s0 (
    .F(n1701_3),
    .I0(w_info_rdata[13]),
    .I1(ff_draw_pattern[6]),
    .I2(n1693_4) 
);
defparam n1701_s0.INIT=8'hAC;
  LUT3 n1702_s0 (
    .F(n1702_3),
    .I0(w_info_rdata[12]),
    .I1(ff_draw_pattern[5]),
    .I2(n1693_4) 
);
defparam n1702_s0.INIT=8'hAC;
  LUT3 n1703_s0 (
    .F(n1703_3),
    .I0(w_info_rdata[11]),
    .I1(ff_draw_pattern[4]),
    .I2(n1693_4) 
);
defparam n1703_s0.INIT=8'hAC;
  LUT3 n1704_s0 (
    .F(n1704_3),
    .I0(w_info_rdata[10]),
    .I1(ff_draw_pattern[3]),
    .I2(n1693_4) 
);
defparam n1704_s0.INIT=8'hAC;
  LUT3 n1705_s0 (
    .F(n1705_3),
    .I0(w_info_rdata[9]),
    .I1(ff_draw_pattern[2]),
    .I2(n1693_4) 
);
defparam n1705_s0.INIT=8'hAC;
  LUT3 n1706_s0 (
    .F(n1706_3),
    .I0(w_info_rdata[8]),
    .I1(ff_draw_pattern[1]),
    .I2(n1693_4) 
);
defparam n1706_s0.INIT=8'hAC;
  LUT3 n1707_s0 (
    .F(n1707_3),
    .I0(w_info_rdata[7]),
    .I1(ff_draw_pattern[0]),
    .I2(n1693_4) 
);
defparam n1707_s0.INIT=8'hAC;
  LUT4 n1735_s0 (
    .F(n1735_3),
    .I0(w_info_rdata[30]),
    .I1(n1735_4),
    .I2(ff_draw_x[8]),
    .I3(n1693_4) 
);
defparam n1735_s0.INIT=16'hAA3C;
  LUT4 n1736_s0 (
    .F(n1736_3),
    .I0(w_info_rdata[29]),
    .I1(ff_draw_x[7]),
    .I2(n1736_4),
    .I3(n1693_4) 
);
defparam n1736_s0.INIT=16'hAA3C;
  LUT4 n1737_s0 (
    .F(n1737_3),
    .I0(w_info_rdata[28]),
    .I1(n1737_4),
    .I2(ff_draw_x[6]),
    .I3(n1693_4) 
);
defparam n1737_s0.INIT=16'hAA3C;
  LUT4 n1738_s0 (
    .F(n1738_3),
    .I0(w_info_rdata[27]),
    .I1(n1738_4),
    .I2(ff_draw_x[5]),
    .I3(n1693_4) 
);
defparam n1738_s0.INIT=16'hAA3C;
  LUT4 n1739_s0 (
    .F(n1739_3),
    .I0(w_info_rdata[26]),
    .I1(ff_draw_x[4]),
    .I2(n1739_4),
    .I3(n1693_4) 
);
defparam n1739_s0.INIT=16'hAA3C;
  LUT4 n1740_s0 (
    .F(n1740_3),
    .I0(w_info_rdata[25]),
    .I1(n1740_4),
    .I2(ff_draw_x[3]),
    .I3(n1693_4) 
);
defparam n1740_s0.INIT=16'hAA3C;
  LUT4 n1741_s0 (
    .F(n1741_3),
    .I0(w_info_rdata[24]),
    .I1(n1741_4),
    .I2(ff_draw_x[2]),
    .I3(n1693_4) 
);
defparam n1741_s0.INIT=16'hAA3C;
  LUT4 n1742_s0 (
    .F(n1742_3),
    .I0(w_info_rdata[23]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(n1693_4) 
);
defparam n1742_s0.INIT=16'hAA3C;
  LUT3 n1743_s0 (
    .F(n1743_3),
    .I0(w_info_rdata[22]),
    .I1(ff_draw_x[0]),
    .I2(n1693_4) 
);
defparam n1743_s0.INIT=8'hA3;
  LUT3 n1745_s0 (
    .F(n1745_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_info_rdata[1]) 
);
defparam n1745_s0.INIT=8'hAC;
  LUT3 n1746_s0 (
    .F(n1746_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(w_info_rdata[1]) 
);
defparam n1746_s0.INIT=8'hAC;
  LUT3 n1747_s0 (
    .F(n1747_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(w_info_rdata[1]) 
);
defparam n1747_s0.INIT=8'hAC;
  LUT3 n1816_s0 (
    .F(n1816_3),
    .I0(n1745_3),
    .I1(w_line_buf_draw_data[6]),
    .I2(n1816_4) 
);
defparam n1816_s0.INIT=8'hAC;
  LUT3 n1817_s0 (
    .F(n1817_3),
    .I0(n1746_3),
    .I1(w_line_buf_draw_data[5]),
    .I2(n1816_4) 
);
defparam n1817_s0.INIT=8'hAC;
  LUT3 n1818_s0 (
    .F(n1818_3),
    .I0(n1747_3),
    .I1(w_line_buf_draw_data[4]),
    .I2(n1816_4) 
);
defparam n1818_s0.INIT=8'hAC;
  LUT4 n1819_s1 (
    .F(n1819_4),
    .I0(ff_draw_color[3]),
    .I1(n1819_5),
    .I2(n1816_4),
    .I3(n1819_6) 
);
defparam n1819_s1.INIT=16'h222F;
  LUT4 n1820_s1 (
    .F(n1820_4),
    .I0(ff_draw_color[2]),
    .I1(n1819_5),
    .I2(n1816_4),
    .I3(n1820_5) 
);
defparam n1820_s1.INIT=16'h222F;
  LUT4 n1821_s1 (
    .F(n1821_4),
    .I0(ff_draw_color[1]),
    .I1(n1819_5),
    .I2(n1816_4),
    .I3(n1821_5) 
);
defparam n1821_s1.INIT=16'h222F;
  LUT4 n1822_s1 (
    .F(n1822_4),
    .I0(ff_draw_color[0]),
    .I1(n1819_5),
    .I2(n1816_4),
    .I3(n1822_5) 
);
defparam n1822_s1.INIT=16'h222F;
  LUT3 n2432_s1 (
    .F(n2432_4),
    .I0(w_pre_dot_counter_x_4),
    .I1(w_pre_dot_counter_x_8),
    .I2(n2432_5) 
);
defparam n2432_s1.INIT=8'h10;
  LUT4 n2447_s0 (
    .F(n2447_3),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(n2447_4),
    .I3(n2432_4) 
);
defparam n2447_s0.INIT=16'hAA3C;
  LUT4 n2448_s0 (
    .F(n2448_3),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]),
    .I3(n2432_4) 
);
defparam n2448_s0.INIT=16'hAA3C;
  LUT3 n2449_s1 (
    .F(n2449_4),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(n2432_4) 
);
defparam n2449_s1.INIT=8'hA3;
  LUT3 n3147_s0 (
    .F(n3147_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_7) 
);
defparam n3147_s0.INIT=8'h10;
  LUT3 n3159_s0 (
    .F(n3159_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_7) 
);
defparam n3159_s0.INIT=8'h40;
  LUT3 n3167_s0 (
    .F(n3167_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3147_7) 
);
defparam n3167_s0.INIT=8'h40;
  LUT3 n3177_s0 (
    .F(n3177_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_7) 
);
defparam n3177_s0.INIT=8'h80;
  LUT3 n3187_s0 (
    .F(n3187_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3187_6) 
);
defparam n3187_s0.INIT=8'h10;
  LUT3 n3197_s0 (
    .F(n3197_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3187_6) 
);
defparam n3197_s0.INIT=8'h40;
  LUT3 n3207_s0 (
    .F(n3207_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3187_6) 
);
defparam n3207_s0.INIT=8'h40;
  LUT3 n3217_s0 (
    .F(n3217_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3187_6) 
);
defparam n3217_s0.INIT=8'h80;
  LUT3 n1170_s9 (
    .F(n1170_13),
    .I0(ff_attribute_base_address[9]),
    .I1(ff_pattern_gen_base_address[5]),
    .I2(n1170_15) 
);
defparam n1170_s9.INIT=8'hAC;
  LUT3 n1170_s10 (
    .F(n1170_15),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n1170_s10.INIT=8'hD3;
  LUT3 n1172_s9 (
    .F(n1172_13),
    .I0(ff_attribute_base_address[7]),
    .I1(ff_pattern_gen_base_address[3]),
    .I2(n1170_15) 
);
defparam n1172_s9.INIT=8'hAC;
  LUT3 n1173_s9 (
    .F(n1173_13),
    .I0(ff_attribute_base_address[6]),
    .I1(ff_pattern_gen_base_address[2]),
    .I2(n1170_15) 
);
defparam n1173_s9.INIT=8'hAC;
  LUT3 n1174_s9 (
    .F(n1174_13),
    .I0(ff_attribute_base_address[5]),
    .I1(ff_pattern_gen_base_address[1]),
    .I2(n1170_15) 
);
defparam n1174_s9.INIT=8'hAC;
  LUT3 n1175_s9 (
    .F(n1175_13),
    .I0(ff_attribute_base_address[4]),
    .I1(ff_pattern_gen_base_address[0]),
    .I2(n1170_15) 
);
defparam n1175_s9.INIT=8'hAC;
  LUT3 n1176_s9 (
    .F(n1176_13),
    .I0(ff_attribute_base_address[3]),
    .I1(ff_prepare_pattern_num[7]),
    .I2(n1170_15) 
);
defparam n1176_s9.INIT=8'hAC;
  LUT3 n1178_s11 (
    .F(n1178_15),
    .I0(ff_prepare_pattern_num[5]),
    .I1(n1178_20),
    .I2(n1170_15) 
);
defparam n1178_s11.INIT=8'h3A;
  LUT3 n1179_s11 (
    .F(n1179_15),
    .I0(ff_prepare_pattern_num[4]),
    .I1(n1179_18),
    .I2(n1170_15) 
);
defparam n1179_s11.INIT=8'h3A;
  LUT3 n1180_s11 (
    .F(n1180_15),
    .I0(ff_prepare_pattern_num[3]),
    .I1(n1180_18),
    .I2(n1170_15) 
);
defparam n1180_s11.INIT=8'h3A;
  LUT3 n1181_s11 (
    .F(n1181_15),
    .I0(ff_prepare_pattern_num[2]),
    .I1(n1181_18),
    .I2(n1170_15) 
);
defparam n1181_s11.INIT=8'h3A;
  LUT3 n1182_s11 (
    .F(n1182_15),
    .I0(n1182_19),
    .I1(n1182_17),
    .I2(n1170_15) 
);
defparam n1182_s11.INIT=8'h53;
  LUT3 n1184_s11 (
    .F(n1184_15),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_line_num[2]),
    .I2(n1184_18) 
);
defparam n1184_s11.INIT=8'hCA;
  LUT4 n1185_s13 (
    .F(n1185_23),
    .I0(n1185_24),
    .I1(ff_prepare_line_num[1]),
    .I2(n1185_25),
    .I3(n1185_28) 
);
defparam n1185_s13.INIT=16'hFF0E;
  LUT4 n1186_s13 (
    .F(n1186_23),
    .I0(ff_prepare_line_num[0]),
    .I1(n1185_25),
    .I2(n1185_24),
    .I3(n1185_28) 
);
defparam n1186_s13.INIT=16'hFF0E;
  LUT4 n1370_s10 (
    .F(n1370_14),
    .I0(w_vram_data_Z[7]),
    .I1(ff_info_x[7]),
    .I2(n1370_15),
    .I3(w_eight_dot_state[2]) 
);
defparam n1370_s10.INIT=16'h3CAA;
  LUT4 n1371_s10 (
    .F(n1371_14),
    .I0(w_vram_data_Z[6]),
    .I1(ff_info_x[5]),
    .I2(ff_info_x[6]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1371_s10.INIT=16'hC3AA;
  LUT2 n354_s1 (
    .F(n354_4),
    .I0(n2917_3),
    .I1(w_read_color_address_9_5) 
);
defparam n354_s1.INIT=4'h8;
  LUT2 n1293_s2 (
    .F(n1293_5),
    .I0(w_read_color_address_9_5),
    .I1(n1551_10) 
);
defparam n1293_s2.INIT=4'h4;
  LUT4 n1920_s1 (
    .F(n1920_4),
    .I0(slot_reset_n_d),
    .I1(n1920_7),
    .I2(n100_6),
    .I3(n2092_6) 
);
defparam n1920_s1.INIT=16'h8000;
  LUT2 w_line_buf_wdata_even_7_s2 (
    .F(w_line_buf_wdata_even_7_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(w_vdp_enable) 
);
defparam w_line_buf_wdata_even_7_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_7_s1 (
    .F(w_line_buf_wdata_odd_7_4),
    .I0(w_vdp_enable),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_wdata_odd_7_s1.INIT=4'h8;
  LUT4 sp_vram_accessing_s2 (
    .F(sp_vram_accessing_4),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(sp_vram_accessing_5) 
);
defparam sp_vram_accessing_s2.INIT=16'h4F00;
  LUT4 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(ff_y_test_en_7),
    .I1(ff_y_test_en_8),
    .I2(ff_y_test_en_16),
    .I3(n2917_3) 
);
defparam ff_y_test_en_s2.INIT=16'hFFB0;
  LUT4 ff_y_test_sp_num_4_s2 (
    .F(ff_y_test_sp_num_4_6),
    .I0(ff_y_test_sp_num[4]),
    .I1(ff_y_test_sp_num_4_7),
    .I2(ff_y_test_sp_num_4_8),
    .I3(n2917_3) 
);
defparam ff_y_test_sp_num_4_s2.INIT=16'hFF70;
  LUT3 ff_preread_address_16_s2 (
    .F(ff_preread_address_16_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(n519_4) 
);
defparam ff_preread_address_16_s2.INIT=8'h70;
  LUT4 ff_prepare_local_plane_num_2_s2 (
    .F(ff_prepare_plane_num_4_5),
    .I0(n1177_18),
    .I1(w_eight_dot_state[1]),
    .I2(n1362_11),
    .I3(n1017_4) 
);
defparam ff_prepare_local_plane_num_2_s2.INIT=16'h8F00;
  LUT4 ff_info_x_8_s2 (
    .F(ff_info_x_8_6),
    .I0(w_vram_data_Z[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n1551_5),
    .I3(n1551_8) 
);
defparam ff_info_x_8_s2.INIT=16'hB000;
  LUT2 ff_info_pattern_15_s2 (
    .F(ff_info_pattern_15_6),
    .I0(w_eight_dot_state[0]),
    .I1(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_15_s2.INIT=4'h4;
  LUT3 ff_info_pattern_7_s2 (
    .F(ff_info_pattern_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_7_s2.INIT=8'h60;
  LUT4 ff_line_buf_draw_we_s2 (
    .F(ff_line_buf_draw_we_6),
    .I0(n1819_5),
    .I1(ff_line_buf_draw_we_7),
    .I2(w_dot_state[0]),
    .I3(ff_line_buf_draw_we_12) 
);
defparam ff_line_buf_draw_we_s2.INIT=16'h4F00;
  LUT4 ff_sp_predraw_end_s2 (
    .F(ff_sp_predraw_end_6),
    .I0(ff_sp_predraw_end_7),
    .I1(n100_6),
    .I2(n2092_6),
    .I3(n1920_7) 
);
defparam ff_sp_predraw_end_s2.INIT=16'hE000;
  LUT3 ff_draw_pattern_15_s2 (
    .F(ff_draw_pattern_15_6),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_pre_dot_counter_x_0),
    .I2(n2132_7) 
);
defparam ff_draw_pattern_15_s2.INIT=8'hD0;
  LUT4 ff_line_buf_draw_color_7_s2 (
    .F(ff_line_buf_draw_color_3_5),
    .I0(n1819_5),
    .I1(ff_line_buf_draw_color_7_9),
    .I2(n2092_6),
    .I3(ff_line_buf_draw_we_7) 
);
defparam ff_line_buf_draw_color_7_s2.INIT=16'hD000;
  LUT4 ff_predraw_local_plane_num_2_s2 (
    .F(ff_predraw_local_plane_num_2_6),
    .I0(w_pre_dot_counter_x_4),
    .I1(slot_reset_n_d),
    .I2(n1920_7),
    .I3(n2092_6) 
);
defparam ff_predraw_local_plane_num_2_s2.INIT=16'h4000;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_6),
    .I0(n2432_4),
    .I1(ff_window_x_7),
    .I2(n1018_6) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 ff_line_buf_disp_we_s2 (
    .F(ff_line_buf_disp_we_6),
    .I0(w_dot_state[0]),
    .I1(ff_window_x),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_disp_we_s2.INIT=16'hD000;
  LUT2 n1653_s3 (
    .F(n1653_7),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]) 
);
defparam n1653_s3.INIT=4'h6;
  LUT3 n1652_s2 (
    .F(n1652_5),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_prepare_local_plane_num[2]) 
);
defparam n1652_s2.INIT=8'h78;
  LUT2 n285_s3 (
    .F(n285_8),
    .I0(n1170_2),
    .I1(n1171_2) 
);
defparam n285_s3.INIT=4'h6;
  LUT3 n284_s3 (
    .F(n284_8),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2) 
);
defparam n284_s3.INIT=8'h78;
  LUT4 n283_s3 (
    .F(n283_8),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2),
    .I3(n1168_2) 
);
defparam n283_s3.INIT=16'h7F80;
  LUT2 n282_s3 (
    .F(n282_8),
    .I0(n1167_2),
    .I1(n282_9) 
);
defparam n282_s3.INIT=4'h6;
  LUT3 n281_s3 (
    .F(n281_8),
    .I0(n1167_2),
    .I1(n282_9),
    .I2(n1166_2) 
);
defparam n281_s3.INIT=8'h78;
  LUT4 n280_s3 (
    .F(n280_8),
    .I0(n1167_2),
    .I1(n1166_2),
    .I2(n282_9),
    .I3(n1165_2) 
);
defparam n280_s3.INIT=16'h7F80;
  LUT2 n279_s2 (
    .F(n279_6),
    .I0(n279_7),
    .I1(n1164_2) 
);
defparam n279_s2.INIT=4'h6;
  LUT2 n1708_s1 (
    .F(n1708_6),
    .I0(w_info_rdata[6]),
    .I1(n1693_4) 
);
defparam n1708_s1.INIT=4'h8;
  LUT3 n595_s2 (
    .F(n595_7),
    .I0(n1011_8),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n595_s2.INIT=8'h14;
  LUT4 n594_s2 (
    .F(n594_7),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1011_8),
    .I3(ff_y_test_listup_addr[2]) 
);
defparam n594_s2.INIT=16'h0708;
  LUT3 n593_s2 (
    .F(n593_7),
    .I0(n1011_8),
    .I1(n593_8),
    .I2(ff_y_test_listup_addr[3]) 
);
defparam n593_s2.INIT=8'h14;
  LUT2 n545_s3 (
    .F(n545_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(n1011_8) 
);
defparam n545_s3.INIT=4'h1;
  LUT3 n544_s2 (
    .F(n544_7),
    .I0(n1011_8),
    .I1(ff_y_test_sp_num[0]),
    .I2(ff_y_test_sp_num[1]) 
);
defparam n544_s2.INIT=8'h14;
  LUT4 n543_s2 (
    .F(n543_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(n1011_8),
    .I3(ff_y_test_sp_num[2]) 
);
defparam n543_s2.INIT=16'h0708;
  LUT3 n542_s2 (
    .F(n542_7),
    .I0(n1011_8),
    .I1(n542_8),
    .I2(ff_y_test_sp_num[3]) 
);
defparam n542_s2.INIT=8'h14;
  LUT3 n541_s2 (
    .F(n541_7),
    .I0(n1011_8),
    .I1(ff_y_test_sp_num[4]),
    .I2(ff_y_test_sp_num_4_7) 
);
defparam n541_s2.INIT=8'h14;
  LUT2 n509_s1 (
    .F(n509_6),
    .I0(ff_sp_en),
    .I1(n1011_8) 
);
defparam n509_s1.INIT=4'h8;
  LUT4 n1369_s12 (
    .F(n1369_18),
    .I0(ff_info_x[7]),
    .I1(n1370_15),
    .I2(ff_info_x[8]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1369_s12.INIT=16'hB400;
  LUT3 n420_s6 (
    .F(n420_12),
    .I0(reg_r8_sp_off_Z),
    .I1(ff_main_state[1]),
    .I2(n420_13) 
);
defparam n420_s6.INIT=8'h01;
  LUT4 n2525_s1 (
    .F(n2525_6),
    .I0(w_line_buf_rdata_even[0]),
    .I1(w_line_buf_rdata_odd[0]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2525_s1.INIT=16'hCA00;
  LUT4 n2524_s1 (
    .F(n2524_6),
    .I0(w_line_buf_rdata_even[1]),
    .I1(w_line_buf_rdata_odd[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2524_s1.INIT=16'hCA00;
  LUT4 n2523_s1 (
    .F(n2523_6),
    .I0(w_line_buf_rdata_even[2]),
    .I1(w_line_buf_rdata_odd[2]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2523_s1.INIT=16'hCA00;
  LUT4 n2522_s1 (
    .F(n2522_6),
    .I0(w_line_buf_rdata_even[3]),
    .I1(w_line_buf_rdata_odd[3]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2522_s1.INIT=16'hCA00;
  LUT4 n2521_s1 (
    .F(n2521_6),
    .I0(w_line_buf_rdata_even[7]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2521_s1.INIT=16'hCA00;
  LUT4 n2446_s2 (
    .F(n2446_7),
    .I0(ff_line_buf_disp_x[2]),
    .I1(n2447_4),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[3]) 
);
defparam n2446_s2.INIT=16'h0708;
  LUT3 n2445_s2 (
    .F(n2445_7),
    .I0(n2432_4),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2445_10) 
);
defparam n2445_s2.INIT=8'h14;
  LUT4 n2444_s2 (
    .F(n2444_7),
    .I0(ff_line_buf_disp_x[4]),
    .I1(n2445_10),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[5]) 
);
defparam n2444_s2.INIT=16'h0708;
  LUT3 n2443_s2 (
    .F(n2443_7),
    .I0(n2432_4),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n2443_8) 
);
defparam n2443_s2.INIT=8'h14;
  LUT4 n2442_s2 (
    .F(n2442_7),
    .I0(ff_line_buf_disp_x[6]),
    .I1(n2443_8),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[7]) 
);
defparam n2442_s2.INIT=16'h0708;
  LUT3 n1927_s2 (
    .F(n1927_7),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n1011_8) 
);
defparam n1927_s2.INIT=8'h0B;
  LUT2 n1362_s5 (
    .F(n1362_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1362_s5.INIT=4'h4;
  LUT3 n1815_s1 (
    .F(n1815_6),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(n1815_7),
    .I2(w_info_rdata[1]) 
);
defparam n1815_s1.INIT=8'hBF;
  LUT2 n1919_s2 (
    .F(n1919_7),
    .I0(reg_r8_sp_off_Z),
    .I1(n1011_8) 
);
defparam n1919_s2.INIT=4'hB;
  LUT3 ff_info_ram_we_s3 (
    .F(ff_info_ram_we_7),
    .I0(ff_info_ram_we_8),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]) 
);
defparam ff_info_ram_we_s3.INIT=8'h40;
  LUT3 n1177_s14 (
    .F(n1177_16),
    .I0(ff_prepare_pattern_num[6]),
    .I1(ff_attribute_base_address[2]),
    .I2(n1170_15) 
);
defparam n1177_s14.INIT=8'hCA;
  LUT2 n1177_s13 (
    .F(n1177_18),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1177_s13.INIT=4'h8;
  LUT2 n1903_s0 (
    .F(n1903_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]) 
);
defparam n1903_s0.INIT=4'h6;
  LUT3 n1902_s0 (
    .F(n1902_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(ff_predraw_local_plane_num[2]) 
);
defparam n1902_s0.INIT=8'h78;
  LUT4 w_read_color_address_9_s2 (
    .F(w_read_color_address_9_5),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam w_read_color_address_9_s2.INIT=16'h000E;
  LUT4 n1693_s1 (
    .F(n1693_4),
    .I0(w_pre_dot_counter_x_1),
    .I1(w_pre_dot_counter_x_2),
    .I2(n1693_5),
    .I3(w_pre_dot_counter_x_0) 
);
defparam n1693_s1.INIT=16'h1000;
  LUT2 n1735_s1 (
    .F(n1735_4),
    .I0(ff_draw_x[7]),
    .I1(n1736_4) 
);
defparam n1735_s1.INIT=4'h8;
  LUT4 n1736_s1 (
    .F(n1736_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(ff_draw_x[6]),
    .I3(n1739_4) 
);
defparam n1736_s1.INIT=16'h8000;
  LUT3 n1737_s1 (
    .F(n1737_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(n1739_4) 
);
defparam n1737_s1.INIT=8'h80;
  LUT2 n1738_s1 (
    .F(n1738_4),
    .I0(ff_draw_x[4]),
    .I1(n1739_4) 
);
defparam n1738_s1.INIT=4'h8;
  LUT4 n1739_s1 (
    .F(n1739_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]),
    .I3(ff_draw_x[3]) 
);
defparam n1739_s1.INIT=16'h8000;
  LUT3 n1740_s1 (
    .F(n1740_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]) 
);
defparam n1740_s1.INIT=8'h80;
  LUT2 n1741_s1 (
    .F(n1741_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]) 
);
defparam n1741_s1.INIT=4'h8;
  LUT3 n1816_s1 (
    .F(n1816_4),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n1815_7) 
);
defparam n1816_s1.INIT=8'hB0;
  LUT4 n1819_s2 (
    .F(n1819_5),
    .I0(n1761_3),
    .I1(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I2(w_info_rdata[1]),
    .I3(n1815_7) 
);
defparam n1819_s2.INIT=16'h30AF;
  LUT3 n1819_s3 (
    .F(n1819_6),
    .I0(w_line_buf_rdata_odd[3]),
    .I1(w_line_buf_rdata_even[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1819_s3.INIT=8'h35;
  LUT3 n1820_s2 (
    .F(n1820_5),
    .I0(w_line_buf_rdata_odd[2]),
    .I1(w_line_buf_rdata_even[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1820_s2.INIT=8'h35;
  LUT3 n1821_s2 (
    .F(n1821_5),
    .I0(w_line_buf_rdata_odd[1]),
    .I1(w_line_buf_rdata_even[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1821_s2.INIT=8'h35;
  LUT3 n1822_s2 (
    .F(n1822_5),
    .I0(w_line_buf_rdata_odd[0]),
    .I1(w_line_buf_rdata_even[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1822_s2.INIT=8'h35;
  LUT4 n2432_s2 (
    .F(n2432_5),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(n100_9),
    .I3(n100_8) 
);
defparam n2432_s2.INIT=16'h4000;
  LUT2 n2447_s1 (
    .F(n2447_4),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_disp_x[0]) 
);
defparam n2447_s1.INIT=4'h8;
  LUT3 n1182_s13 (
    .F(n1182_17),
    .I0(ff_prepare_pattern_num[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1182_s13.INIT=8'hC5;
  LUT2 n1185_s14 (
    .F(n1185_24),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1185_s14.INIT=4'h1;
  LUT2 n1185_s15 (
    .F(n1185_25),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1185_s15.INIT=4'h1;
  LUT2 n1370_s11 (
    .F(n1370_15),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]) 
);
defparam n1370_s11.INIT=4'h1;
  LUT2 n1551_s2 (
    .F(n1551_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam n1551_s2.INIT=4'h4;
  LUT4 sp_vram_accessing_s3 (
    .F(sp_vram_accessing_5),
    .I0(n252_26),
    .I1(n1011_8),
    .I2(sp_vram_accessing_6),
    .I3(n1018_6) 
);
defparam sp_vram_accessing_s3.INIT=16'h0D00;
  LUT4 ff_y_test_en_s3 (
    .F(ff_y_test_en_7),
    .I0(ff_rdata[3]),
    .I1(w_read_color_address_9_5),
    .I2(ff_y_test_en_10),
    .I3(ff_y_test_en_11) 
);
defparam ff_y_test_en_s3.INIT=16'h9000;
  LUT4 ff_y_test_en_s4 (
    .F(ff_y_test_en_8),
    .I0(ff_y_test_en_12),
    .I1(ff_y_test_en_13),
    .I2(ff_y_test_sp_num[4]),
    .I3(ff_y_test_sp_num_4_7) 
);
defparam ff_y_test_en_s4.INIT=16'h0BBB;
  LUT4 ff_y_test_sp_num_4_s3 (
    .F(ff_y_test_sp_num_4_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(ff_y_test_sp_num[2]),
    .I3(ff_y_test_sp_num[3]) 
);
defparam ff_y_test_sp_num_4_s3.INIT=16'h8000;
  LUT4 ff_y_test_sp_num_4_s4 (
    .F(ff_y_test_sp_num_4_8),
    .I0(w_eight_dot_state[2]),
    .I1(ff_y_test_en),
    .I2(n1017_4),
    .I3(n1551_5) 
);
defparam ff_y_test_sp_num_4_s4.INIT=16'h8000;
  LUT4 ff_y_test_listup_addr_3_s3 (
    .F(ff_y_test_listup_addr_3_7),
    .I0(ff_y_test_en_7),
    .I1(ff_y_test_en_13),
    .I2(ff_y_test_en_12),
    .I3(ff_y_test_sp_num_4_8) 
);
defparam ff_y_test_listup_addr_3_s3.INIT=16'h4000;
  LUT4 ff_prepare_end_s3 (
    .F(ff_prepare_end_7),
    .I0(w_read_color_address_9_5),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(n1177_18),
    .I3(ff_prepare_end_8) 
);
defparam ff_prepare_end_s3.INIT=16'hD000;
  LUT4 ff_info_pattern_15_s3 (
    .F(ff_info_pattern_15_7),
    .I0(w_eight_dot_state[1]),
    .I1(ff_info_pattern_15_11),
    .I2(w_eight_dot_state[2]),
    .I3(n1551_8) 
);
defparam ff_info_pattern_15_s3.INIT=16'hD000;
  LUT4 ff_line_buf_draw_we_s3 (
    .F(ff_line_buf_draw_we_7),
    .I0(ff_draw_x[8]),
    .I1(ff_sp_predraw_end),
    .I2(ff_line_buf_draw_we_9),
    .I3(ff_draw_pattern[15]) 
);
defparam ff_line_buf_draw_we_s3.INIT=16'h0100;
  LUT4 ff_sp_predraw_end_s3 (
    .F(ff_sp_predraw_end_7),
    .I0(w_read_color_address_9_5),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_pre_dot_counter_x_4),
    .I3(n1902_4) 
);
defparam ff_sp_predraw_end_s3.INIT=16'h010C;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_7),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n2443_8) 
);
defparam ff_window_x_s3.INIT=8'h80;
  LUT4 n282_s4 (
    .F(n282_9),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2),
    .I3(n1168_2) 
);
defparam n282_s4.INIT=16'h8000;
  LUT4 n279_s3 (
    .F(n279_7),
    .I0(n1167_2),
    .I1(n1166_2),
    .I2(n1165_2),
    .I3(n282_9) 
);
defparam n279_s3.INIT=16'h8000;
  LUT3 n593_s3 (
    .F(n593_8),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n593_s3.INIT=8'h80;
  LUT3 n542_s3 (
    .F(n542_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(ff_y_test_sp_num[2]) 
);
defparam n542_s3.INIT=8'h80;
  LUT3 n420_s7 (
    .F(n420_13),
    .I0(ff_sp_en),
    .I1(ff_bwindow_y),
    .I2(ff_main_state[0]) 
);
defparam n420_s7.INIT=8'h53;
  LUT3 n2443_s3 (
    .F(n2443_8),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2445_10) 
);
defparam n2443_s3.INIT=8'h80;
  LUT3 n1815_s2 (
    .F(n1815_7),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1815_s2.INIT=8'h35;
  LUT4 ff_info_ram_we_s4 (
    .F(ff_info_ram_we_8),
    .I0(n1551_5),
    .I1(w_eight_dot_state[2]),
    .I2(w_dot_state[1]),
    .I3(n1362_11) 
);
defparam ff_info_ram_we_s4.INIT=16'h0700;
  LUT2 n1693_s2 (
    .F(n1693_5),
    .I0(w_pre_dot_counter_x_3),
    .I1(w_pre_dot_counter_x_4) 
);
defparam n1693_s2.INIT=4'h1;
  LUT4 sp_vram_accessing_s4 (
    .F(sp_vram_accessing_6),
    .I0(w_pre_dot_counter_x_4),
    .I1(w_pre_dot_counter_x_8),
    .I2(n2432_5),
    .I3(n251_26) 
);
defparam sp_vram_accessing_s4.INIT=16'hBF00;
  LUT4 ff_y_test_en_s6 (
    .F(ff_y_test_en_10),
    .I0(ff_rdata[2]),
    .I1(ff_rdata[5]),
    .I2(ff_rdata[4]),
    .I3(ff_rdata[6]) 
);
defparam ff_y_test_en_s6.INIT=16'h1000;
  LUT4 ff_y_test_en_s7 (
    .F(ff_y_test_en_11),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[0]),
    .I2(ff_rdata[1]),
    .I3(ff_rdata[7]) 
);
defparam ff_y_test_en_s7.INIT=16'h0100;
  LUT3 ff_y_test_en_s8 (
    .F(ff_y_test_en_12),
    .I0(w_read_color_address_9_5),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]) 
);
defparam ff_y_test_en_s8.INIT=8'h0B;
  LUT4 ff_y_test_en_s9 (
    .F(ff_y_test_en_13),
    .I0(w_listup_y[5]),
    .I1(w_listup_y[6]),
    .I2(w_listup_y[7]),
    .I3(ff_y_test_en_14) 
);
defparam ff_y_test_en_s9.INIT=16'h0100;
  LUT3 ff_prepare_end_s4 (
    .F(ff_prepare_end_8),
    .I0(w_eight_dot_state[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam ff_prepare_end_s4.INIT=8'h80;
  LUT4 ff_line_buf_draw_we_s5 (
    .F(ff_line_buf_draw_we_9),
    .I0(reg_r8_col0_on_Z),
    .I1(ff_draw_color[0]),
    .I2(ff_draw_color[1]),
    .I3(ff_line_buf_draw_we_10) 
);
defparam ff_line_buf_draw_we_s5.INIT=16'h0100;
  LUT4 ff_y_test_en_s10 (
    .F(ff_y_test_en_14),
    .I0(w_listup_y[3]),
    .I1(w_listup_y[4]),
    .I2(reg_r1_sp_size_Z),
    .I3(reg_r1_sp_zoom_Z) 
);
defparam ff_y_test_en_s10.INIT=16'hF331;
  LUT2 ff_line_buf_draw_we_s6 (
    .F(ff_line_buf_draw_we_10),
    .I0(ff_draw_color[2]),
    .I1(ff_draw_color[3]) 
);
defparam ff_line_buf_draw_we_s6.INIT=4'h1;
  LUT4 n1924_s3 (
    .F(n1924_9),
    .I0(n1011_8),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I2(ff_predraw_local_plane_num[2]),
    .I3(w_info_rdata[1]) 
);
defparam n1924_s3.INIT=16'h4450;
  LUT4 n1925_s3 (
    .F(n1925_9),
    .I0(n1011_8),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I2(ff_predraw_local_plane_num[1]),
    .I3(w_info_rdata[1]) 
);
defparam n1925_s3.INIT=16'h4450;
  LUT4 n1926_s3 (
    .F(n1926_9),
    .I0(n1011_8),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(w_info_rdata[1]) 
);
defparam n1926_s3.INIT=16'h4450;
  LUT4 n2445_s4 (
    .F(n2445_10),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(ff_line_buf_disp_x[1]),
    .I3(ff_line_buf_disp_x[0]) 
);
defparam n2445_s4.INIT=16'h8000;
  LUT3 n1185_s17 (
    .F(n1185_28),
    .I0(w_read_color_address_9_5),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1185_s17.INIT=8'h40;
  LUT4 ff_line_buf_draw_color_7_s4 (
    .F(ff_line_buf_draw_color_7_9),
    .I0(w_info_rdata_Z[0]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_line_buf_rdata_even[7]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam ff_line_buf_draw_color_7_s4.INIT=16'h5044;
  LUT4 n1920_s3 (
    .F(n1920_7),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(w_pre_dot_counter_x_0),
    .I3(w_pre_dot_counter_x_1) 
);
defparam n1920_s3.INIT=16'h0001;
  LUT3 n1551_s4 (
    .F(n1551_8),
    .I0(n3320_10),
    .I1(slot_reset_n_d),
    .I2(w_vdp_enable) 
);
defparam n1551_s4.INIT=8'h80;
  LUT4 n1184_s13 (
    .F(n1184_18),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(n1185_25),
    .I3(n1185_28) 
);
defparam n1184_s13.INIT=16'h000E;
  LUT4 n1182_s14 (
    .F(n1182_19),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_plane_num[2]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1182_s14.INIT=16'h5333;
  LUT4 n1181_s13 (
    .F(n1181_18),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_plane_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1181_s13.INIT=16'h5333;
  LUT4 n1180_s13 (
    .F(n1180_18),
    .I0(ff_prepare_plane_num[2]),
    .I1(ff_prepare_plane_num[4]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1180_s13.INIT=16'h5333;
  LUT4 n1179_s13 (
    .F(n1179_18),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_attribute_base_address[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1179_s13.INIT=16'h5333;
  LUT4 n1178_s14 (
    .F(n1178_20),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_attribute_base_address[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1178_s14.INIT=16'h5333;
  LUT4 n1183_s14 (
    .F(n1183_17),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_line_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1183_s14.INIT=16'hCAAA;
  LUT4 n1359_s5 (
    .F(n1359_12),
    .I0(n1362_11),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(ff_prepare_local_plane_num[2]) 
);
defparam n1359_s5.INIT=16'h2A80;
  LUT4 ff_y_test_en_s11 (
    .F(ff_y_test_en_16),
    .I0(w_eight_dot_state[2]),
    .I1(n1017_4),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam ff_y_test_en_s11.INIT=16'h0800;
  LUT4 n1551_s5 (
    .F(n1551_10),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1551_8) 
);
defparam n1551_s5.INIT=16'h2000;
  LUT3 n1385_s11 (
    .F(n1385_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[0]) 
);
defparam n1385_s11.INIT=8'h10;
  LUT3 n1384_s11 (
    .F(n1384_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[1]) 
);
defparam n1384_s11.INIT=8'h10;
  LUT3 n1383_s11 (
    .F(n1383_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[2]) 
);
defparam n1383_s11.INIT=8'h10;
  LUT3 n1382_s11 (
    .F(n1382_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[3]) 
);
defparam n1382_s11.INIT=8'h10;
  LUT3 n1381_s11 (
    .F(n1381_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[4]) 
);
defparam n1381_s11.INIT=8'h10;
  LUT3 n1380_s11 (
    .F(n1380_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[5]) 
);
defparam n1380_s11.INIT=8'h10;
  LUT4 n1372_s11 (
    .F(n1372_16),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[5]),
    .I2(ff_info_x[5]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1372_s11.INIT=16'h0F44;
  LUT3 n1294_s1 (
    .F(n1294_5),
    .I0(w_read_color_address_9_5),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[5]) 
);
defparam n1294_s1.INIT=8'h20;
  LUT3 n1379_s11 (
    .F(n1379_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[6]) 
);
defparam n1379_s11.INIT=8'h10;
  LUT3 n1378_s11 (
    .F(n1378_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[7]) 
);
defparam n1378_s11.INIT=8'h10;
  LUT4 n1360_s6 (
    .F(n1360_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[0]) 
);
defparam n1360_s6.INIT=16'h0440;
  LUT4 n3320_s5 (
    .F(n3320_10),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n3320_s5.INIT=16'h0400;
  LUT3 n1361_s6 (
    .F(n1361_13),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1361_s6.INIT=8'h10;
  LUT4 ff_prepare_end_s5 (
    .F(ff_prepare_end_10),
    .I0(ff_prepare_end_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n1017_4) 
);
defparam ff_prepare_end_s5.INIT=16'hEF00;
  LUT4 n1664_s1 (
    .F(n1664_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1659_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1664_s1.INIT=16'hACAA;
  LUT4 n1663_s1 (
    .F(n1663_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1658_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1663_s1.INIT=16'hACAA;
  LUT4 n1662_s1 (
    .F(n1662_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1657_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1662_s1.INIT=16'hACAA;
  LUT4 n1661_s1 (
    .F(n1661_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1656_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1661_s1.INIT=16'hACAA;
  LUT4 n1660_s1 (
    .F(n1660_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1655_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1660_s1.INIT=16'hACAA;
  LUT4 w_info_address_0_s2 (
    .F(w_info_address[0]),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_0_s2.INIT=16'hACAA;
  LUT4 w_info_address_1_s2 (
    .F(w_info_address[1]),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_1_s2.INIT=16'hACAA;
  LUT4 w_info_address_2_s2 (
    .F(w_info_address[2]),
    .I0(ff_predraw_local_plane_num[2]),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_2_s2.INIT=16'hACAA;
  LUT4 ff_line_buf_draw_we_s7 (
    .F(ff_line_buf_draw_we_12),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam ff_line_buf_draw_we_s7.INIT=16'h0800;
  LUT3 n2132_s3 (
    .F(n2132_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n2132_s3.INIT=8'h40;
  LUT3 n2128_s3 (
    .F(n2128_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n1017_4) 
);
defparam n2128_s3.INIT=8'h40;
  LUT3 n2092_s2 (
    .F(n2092_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n519_4) 
);
defparam n2092_s2.INIT=8'h40;
  LUT2 n251_s14 (
    .F(n251_26),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n251_s14.INIT=4'h4;
  LUT4 ff_main_state_1_s6 (
    .F(ff_main_state_1_14),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(sp_vram_accessing_5) 
);
defparam ff_main_state_1_s6.INIT=16'hEF00;
  LUT3 n252_s13 (
    .F(n252_24),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(sp_vram_accessing_5) 
);
defparam n252_s13.INIT=8'h1C;
  LUT2 n252_s14 (
    .F(n252_26),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n252_s14.INIT=4'h1;
  LUT2 ff_y_test_listup_addr_3_s4 (
    .F(ff_y_test_listup_addr_3_9),
    .I0(n2917_3),
    .I1(ff_y_test_listup_addr_3_7) 
);
defparam ff_y_test_listup_addr_3_s4.INIT=4'hE;
  LUT4 ff_info_pattern_15_s5 (
    .F(ff_info_pattern_15_11),
    .I0(ff_prepare_local_plane_num[2]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n1327_14),
    .I3(ff_y_test_listup_addr[3]) 
);
defparam ff_info_pattern_15_s5.INIT=16'h00B2;
  LUT4 n596_s7 (
    .F(n596_15),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1011_8),
    .I3(ff_y_test_listup_addr_3_9) 
);
defparam n596_s7.INIT=16'h03AA;
  LUT4 n1386_s12 (
    .F(n1386_19),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[7]) 
);
defparam n1386_s12.INIT=16'h0200;
  LUT4 n1387_s11 (
    .F(n1387_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[6]) 
);
defparam n1387_s11.INIT=16'h0200;
  LUT4 n1388_s11 (
    .F(n1388_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[5]) 
);
defparam n1388_s11.INIT=16'h0200;
  LUT4 n1389_s11 (
    .F(n1389_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[4]) 
);
defparam n1389_s11.INIT=16'h0200;
  LUT4 n1390_s11 (
    .F(n1390_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[3]) 
);
defparam n1390_s11.INIT=16'h0200;
  LUT4 n1391_s11 (
    .F(n1391_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[2]) 
);
defparam n1391_s11.INIT=16'h0200;
  LUT4 n1392_s11 (
    .F(n1392_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[1]) 
);
defparam n1392_s11.INIT=16'h0200;
  LUT4 n1393_s11 (
    .F(n1393_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[0]) 
);
defparam n1393_s11.INIT=16'h0200;
  LUT3 n3187_s2 (
    .F(n3187_6),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n1011_8),
    .I2(ff_y_test_listup_addr_3_7) 
);
defparam n3187_s2.INIT=8'h20;
  LUT3 n3147_s3 (
    .F(n3147_7),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n1011_8),
    .I2(ff_y_test_listup_addr_3_7) 
);
defparam n3147_s3.INIT=8'h10;
  LUT4 n1561_s2 (
    .F(n1561_6),
    .I0(n553_6),
    .I1(n3320_10),
    .I2(slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam n1561_s2.INIT=16'h8000;
  LUT4 n1582_s2 (
    .F(n1582_6),
    .I0(n569_5),
    .I1(n3320_10),
    .I2(slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam n1582_s2.INIT=16'h8000;
  LUT4 n1590_s2 (
    .F(n1590_6),
    .I0(n537_6),
    .I1(n3320_10),
    .I2(slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam n1590_s2.INIT=16'h8000;
  LUT4 n251_s15 (
    .F(n251_28),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state_1_14) 
);
defparam n251_s15.INIT=16'h30AA;
  LUT4 n2249_s3 (
    .F(n2249_7),
    .I0(slot_reset_n_d),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n2249_s3.INIT=16'h2000;
  DFFE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n279_6),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n280_8),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n281_8),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n282_8),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n283_8),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n284_8),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n285_8),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_cur_y_0_s0 (
    .Q(ff_cur_y[0]),
    .D(n286_11),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_pattern_gen_base_address_5_s0 (
    .Q(ff_pattern_gen_base_address[5]),
    .D(reg_r6_sp_gen_addr_Z_5),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_pattern_gen_base_address_3_s0 (
    .Q(ff_pattern_gen_base_address[3]),
    .D(reg_r6_sp_gen_addr_Z_3),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_pattern_gen_base_address_2_s0 (
    .Q(ff_pattern_gen_base_address[2]),
    .D(reg_r6_sp_gen_addr_Z_2),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_pattern_gen_base_address_1_s0 (
    .Q(ff_pattern_gen_base_address[1]),
    .D(reg_r6_sp_gen_addr_Z_1),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_pattern_gen_base_address_0_s0 (
    .Q(ff_pattern_gen_base_address[0]),
    .D(reg_r6_sp_gen_addr_Z_0),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_attribute_base_address_9_s0 (
    .Q(ff_attribute_base_address[9]),
    .D(reg_r11r5_sp_atr_addr_Z_9),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_attribute_base_address_7_s0 (
    .Q(ff_attribute_base_address[7]),
    .D(reg_r11r5_sp_atr_addr_Z_7),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_attribute_base_address_6_s0 (
    .Q(ff_attribute_base_address[6]),
    .D(reg_r11r5_sp_atr_addr_Z_6),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_attribute_base_address_5_s0 (
    .Q(ff_attribute_base_address[5]),
    .D(reg_r11r5_sp_atr_addr_Z_5),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_attribute_base_address_4_s0 (
    .Q(ff_attribute_base_address[4]),
    .D(reg_r11r5_sp_atr_addr_Z_4),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_attribute_base_address_3_s0 (
    .Q(ff_attribute_base_address[3]),
    .D(reg_r11r5_sp_atr_addr_Z_3),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_attribute_base_address_2_s0 (
    .Q(ff_attribute_base_address[2]),
    .D(reg_r11r5_sp_atr_addr_Z_2),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFRE ff_attribute_base_address_1_s0 (
    .Q(ff_attribute_base_address[1]),
    .D(reg_r11r5_sp_atr_addr_Z_1),
    .CLK(w_video_clk),
    .CE(n2917_3),
    .RESET(n354_4) 
);
  DFFRE ff_attribute_base_address_0_s0 (
    .Q(ff_attribute_base_address[0]),
    .D(reg_r11r5_sp_atr_addr_Z_0),
    .CLK(w_video_clk),
    .CE(n2917_3),
    .RESET(n354_4) 
);
  DFFRE sp_vram_accessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n420_12),
    .CLK(w_video_clk),
    .CE(sp_vram_accessing_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n509_6),
    .CLK(w_video_clk),
    .CE(ff_y_test_en_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n541_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n542_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n543_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n544_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_0_s0 (
    .Q(ff_y_test_sp_num[0]),
    .D(n545_8),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_3_s0 (
    .Q(ff_y_test_listup_addr[3]),
    .D(n593_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n594_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n595_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_4_s0  (
    .Q(\ff_render_planes[4] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_3_s0  (
    .Q(\ff_render_planes[4] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_2_s0  (
    .Q(\ff_render_planes[4] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_1_s0  (
    .Q(\ff_render_planes[4] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_0_s0  (
    .Q(\ff_render_planes[4] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_4_s0  (
    .Q(\ff_render_planes[5] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_3_s0  (
    .Q(\ff_render_planes[5] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_2_s0  (
    .Q(\ff_render_planes[5] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_1_s0  (
    .Q(\ff_render_planes[5] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_0_s0  (
    .Q(\ff_render_planes[5] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_4_s0  (
    .Q(\ff_render_planes[6] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_3_s0  (
    .Q(\ff_render_planes[6] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_2_s0  (
    .Q(\ff_render_planes[6] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_1_s0  (
    .Q(\ff_render_planes[6] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_0_s0  (
    .Q(\ff_render_planes[6] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_4_s0  (
    .Q(\ff_render_planes[7] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_3_s0  (
    .Q(\ff_render_planes[7] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_2_s0  (
    .Q(\ff_render_planes[7] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_1_s0  (
    .Q(\ff_render_planes[7] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_0_s0  (
    .Q(\ff_render_planes[7] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_16_s0 (
    .Q(ff_y_test_address_16),
    .D(ff_attribute_base_address[9]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_14_s0 (
    .Q(ff_y_test_address_14),
    .D(ff_attribute_base_address[7]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_13_s0 (
    .Q(ff_y_test_address_13),
    .D(ff_attribute_base_address[6]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_12_s0 (
    .Q(ff_y_test_address_12),
    .D(ff_attribute_base_address[5]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_11_s0 (
    .Q(ff_y_test_address_11),
    .D(ff_attribute_base_address[4]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_10_s0 (
    .Q(ff_y_test_address_10),
    .D(ff_attribute_base_address[3]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_9_s0 (
    .Q(ff_y_test_address_9),
    .D(ff_attribute_base_address[2]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_8_s0 (
    .Q(ff_y_test_address_8),
    .D(ff_attribute_base_address[1]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_7_s0 (
    .Q(ff_y_test_address_7),
    .D(ff_attribute_base_address[0]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address_6),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address_5),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address_4),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address_3),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address_2),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_16_s0 (
    .Q(ff_preread_address_16),
    .D(n1170_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_14_s0 (
    .Q(ff_preread_address_14),
    .D(n1172_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_13_s0 (
    .Q(ff_preread_address_13),
    .D(n1173_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_12_s0 (
    .Q(ff_preread_address_12),
    .D(n1174_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_11_s0 (
    .Q(ff_preread_address_11),
    .D(n1175_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address_10),
    .D(n1176_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address_9),
    .D(n1177_14),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address_8),
    .D(n1178_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address_7),
    .D(n1179_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address_6),
    .D(n1180_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address_5),
    .D(n1181_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address_4),
    .D(n1182_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address_3),
    .D(n1183_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address_2),
    .D(n1184_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address_1),
    .D(n1185_23),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address_0),
    .D(n1186_23),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFE ff_info_ram_we_s0 (
    .Q(ff_info_ram_we),
    .D(n3320_10),
    .CLK(w_video_clk),
    .CE(ff_info_ram_we_7) 
);
  DFFRE ff_prepare_local_plane_num_2_s0 (
    .Q(ff_prepare_local_plane_num[2]),
    .D(n1359_12),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1360_14),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1361_13),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1362_11),
    .CLK(w_video_clk),
    .CE(ff_prepare_end_10),
    .RESET(n36_6) 
);
  DFFRE ff_info_color_3_s0 (
    .Q(ff_info_color[3]),
    .D(ff_rdata[3]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(w_vram_data_3_8) 
);
  DFFRE ff_info_color_2_s0 (
    .Q(ff_info_color[2]),
    .D(ff_rdata[2]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(w_vram_data_3_8) 
);
  DFFRE ff_info_color_1_s0 (
    .Q(ff_info_color[1]),
    .D(ff_rdata[1]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(w_vram_data_3_8) 
);
  DFFRE ff_info_color_0_s0 (
    .Q(ff_info_color[0]),
    .D(ff_rdata[0]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(w_vram_data_3_8) 
);
  DFFRE ff_info_cc_s0 (
    .Q(ff_info_cc),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(n1293_5) 
);
  DFFE ff_info_ic_s0 (
    .Q(ff_info_ic),
    .D(n1294_5),
    .CLK(w_video_clk),
    .CE(n1551_10) 
);
  DFFE ff_info_x_8_s0 (
    .Q(ff_info_x[8]),
    .D(n1369_18),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_7_s0 (
    .Q(ff_info_x[7]),
    .D(n1370_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_6_s0 (
    .Q(ff_info_x[6]),
    .D(n1371_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_5_s0 (
    .Q(ff_info_x[5]),
    .D(n1372_16),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFRE ff_info_x_4_s0 (
    .Q(ff_info_x[4]),
    .D(ff_rdata[4]),
    .CLK(w_video_clk),
    .CE(n1561_6),
    .RESET(w_vram_data_4_7) 
);
  DFFRE ff_info_x_3_s0 (
    .Q(ff_info_x[3]),
    .D(ff_rdata[3]),
    .CLK(w_video_clk),
    .CE(n1561_6),
    .RESET(w_vram_data_4_7) 
);
  DFFRE ff_info_x_2_s0 (
    .Q(ff_info_x[2]),
    .D(ff_rdata[2]),
    .CLK(w_video_clk),
    .CE(n1561_6),
    .RESET(w_vram_data_4_7) 
);
  DFFRE ff_info_x_1_s0 (
    .Q(ff_info_x[1]),
    .D(ff_rdata[1]),
    .CLK(w_video_clk),
    .CE(n1561_6),
    .RESET(w_vram_data_4_7) 
);
  DFFRE ff_info_x_0_s0 (
    .Q(ff_info_x[0]),
    .D(ff_rdata[0]),
    .CLK(w_video_clk),
    .CE(n1561_6),
    .RESET(w_vram_data_4_7) 
);
  DFFE ff_info_pattern_15_s0 (
    .Q(ff_info_pattern[15]),
    .D(n1378_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_14_s0 (
    .Q(ff_info_pattern[14]),
    .D(n1379_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_13_s0 (
    .Q(ff_info_pattern[13]),
    .D(n1380_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_12_s0 (
    .Q(ff_info_pattern[12]),
    .D(n1381_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_11_s0 (
    .Q(ff_info_pattern[11]),
    .D(n1382_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_10_s0 (
    .Q(ff_info_pattern[10]),
    .D(n1383_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_9_s0 (
    .Q(ff_info_pattern[9]),
    .D(n1384_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_8_s0 (
    .Q(ff_info_pattern[8]),
    .D(n1385_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_7_s0 (
    .Q(ff_info_pattern[7]),
    .D(n1386_19),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_6_s0 (
    .Q(ff_info_pattern[6]),
    .D(n1387_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_5_s0 (
    .Q(ff_info_pattern[5]),
    .D(n1388_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_4_s0 (
    .Q(ff_info_pattern[4]),
    .D(n1389_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_3_s0 (
    .Q(ff_info_pattern[3]),
    .D(n1390_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_2_s0 (
    .Q(ff_info_pattern[2]),
    .D(n1391_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_1_s0 (
    .Q(ff_info_pattern[1]),
    .D(n1392_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_0_s0 (
    .Q(ff_info_pattern[0]),
    .D(n1393_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFRE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(ff_rdata[7]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(ff_rdata[6]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(ff_rdata[5]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(ff_rdata[4]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(ff_rdata[3]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(ff_rdata[2]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(ff_rdata[1]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(ff_rdata[0]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFE ff_prepare_line_num_3_s0 (
    .Q(ff_prepare_line_num[3]),
    .D(n1280_3),
    .CLK(w_video_clk),
    .CE(n1590_6) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(n1281_3),
    .CLK(w_video_clk),
    .CE(n1590_6) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(n1282_3),
    .CLK(w_video_clk),
    .CE(n1590_6) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(n1283_3),
    .CLK(w_video_clk),
    .CE(n1590_6) 
);
  DFFE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1660_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1661_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1662_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1663_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1664_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFRE ff_line_buf_draw_we_s0 (
    .Q(ff_line_buf_draw_we),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_we_6),
    .RESET(n36_6) 
);
  DFFRE ff_sp_predraw_end_s0 (
    .Q(ff_sp_predraw_end),
    .D(n1919_7),
    .CLK(w_video_clk),
    .CE(ff_sp_predraw_end_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_15_s0 (
    .Q(ff_draw_pattern[15]),
    .D(n1693_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_14_s0 (
    .Q(ff_draw_pattern[14]),
    .D(n1694_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_13_s0 (
    .Q(ff_draw_pattern[13]),
    .D(n1695_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_12_s0 (
    .Q(ff_draw_pattern[12]),
    .D(n1696_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_11_s0 (
    .Q(ff_draw_pattern[11]),
    .D(n1697_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_10_s0 (
    .Q(ff_draw_pattern[10]),
    .D(n1698_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_9_s0 (
    .Q(ff_draw_pattern[9]),
    .D(n1699_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_8_s0 (
    .Q(ff_draw_pattern[8]),
    .D(n1700_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_7_s0 (
    .Q(ff_draw_pattern[7]),
    .D(n1701_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_6_s0 (
    .Q(ff_draw_pattern[6]),
    .D(n1702_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_5_s0 (
    .Q(ff_draw_pattern[5]),
    .D(n1703_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_4_s0 (
    .Q(ff_draw_pattern[4]),
    .D(n1704_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_3_s0 (
    .Q(ff_draw_pattern[3]),
    .D(n1705_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_2_s0 (
    .Q(ff_draw_pattern[2]),
    .D(n1706_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_1_s0 (
    .Q(ff_draw_pattern[1]),
    .D(n1707_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_0_s0 (
    .Q(ff_draw_pattern[0]),
    .D(n1708_6),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_7_s0 (
    .Q(ff_line_buf_draw_color[7]),
    .D(n1815_6),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_6_s0 (
    .Q(ff_line_buf_draw_color[6]),
    .D(n1816_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_5_s0 (
    .Q(ff_line_buf_draw_color[5]),
    .D(n1817_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_4_s0 (
    .Q(ff_line_buf_draw_color[4]),
    .D(n1818_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_3_s0 (
    .Q(ff_line_buf_draw_color[3]),
    .D(n1819_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_2_s0 (
    .Q(ff_line_buf_draw_color[2]),
    .D(n1820_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_1_s0 (
    .Q(ff_line_buf_draw_color[1]),
    .D(n1821_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_0_s0 (
    .Q(ff_line_buf_draw_color[0]),
    .D(n1822_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_7_s0 (
    .Q(ff_line_buf_draw_x[7]),
    .D(n1736_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_6_s0 (
    .Q(ff_line_buf_draw_x[6]),
    .D(n1737_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_5_s0 (
    .Q(ff_line_buf_draw_x[5]),
    .D(n1738_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_4_s0 (
    .Q(ff_line_buf_draw_x[4]),
    .D(n1739_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_3_s0 (
    .Q(ff_line_buf_draw_x[3]),
    .D(n1740_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_2_s0 (
    .Q(ff_line_buf_draw_x[2]),
    .D(n1741_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_1_s0 (
    .Q(ff_line_buf_draw_x[1]),
    .D(n1742_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_0_s0 (
    .Q(ff_line_buf_draw_x[0]),
    .D(n1743_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_3_s0 (
    .Q(ff_draw_color[3]),
    .D(w_info_rdata[5]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_2_s0 (
    .Q(ff_draw_color[2]),
    .D(w_info_rdata[4]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_1_s0 (
    .Q(ff_draw_color[1]),
    .D(w_info_rdata[3]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_0_s0 (
    .Q(ff_draw_color[0]),
    .D(w_info_rdata[2]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_cc0_found_s0  (
    .Q(\u_drawing_to_line_buffer.ff_cc0_found ),
    .D(n1927_7),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_2_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .D(n1924_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_1_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .D(n1925_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .D(n1926_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE ff_predraw_local_plane_num_2_s0 (
    .Q(ff_predraw_local_plane_num[2]),
    .D(n1902_4),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFRE ff_predraw_local_plane_num_1_s0 (
    .Q(ff_predraw_local_plane_num[1]),
    .D(n1903_4),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFRE ff_predraw_local_plane_num_0_s0 (
    .Q(ff_predraw_local_plane_num[0]),
    .D(n1904_6),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFE ff_draw_x_8_s0 (
    .Q(ff_draw_x[8]),
    .D(n1735_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_7_s0 (
    .Q(ff_draw_x[7]),
    .D(n1736_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_6_s0 (
    .Q(ff_draw_x[6]),
    .D(n1737_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_5_s0 (
    .Q(ff_draw_x[5]),
    .D(n1738_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_4_s0 (
    .Q(ff_draw_x[4]),
    .D(n1739_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_3_s0 (
    .Q(ff_draw_x[3]),
    .D(n1740_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_2_s0 (
    .Q(ff_draw_x[2]),
    .D(n1741_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_1_s0 (
    .Q(ff_draw_x[1]),
    .D(n1742_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_0_s0 (
    .Q(ff_draw_x[0]),
    .D(n1743_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFRE ff_line_buf_disp_x_7_s0 (
    .Q(ff_line_buf_disp_x[7]),
    .D(n2442_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_6_s0 (
    .Q(ff_line_buf_disp_x[6]),
    .D(n2443_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_5_s0 (
    .Q(ff_line_buf_disp_x[5]),
    .D(n2444_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_4_s0 (
    .Q(ff_line_buf_disp_x[4]),
    .D(n2445_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_3_s0 (
    .Q(ff_line_buf_disp_x[3]),
    .D(n2446_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_2_s0 (
    .Q(ff_line_buf_disp_x[2]),
    .D(n2447_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_1_s0 (
    .Q(ff_line_buf_disp_x[1]),
    .D(n2448_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_0_s0 (
    .Q(ff_line_buf_disp_x[0]),
    .D(n2449_4),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_window_x_s0 (
    .Q(ff_window_x),
    .D(n2432_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_we_s0 (
    .Q(ff_line_buf_disp_we),
    .D(n494_25),
    .CLK(w_video_clk),
    .CE(ff_line_buf_disp_we_6),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_en_s0 (
    .Q(w_sp_color_code_en),
    .D(n2521_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_3_s0 (
    .Q(w_sp_color_code[3]),
    .D(n2522_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_2_s0 (
    .Q(w_sp_color_code[2]),
    .D(n2523_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_1_s0 (
    .Q(w_sp_color_code[1]),
    .D(n2524_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_0_s0 (
    .Q(w_sp_color_code[0]),
    .D(n2525_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(w_video_clk),
    .CE(n2917_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s5 (
    .Q(ff_main_state[1]),
    .D(n251_28),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_main_state_1_s5.INIT=1'b0;
  DFFR ff_main_state_0_s3 (
    .Q(ff_main_state[0]),
    .D(n252_24),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_main_state_0_s3.INIT=1'b0;
  DFFR ff_y_test_listup_addr_0_s2 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n596_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_y_test_listup_addr_0_s2.INIT=1'b0;
  ALU n1327_s8 (
    .SUM(n1327_9_SUM),
    .COUT(n1327_12),
    .I0(VCC),
    .I1(ff_y_test_listup_addr[0]),
    .I3(GND),
    .CIN(ff_prepare_local_plane_num[0]) 
);
defparam n1327_s8.ALU_MODE=1;
  ALU n1327_s9 (
    .SUM(n1327_10_SUM),
    .COUT(n1327_14),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_y_test_listup_addr[1]),
    .I3(GND),
    .CIN(n1327_12) 
);
defparam n1327_s9.ALU_MODE=1;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(w_vram_data_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(w_vram_data_Z[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(w_vram_data_Z[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(w_vram_data_Z[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(w_vram_data_Z[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(w_vram_data_Z[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(w_vram_data_Z[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(w_vram_data_Z[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  ALU n1759_s0 (
    .SUM(n1759_1_SUM),
    .COUT(n1759_3),
    .I0(w_line_buf_draw_data[4]),
    .I1(n1747_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n1759_s0.ALU_MODE=3;
  ALU n1760_s0 (
    .SUM(n1760_1_SUM),
    .COUT(n1760_3),
    .I0(w_line_buf_draw_data[5]),
    .I1(n1746_3),
    .I3(GND),
    .CIN(n1759_3) 
);
defparam n1760_s0.ALU_MODE=3;
  ALU n1761_s0 (
    .SUM(n1761_1_SUM),
    .COUT(n1761_3),
    .I0(w_line_buf_draw_data[6]),
    .I1(n1745_3),
    .I3(GND),
    .CIN(n1760_3) 
);
defparam n1761_s0.ALU_MODE=3;
  MUX2_LUT5 n1183_s11 (
    .O(n1183_15),
    .I0(w_read_pattern_address_3_2),
    .I1(n1183_17),
    .S0(n1170_15) 
);
  MUX2_LUT5 n1655_s14 (
    .O(n1655_15),
    .I0(n1655_10),
    .I1(n1655_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1655_s15 (
    .O(n1655_17),
    .I0(n1655_12),
    .I1(n1655_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s14 (
    .O(n1656_15),
    .I0(n1656_10),
    .I1(n1656_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s15 (
    .O(n1656_17),
    .I0(n1656_12),
    .I1(n1656_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s14 (
    .O(n1657_15),
    .I0(n1657_10),
    .I1(n1657_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s15 (
    .O(n1657_17),
    .I0(n1657_12),
    .I1(n1657_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s14 (
    .O(n1658_15),
    .I0(n1658_10),
    .I1(n1658_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s15 (
    .O(n1658_17),
    .I0(n1658_12),
    .I1(n1658_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s14 (
    .O(n1659_15),
    .I0(n1659_10),
    .I1(n1659_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s15 (
    .O(n1659_17),
    .I0(n1659_12),
    .I1(n1659_13),
    .S0(n1653_7) 
);
  MUX2_LUT6 n1655_s13 (
    .O(n1655_19),
    .I0(n1655_15),
    .I1(n1655_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1656_s13 (
    .O(n1656_19),
    .I0(n1656_15),
    .I1(n1656_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1657_s13 (
    .O(n1657_19),
    .I0(n1657_15),
    .I1(n1657_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1658_s13 (
    .O(n1658_19),
    .I0(n1658_15),
    .I1(n1658_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1659_s13 (
    .O(n1659_19),
    .I0(n1659_15),
    .I1(n1659_17),
    .S0(n1652_5) 
);
  MUX2_LUT5 n1177_s11 (
    .O(n1177_14),
    .I0(n1177_16),
    .I1(w_read_color_address[9]),
    .S0(n1177_18) 
);
  INV n286_s5 (
    .O(n286_11),
    .I(n1171_2) 
);
  INV n1904_s2 (
    .O(n1904_6),
    .I(ff_predraw_local_plane_num[0]) 
);
  vdp_spinforam u_sprite_info_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .ff_info_ic(ff_info_ic),
    .ff_info_cc(ff_info_cc),
    .ff_info_ram_we(ff_info_ram_we),
    .w_info_address(w_info_address[2:0]),
    .ff_info_color(ff_info_color[3:0]),
    .ff_info_pattern(ff_info_pattern[15:0]),
    .ff_info_x(ff_info_x[8:0]),
    .w_info_rdata_Z(w_info_rdata_Z[0]),
    .w_info_rdata(w_info_rdata[30:1])
);
  vdp_ram_256byte_0 u_even_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_even_we(w_ram_even_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_even_7_5(w_line_buf_wdata_even_7_5),
    .w_line_buf_address_even(w_line_buf_address_even[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_even(w_line_buf_rdata_even[7:0])
);
  vdp_ram_256byte_1 u_odd_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_odd_we(w_ram_odd_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_odd_7_4(w_line_buf_wdata_odd_7_4),
    .w_line_buf_address_odd(w_line_buf_address_odd[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_odd(w_line_buf_rdata_odd[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_ram_palette (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_palette_we,
  w_palette_wdata_r,
  w_palette_wdata_g,
  w_palette_wdata_b,
  w_palette_wr_address,
  w_palette_rd_address,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_palette_we;
input [4:2] w_palette_wdata_r;
input [4:2] w_palette_wdata_g;
input [4:2] w_palette_wdata_b;
input [3:0] w_palette_wr_address;
input [3:0] w_palette_rd_address;
output [4:0] w_palette_rdata_r;
output [4:0] w_palette_rdata_g;
output [4:0] w_palette_rdata_b;
wire n29_21;
wire n30_21;
wire n31_21;
wire n32_21;
wire n33_21;
wire n34_21;
wire n35_21;
wire n36_21;
wire n37_21;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire ff_q_r_4_6;
wire n166_6;
wire n109_6;
wire n105_4;
wire n106_4;
wire n107_4;
wire n108_4;
wire n11_8;
wire ff_address_3_15;
wire n113_14;
wire n114_14;
wire n118_14;
wire n119_14;
wire n123_14;
wire n124_14;
wire ff_enable1;
wire ff_enable2;
wire ff_enable3;
wire ff_we;
wire n180_2;
wire n181_2;
wire n182_2;
wire n183_3;
wire n171_3;
wire n172_3;
wire n173_4;
wire n179_3;
wire n177_3;
wire n178_3;
wire n169_4;
wire n170_3;
wire n174_4;
wire n175_3;
wire n176_3;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_2;
wire n7_1;
wire n7_0_COUT;
wire n129_5;
wire ff_palette_initial_state_3_9;
wire [4:0] ff_palette_initial_state;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [4:0] ff_delay_state;
wire [4:0] ff_q_r;
wire [4:0] ff_q_g;
wire [4:0] ff_q_b;
wire [3:0] ff_address;
wire [4:0] ff_d_r;
wire [4:0] ff_d_g;
wire [4:0] ff_d_b;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT4 n29_s16 (
    .F(n29_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n29_s16.INIT=16'hEF40;
  LUT4 n30_s16 (
    .F(n30_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n30_s16.INIT=16'hAFA8;
  LUT4 n31_s16 (
    .F(n31_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n31_s16.INIT=16'hD35C;
  LUT4 n32_s16 (
    .F(n32_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n32_s16.INIT=16'hDC8C;
  LUT4 n33_s16 (
    .F(n33_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n33_s16.INIT=16'hAEAC;
  LUT4 n34_s16 (
    .F(n34_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n34_s16.INIT=16'hC378;
  LUT4 n35_s16 (
    .F(n35_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n35_s16.INIT=16'hE8B0;
  LUT4 n36_s16 (
    .F(n36_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n36_s16.INIT=16'h82B8;
  LUT4 n37_s16 (
    .F(n37_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n37_s16.INIT=16'hF7FC;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(ff_delay_state[3]),
    .I1(n105_4),
    .I2(ff_delay_state[4]) 
);
defparam n105_s0.INIT=8'h3A;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(ff_delay_state[2]),
    .I1(n106_4),
    .I2(ff_delay_state[4]) 
);
defparam n106_s0.INIT=8'h3A;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(ff_delay_state[1]),
    .I1(n107_4),
    .I2(ff_delay_state[4]) 
);
defparam n107_s0.INIT=8'h3A;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_delay_state[0]),
    .I1(n108_4),
    .I2(ff_delay_state[4]) 
);
defparam n108_s0.INIT=8'h3A;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(ff_palette_r[2]),
    .I1(w_palette_wdata_r[4]),
    .I2(ff_delay_state[4]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(ff_palette_r[1]),
    .I1(w_palette_wdata_r[3]),
    .I2(ff_delay_state[4]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(ff_palette_r[0]),
    .I1(w_palette_wdata_r[2]),
    .I2(ff_delay_state[4]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(ff_palette_g[2]),
    .I1(w_palette_wdata_g[4]),
    .I2(ff_delay_state[4]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(ff_palette_g[1]),
    .I1(w_palette_wdata_g[3]),
    .I2(ff_delay_state[4]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(ff_palette_g[0]),
    .I1(w_palette_wdata_g[2]),
    .I2(ff_delay_state[4]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(ff_palette_b[2]),
    .I1(w_palette_wdata_b[4]),
    .I2(ff_delay_state[4]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(ff_palette_b[1]),
    .I1(w_palette_wdata_b[3]),
    .I2(ff_delay_state[4]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(ff_palette_b[0]),
    .I1(w_palette_wdata_b[2]),
    .I2(ff_delay_state[4]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT2 ff_q_r_4_s2 (
    .F(ff_q_r_4_6),
    .I0(ff_we),
    .I1(ff_enable1) 
);
defparam ff_q_r_4_s2.INIT=4'h4;
  LUT2 n166_s1 (
    .F(n166_6),
    .I0(ff_enable1),
    .I1(ff_we) 
);
defparam n166_s1.INIT=4'h8;
  LUT2 n109_s1 (
    .F(n109_6),
    .I0(w_vdp_enable),
    .I1(w_palette_we) 
);
defparam n109_s1.INIT=4'h8;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(w_palette_wr_address[3]),
    .I1(w_palette_rd_address[3]),
    .I2(w_palette_we) 
);
defparam n105_s1.INIT=8'h53;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(w_palette_rd_address[2]),
    .I1(w_palette_wr_address[2]),
    .I2(w_palette_we) 
);
defparam n106_s1.INIT=8'h35;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(w_palette_rd_address[1]),
    .I1(w_palette_wr_address[1]),
    .I2(w_palette_we) 
);
defparam n107_s1.INIT=8'h35;
  LUT3 n108_s1 (
    .F(n108_4),
    .I0(w_palette_rd_address[0]),
    .I1(w_palette_wr_address[0]),
    .I2(w_palette_we) 
);
defparam n108_s1.INIT=8'h35;
  LUT2 n11_s3 (
    .F(n11_8),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[4]) 
);
defparam n11_s3.INIT=4'h9;
  LUT2 ff_address_3_s4 (
    .F(ff_address_3_15),
    .I0(w_vdp_enable),
    .I1(ff_delay_state[4]) 
);
defparam ff_address_3_s4.INIT=4'hB;
  LUT4 n113_s6 (
    .F(n113_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[2]) 
);
defparam n113_s6.INIT=16'h4F44;
  LUT4 n114_s6 (
    .F(n114_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[1]) 
);
defparam n114_s6.INIT=16'h4F44;
  LUT4 n118_s6 (
    .F(n118_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[2]) 
);
defparam n118_s6.INIT=16'h4F44;
  LUT4 n119_s6 (
    .F(n119_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[1]) 
);
defparam n119_s6.INIT=16'h4F44;
  LUT4 n123_s6 (
    .F(n123_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[2]) 
);
defparam n123_s6.INIT=16'h4F44;
  LUT4 n124_s6 (
    .F(n124_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[1]) 
);
defparam n124_s6.INIT=16'h4F44;
  DFFRE ff_palette_initial_state_3_s0 (
    .Q(ff_palette_initial_state[3]),
    .D(n8_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_2_s0 (
    .Q(ff_palette_initial_state[2]),
    .D(n9_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_1_s0 (
    .Q(ff_palette_initial_state[1]),
    .D(n10_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n29_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n30_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n31_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n32_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n33_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n34_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n35_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n36_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n37_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_4_s0 (
    .Q(ff_delay_state[4]),
    .D(ff_palette_initial_state[4]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_3_s0 (
    .Q(ff_delay_state[3]),
    .D(ff_palette_initial_state[3]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_2_s0 (
    .Q(ff_delay_state[2]),
    .D(ff_palette_initial_state[2]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_1_s0 (
    .Q(ff_delay_state[1]),
    .D(ff_palette_initial_state[1]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_0_s0 (
    .Q(ff_delay_state[0]),
    .D(ff_palette_initial_state[0]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable1_s0 (
    .Q(ff_enable1),
    .D(ff_address_3_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable2_s0 (
    .Q(ff_enable2),
    .D(ff_enable1),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable3_s0 (
    .Q(ff_enable3),
    .D(ff_enable2),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFS ff_we_s0 (
    .Q(ff_we),
    .D(n109_6),
    .CLK(w_video_clk),
    .SET(n129_5) 
);
  DFFE ff_q_r_4_s0 (
    .Q(ff_q_r[4]),
    .D(n169_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_3_s0 (
    .Q(ff_q_r[3]),
    .D(n170_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_2_s0 (
    .Q(ff_q_r[2]),
    .D(n171_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_1_s0 (
    .Q(ff_q_r[1]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_0_s0 (
    .Q(ff_q_r[0]),
    .D(n173_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_4_s0 (
    .Q(ff_q_g[4]),
    .D(n174_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_3_s0 (
    .Q(ff_q_g[3]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_2_s0 (
    .Q(ff_q_g[2]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_1_s0 (
    .Q(ff_q_g[1]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_0_s0 (
    .Q(ff_q_g[0]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_4_s0 (
    .Q(ff_q_b[4]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_3_s0 (
    .Q(ff_q_b[3]),
    .D(n180_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_2_s0 (
    .Q(ff_q_b[2]),
    .D(n181_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_1_s0 (
    .Q(ff_q_b[1]),
    .D(n182_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_0_s0 (
    .Q(ff_q_b[0]),
    .D(n183_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_out_4_s0 (
    .Q(w_palette_rdata_r[4]),
    .D(ff_q_r[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_3_s0 (
    .Q(w_palette_rdata_r[3]),
    .D(ff_q_r[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_2_s0 (
    .Q(w_palette_rdata_r[2]),
    .D(ff_q_r[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_1_s0 (
    .Q(w_palette_rdata_r[1]),
    .D(ff_q_r[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_0_s0 (
    .Q(w_palette_rdata_r[0]),
    .D(ff_q_r[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_4_s0 (
    .Q(w_palette_rdata_g[4]),
    .D(ff_q_g[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_3_s0 (
    .Q(w_palette_rdata_g[3]),
    .D(ff_q_g[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_2_s0 (
    .Q(w_palette_rdata_g[2]),
    .D(ff_q_g[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_1_s0 (
    .Q(w_palette_rdata_g[1]),
    .D(ff_q_g[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_0_s0 (
    .Q(w_palette_rdata_g[0]),
    .D(ff_q_g[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_4_s0 (
    .Q(w_palette_rdata_b[4]),
    .D(ff_q_b[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_3_s0 (
    .Q(w_palette_rdata_b[3]),
    .D(ff_q_b[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_2_s0 (
    .Q(w_palette_rdata_b[2]),
    .D(ff_q_b[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_1_s0 (
    .Q(w_palette_rdata_b[1]),
    .D(ff_q_b[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_0_s0 (
    .Q(w_palette_rdata_b[0]),
    .D(ff_q_b[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_address_3_s1 (
    .Q(ff_address[3]),
    .D(n105_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_3_s1.INIT=1'b0;
  DFFE ff_address_2_s1 (
    .Q(ff_address[2]),
    .D(n106_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_2_s1.INIT=1'b0;
  DFFE ff_address_1_s1 (
    .Q(ff_address[1]),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_1_s1.INIT=1'b0;
  DFFE ff_address_0_s1 (
    .Q(ff_address[0]),
    .D(n108_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_0_s1.INIT=1'b0;
  DFFE ff_d_r_4_s1 (
    .Q(ff_d_r[4]),
    .D(n110_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_4_s1.INIT=1'b0;
  DFFE ff_d_r_3_s1 (
    .Q(ff_d_r[3]),
    .D(n111_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_3_s1.INIT=1'b0;
  DFFE ff_d_r_2_s1 (
    .Q(ff_d_r[2]),
    .D(n112_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_2_s1.INIT=1'b0;
  DFFE ff_d_g_4_s1 (
    .Q(ff_d_g[4]),
    .D(n115_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_4_s1.INIT=1'b0;
  DFFE ff_d_g_3_s1 (
    .Q(ff_d_g[3]),
    .D(n116_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_3_s1.INIT=1'b0;
  DFFE ff_d_g_2_s1 (
    .Q(ff_d_g[2]),
    .D(n117_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_2_s1.INIT=1'b0;
  DFFE ff_d_b_4_s1 (
    .Q(ff_d_b[4]),
    .D(n120_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_4_s1.INIT=1'b0;
  DFFE ff_d_b_3_s1 (
    .Q(ff_d_b[3]),
    .D(n121_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_3_s1.INIT=1'b0;
  DFFE ff_d_b_2_s1 (
    .Q(ff_d_b[2]),
    .D(n122_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_2_s1.INIT=1'b0;
  DFFRE ff_palette_initial_state_4_s1 (
    .Q(ff_palette_initial_state[4]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(n7_1),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_4_s1.INIT=1'b0;
  DFFR ff_palette_initial_state_0_s2 (
    .Q(ff_palette_initial_state[0]),
    .D(n11_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_0_s2.INIT=1'b0;
  DFF ff_d_r_1_s3 (
    .Q(ff_d_r[1]),
    .D(n113_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_1_s3.INIT=1'b0;
  DFF ff_d_r_0_s3 (
    .Q(ff_d_r[0]),
    .D(n114_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_0_s3.INIT=1'b0;
  DFF ff_d_g_1_s3 (
    .Q(ff_d_g[1]),
    .D(n118_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_1_s3.INIT=1'b0;
  DFF ff_d_g_0_s3 (
    .Q(ff_d_g[0]),
    .D(n119_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_0_s3.INIT=1'b0;
  DFF ff_d_b_1_s3 (
    .Q(ff_d_b[1]),
    .D(n123_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_1_s3.INIT=1'b0;
  DFF ff_d_b_0_s3 (
    .Q(ff_d_b[0]),
    .D(n124_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_0_s3.INIT=1'b0;
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_0_s (
    .DO({n180_2,n181_2,n182_2,n183_3}),
    .DI(ff_d_b[3:0]),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_1_s (
    .DO({n171_3,n172_3,n173_4,n179_3}),
    .DI({ff_d_r[2:0],ff_d_b[4]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_2_s (
    .DO({n177_3,n178_3,n169_4,n170_3}),
    .DI({ff_d_g[1:0],ff_d_r[4:3]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_3_s (
    .DO({DO[3],n174_4,n175_3,n176_3}),
    .DI({GND,ff_d_g[4:2]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(ff_palette_initial_state[1]),
    .I1(ff_palette_initial_state[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(ff_palette_initial_state[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_2),
    .I0(ff_palette_initial_state[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  ALU n7_s (
    .SUM(n7_1),
    .COUT(n7_0_COUT),
    .I0(ff_palette_initial_state[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n8_2) 
);
defparam n7_s.ALU_MODE=0;
  INV n129_s2 (
    .O(n129_5),
    .I(ff_delay_state[4]) 
);
  INV ff_palette_initial_state_3_s4 (
    .O(ff_palette_initial_state_3_9),
    .I(ff_palette_initial_state[4]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_palette */
module vdp_register (
  w_video_clk,
  n1607_5,
  n36_6,
  w_vdp_enable,
  w_write,
  w_read,
  n915_12,
  slot_reset_n_d,
  w_bus_write,
  w_write_4,
  n914_15,
  n3500_5,
  w_vdpcmd_tr_clr_ack,
  n1372_4,
  n753_9,
  w_vram_write_ack,
  w_vdpcmd_reg_write_ack,
  w_bus_wdata,
  w_bus_address,
  w_dot_state,
  w_bus_vdp_rdata_en,
  reg_r1_disp_on_Z,
  w_palette_we,
  w_vram_write_req,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  reg_r1_bl_clks_Z,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  reg_r25_cmd_Z,
  reg_r25_yae_Z,
  reg_r25_yjk_Z,
  reg_r25_msk_Z,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_tr_clr_req,
  w_vram_rd_req,
  w_vdp_mode_is_highres,
  n1208_4,
  n1211_4,
  w_vram_addr_set_req,
  n1167_7,
  n1234_12,
  n1371_11,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r26_h_scroll_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_vram_address_cpu,
  w_vram_wdata_cpu,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r12_blink_mode_Z,
  reg_r13_blink_period_Z,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r7_frame_col_Z,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  reg_r27_h_scroll_Z,
  w_vdpcmd_reg_num,
  w_vdpcmd_reg_data,
  w_palette_wdata_r,
  w_palette_wdata_b,
  w_palette_wdata_g,
  w_palette_wr_address
)
;
input w_video_clk;
input n1607_5;
input n36_6;
input w_vdp_enable;
input w_write;
input w_read;
input n915_12;
input slot_reset_n_d;
input w_bus_write;
input w_write_4;
input n914_15;
input n3500_5;
input w_vdpcmd_tr_clr_ack;
input n1372_4;
input n753_9;
input w_vram_write_ack;
input w_vdpcmd_reg_write_ack;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [1:0] w_dot_state;
output w_bus_vdp_rdata_en;
output reg_r1_disp_on_Z;
output w_palette_we;
output w_vram_write_req;
output reg_r1_sp_size_Z;
output reg_r1_sp_zoom_Z;
output reg_r1_bl_clks_Z;
output reg_r8_sp_off_Z;
output reg_r8_col0_on_Z;
output reg_r9_pal_mode_Z;
output reg_r9_interlace_mode_Z;
output reg_r9_y_dots_Z;
output reg_r25_cmd_Z;
output reg_r25_yae_Z;
output reg_r25_yjk_Z;
output reg_r25_msk_Z;
output w_vdpcmd_reg_write_req;
output w_vdpcmd_tr_clr_req;
output w_vram_rd_req;
output w_vdp_mode_is_highres;
output n1208_4;
output n1211_4;
output w_vram_addr_set_req;
output n1167_7;
output n1234_12;
output n1371_11;
output [3:1] reg_r0_disp_mode;
output [1:0] reg_r1_disp_mode;
output [7:3] reg_r26_h_scroll_Z;
output reg_r2_pattern_name_Z_0;
output reg_r2_pattern_name_Z_1;
output reg_r2_pattern_name_Z_2;
output reg_r2_pattern_name_Z_3;
output reg_r2_pattern_name_Z_6;
output [16:0] w_vram_address_cpu;
output [7:0] w_vram_wdata_cpu;
output reg_r4_pattern_generator_Z_0;
output reg_r4_pattern_generator_Z_1;
output reg_r4_pattern_generator_Z_2;
output reg_r4_pattern_generator_Z_5;
output [7:0] reg_r12_blink_mode_Z;
output [7:0] reg_r13_blink_period_Z;
output reg_r6_sp_gen_addr_Z_0;
output reg_r6_sp_gen_addr_Z_1;
output reg_r6_sp_gen_addr_Z_2;
output reg_r6_sp_gen_addr_Z_3;
output reg_r6_sp_gen_addr_Z_5;
output [7:0] reg_r7_frame_col_Z;
output reg_r10r3_color_Z_0;
output reg_r10r3_color_Z_1;
output reg_r10r3_color_Z_2;
output reg_r10r3_color_Z_3;
output reg_r10r3_color_Z_4;
output reg_r10r3_color_Z_5;
output reg_r10r3_color_Z_6;
output reg_r10r3_color_Z_7;
output reg_r10r3_color_Z_10;
output reg_r11r5_sp_atr_addr_Z_0;
output reg_r11r5_sp_atr_addr_Z_1;
output reg_r11r5_sp_atr_addr_Z_2;
output reg_r11r5_sp_atr_addr_Z_3;
output reg_r11r5_sp_atr_addr_Z_4;
output reg_r11r5_sp_atr_addr_Z_5;
output reg_r11r5_sp_atr_addr_Z_6;
output reg_r11r5_sp_atr_addr_Z_7;
output reg_r11r5_sp_atr_addr_Z_9;
output [7:0] reg_r18_adj;
output [7:0] reg_r23_vstart_line_Z;
output [2:0] reg_r27_h_scroll_Z;
output [3:0] w_vdpcmd_reg_num;
output [7:0] w_vdpcmd_reg_data;
output [4:2] w_palette_wdata_r;
output [4:2] w_palette_wdata_b;
output [4:2] w_palette_wdata_g;
output [3:0] w_palette_wr_address;
wire n2034_4;
wire n972_3;
wire n973_3;
wire n974_3;
wire n975_3;
wire n976_3;
wire n993_3;
wire n994_3;
wire n995_3;
wire n2563_3;
wire n2921_4;
wire n438_8;
wire n439_8;
wire n440_8;
wire n441_8;
wire n442_8;
wire n443_8;
wire n1235_4;
wire n1238_4;
wire n1244_4;
wire n1249_4;
wire n1265_4;
wire n1273_5;
wire n1274_4;
wire n1278_4;
wire n1286_4;
wire n1294_4;
wire n1296_4;
wire n1304_4;
wire n1307_4;
wire n1315_4;
wire n1319_4;
wire n1321_4;
wire n1329_4;
wire n1335_4;
wire n1341_4;
wire n1348_4;
wire n1355_4;
wire n1189_4;
wire n1196_4;
wire ff_rdata_en1_8;
wire ff_palette_we_5;
wire vdp_p1_data_7_6;
wire vdpregwrpulse_8;
wire vdp_vram_rd_req_5;
wire vdp_r16_pal_num_3_8;
wire vdp_r17_reg_num_5_8;
wire vdp_p2_is_1st_byte_10;
wire vdp_p1_is_1st_byte_8;
wire n174_7;
wire n972_4;
wire n975_4;
wire n993_4;
wire n994_4;
wire n2563_4;
wire n1235_5;
wire n1235_6;
wire n1238_5;
wire n1244_5;
wire n1249_5;
wire n1274_5;
wire n1296_5;
wire n1211_5;
wire vdpregwrpulse_9;
wire vdpregwrpulse_10;
wire vdp_r16_pal_num_3_9;
wire vdp_r17_reg_num_5_9;
wire vdpregwrpulse_11;
wire vdp_vram_rd_req_8;
wire n1164_10;
wire n974_6;
wire n973_6;
wire n70_6;
wire n984_13;
wire vdp_reg_ptr_5_8;
wire n1226_6;
wire n996_5;
wire n977_6;
wire n1203_8;
wire n2949_5;
wire vdp_p2_is_1st_byte;
wire vdpregwrpulse;
wire ff_r1_disp_on;
wire vdp_r17_inc_reg_num;
wire ff_palette_wr_req;
wire ff_rdata_en;
wire ff_rdata_en1;
wire vdp_p1_is_1st_byte;
wire ff_palette_wr_ack;
wire n1273_8;
wire n1234_13;
wire n1203_11;
wire n1371_12;
wire n1167_10;
wire [7:0] vdp_p1_data;
wire [5:0] vdp_reg_ptr;
wire [3:1] ff_r0_disp_mode;
wire [1:0] ff_r1_disp_mode;
wire [6:0] ff_r2_pt_nam_addr;
wire [3:0] vdp_r15_status_reg_num;
wire [3:0] vdp_r16_pal_num;
wire [5:0] vdp_r17_reg_num;
wire [7:3] ff_r26_h_scroll;
wire VCC;
wire GND;
  LUT4 w_vdp_mode_is_highres_s (
    .F(w_vdp_mode_is_highres),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam w_vdp_mode_is_highres_s.INIT=16'h0100;
  LUT2 n2034_s1 (
    .F(n2034_4),
    .I0(ff_rdata_en),
    .I1(slot_reset_n_d) 
);
defparam n2034_s1.INIT=4'hB;
  LUT4 n972_s0 (
    .F(n972_3),
    .I0(vdp_p1_data[5]),
    .I1(n972_4),
    .I2(vdp_r17_reg_num[5]),
    .I3(w_write) 
);
defparam n972_s0.INIT=16'h3CAA;
  LUT4 n973_s0 (
    .F(n973_3),
    .I0(vdp_p1_data[4]),
    .I1(n973_6),
    .I2(vdp_r17_reg_num[4]),
    .I3(w_write) 
);
defparam n973_s0.INIT=16'h3CAA;
  LUT4 n974_s0 (
    .F(n974_3),
    .I0(vdp_p1_data[3]),
    .I1(n974_6),
    .I2(vdp_r17_reg_num[3]),
    .I3(w_write) 
);
defparam n974_s0.INIT=16'h3CAA;
  LUT4 n975_s0 (
    .F(n975_3),
    .I0(vdp_p1_data[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(n975_4),
    .I3(w_write) 
);
defparam n975_s0.INIT=16'h3CAA;
  LUT4 n976_s0 (
    .F(n976_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]),
    .I3(w_write) 
);
defparam n976_s0.INIT=16'h3CAA;
  LUT4 n993_s0 (
    .F(n993_3),
    .I0(vdp_p1_data[3]),
    .I1(n993_4),
    .I2(vdp_r16_pal_num[3]),
    .I3(w_write) 
);
defparam n993_s0.INIT=16'h3CAA;
  LUT4 n994_s0 (
    .F(n994_3),
    .I0(vdp_p1_data[2]),
    .I1(n994_4),
    .I2(vdp_r16_pal_num[2]),
    .I3(w_write) 
);
defparam n994_s0.INIT=16'h3CAA;
  LUT4 n995_s0 (
    .F(n995_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r16_pal_num[0]),
    .I2(vdp_r16_pal_num[1]),
    .I3(w_write) 
);
defparam n995_s0.INIT=16'h3CAA;
  LUT4 n2563_s0 (
    .F(n2563_3),
    .I0(w_bus_write),
    .I1(n2563_4),
    .I2(vdp_r15_status_reg_num[0]),
    .I3(vdp_p1_is_1st_byte_8) 
);
defparam n2563_s0.INIT=16'h4000;
  LUT4 n2921_s1 (
    .F(n2921_4),
    .I0(vdp_reg_ptr[4]),
    .I1(w_write_4),
    .I2(vdpregwrpulse),
    .I3(vdp_reg_ptr[5]) 
);
defparam n2921_s1.INIT=16'h1000;
  LUT3 n438_s4 (
    .F(n438_8),
    .I0(w_bus_wdata[5]),
    .I1(vdp_r17_reg_num[5]),
    .I2(w_bus_address[1]) 
);
defparam n438_s4.INIT=8'hCA;
  LUT3 n439_s4 (
    .F(n439_8),
    .I0(w_bus_wdata[4]),
    .I1(vdp_r17_reg_num[4]),
    .I2(w_bus_address[1]) 
);
defparam n439_s4.INIT=8'hCA;
  LUT3 n440_s4 (
    .F(n440_8),
    .I0(w_bus_wdata[3]),
    .I1(vdp_r17_reg_num[3]),
    .I2(w_bus_address[1]) 
);
defparam n440_s4.INIT=8'hCA;
  LUT3 n441_s4 (
    .F(n441_8),
    .I0(w_bus_wdata[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(w_bus_address[1]) 
);
defparam n441_s4.INIT=8'hCA;
  LUT3 n442_s4 (
    .F(n442_8),
    .I0(w_bus_wdata[1]),
    .I1(vdp_r17_reg_num[1]),
    .I2(w_bus_address[1]) 
);
defparam n442_s4.INIT=8'hCA;
  LUT3 n443_s4 (
    .F(n443_8),
    .I0(w_bus_wdata[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_address[1]) 
);
defparam n443_s4.INIT=8'hCA;
  LUT3 n1235_s1 (
    .F(n1235_4),
    .I0(vdp_reg_ptr[4]),
    .I1(n1235_5),
    .I2(n1235_6) 
);
defparam n1235_s1.INIT=8'h80;
  LUT4 n1238_s1 (
    .F(n1238_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[4]),
    .I2(n1238_5),
    .I3(n1235_5) 
);
defparam n1238_s1.INIT=16'h4000;
  LUT4 n1244_s1 (
    .F(n1244_4),
    .I0(n1244_5),
    .I1(vdp_reg_ptr[4]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1235_5) 
);
defparam n1244_s1.INIT=16'h8000;
  LUT4 n1249_s1 (
    .F(n1249_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1249_5) 
);
defparam n1249_s1.INIT=16'h8000;
  LUT4 n1265_s1 (
    .F(n1265_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1249_5) 
);
defparam n1265_s1.INIT=16'h1000;
  LUT4 n1273_s2 (
    .F(n1273_5),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1249_5) 
);
defparam n1273_s2.INIT=16'h1000;
  LUT4 n1274_s1 (
    .F(n1274_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1274_s1.INIT=16'h8000;
  LUT4 n1208_s1 (
    .F(n1208_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1208_s1.INIT=16'h4000;
  LUT4 n1278_s1 (
    .F(n1278_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1278_s1.INIT=16'h4000;
  LUT4 n1286_s1 (
    .F(n1286_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1286_s1.INIT=16'h1000;
  LUT3 n1294_s1 (
    .F(n1294_4),
    .I0(vdp_reg_ptr[4]),
    .I1(n1235_5),
    .I2(n1235_6) 
);
defparam n1294_s1.INIT=8'h40;
  LUT4 n1296_s1 (
    .F(n1296_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1296_s1.INIT=16'h4000;
  LUT4 n1304_s1 (
    .F(n1304_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1274_5) 
);
defparam n1304_s1.INIT=16'h1000;
  LUT4 n1307_s1 (
    .F(n1307_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1307_s1.INIT=16'h4000;
  LUT4 n1315_s1 (
    .F(n1315_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1315_s1.INIT=16'h1000;
  LUT4 n1319_s1 (
    .F(n1319_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1319_s1.INIT=16'h0100;
  LUT4 n1321_s1 (
    .F(n1321_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1321_s1.INIT=16'h8000;
  LUT4 n1329_s1 (
    .F(n1329_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1329_s1.INIT=16'h4000;
  LUT4 n1335_s1 (
    .F(n1335_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1335_s1.INIT=16'h1000;
  LUT4 n1341_s1 (
    .F(n1341_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1296_5) 
);
defparam n1341_s1.INIT=16'h1000;
  LUT4 n1348_s1 (
    .F(n1348_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1348_s1.INIT=16'h1000;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1355_s1.INIT=16'h0100;
  LUT4 n1189_s1 (
    .F(n1189_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(vdp_p2_is_1st_byte),
    .I3(w_write) 
);
defparam n1189_s1.INIT=16'h4000;
  LUT4 n1196_s1 (
    .F(n1196_4),
    .I0(w_bus_address[0]),
    .I1(vdp_p2_is_1st_byte),
    .I2(w_bus_address[1]),
    .I3(w_write) 
);
defparam n1196_s1.INIT=16'h1000;
  LUT4 n1211_s1 (
    .F(n1211_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n1211_5),
    .I3(w_write) 
);
defparam n1211_s1.INIT=16'h4000;
  LUT2 ff_rdata_en1_s3 (
    .F(ff_rdata_en1_8),
    .I0(w_vdp_enable),
    .I1(ff_rdata_en) 
);
defparam ff_rdata_en1_s3.INIT=4'hE;
  LUT4 ff_palette_we_s2 (
    .F(ff_palette_we_5),
    .I0(n174_7),
    .I1(ff_palette_wr_req),
    .I2(ff_palette_wr_ack),
    .I3(w_vdp_enable) 
);
defparam ff_palette_we_s2.INIT=16'h7D00;
  LUT4 vdp_p1_data_7_s2 (
    .F(vdp_p1_data_7_6),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_write) 
);
defparam vdp_p1_data_7_s2.INIT=16'hE000;
  LUT4 vdpregwrpulse_s4 (
    .F(vdpregwrpulse_8),
    .I0(vdpregwrpulse_9),
    .I1(vdpregwrpulse_10),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam vdpregwrpulse_s4.INIT=16'h40FF;
  LUT3 vdp_vram_rd_req_s3 (
    .F(vdp_vram_rd_req_5),
    .I0(w_bus_wdata[6]),
    .I1(n1211_4),
    .I2(vdp_vram_rd_req_8) 
);
defparam vdp_vram_rd_req_s3.INIT=8'hF4;
  LUT2 vdp_r16_pal_num_3_s4 (
    .F(vdp_r16_pal_num_3_8),
    .I0(n1196_4),
    .I1(vdp_r16_pal_num_3_9) 
);
defparam vdp_r16_pal_num_3_s4.INIT=4'hE;
  LUT2 vdp_r17_reg_num_5_s4 (
    .F(vdp_r17_reg_num_5_8),
    .I0(vdp_r17_reg_num_5_9),
    .I1(n1273_5) 
);
defparam vdp_r17_reg_num_5_s4.INIT=4'hE;
  LUT4 vdp_p2_is_1st_byte_s5 (
    .F(vdp_p2_is_1st_byte_10),
    .I0(w_bus_address[0]),
    .I1(w_write),
    .I2(w_bus_address[1]),
    .I3(vdp_r16_pal_num_3_9) 
);
defparam vdp_p2_is_1st_byte_s5.INIT=16'hFF40;
  LUT3 vdp_p1_is_1st_byte_s3 (
    .F(vdp_p1_is_1st_byte_8),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_write_4) 
);
defparam vdp_p1_is_1st_byte_s3.INIT=8'h40;
  LUT2 n174_s2 (
    .F(n174_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n174_s2.INIT=4'h6;
  LUT4 n972_s1 (
    .F(n972_4),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[4]),
    .I3(n975_4) 
);
defparam n972_s1.INIT=16'h8000;
  LUT2 n975_s1 (
    .F(n975_4),
    .I0(vdp_r17_reg_num[0]),
    .I1(vdp_r17_reg_num[1]) 
);
defparam n975_s1.INIT=4'h8;
  LUT3 n993_s1 (
    .F(n993_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]),
    .I2(vdp_r16_pal_num[2]) 
);
defparam n993_s1.INIT=8'h80;
  LUT2 n994_s1 (
    .F(n994_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]) 
);
defparam n994_s1.INIT=4'h8;
  LUT3 n2563_s1 (
    .F(n2563_4),
    .I0(vdp_r15_status_reg_num[3]),
    .I1(vdp_r15_status_reg_num[2]),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n2563_s1.INIT=8'h40;
  LUT3 n1235_s2 (
    .F(n1235_5),
    .I0(vdp_reg_ptr[5]),
    .I1(w_write_4),
    .I2(vdpregwrpulse) 
);
defparam n1235_s2.INIT=8'h10;
  LUT4 n1235_s3 (
    .F(n1235_6),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(vdp_reg_ptr[3]) 
);
defparam n1235_s3.INIT=16'h4000;
  LUT3 n1238_s2 (
    .F(n1238_5),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[3]) 
);
defparam n1238_s2.INIT=8'h40;
  LUT3 n1244_s2 (
    .F(n1244_5),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[3]) 
);
defparam n1244_s2.INIT=8'h10;
  LUT3 n1249_s2 (
    .F(n1249_5),
    .I0(vdp_reg_ptr[3]),
    .I1(vdp_reg_ptr[4]),
    .I2(n1235_5) 
);
defparam n1249_s2.INIT=8'h40;
  LUT3 n1274_s2 (
    .F(n1274_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1235_5) 
);
defparam n1274_s2.INIT=8'h40;
  LUT3 n1296_s2 (
    .F(n1296_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1235_5) 
);
defparam n1296_s2.INIT=8'h10;
  LUT2 n1211_s2 (
    .F(n1211_5),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]) 
);
defparam n1211_s2.INIT=4'h1;
  LUT4 vdpregwrpulse_s5 (
    .F(vdpregwrpulse_9),
    .I0(vdp_r17_reg_num[1]),
    .I1(w_bus_address[1]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdpregwrpulse_11) 
);
defparam vdpregwrpulse_s5.INIT=16'h4000;
  LUT4 vdpregwrpulse_s6 (
    .F(vdpregwrpulse_10),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam vdpregwrpulse_s6.INIT=16'hF400;
  LUT4 vdp_r16_pal_num_3_s5 (
    .F(vdp_r16_pal_num_3_9),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1249_5) 
);
defparam vdp_r16_pal_num_3_s5.INIT=16'h0100;
  LUT4 vdp_r17_reg_num_5_s5 (
    .F(vdp_r17_reg_num_5_9),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(vdp_r17_inc_reg_num),
    .I3(w_write) 
);
defparam vdp_r17_reg_num_5_s5.INIT=16'h8000;
  LUT4 vdpregwrpulse_s7 (
    .F(vdpregwrpulse_11),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[5]),
    .I3(vdp_r17_reg_num[4]) 
);
defparam vdpregwrpulse_s7.INIT=16'h0100;
  LUT4 vdp_vram_rd_req_s5 (
    .F(vdp_vram_rd_req_8),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam vdp_vram_rd_req_s5.INIT=16'h0100;
  LUT3 n1164_s4 (
    .F(n1164_10),
    .I0(w_bus_write),
    .I1(w_write_4),
    .I2(vdp_p1_is_1st_byte) 
);
defparam n1164_s4.INIT=8'h4F;
  LUT3 n974_s2 (
    .F(n974_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]) 
);
defparam n974_s2.INIT=8'h80;
  LUT4 n973_s2 (
    .F(n973_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdp_r17_reg_num[1]) 
);
defparam n973_s2.INIT=16'h8000;
  LUT2 n70_s2 (
    .F(n70_6),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam n70_s2.INIT=4'h7;
  LUT3 n984_s7 (
    .F(n984_13),
    .I0(vdp_p2_is_1st_byte),
    .I1(w_bus_write),
    .I2(w_write_4) 
);
defparam n984_s7.INIT=8'h7F;
  LUT3 vdp_reg_ptr_5_s3 (
    .F(vdp_reg_ptr_5_8),
    .I0(w_bus_write),
    .I1(w_write_4),
    .I2(vdpregwrpulse_10) 
);
defparam vdp_reg_ptr_5_s3.INIT=8'h80;
  LUT4 n1226_s2 (
    .F(n1226_6),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n1226_s2.INIT=16'h1000;
  LUT4 n996_s1 (
    .F(n996_5),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_p1_data[0]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n996_s1.INIT=16'h5CCC;
  LUT4 n977_s2 (
    .F(n977_6),
    .I0(vdp_p1_data[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n977_s2.INIT=16'h3AAA;
  LUT2 n1203_s4 (
    .F(n1203_8),
    .I0(n2949_5),
    .I1(ff_palette_wr_ack) 
);
defparam n1203_s4.INIT=4'h6;
  LUT4 n2949_s1 (
    .F(n2949_5),
    .I0(ff_palette_wr_ack),
    .I1(ff_palette_wr_req),
    .I2(w_vdp_enable),
    .I3(n174_7) 
);
defparam n2949_s1.INIT=16'h6000;
  LUT2 n1167_s3 (
    .F(n1167_7),
    .I0(n3500_5),
    .I1(w_vdpcmd_tr_clr_ack) 
);
defparam n1167_s3.INIT=4'h6;
  LUT4 n1234_s6 (
    .F(n1234_12),
    .I0(n1372_4),
    .I1(w_vdp_enable),
    .I2(n753_9),
    .I3(w_vram_write_ack) 
);
defparam n1234_s6.INIT=16'hBF40;
  LUT4 n1371_s5 (
    .F(n1371_11),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1371_s5.INIT=16'h9F60;
  DFFR ff_rdata_en2_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(ff_rdata_en1),
    .CLK(w_video_clk),
    .RESET(n70_6) 
);
  DFFRE reg_r1_disp_on_s0 (
    .Q(reg_r1_disp_on_Z),
    .D(ff_r1_disp_on),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_3_s0 (
    .Q(reg_r0_disp_mode[3]),
    .D(ff_r0_disp_mode[3]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_2_s0 (
    .Q(reg_r0_disp_mode[2]),
    .D(ff_r0_disp_mode[2]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_1_s0 (
    .Q(reg_r0_disp_mode[1]),
    .D(ff_r0_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_1_s0 (
    .Q(reg_r1_disp_mode[1]),
    .D(ff_r1_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_0_s0 (
    .Q(reg_r1_disp_mode[0]),
    .D(ff_r1_disp_mode[0]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_7_s0 (
    .Q(reg_r26_h_scroll_Z[7]),
    .D(ff_r26_h_scroll[7]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_6_s0 (
    .Q(reg_r26_h_scroll_Z[6]),
    .D(ff_r26_h_scroll[6]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_5_s0 (
    .Q(reg_r26_h_scroll_Z[5]),
    .D(ff_r26_h_scroll[5]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_4_s0 (
    .Q(reg_r26_h_scroll_Z[4]),
    .D(ff_r26_h_scroll[4]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_3_s0 (
    .Q(reg_r26_h_scroll_Z[3]),
    .D(ff_r26_h_scroll[3]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_6_s0 (
    .Q(reg_r2_pattern_name_Z_6),
    .D(ff_r2_pt_nam_addr[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_3_s0 (
    .Q(reg_r2_pattern_name_Z_3),
    .D(ff_r2_pt_nam_addr[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_2_s0 (
    .Q(reg_r2_pattern_name_Z_2),
    .D(ff_r2_pt_nam_addr[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_1_s0 (
    .Q(reg_r2_pattern_name_Z_1),
    .D(ff_r2_pt_nam_addr[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_0_s0 (
    .Q(reg_r2_pattern_name_Z_0),
    .D(ff_r2_pt_nam_addr[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_palette_we_s0 (
    .Q(w_palette_we),
    .D(n174_7),
    .CLK(w_video_clk),
    .CE(ff_palette_we_5),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_7_s0 (
    .Q(vdp_p1_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_6_s0 (
    .Q(vdp_p1_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_5_s0 (
    .Q(vdp_p1_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_4_s0 (
    .Q(vdp_p1_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_3_s0 (
    .Q(vdp_p1_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_2_s0 (
    .Q(vdp_p1_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_1_s0 (
    .Q(vdp_p1_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_0_s0 (
    .Q(vdp_p1_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFSE vdp_p2_is_1st_byte_s0 (
    .Q(vdp_p2_is_1st_byte),
    .D(n984_13),
    .CLK(w_video_clk),
    .CE(vdp_p2_is_1st_byte_10),
    .SET(n36_6) 
);
  DFFRE vdpregwrpulse_s0 (
    .Q(vdpregwrpulse),
    .D(w_write),
    .CLK(w_video_clk),
    .CE(vdpregwrpulse_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_5_s0 (
    .Q(vdp_reg_ptr[5]),
    .D(n438_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_4_s0 (
    .Q(vdp_reg_ptr[4]),
    .D(n439_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_3_s0 (
    .Q(vdp_reg_ptr[3]),
    .D(n440_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_2_s0 (
    .Q(vdp_reg_ptr[2]),
    .D(n441_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_1_s0 (
    .Q(vdp_reg_ptr[1]),
    .D(n442_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_0_s0 (
    .Q(vdp_reg_ptr[0]),
    .D(n443_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wr_req_s0 (
    .Q(w_vram_write_req),
    .D(n1234_13),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_16_s0 (
    .Q(w_vram_address_cpu[16]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_15_s0 (
    .Q(w_vram_address_cpu[15]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_14_s0 (
    .Q(w_vram_address_cpu[14]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_13_s0 (
    .Q(w_vram_address_cpu[13]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_12_s0 (
    .Q(w_vram_address_cpu[12]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_11_s0 (
    .Q(w_vram_address_cpu[11]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_10_s0 (
    .Q(w_vram_address_cpu[10]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_9_s0 (
    .Q(w_vram_address_cpu[9]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_8_s0 (
    .Q(w_vram_address_cpu[8]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_7_s0 (
    .Q(w_vram_address_cpu[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_6_s0 (
    .Q(w_vram_address_cpu[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_5_s0 (
    .Q(w_vram_address_cpu[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_4_s0 (
    .Q(w_vram_address_cpu[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_3_s0 (
    .Q(w_vram_address_cpu[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_2_s0 (
    .Q(w_vram_address_cpu[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_1_s0 (
    .Q(w_vram_address_cpu[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_0_s0 (
    .Q(w_vram_address_cpu[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_7_s0 (
    .Q(w_vram_wdata_cpu[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_6_s0 (
    .Q(w_vram_wdata_cpu[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_5_s0 (
    .Q(w_vram_wdata_cpu[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_4_s0 (
    .Q(w_vram_wdata_cpu[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_3_s0 (
    .Q(w_vram_wdata_cpu[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_2_s0 (
    .Q(w_vram_wdata_cpu[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_1_s0 (
    .Q(w_vram_wdata_cpu[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_0_s0 (
    .Q(w_vram_wdata_cpu[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_3_s0 (
    .Q(ff_r0_disp_mode[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_2_s0 (
    .Q(ff_r0_disp_mode[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_1_s0 (
    .Q(ff_r0_disp_mode[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_1_s0 (
    .Q(ff_r1_disp_mode[1]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_0_s0 (
    .Q(ff_r1_disp_mode[0]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_size_s0 (
    .Q(reg_r1_sp_size_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_zoom_s0 (
    .Q(reg_r1_sp_zoom_Z),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_bl_clks_s0 (
    .Q(reg_r1_bl_clks_Z),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_on_s0 (
    .Q(ff_r1_disp_on),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_6_s0 (
    .Q(ff_r2_pt_nam_addr[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_3_s0 (
    .Q(ff_r2_pt_nam_addr[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_2_s0 (
    .Q(ff_r2_pt_nam_addr[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_1_s0 (
    .Q(ff_r2_pt_nam_addr[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_0_s0 (
    .Q(ff_r2_pt_nam_addr[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_5_s0 (
    .Q(reg_r4_pattern_generator_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_2_s0 (
    .Q(reg_r4_pattern_generator_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_1_s0 (
    .Q(reg_r4_pattern_generator_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_0_s0 (
    .Q(reg_r4_pattern_generator_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_7_s0 (
    .Q(reg_r12_blink_mode_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_6_s0 (
    .Q(reg_r12_blink_mode_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_5_s0 (
    .Q(reg_r12_blink_mode_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_4_s0 (
    .Q(reg_r12_blink_mode_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_3_s0 (
    .Q(reg_r12_blink_mode_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_2_s0 (
    .Q(reg_r12_blink_mode_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_1_s0 (
    .Q(reg_r12_blink_mode_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_0_s0 (
    .Q(reg_r12_blink_mode_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_7_s0 (
    .Q(reg_r13_blink_period_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_6_s0 (
    .Q(reg_r13_blink_period_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_5_s0 (
    .Q(reg_r13_blink_period_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_4_s0 (
    .Q(reg_r13_blink_period_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_3_s0 (
    .Q(reg_r13_blink_period_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_2_s0 (
    .Q(reg_r13_blink_period_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_1_s0 (
    .Q(reg_r13_blink_period_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_0_s0 (
    .Q(reg_r13_blink_period_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_5_s0 (
    .Q(reg_r6_sp_gen_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_3_s0 (
    .Q(reg_r6_sp_gen_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_2_s0 (
    .Q(reg_r6_sp_gen_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_1_s0 (
    .Q(reg_r6_sp_gen_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_0_s0 (
    .Q(reg_r6_sp_gen_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_7_s0 (
    .Q(reg_r7_frame_col_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_6_s0 (
    .Q(reg_r7_frame_col_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_5_s0 (
    .Q(reg_r7_frame_col_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_4_s0 (
    .Q(reg_r7_frame_col_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_3_s0 (
    .Q(reg_r7_frame_col_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_2_s0 (
    .Q(reg_r7_frame_col_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_1_s0 (
    .Q(reg_r7_frame_col_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_0_s0 (
    .Q(reg_r7_frame_col_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r8_sp_off_s0 (
    .Q(reg_r8_sp_off_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1319_4),
    .RESET(n36_6) 
);
  DFFRE reg_r8_col0_on_s0 (
    .Q(reg_r8_col0_on_Z),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1319_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_pal_mode_s0 (
    .Q(reg_r9_pal_mode_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_interlace_mode_s0 (
    .Q(reg_r9_interlace_mode_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_y_dots_s0 (
    .Q(reg_r9_y_dots_Z),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_10_s0 (
    .Q(reg_r10r3_color_Z_10),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1304_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_7_s0 (
    .Q(reg_r10r3_color_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_6_s0 (
    .Q(reg_r10r3_color_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_5_s0 (
    .Q(reg_r10r3_color_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_4_s0 (
    .Q(reg_r10r3_color_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_3_s0 (
    .Q(reg_r10r3_color_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_2_s0 (
    .Q(reg_r10r3_color_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_1_s0 (
    .Q(reg_r10r3_color_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_0_s0 (
    .Q(reg_r10r3_color_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_9_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_9),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1294_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_7_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_6_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_5_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_4_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_3_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_2_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_1_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_0_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_3_s0 (
    .Q(vdp_r15_status_reg_num[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_2_s0 (
    .Q(vdp_r15_status_reg_num[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_1_s0 (
    .Q(vdp_r15_status_reg_num[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_0_s0 (
    .Q(vdp_r15_status_reg_num[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_3_s0 (
    .Q(vdp_r16_pal_num[3]),
    .D(n993_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_2_s0 (
    .Q(vdp_r16_pal_num[2]),
    .D(n994_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_1_s0 (
    .Q(vdp_r16_pal_num[1]),
    .D(n995_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_0_s0 (
    .Q(vdp_r16_pal_num[0]),
    .D(n996_5),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_5_s0 (
    .Q(vdp_r17_reg_num[5]),
    .D(n972_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_4_s0 (
    .Q(vdp_r17_reg_num[4]),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_3_s0 (
    .Q(vdp_r17_reg_num[3]),
    .D(n974_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_2_s0 (
    .Q(vdp_r17_reg_num[2]),
    .D(n975_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_1_s0 (
    .Q(vdp_r17_reg_num[1]),
    .D(n976_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_0_s0 (
    .Q(vdp_r17_reg_num[0]),
    .D(n977_6),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_inc_reg_num_s0 (
    .Q(vdp_r17_inc_reg_num),
    .D(n1273_8),
    .CLK(w_video_clk),
    .CE(n1273_5),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_3_s0 (
    .Q(reg_r18_adj[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_2_s0 (
    .Q(reg_r18_adj[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_1_s0 (
    .Q(reg_r18_adj[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_0_s0 (
    .Q(reg_r18_adj[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_3_s0 (
    .Q(reg_r18_adj[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_2_s0 (
    .Q(reg_r18_adj[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_1_s0 (
    .Q(reg_r18_adj[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_0_s0 (
    .Q(reg_r18_adj[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_7_s0 (
    .Q(reg_r23_vstart_line_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_6_s0 (
    .Q(reg_r23_vstart_line_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_5_s0 (
    .Q(reg_r23_vstart_line_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_4_s0 (
    .Q(reg_r23_vstart_line_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_3_s0 (
    .Q(reg_r23_vstart_line_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_2_s0 (
    .Q(reg_r23_vstart_line_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_1_s0 (
    .Q(reg_r23_vstart_line_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_0_s0 (
    .Q(reg_r23_vstart_line_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_cmd_s0 (
    .Q(reg_r25_cmd_Z),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yae_s0 (
    .Q(reg_r25_yae_Z),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yjk_s0 (
    .Q(reg_r25_yjk_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_msk_s0 (
    .Q(reg_r25_msk_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_7_s0 (
    .Q(ff_r26_h_scroll[7]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_6_s0 (
    .Q(ff_r26_h_scroll[6]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_5_s0 (
    .Q(ff_r26_h_scroll[5]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_4_s0 (
    .Q(ff_r26_h_scroll[4]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_3_s0 (
    .Q(ff_r26_h_scroll[3]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_2_s0 (
    .Q(reg_r27_h_scroll_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_1_s0 (
    .Q(reg_r27_h_scroll_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_0_s0 (
    .Q(reg_r27_h_scroll_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_3_s0 (
    .Q(w_vdpcmd_reg_num[3]),
    .D(vdp_reg_ptr[3]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_2_s0 (
    .Q(w_vdpcmd_reg_num[2]),
    .D(vdp_reg_ptr[2]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_1_s0 (
    .Q(w_vdpcmd_reg_num[1]),
    .D(vdp_reg_ptr[1]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_0_s0 (
    .Q(w_vdpcmd_reg_num[0]),
    .D(vdp_reg_ptr[0]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_7_s0 (
    .Q(w_vdpcmd_reg_data[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_6_s0 (
    .Q(w_vdpcmd_reg_data[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_5_s0 (
    .Q(w_vdpcmd_reg_data[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_4_s0 (
    .Q(w_vdpcmd_reg_data[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_3_s0 (
    .Q(w_vdpcmd_reg_data[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_2_s0 (
    .Q(w_vdpcmd_reg_data[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_1_s0 (
    .Q(w_vdpcmd_reg_data[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_0_s0 (
    .Q(w_vdpcmd_reg_data[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_wr_req_s0 (
    .Q(w_vdpcmd_reg_write_req),
    .D(n1371_12),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_tr_clr_req_s0 (
    .Q(w_vdpcmd_tr_clr_req),
    .D(n1167_10),
    .CLK(w_video_clk),
    .CE(n2563_3),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_2_s0 (
    .Q(w_palette_wdata_r[4]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_1_s0 (
    .Q(w_palette_wdata_r[3]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_0_s0 (
    .Q(w_palette_wdata_r[2]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_2_s0 (
    .Q(w_palette_wdata_b[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_1_s0 (
    .Q(w_palette_wdata_b[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_0_s0 (
    .Q(w_palette_wdata_b[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_2_s0 (
    .Q(w_palette_wdata_g[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_1_s0 (
    .Q(w_palette_wdata_g[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_0_s0 (
    .Q(w_palette_wdata_g[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_wr_req_s0 (
    .Q(ff_palette_wr_req),
    .D(n1203_11),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_wr_address[3]),
    .D(vdp_r16_pal_num[3]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_wr_address[2]),
    .D(vdp_r16_pal_num[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_wr_address[1]),
    .D(vdp_r16_pal_num[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_wr_address[0]),
    .D(vdp_r16_pal_num[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_en_s0 (
    .Q(ff_rdata_en),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_read),
    .RESET(n2034_4) 
);
  DFFRE ff_rdata_en1_s1 (
    .Q(ff_rdata_en1),
    .D(ff_rdata_en),
    .CLK(w_video_clk),
    .CE(ff_rdata_en1_8),
    .RESET(n36_6) 
);
defparam ff_rdata_en1_s1.INIT=1'b0;
  DFFRE vdp_vram_rd_req_s1 (
    .Q(w_vram_rd_req),
    .D(n915_12),
    .CLK(w_video_clk),
    .CE(vdp_vram_rd_req_5),
    .RESET(n36_6) 
);
defparam vdp_vram_rd_req_s1.INIT=1'b0;
  DFFSE vdp_p1_is_1st_byte_s1 (
    .Q(vdp_p1_is_1st_byte),
    .D(n1164_10),
    .CLK(w_video_clk),
    .CE(vdp_p1_is_1st_byte_8),
    .SET(n36_6) 
);
  DFFR vdp_vram_addr_set_req_s5 (
    .Q(w_vram_addr_set_req),
    .D(n914_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam vdp_vram_addr_set_req_s5.INIT=1'b0;
  DFFR ff_palette_wr_ack_s2 (
    .Q(ff_palette_wr_ack),
    .D(n1203_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_wr_ack_s2.INIT=1'b0;
  INV n1273_s4 (
    .O(n1273_8),
    .I(vdp_p1_data[7]) 
);
  INV n1234_s7 (
    .O(n1234_13),
    .I(w_vram_write_ack) 
);
  INV n1203_s6 (
    .O(n1203_11),
    .I(ff_palette_wr_ack) 
);
  INV n1371_s6 (
    .O(n1371_12),
    .I(w_vdpcmd_reg_write_ack) 
);
  INV n1167_s5 (
    .O(n1167_10),
    .I(w_vdpcmd_tr_clr_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_register */
module vdp_command (
  w_video_clk,
  n36_6,
  n918_10,
  w_vdp_enable,
  w_vdp_mode_is_highres,
  n227_7,
  slot_reset_n_d,
  reg_r25_cmd_Z,
  w_vdpcmd_tr_clr_req,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_vram_read_ack,
  w_vdpcmd_vram_write_ack,
  n1371_11,
  n1167_7,
  w_vdpcmd_reg_data,
  w_vdpcmd_vram_rdata,
  w_vdpcmd_reg_num,
  ff_pre_x_cnt_start1,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  \vdp_command_processor.maxxmask_1_6 ,
  n311_6,
  n1786_7,
  ff_state_1_15,
  ff_state_0_15,
  n1539_43,
  n1975_8,
  w_vdpcmd_reg_write_ack,
  w_vdpcmd_tr_clr_ack,
  n3500_5,
  n2386_6,
  w_vdpcmd_vram_wdata,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  w_current_vdp_command_c
)
;
input w_video_clk;
input n36_6;
input n918_10;
input w_vdp_enable;
input w_vdp_mode_is_highres;
input n227_7;
input slot_reset_n_d;
input reg_r25_cmd_Z;
input w_vdpcmd_tr_clr_req;
input w_vdpcmd_reg_write_req;
input w_vdpcmd_vram_read_ack;
input w_vdpcmd_vram_write_ack;
input n1371_11;
input n1167_7;
input [7:0] w_vdpcmd_reg_data;
input [7:0] w_vdpcmd_vram_rdata;
input [3:0] w_vdpcmd_reg_num;
input [5:5] ff_pre_x_cnt_start1;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output \vdp_command_processor.maxxmask_1_6 ;
output n311_6;
output n1786_7;
output ff_state_1_15;
output ff_state_0_15;
output n1539_43;
output n1975_8;
output w_vdpcmd_reg_write_ack;
output w_vdpcmd_tr_clr_ack;
output n3500_5;
output n2386_6;
output [7:0] w_vdpcmd_vram_wdata;
output w_vdpcmd_vram_address_0;
output w_vdpcmd_vram_address_1;
output w_vdpcmd_vram_address_2;
output w_vdpcmd_vram_address_3;
output w_vdpcmd_vram_address_4;
output w_vdpcmd_vram_address_5;
output w_vdpcmd_vram_address_6;
output w_vdpcmd_vram_address_7;
output w_vdpcmd_vram_address_8;
output w_vdpcmd_vram_address_9;
output w_vdpcmd_vram_address_10;
output w_vdpcmd_vram_address_11;
output w_vdpcmd_vram_address_12;
output w_vdpcmd_vram_address_13;
output w_vdpcmd_vram_address_14;
output w_vdpcmd_vram_address_16;
output [7:4] w_current_vdp_command_c;
wire n1331_21;
wire n305_6;
wire n305_7;
wire n306_6;
wire n306_7;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n190_3;
wire n215_3;
wire n216_3;
wire n217_3;
wire n218_3;
wire n246_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n1804_3;
wire n1805_3;
wire n1806_3;
wire n1807_3;
wire n1808_3;
wire n1809_3;
wire n1810_3;
wire n1811_3;
wire n1812_3;
wire n1967_3;
wire n1969_3;
wire n1970_3;
wire n1971_3;
wire n1972_3;
wire n1973_3;
wire n1974_3;
wire n1975_3;
wire n1976_3;
wire n1978_3;
wire n1979_3;
wire n1980_3;
wire n1981_3;
wire n1982_3;
wire n1983_3;
wire n1527_33;
wire n1528_28;
wire n1529_28;
wire n1530_28;
wire n1531_28;
wire n1532_28;
wire n1533_28;
wire n1534_28;
wire n1535_32;
wire n1536_30;
wire n1537_30;
wire n1538_30;
wire n1539_30;
wire n1540_30;
wire n1541_30;
wire n1542_30;
wire n1543_32;
wire n1544_30;
wire n1545_30;
wire n1546_30;
wire n1547_30;
wire n1548_30;
wire n1549_30;
wire n1550_30;
wire n1551_30;
wire n1552_31;
wire n1553_40;
wire n1554_34;
wire n1555_30;
wire n1556_29;
wire n1557_29;
wire n1558_29;
wire n1559_29;
wire n1560_29;
wire n1561_29;
wire n1562_29;
wire n1563_30;
wire n1575_25;
wire n1584_23;
wire n1585_22;
wire n1586_22;
wire n1587_22;
wire n1588_22;
wire n1589_22;
wire n1590_22;
wire n1591_22;
wire n1592_22;
wire n1593_22;
wire n1594_22;
wire n1595_22;
wire n1596_22;
wire n1597_22;
wire n1598_22;
wire n1599_22;
wire n1600_22;
wire n1601_22;
wire n1602_22;
wire n2255_4;
wire n2278_4;
wire n2280_4;
wire n2298_4;
wire n2299_4;
wire n2317_4;
wire n2318_4;
wire ff_vram_wr_req_6;
wire ff_r34r35_sy_9_6;
wire ff_r34r35_sy_7_6;
wire ff_r42r43_ny_9_6;
wire ff_r42r43_ny_7_6;
wire ff_r46_cmr_7_5;
wire ff_vdpcmd_start_6;
wire ff_s2_ce_8;
wire ff_s2_tr_6;
wire ff_r38r39_dy_9_8;
wire ff_r38r39_dy_7_8;
wire ff_s8s9_sx_tmp_9_10;
wire ff_dx_tmp_9_10;
wire ff_state_3_10;
wire ff_state_0_12;
wire ff_state_2_12;
wire n1788_16;
wire n1574_29;
wire n1518_27;
wire n1790_12;
wire n1789_11;
wire n1787_11;
wire n1786_6;
wire n318_7;
wire n317_7;
wire n316_7;
wire n315_7;
wire n1646_8;
wire n225_6;
wire ff_r44_clr_7_10;
wire ff_r44_clr_3_10;
wire ff_r44_clr_1_10;
wire n3494_4;
wire n190_4;
wire n190_5;
wire n311_4;
wire n311_5;
wire n313_4;
wire n313_5;
wire n314_4;
wire n1804_4;
wire n1805_4;
wire n1806_4;
wire n1807_4;
wire n1808_4;
wire n1809_4;
wire n1810_4;
wire n1811_4;
wire n1967_4;
wire n1967_5;
wire n1969_4;
wire n1970_4;
wire n1971_4;
wire n1972_4;
wire n1973_4;
wire n1974_4;
wire n1975_4;
wire n1975_5;
wire n1976_4;
wire n1977_4;
wire n1977_5;
wire n1978_4;
wire n1978_5;
wire n1979_4;
wire n1979_5;
wire n1980_4;
wire n1980_5;
wire n1981_4;
wire n1981_5;
wire n1982_4;
wire n1982_5;
wire n1983_4;
wire n1983_5;
wire n1531_29;
wire n1535_33;
wire n1535_34;
wire n1535_36;
wire n1536_31;
wire n1536_32;
wire n1536_33;
wire n1536_34;
wire n1537_31;
wire n1537_32;
wire n1537_33;
wire n1538_31;
wire n1538_32;
wire n1538_33;
wire n1538_34;
wire n1539_32;
wire n1539_33;
wire n1539_34;
wire n1540_31;
wire n1540_32;
wire n1540_33;
wire n1540_34;
wire n1541_31;
wire n1541_32;
wire n1541_34;
wire n1542_31;
wire n1543_33;
wire n1543_34;
wire n1544_31;
wire n1544_32;
wire n1544_33;
wire n1545_31;
wire n1545_32;
wire n1546_31;
wire n1546_32;
wire n1547_31;
wire n1547_32;
wire n1547_33;
wire n1547_34;
wire n1548_31;
wire n1548_32;
wire n1548_33;
wire n1549_31;
wire n1549_32;
wire n1550_31;
wire n1550_32;
wire n1550_33;
wire n1551_31;
wire n1551_32;
wire n1552_32;
wire n1554_35;
wire n1555_32;
wire n1556_30;
wire n1556_31;
wire n1557_30;
wire n1557_31;
wire n1558_31;
wire n1559_30;
wire n1559_31;
wire n1560_30;
wire n1560_31;
wire n1561_31;
wire n1562_31;
wire n1563_31;
wire n1563_32;
wire n1575_26;
wire n1576_26;
wire n1577_26;
wire n1578_26;
wire n1579_26;
wire n1580_26;
wire n1581_26;
wire n1582_26;
wire n1583_26;
wire n2255_5;
wire n2280_5;
wire ff_vram_wr_req_7;
wire ff_r34r35_sy_9_7;
wire ff_r34r35_sy_9_8;
wire ff_r34r35_sy_7_7;
wire ff_r42r43_ny_9_8;
wire ff_r42r43_ny_9_9;
wire ff_r42r43_ny_7_7;
wire ff_r46_cmr_7_8;
wire ff_vram_rd_req_8;
wire ff_s2_tr_7;
wire ff_r38r39_dy_9_10;
wire ff_r38r39_dy_7_9;
wire ff_s8s9_sx_tmp_10_11;
wire ff_dx_tmp_9_11;
wire ff_vram_wdata_7_9;
wire ff_vram_wdata_7_10;
wire ff_state_1_13;
wire ff_state_1_14;
wire ff_state_0_13;
wire ff_state_0_14;
wire n1788_18;
wire n1788_19;
wire n1574_30;
wire n1790_14;
wire n1790_15;
wire n1789_12;
wire n1789_13;
wire n1789_14;
wire n1787_12;
wire n1787_14;
wire n192_8;
wire ff_r44_clr_7_12;
wire ff_r44_clr_7_13;
wire ff_r44_clr_1_11;
wire n312_5;
wire n1967_6;
wire n1976_5;
wire n1982_6;
wire n1527_36;
wire n1531_30;
wire n1535_37;
wire n1535_39;
wire n1535_42;
wire n1535_43;
wire n1535_44;
wire n1536_35;
wire n1536_36;
wire n1536_37;
wire n1536_38;
wire n1536_40;
wire n1536_41;
wire n1536_42;
wire n1536_43;
wire n1537_35;
wire n1537_36;
wire n1537_37;
wire n1537_39;
wire n1537_41;
wire n1538_35;
wire n1538_36;
wire n1538_37;
wire n1538_38;
wire n1538_40;
wire n1539_35;
wire n1539_36;
wire n1539_37;
wire n1539_38;
wire n1539_39;
wire n1540_35;
wire n1540_36;
wire n1540_37;
wire n1541_35;
wire n1542_32;
wire n1543_35;
wire n1544_34;
wire n1544_35;
wire n1546_33;
wire n1547_35;
wire n1547_37;
wire n1549_33;
wire n1555_33;
wire n1555_34;
wire n1556_32;
wire n1556_33;
wire n1557_32;
wire n1557_33;
wire n1558_32;
wire n1558_33;
wire n1559_32;
wire n1559_33;
wire n1560_32;
wire n1560_33;
wire n1561_32;
wire n1561_33;
wire n1562_32;
wire n1562_33;
wire n1563_33;
wire ff_r34r35_sy_9_9;
wire ff_r34r35_sy_9_10;
wire ff_r42r43_ny_9_10;
wire ff_r46_cmr_7_9;
wire \vdp_command_processor.ff_initializing_9 ;
wire ff_s2_tr_9;
wire ff_r38r39_dy_9_11;
wire ff_r38r39_dy_9_13;
wire ff_r38r39_dy_7_10;
wire ff_s8s9_sx_tmp_10_13;
wire ff_s8s9_sx_tmp_10_14;
wire ff_dx_tmp_9_13;
wire ff_nx_tmp_9_12;
wire ff_nx_tmp_9_13;
wire ff_vram_wdata_7_11;
wire ff_vram_wdata_7_13;
wire ff_state_1_16;
wire ff_state_0_16;
wire n1788_20;
wire n1788_21;
wire n1788_22;
wire n1788_23;
wire n1790_16;
wire n1790_17;
wire n1790_18;
wire n1789_15;
wire n1789_16;
wire n1789_18;
wire n1787_15;
wire n1787_16;
wire n1787_17;
wire ff_r44_clr_7_15;
wire n1535_46;
wire n1535_48;
wire n1535_49;
wire n1535_50;
wire n1535_51;
wire n1536_44;
wire n1536_45;
wire n1536_46;
wire n1536_48;
wire n1536_50;
wire n1536_51;
wire n1536_52;
wire n1537_43;
wire n1537_44;
wire n1538_42;
wire n1538_43;
wire n1538_44;
wire n1539_40;
wire n1539_41;
wire n1540_38;
wire n1541_36;
wire n1542_33;
wire ff_r34r35_sy_9_12;
wire ff_r34r35_sy_9_13;
wire ff_r34r35_sy_9_14;
wire ff_r34r35_sy_9_15;
wire ff_r38r39_dy_9_15;
wire ff_s8s9_sx_tmp_10_15;
wire ff_vram_wdata_7_14;
wire ff_vram_wdata_7_15;
wire ff_vram_wdata_7_16;
wire n1788_24;
wire n1788_25;
wire n1790_19;
wire n1790_20;
wire n1789_20;
wire n1789_21;
wire n1787_18;
wire ff_r44_clr_7_17;
wire n1535_52;
wire n1535_53;
wire n1535_54;
wire n1535_55;
wire n1536_53;
wire n1536_54;
wire n1536_55;
wire n1536_56;
wire n1536_57;
wire n1537_45;
wire n1537_46;
wire n1538_45;
wire n1538_46;
wire n1538_47;
wire n1541_37;
wire n1542_34;
wire ff_r34r35_sy_9_16;
wire ff_r34r35_sy_9_18;
wire ff_r34r35_sy_9_19;
wire ff_r34r35_sy_9_21;
wire ff_r34r35_sy_9_22;
wire ff_r34r35_sy_9_23;
wire ff_r34r35_sy_9_24;
wire ff_vram_wdata_7_18;
wire ff_vram_wdata_7_19;
wire ff_vram_wdata_7_20;
wire n1788_26;
wire n1536_58;
wire ff_r34r35_sy_9_25;
wire ff_r34r35_sy_9_26;
wire ff_r34r35_sy_9_27;
wire ff_r34r35_sy_9_28;
wire ff_r34r35_sy_9_29;
wire ff_vram_wdata_7_21;
wire ff_vram_wdata_7_22;
wire ff_vram_wdata_7_23;
wire ff_vram_wdata_7_24;
wire ff_vram_wdata_7_25;
wire ff_vram_wdata_7_26;
wire ff_vram_wdata_7_27;
wire ff_vram_wdata_7_28;
wire ff_r34r35_sy_9_31;
wire n1536_60;
wire n312_7;
wire \vdp_command_processor.ff_initializing_11 ;
wire ff_dx_tmp_9_15;
wire n1535_57;
wire n1535_59;
wire n1535_61;
wire n1541_39;
wire n1646_11;
wire n1787_20;
wire n1536_62;
wire n1535_63;
wire n1548_36;
wire n1538_49;
wire n1535_65;
wire n1533_31;
wire n192_10;
wire ff_nx_tmp_9_16;
wire ff_r46_cmr_7_13;
wire n1789_23;
wire n1788_28;
wire ff_s8s9_sx_tmp_9_14;
wire ff_s8s9_sx_tmp_10_17;
wire n1537_48;
wire n1537_50;
wire ff_r44_clr_3_13;
wire ff_r44_clr_7_19;
wire n1790_22;
wire n1537_52;
wire ff_r38r39_dy_9_18;
wire ff_vdpcmd_start_9;
wire ff_vram_rd_req_10;
wire n1583_28;
wire n1582_28;
wire n1581_28;
wire n1580_28;
wire n1579_28;
wire n1578_28;
wire n1577_28;
wire n1576_29;
wire ff_r34r35_sy_9_33;
wire n1555_37;
wire n172_6;
wire n189_8;
wire n196_9;
wire n191_8;
wire ff_vram_wdata_7_30;
wire ff_nx_tmp_9_18;
wire ff_vram_wdata_7_32;
wire ff_r38r39_dy_9_20;
wire ff_state_1_19;
wire ff_r42r43_ny_9_13;
wire n1789_25;
wire n1538_51;
wire n1535_67;
wire n1537_54;
wire n1545_35;
wire ff_state_1_21;
wire ff_s8s9_sx_tmp_9_16;
wire ff_vram_wdata_7_34;
wire n2632_7;
wire n1547_39;
wire n1562_35;
wire n1561_35;
wire n1558_35;
wire n1555_39;
wire n1536_64;
wire n1977_7;
wire \vdp_command_processor.ff_current_y_9_9 ;
wire n1527_40;
wire ff_r44_clr_7_21;
wire ff_r38r39_dy_9_22;
wire ff_r42r43_ny_9_15;
wire ff_r34r35_sy_9_35;
wire ff_s2_tr_11;
wire ff_r46_cmr_7_15;
wire n1778_8;
wire n1779_8;
wire n1780_8;
wire n1781_8;
wire n1782_8;
wire n1783_8;
wire n1784_8;
wire n1785_8;
wire n1852_5;
wire n1851_5;
wire n1850_5;
wire n1849_5;
wire n1848_5;
wire n1847_5;
wire n1846_5;
wire n1845_5;
wire n1844_5;
wire n1843_5;
wire n1833_6;
wire n1832_6;
wire n1831_6;
wire n1830_6;
wire n1829_6;
wire n1828_6;
wire n1827_6;
wire n1826_6;
wire n1825_6;
wire n1824_6;
wire n1813_6;
wire n650_10;
wire n3494_8;
wire ff_r38r39_dy_9_24;
wire n1527_42;
wire \vdp_command_processor.ff_initializing_17 ;
wire ff_r44_clr_7_23;
wire ff_nx_tmp_9_20;
wire ff_s8s9_sx_tmp_10_19;
wire n171_8;
wire ff_r45_mm;
wire ff_r45_eq;
wire ff_r45_dix;
wire ff_r45_diy;
wire ff_vdpcmd_start;
wire ff_vram_wr_req;
wire w_vdpcmd_vram_read_req;
wire ff_s2_tr;
wire ff_s2_ce;
wire \vdp_command_processor.ff_initializing ;
wire n725_1;
wire n725_2;
wire n724_1;
wire n724_2;
wire n723_1;
wire n723_2;
wire n722_1;
wire n722_2;
wire n721_1;
wire n721_2;
wire n720_1;
wire n720_2;
wire n719_1;
wire n719_2;
wire n718_1;
wire n718_2;
wire n717_1;
wire n717_2;
wire n716_1;
wire n716_2;
wire n715_1;
wire n715_0_COUT;
wire n966_1;
wire n966_2;
wire n965_1;
wire n965_2;
wire n964_1;
wire n964_2;
wire n963_1;
wire n963_2;
wire n962_1;
wire n962_2;
wire n961_1;
wire n961_2;
wire n960_1;
wire n960_2;
wire n959_1;
wire n959_2;
wire n958_1;
wire n958_2;
wire n957_1;
wire n957_0_COUT;
wire n977_1;
wire n977_2;
wire n976_1;
wire n976_2;
wire n975_1;
wire n975_2;
wire n974_1;
wire n974_2;
wire n973_1;
wire n973_2;
wire n972_1;
wire n972_2;
wire n971_1;
wire n971_2;
wire n970_1;
wire n970_2;
wire n969_1;
wire n969_2;
wire n968_1;
wire n968_0_COUT;
wire n1150_1;
wire n1150_2;
wire n1149_1;
wire n1149_2;
wire n1148_1;
wire n1148_2;
wire n1147_1;
wire n1147_2;
wire n1146_1;
wire n1146_2;
wire n1145_1;
wire n1145_2;
wire n1144_1;
wire n1144_2;
wire n1143_1;
wire n1143_2;
wire n1142_1;
wire n1142_2;
wire n1141_1;
wire n1141_0_COUT;
wire n1419_1;
wire n1419_2;
wire n1418_1;
wire n1418_2;
wire n1417_1;
wire n1417_2;
wire n1416_1;
wire n1416_2;
wire n1415_1;
wire n1415_2;
wire n1414_1;
wire n1414_2;
wire n1413_1;
wire n1413_2;
wire n1412_1;
wire n1412_2;
wire n1411_1;
wire n1411_2;
wire n1410_1;
wire n1410_0_COUT;
wire n954_2;
wire n954_3;
wire n953_2;
wire n953_3;
wire n952_2;
wire n952_3;
wire n951_2;
wire n951_3;
wire n950_2;
wire n950_3;
wire n949_2;
wire n949_3;
wire n948_2;
wire n948_3;
wire n947_2;
wire n947_3;
wire n946_2;
wire n946_3;
wire n945_2;
wire n945_3;
wire n944_2;
wire n944_0_COUT;
wire n702_1_SUM;
wire n702_3;
wire n703_1_SUM;
wire n703_3;
wire n704_1_SUM;
wire n704_3;
wire n705_1_SUM;
wire n705_3;
wire n706_1_SUM;
wire n706_3;
wire n707_1_SUM;
wire n707_3;
wire n708_1_SUM;
wire n708_3;
wire n709_1_SUM;
wire n709_3;
wire n1225_1_SUM;
wire n1225_3;
wire n1226_1_SUM;
wire n1226_3;
wire n1227_1_SUM;
wire n1227_3;
wire n1228_1_SUM;
wire n1228_3;
wire n1229_1_SUM;
wire n1229_3;
wire n1230_1_SUM;
wire n1230_3;
wire n1231_1_SUM;
wire n1231_3;
wire n1232_1_SUM;
wire n1232_3;
wire n1233_1_SUM;
wire n1233_3;
wire n1234_1_SUM;
wire n1234_3;
wire n305_9;
wire n306_9;
wire [3:0] ff_state;
wire [8:0] ff_r32r33_sx;
wire [9:0] ff_r34r35_sy;
wire [8:0] ff_r36r37_dx;
wire [9:0] ff_r38r39_dy;
wire [9:0] ff_r40r41_nx;
wire [9:0] ff_r42r43_ny;
wire [7:0] ff_r44_clr;
wire [7:4] w_current_vdp_command;
wire [3:0] ff_r46_cmr;
wire [10:0] ff_s8s9_sx_tmp;
wire [9:0] ff_dx_tmp;
wire [9:0] ff_nx_tmp;
wire [9:0] \vdp_command_processor.ff_nx_count ;
wire [10:0] \vdp_command_processor.ff_x_count_delta ;
wire [9:9] \vdp_command_processor.ff_y_count_delta ;
wire [7:3] \vdp_command_processor.ff_col_mask ;
wire [1:0] \vdp_command_processor.ff_read_x_low ;
wire [9:0] \vdp_command_processor.ff_current_y ;
wire [8:0] \vdp_command_processor.ff_current_x ;
wire [1:0] \vdp_command_processor.maxxmask ;
wire VCC;
wire GND;
  LUT4 n1331_s16 (
    .F(n1331_21),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1331_s16.INIT=16'h040F;
  LUT3 n305_s6 (
    .F(n305_6),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s6.INIT=8'hCA;
  LUT3 n305_s7 (
    .F(n305_7),
    .I0(w_vdpcmd_vram_rdata[3]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s7.INIT=8'hCA;
  LUT3 n306_s6 (
    .F(n306_6),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s6.INIT=8'hCA;
  LUT3 n306_s7 (
    .F(n306_7),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s7.INIT=8'hCA;
  LUT4 n172_s0 (
    .F(n172_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[8]),
    .I2(ff_r40r41_nx[9]),
    .I3(n172_6) 
);
defparam n172_s0.INIT=16'hF888;
  LUT4 n173_s0 (
    .F(n173_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[7]),
    .I2(ff_r40r41_nx[8]),
    .I3(n172_6) 
);
defparam n173_s0.INIT=16'hF888;
  LUT4 n174_s0 (
    .F(n174_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[6]),
    .I2(ff_r40r41_nx[7]),
    .I3(n172_6) 
);
defparam n174_s0.INIT=16'hF888;
  LUT4 n175_s0 (
    .F(n175_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[6]),
    .I3(n172_6) 
);
defparam n175_s0.INIT=16'hF888;
  LUT4 n176_s0 (
    .F(n176_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[4]),
    .I2(ff_r40r41_nx[5]),
    .I3(n172_6) 
);
defparam n176_s0.INIT=16'hF888;
  LUT4 n177_s0 (
    .F(n177_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[3]),
    .I2(ff_r40r41_nx[4]),
    .I3(n172_6) 
);
defparam n177_s0.INIT=16'hF888;
  LUT4 n178_s0 (
    .F(n178_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[3]),
    .I3(n172_6) 
);
defparam n178_s0.INIT=16'hF888;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[2]),
    .I3(n172_6) 
);
defparam n179_s0.INIT=16'hF888;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[0]),
    .I2(ff_r40r41_nx[1]),
    .I3(n172_6) 
);
defparam n180_s0.INIT=16'hF888;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(n190_4),
    .I1(ff_r45_dix),
    .I2(n227_7),
    .I3(n190_5) 
);
defparam n190_s0.INIT=16'h0ECC;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(\vdp_command_processor.ff_x_count_delta [10]),
    .I1(ff_r45_dix),
    .I2(w_vdp_enable) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(\vdp_command_processor.ff_x_count_delta [2]),
    .I1(n189_8),
    .I2(w_vdp_enable) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n217_s0 (
    .F(n217_3),
    .I0(\vdp_command_processor.ff_x_count_delta [1]),
    .I1(n190_3),
    .I2(w_vdp_enable) 
);
defparam n217_s0.INIT=8'hCA;
  LUT3 n218_s0 (
    .F(n218_3),
    .I0(\vdp_command_processor.ff_x_count_delta [0]),
    .I1(n191_8),
    .I2(w_vdp_enable) 
);
defparam n218_s0.INIT=8'hCA;
  LUT3 n246_s0 (
    .F(n246_3),
    .I0(\vdp_command_processor.ff_y_count_delta [9]),
    .I1(ff_r45_diy),
    .I2(w_vdp_enable) 
);
defparam n246_s0.INIT=8'hCA;
  LUT4 n311_s0 (
    .F(n311_3),
    .I0(n311_4),
    .I1(n311_5),
    .I2(n311_6),
    .I3(w_vdpcmd_vram_rdata[3]) 
);
defparam n311_s0.INIT=16'hEF10;
  LUT4 n312_s0 (
    .F(n312_3),
    .I0(n227_7),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n312_7) 
);
defparam n312_s0.INIT=16'hF044;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(n311_6),
    .I3(n313_5) 
);
defparam n313_s0.INIT=16'hCC5C;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(n313_5),
    .I3(n311_6) 
);
defparam n314_s0.INIT=16'hC5CC;
  LUT4 n1804_s0 (
    .F(n1804_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(n1804_4),
    .I2(ff_r42r43_ny[9]),
    .I3(n3494_4) 
);
defparam n1804_s0.INIT=16'h3CAA;
  LUT4 n1805_s0 (
    .F(n1805_3),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(n1805_4),
    .I2(ff_r42r43_ny[8]),
    .I3(n3494_4) 
);
defparam n1805_s0.INIT=16'h3CAA;
  LUT4 n1806_s0 (
    .F(n1806_3),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(ff_r42r43_ny[7]),
    .I2(n1806_4),
    .I3(n3494_4) 
);
defparam n1806_s0.INIT=16'h3CAA;
  LUT4 n1807_s0 (
    .F(n1807_3),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(n1807_4),
    .I2(ff_r42r43_ny[6]),
    .I3(n3494_4) 
);
defparam n1807_s0.INIT=16'h3CAA;
  LUT4 n1808_s0 (
    .F(n1808_3),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(n1808_4),
    .I2(ff_r42r43_ny[5]),
    .I3(n3494_4) 
);
defparam n1808_s0.INIT=16'h3CAA;
  LUT4 n1809_s0 (
    .F(n1809_3),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(ff_r42r43_ny[4]),
    .I2(n1809_4),
    .I3(n3494_4) 
);
defparam n1809_s0.INIT=16'h3CAA;
  LUT4 n1810_s0 (
    .F(n1810_3),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(n1810_4),
    .I2(ff_r42r43_ny[3]),
    .I3(n3494_4) 
);
defparam n1810_s0.INIT=16'h3CAA;
  LUT4 n1811_s0 (
    .F(n1811_3),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(n1811_4),
    .I2(ff_r42r43_ny[2]),
    .I3(n3494_4) 
);
defparam n1811_s0.INIT=16'h3CAA;
  LUT4 n1812_s0 (
    .F(n1812_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n3494_4) 
);
defparam n1812_s0.INIT=16'hC3AA;
  LUT4 n1967_s0 (
    .F(n1967_3),
    .I0(n1584_23),
    .I1(n1585_22),
    .I2(n1967_4),
    .I3(n1967_5) 
);
defparam n1967_s0.INIT=16'hCFA0;
  LUT4 n1969_s0 (
    .F(n1969_3),
    .I0(n1586_22),
    .I1(n1587_22),
    .I2(n1967_4),
    .I3(n1969_4) 
);
defparam n1969_s0.INIT=16'hCFA0;
  LUT4 n1970_s0 (
    .F(n1970_3),
    .I0(n1587_22),
    .I1(n1588_22),
    .I2(n1967_4),
    .I3(n1970_4) 
);
defparam n1970_s0.INIT=16'hCFA0;
  LUT4 n1971_s0 (
    .F(n1971_3),
    .I0(n1588_22),
    .I1(n1589_22),
    .I2(n1967_4),
    .I3(n1971_4) 
);
defparam n1971_s0.INIT=16'hCFA0;
  LUT4 n1972_s0 (
    .F(n1972_3),
    .I0(n1589_22),
    .I1(n1590_22),
    .I2(n1967_4),
    .I3(n1972_4) 
);
defparam n1972_s0.INIT=16'hCFA0;
  LUT4 n1973_s0 (
    .F(n1973_3),
    .I0(n1590_22),
    .I1(n1591_22),
    .I2(n1967_4),
    .I3(n1973_4) 
);
defparam n1973_s0.INIT=16'hCFA0;
  LUT4 n1974_s0 (
    .F(n1974_3),
    .I0(n1591_22),
    .I1(n1592_22),
    .I2(n1967_4),
    .I3(n1974_4) 
);
defparam n1974_s0.INIT=16'hCFA0;
  LUT3 n1975_s0 (
    .F(n1975_3),
    .I0(n1975_4),
    .I1(n1975_5),
    .I2(n1975_8) 
);
defparam n1975_s0.INIT=8'h53;
  LUT3 n1976_s0 (
    .F(n1976_3),
    .I0(n1975_4),
    .I1(n1976_4),
    .I2(n1975_8) 
);
defparam n1976_s0.INIT=8'hC5;
  LUT3 n1978_s0 (
    .F(n1978_3),
    .I0(n190_4),
    .I1(n1978_4),
    .I2(n1978_5) 
);
defparam n1978_s0.INIT=8'h2F;
  LUT3 n1979_s0 (
    .F(n1979_3),
    .I0(n190_4),
    .I1(n1979_4),
    .I2(n1979_5) 
);
defparam n1979_s0.INIT=8'h2F;
  LUT3 n1980_s0 (
    .F(n1980_3),
    .I0(n190_4),
    .I1(n1980_4),
    .I2(n1980_5) 
);
defparam n1980_s0.INIT=8'h2F;
  LUT3 n1981_s0 (
    .F(n1981_3),
    .I0(n190_4),
    .I1(n1981_4),
    .I2(n1981_5) 
);
defparam n1981_s0.INIT=8'h2F;
  LUT3 n1982_s0 (
    .F(n1982_3),
    .I0(n1982_4),
    .I1(n190_4),
    .I2(n1982_5) 
);
defparam n1982_s0.INIT=8'h4F;
  LUT4 n1983_s0 (
    .F(n1983_3),
    .I0(n1982_4),
    .I1(n227_7),
    .I2(n1983_4),
    .I3(n1983_5) 
);
defparam n1983_s0.INIT=16'hFFF4;
  LUT4 n1527_s29 (
    .F(n1527_33),
    .I0(n1527_40),
    .I1(n315_7),
    .I2(n1527_42),
    .I3(n1778_8) 
);
defparam n1527_s29.INIT=16'h8F88;
  LUT4 n1528_s24 (
    .F(n1528_28),
    .I0(n1527_40),
    .I1(n316_7),
    .I2(n1527_42),
    .I3(n1779_8) 
);
defparam n1528_s24.INIT=16'h8F88;
  LUT4 n1529_s24 (
    .F(n1529_28),
    .I0(n1527_40),
    .I1(n317_7),
    .I2(n1527_42),
    .I3(n1780_8) 
);
defparam n1529_s24.INIT=16'h8F88;
  LUT4 n1530_s24 (
    .F(n1530_28),
    .I0(n1527_40),
    .I1(n318_7),
    .I2(n1527_42),
    .I3(n1781_8) 
);
defparam n1530_s24.INIT=16'h8F88;
  LUT4 n1531_s24 (
    .F(n1531_28),
    .I0(n1531_29),
    .I1(n1782_8),
    .I2(n311_3),
    .I3(n1527_40) 
);
defparam n1531_s24.INIT=16'hF444;
  LUT4 n1532_s24 (
    .F(n1532_28),
    .I0(n1531_29),
    .I1(n1783_8),
    .I2(n312_3),
    .I3(n1527_40) 
);
defparam n1532_s24.INIT=16'hF444;
  LUT4 n1533_s24 (
    .F(n1533_28),
    .I0(n1533_31),
    .I1(n1784_8),
    .I2(n313_3),
    .I3(n1527_40) 
);
defparam n1533_s24.INIT=16'hF444;
  LUT4 n1534_s24 (
    .F(n1534_28),
    .I0(n1533_31),
    .I1(n1785_8),
    .I2(n314_3),
    .I3(n1527_40) 
);
defparam n1534_s24.INIT=16'hF444;
  LUT4 n1535_s28 (
    .F(n1535_32),
    .I0(n1535_33),
    .I1(n1535_34),
    .I2(n1535_67),
    .I3(n1535_36) 
);
defparam n1535_s28.INIT=16'h10FF;
  LUT4 n1536_s26 (
    .F(n1536_30),
    .I0(n1536_31),
    .I1(n1536_32),
    .I2(n1536_33),
    .I3(n1536_34) 
);
defparam n1536_s26.INIT=16'h10FF;
  LUT4 n1537_s26 (
    .F(n1537_30),
    .I0(n1537_31),
    .I1(n1537_32),
    .I2(n1537_33),
    .I3(n1537_52) 
);
defparam n1537_s26.INIT=16'h0A0B;
  LUT4 n1538_s26 (
    .F(n1538_30),
    .I0(n1538_31),
    .I1(n1538_32),
    .I2(n1538_33),
    .I3(n1538_34) 
);
defparam n1538_s26.INIT=16'hE0FF;
  LUT4 n1539_s26 (
    .F(n1539_30),
    .I0(n1539_43),
    .I1(n1539_32),
    .I2(n1539_33),
    .I3(n1539_34) 
);
defparam n1539_s26.INIT=16'h70FF;
  LUT4 n1540_s26 (
    .F(n1540_30),
    .I0(n1540_31),
    .I1(n1540_32),
    .I2(n1540_33),
    .I3(n1540_34) 
);
defparam n1540_s26.INIT=16'hB0FF;
  LUT4 n1541_s26 (
    .F(n1541_30),
    .I0(n1541_31),
    .I1(n1541_32),
    .I2(n1541_39),
    .I3(n1541_34) 
);
defparam n1541_s26.INIT=16'hFB00;
  LUT4 n1542_s26 (
    .F(n1542_30),
    .I0(n1541_31),
    .I1(n1538_32),
    .I2(n1541_32),
    .I3(n1542_31) 
);
defparam n1542_s26.INIT=16'hEF00;
  LUT4 n1543_s26 (
    .F(n1543_32),
    .I0(n1543_33),
    .I1(n1543_34),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1543_s26.INIT=16'hC33A;
  LUT4 n1544_s24 (
    .F(n1544_30),
    .I0(n1544_31),
    .I1(ff_nx_tmp[8]),
    .I2(n1544_32),
    .I3(n1544_33) 
);
defparam n1544_s24.INIT=16'hAAC3;
  LUT4 n1545_s24 (
    .F(n1545_30),
    .I0(ff_state[3]),
    .I1(n1545_31),
    .I2(n1545_32),
    .I3(n1545_35) 
);
defparam n1545_s24.INIT=16'h00F4;
  LUT4 n1546_s24 (
    .F(n1546_30),
    .I0(n1546_31),
    .I1(n1546_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1546_s24.INIT=16'hC33A;
  LUT4 n1547_s24 (
    .F(n1547_30),
    .I0(n1547_31),
    .I1(n1547_32),
    .I2(n1547_33),
    .I3(n1547_34) 
);
defparam n1547_s24.INIT=16'hEE0F;
  LUT4 n1548_s24 (
    .F(n1548_30),
    .I0(n1548_31),
    .I1(n1548_32),
    .I2(n1548_33),
    .I3(n1544_33) 
);
defparam n1548_s24.INIT=16'h110F;
  LUT4 n1549_s24 (
    .F(n1549_30),
    .I0(n1549_31),
    .I1(n1549_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1549_s24.INIT=16'h3CCA;
  LUT4 n1550_s24 (
    .F(n1550_30),
    .I0(n1550_31),
    .I1(n1544_33),
    .I2(n1550_32),
    .I3(n1550_33) 
);
defparam n1550_s24.INIT=16'h000B;
  LUT4 n1551_s24 (
    .F(n1551_30),
    .I0(n1551_31),
    .I1(n1551_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1551_s24.INIT=16'hC33A;
  LUT4 n1552_s25 (
    .F(n1552_31),
    .I0(n1552_32),
    .I1(n1548_31),
    .I2(ff_nx_tmp[0]),
    .I3(n1544_33) 
);
defparam n1552_s25.INIT=16'h220F;
  LUT4 n1553_s30 (
    .F(n1553_40),
    .I0(n944_2),
    .I1(n715_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1553_s30.INIT=16'h0AC0;
  LUT4 n1554_s28 (
    .F(n1554_34),
    .I0(n716_1),
    .I1(n1554_35),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1554_s28.INIT=16'h3AC0;
  LUT4 n1555_s26 (
    .F(n1555_30),
    .I0(n1555_39),
    .I1(n946_2),
    .I2(ff_state[2]),
    .I3(n1555_32) 
);
defparam n1555_s26.INIT=16'hFC05;
  LUT4 n1556_s25 (
    .F(n1556_29),
    .I0(n1556_30),
    .I1(n947_2),
    .I2(ff_state[2]),
    .I3(n1556_31) 
);
defparam n1556_s25.INIT=16'h05FC;
  LUT4 n1557_s25 (
    .F(n1557_29),
    .I0(n948_2),
    .I1(n1557_30),
    .I2(ff_state[2]),
    .I3(n1557_31) 
);
defparam n1557_s25.INIT=16'hF30A;
  LUT4 n1558_s25 (
    .F(n1558_29),
    .I0(n1558_35),
    .I1(n949_2),
    .I2(ff_state[2]),
    .I3(n1558_31) 
);
defparam n1558_s25.INIT=16'h05FC;
  LUT4 n1559_s25 (
    .F(n1559_29),
    .I0(n1559_30),
    .I1(n950_2),
    .I2(ff_state[2]),
    .I3(n1559_31) 
);
defparam n1559_s25.INIT=16'h05FC;
  LUT4 n1560_s25 (
    .F(n1560_29),
    .I0(n951_2),
    .I1(n1560_30),
    .I2(ff_state[2]),
    .I3(n1560_31) 
);
defparam n1560_s25.INIT=16'hF30A;
  LUT4 n1561_s25 (
    .F(n1561_29),
    .I0(n1561_35),
    .I1(n952_2),
    .I2(ff_state[2]),
    .I3(n1561_31) 
);
defparam n1561_s25.INIT=16'h05FC;
  LUT4 n1562_s25 (
    .F(n1562_29),
    .I0(n1562_35),
    .I1(n953_2),
    .I2(ff_state[2]),
    .I3(n1562_31) 
);
defparam n1562_s25.INIT=16'h05FC;
  LUT4 n1563_s26 (
    .F(n1563_30),
    .I0(n954_2),
    .I1(n1563_31),
    .I2(ff_state[2]),
    .I3(n1563_32) 
);
defparam n1563_s26.INIT=16'hF30A;
  LUT3 n1575_s21 (
    .F(n1575_25),
    .I0(ff_r36r37_dx[8]),
    .I1(n1575_26),
    .I2(ff_state[3]) 
);
defparam n1575_s21.INIT=8'h3A;
  LUT3 n1584_s19 (
    .F(n1584_23),
    .I0(ff_r34r35_sy[9]),
    .I1(ff_r38r39_dy[9]),
    .I2(ff_state[3]) 
);
defparam n1584_s19.INIT=8'hCA;
  LUT3 n1585_s18 (
    .F(n1585_22),
    .I0(ff_r34r35_sy[8]),
    .I1(ff_r38r39_dy[8]),
    .I2(ff_state[3]) 
);
defparam n1585_s18.INIT=8'hCA;
  LUT3 n1586_s18 (
    .F(n1586_22),
    .I0(ff_r34r35_sy[7]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_state[3]) 
);
defparam n1586_s18.INIT=8'hCA;
  LUT3 n1587_s18 (
    .F(n1587_22),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r38r39_dy[6]),
    .I2(ff_state[3]) 
);
defparam n1587_s18.INIT=8'hCA;
  LUT3 n1588_s18 (
    .F(n1588_22),
    .I0(ff_r34r35_sy[5]),
    .I1(ff_r38r39_dy[5]),
    .I2(ff_state[3]) 
);
defparam n1588_s18.INIT=8'hCA;
  LUT3 n1589_s18 (
    .F(n1589_22),
    .I0(ff_r34r35_sy[4]),
    .I1(ff_r38r39_dy[4]),
    .I2(ff_state[3]) 
);
defparam n1589_s18.INIT=8'hCA;
  LUT3 n1590_s18 (
    .F(n1590_22),
    .I0(ff_r34r35_sy[3]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_state[3]) 
);
defparam n1590_s18.INIT=8'hCA;
  LUT3 n1591_s18 (
    .F(n1591_22),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r38r39_dy[2]),
    .I2(ff_state[3]) 
);
defparam n1591_s18.INIT=8'hCA;
  LUT3 n1592_s18 (
    .F(n1592_22),
    .I0(ff_r34r35_sy[1]),
    .I1(ff_r38r39_dy[1]),
    .I2(ff_state[3]) 
);
defparam n1592_s18.INIT=8'hCA;
  LUT3 n1593_s18 (
    .F(n1593_22),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r38r39_dy[0]),
    .I2(ff_state[3]) 
);
defparam n1593_s18.INIT=8'hCA;
  LUT3 n1594_s18 (
    .F(n1594_22),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_dx_tmp[8]),
    .I2(ff_state[3]) 
);
defparam n1594_s18.INIT=8'hCA;
  LUT3 n1595_s18 (
    .F(n1595_22),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_dx_tmp[7]),
    .I2(ff_state[3]) 
);
defparam n1595_s18.INIT=8'hCA;
  LUT3 n1596_s18 (
    .F(n1596_22),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_dx_tmp[6]),
    .I2(ff_state[3]) 
);
defparam n1596_s18.INIT=8'hCA;
  LUT3 n1597_s18 (
    .F(n1597_22),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_dx_tmp[5]),
    .I2(ff_state[3]) 
);
defparam n1597_s18.INIT=8'hCA;
  LUT3 n1598_s18 (
    .F(n1598_22),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_dx_tmp[4]),
    .I2(ff_state[3]) 
);
defparam n1598_s18.INIT=8'hCA;
  LUT3 n1599_s18 (
    .F(n1599_22),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_dx_tmp[3]),
    .I2(ff_state[3]) 
);
defparam n1599_s18.INIT=8'hCA;
  LUT3 n1600_s18 (
    .F(n1600_22),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_dx_tmp[2]),
    .I2(ff_state[3]) 
);
defparam n1600_s18.INIT=8'hCA;
  LUT3 n1601_s18 (
    .F(n1601_22),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_dx_tmp[1]),
    .I2(ff_state[3]) 
);
defparam n1601_s18.INIT=8'hCA;
  LUT3 n1602_s18 (
    .F(n1602_22),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_dx_tmp[0]),
    .I2(ff_state[3]) 
);
defparam n1602_s18.INIT=8'hCA;
  LUT3 n2255_s1 (
    .F(n2255_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2255_s1.INIT=8'h80;
  LUT3 n2278_s1 (
    .F(n2278_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2278_s1.INIT=8'h40;
  LUT4 n2280_s1 (
    .F(n2280_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2280_5) 
);
defparam n2280_s1.INIT=16'h4000;
  LUT3 n2298_s1 (
    .F(n2298_4),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(n2255_5) 
);
defparam n2298_s1.INIT=8'h40;
  LUT4 n2299_s1 (
    .F(n2299_4),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(n3494_8),
    .I3(n2280_5) 
);
defparam n2299_s1.INIT=16'h4000;
  LUT3 n2317_s1 (
    .F(n2317_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2317_s1.INIT=8'h10;
  LUT4 n2318_s1 (
    .F(n2318_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2280_5) 
);
defparam n2318_s1.INIT=16'h1000;
  LUT4 ff_vram_wr_req_s2 (
    .F(ff_vram_wr_req_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1541_32),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_vram_wr_req_s2.INIT=16'h4000;
  LUT2 \vdp_command_processor.maxxmask_1_s2  (
    .F(\vdp_command_processor.maxxmask_1_6 ),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam \vdp_command_processor.maxxmask_1_s2 .INIT=4'h8;
  LUT3 ff_r34r35_sy_9_s2 (
    .F(ff_r34r35_sy_9_6),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_r34r35_sy_9_8),
    .I2(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s2.INIT=8'hE0;
  LUT3 ff_r34r35_sy_7_s2 (
    .F(ff_r34r35_sy_7_6),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_r34r35_sy_7_7),
    .I2(w_vdp_enable) 
);
defparam ff_r34r35_sy_7_s2.INIT=8'hE0;
  LUT4 ff_r42r43_ny_9_s2 (
    .F(ff_r42r43_ny_9_6),
    .I0(ff_r42r43_ny_9_13),
    .I1(ff_r42r43_ny_9_8),
    .I2(ff_r42r43_ny_9_9),
    .I3(w_vdp_enable) 
);
defparam ff_r42r43_ny_9_s2.INIT=16'hF800;
  LUT4 ff_r42r43_ny_7_s2 (
    .F(ff_r42r43_ny_7_6),
    .I0(ff_r42r43_ny_9_13),
    .I1(ff_r42r43_ny_9_8),
    .I2(ff_r42r43_ny_7_7),
    .I3(w_vdp_enable) 
);
defparam ff_r42r43_ny_7_s2.INIT=16'hF800;
  LUT4 ff_r46_cmr_7_s3 (
    .F(ff_r46_cmr_7_5),
    .I0(ff_r46_cmr_7_15),
    .I1(ff_r46_cmr_7_13),
    .I2(ff_r46_cmr_7_8),
    .I3(w_vdp_enable) 
);
defparam ff_r46_cmr_7_s3.INIT=16'hF800;
  LUT3 ff_vdpcmd_start_s2 (
    .F(ff_vdpcmd_start_6),
    .I0(ff_r46_cmr_7_8),
    .I1(ff_vdpcmd_start_9),
    .I2(w_vdp_enable) 
);
defparam ff_vdpcmd_start_s2.INIT=8'hE0;
  LUT4 ff_s2_ce_s4 (
    .F(ff_s2_ce_8),
    .I0(n1544_33),
    .I1(ff_vram_rd_req_8),
    .I2(ff_r46_cmr_7_13),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_s2_ce_s4.INIT=16'hF800;
  LUT4 ff_s2_tr_s2 (
    .F(ff_s2_tr_6),
    .I0(ff_s2_tr_7),
    .I1(ff_s2_tr_11),
    .I2(n1646_8),
    .I3(w_vdp_enable) 
);
defparam ff_s2_tr_s2.INIT=16'h4F00;
  LUT4 ff_r38r39_dy_9_s3 (
    .F(ff_r38r39_dy_9_8),
    .I0(ff_r42r43_ny_9_8),
    .I1(ff_r38r39_dy_9_24),
    .I2(ff_s2_tr_11),
    .I3(ff_r38r39_dy_9_10) 
);
defparam ff_r38r39_dy_9_s3.INIT=16'h8F00;
  LUT4 ff_r38r39_dy_7_s3 (
    .F(ff_r38r39_dy_7_8),
    .I0(ff_r42r43_ny_9_8),
    .I1(ff_r38r39_dy_9_24),
    .I2(ff_s2_tr_11),
    .I3(ff_r38r39_dy_7_9) 
);
defparam ff_r38r39_dy_7_s3.INIT=16'h8F00;
  LUT4 ff_s8s9_sx_tmp_9_s5 (
    .F(ff_s8s9_sx_tmp_9_10),
    .I0(ff_s8s9_sx_tmp_9_16),
    .I1(ff_r42r43_ny_9_8),
    .I2(ff_s8s9_sx_tmp_9_14),
    .I3(ff_s8s9_sx_tmp_10_19) 
);
defparam ff_s8s9_sx_tmp_9_s5.INIT=16'h0D00;
  LUT4 ff_dx_tmp_9_s5 (
    .F(ff_dx_tmp_9_10),
    .I0(ff_r42r43_ny_9_8),
    .I1(ff_state[0]),
    .I2(\vdp_command_processor.ff_initializing_17 ),
    .I3(ff_dx_tmp_9_11) 
);
defparam ff_dx_tmp_9_s5.INIT=16'hFFB0;
  LUT3 ff_state_1_s6 (
    .F(ff_state_3_10),
    .I0(ff_state_1_19),
    .I1(ff_state_1_13),
    .I2(ff_state_1_14) 
);
defparam ff_state_1_s6.INIT=8'h40;
  LUT3 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state_0_13),
    .I1(ff_state_0_14),
    .I2(ff_state_1_13) 
);
defparam ff_state_0_s7.INIT=8'h10;
  LUT3 ff_state_2_s8 (
    .F(ff_state_2_12),
    .I0(ff_state_0_14),
    .I1(ff_state_1_14),
    .I2(ff_state_1_13) 
);
defparam ff_state_2_s8.INIT=8'h40;
  LUT4 n1788_s11 (
    .F(n1788_16),
    .I0(n1788_28),
    .I1(n1788_18),
    .I2(n1788_19),
    .I3(n3494_4) 
);
defparam n1788_s11.INIT=16'hEF00;
  LUT4 n1574_s23 (
    .F(n1574_29),
    .I0(n957_1),
    .I1(ff_dx_tmp[9]),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1574_s23.INIT=16'hCA00;
  LUT4 w_current_vdp_command_c_7_s0 (
    .F(w_current_vdp_command_c[7]),
    .I0(n1778_8),
    .I1(w_current_vdp_command[7]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_7_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_6_s0 (
    .F(w_current_vdp_command_c[6]),
    .I0(n1779_8),
    .I1(w_current_vdp_command[6]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_6_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_5_s0 (
    .F(w_current_vdp_command_c[5]),
    .I0(n1780_8),
    .I1(w_current_vdp_command[5]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_5_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_4_s0 (
    .F(w_current_vdp_command_c[4]),
    .I0(n1781_8),
    .I1(w_current_vdp_command[4]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_4_s0.INIT=16'hAC00;
  LUT2 n1518_s21 (
    .F(n1518_27),
    .I0(ff_state[3]),
    .I1(ff_vdpcmd_start) 
);
defparam n1518_s21.INIT=4'h4;
  LUT4 n1790_s7 (
    .F(n1790_12),
    .I0(n1790_22),
    .I1(n1790_14),
    .I2(n1790_15),
    .I3(n3494_4) 
);
defparam n1790_s7.INIT=16'hEF00;
  LUT4 n1789_s6 (
    .F(n1789_11),
    .I0(n1789_12),
    .I1(ff_s2_tr_11),
    .I2(n1789_13),
    .I3(n1789_14) 
);
defparam n1789_s6.INIT=16'hFFF4;
  LUT4 n1787_s6 (
    .F(n1787_11),
    .I0(n1787_12),
    .I1(n1787_20),
    .I2(n1787_14),
    .I3(n3494_4) 
);
defparam n1787_s6.INIT=16'hF400;
  LUT4 n1786_s1 (
    .F(n1786_6),
    .I0(n1786_7),
    .I1(w_vdp_mode_is_highres),
    .I2(reg_r25_cmd_Z),
    .I3(n3494_4) 
);
defparam n1786_s1.INIT=16'h00FE;
  LUT2 n318_s2 (
    .F(n318_7),
    .I0(n1539_43),
    .I1(w_vdpcmd_vram_rdata[4]) 
);
defparam n318_s2.INIT=4'h4;
  LUT2 n317_s2 (
    .F(n317_7),
    .I0(n1539_43),
    .I1(w_vdpcmd_vram_rdata[5]) 
);
defparam n317_s2.INIT=4'h4;
  LUT2 n316_s2 (
    .F(n316_7),
    .I0(n1539_43),
    .I1(w_vdpcmd_vram_rdata[6]) 
);
defparam n316_s2.INIT=4'h4;
  LUT2 n315_s2 (
    .F(n315_7),
    .I0(n1539_43),
    .I1(w_vdpcmd_vram_rdata[7]) 
);
defparam n315_s2.INIT=4'h4;
  LUT4 n1646_s3 (
    .F(n1646_8),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdpcmd_tr_clr_req),
    .I3(n1646_11) 
);
defparam n1646_s3.INIT=16'h00D7;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]) 
);
defparam n225_s1.INIT=4'hE;
  LUT4 ff_r44_clr_7_s5 (
    .F(ff_r44_clr_7_10),
    .I0(ff_r44_clr_7_19),
    .I1(ff_r44_clr_7_12),
    .I2(ff_r44_clr_7_13),
    .I3(ff_r44_clr_7_23) 
);
defparam ff_r44_clr_7_s5.INIT=16'h0001;
  LUT4 ff_r44_clr_3_s5 (
    .F(ff_r44_clr_3_10),
    .I0(ff_r44_clr_3_13),
    .I1(ff_r44_clr_7_12),
    .I2(ff_r44_clr_7_13),
    .I3(ff_r44_clr_7_23) 
);
defparam ff_r44_clr_3_s5.INIT=16'h0001;
  LUT4 ff_r44_clr_1_s5 (
    .F(ff_r44_clr_1_10),
    .I0(ff_r44_clr_1_11),
    .I1(n3494_4),
    .I2(ff_r44_clr_7_12),
    .I3(ff_r44_clr_7_23) 
);
defparam ff_r44_clr_1_s5.INIT=16'h000B;
  LUT2 n3494_s1 (
    .F(n3494_4),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack) 
);
defparam n3494_s1.INIT=4'h9;
  LUT4 n190_s1 (
    .F(n190_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[1]),
    .I3(n311_6) 
);
defparam n190_s1.INIT=16'h6000;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]) 
);
defparam n190_s2.INIT=4'h8;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(w_vdpcmd_vram_rdata[3]) 
);
defparam n311_s1.INIT=16'hC8BF;
  LUT3 n311_s2 (
    .F(n311_5),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]) 
);
defparam n311_s2.INIT=8'hD3;
  LUT2 n311_s3 (
    .F(n311_6),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]) 
);
defparam n311_s3.INIT=4'h1;
  LUT3 n313_s1 (
    .F(n313_4),
    .I0(n305_9),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n313_s1.INIT=8'h35;
  LUT4 n313_s2 (
    .F(n313_5),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n313_s2.INIT=16'hFB8F;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(n306_9),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n314_s1.INIT=8'h35;
  LUT3 n1804_s1 (
    .F(n1804_4),
    .I0(ff_r42r43_ny[7]),
    .I1(ff_r42r43_ny[8]),
    .I2(n1806_4) 
);
defparam n1804_s1.INIT=8'h10;
  LUT2 n1805_s1 (
    .F(n1805_4),
    .I0(ff_r42r43_ny[7]),
    .I1(n1806_4) 
);
defparam n1805_s1.INIT=4'h4;
  LUT4 n1806_s1 (
    .F(n1806_4),
    .I0(ff_r42r43_ny[4]),
    .I1(ff_r42r43_ny[5]),
    .I2(ff_r42r43_ny[6]),
    .I3(n1809_4) 
);
defparam n1806_s1.INIT=16'h0100;
  LUT3 n1807_s1 (
    .F(n1807_4),
    .I0(ff_r42r43_ny[4]),
    .I1(ff_r42r43_ny[5]),
    .I2(n1809_4) 
);
defparam n1807_s1.INIT=8'h10;
  LUT2 n1808_s1 (
    .F(n1808_4),
    .I0(ff_r42r43_ny[4]),
    .I1(n1809_4) 
);
defparam n1808_s1.INIT=4'h4;
  LUT4 n1809_s1 (
    .F(n1809_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]),
    .I2(ff_r42r43_ny[2]),
    .I3(ff_r42r43_ny[3]) 
);
defparam n1809_s1.INIT=16'h0001;
  LUT3 n1810_s1 (
    .F(n1810_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]),
    .I2(ff_r42r43_ny[2]) 
);
defparam n1810_s1.INIT=8'h01;
  LUT2 n1811_s1 (
    .F(n1811_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]) 
);
defparam n1811_s1.INIT=4'h1;
  LUT3 n1967_s1 (
    .F(n1967_4),
    .I0(n1967_6),
    .I1(ff_state[0]),
    .I2(ff_r46_cmr_7_15) 
);
defparam n1967_s1.INIT=8'h10;
  LUT4 n1967_s2 (
    .F(n1967_5),
    .I0(\vdp_command_processor.ff_current_y [8]),
    .I1(\vdp_command_processor.ff_current_y [9]),
    .I2(n1967_4),
    .I3(n1975_8) 
);
defparam n1967_s2.INIT=16'hFA0C;
  LUT4 n1969_s1 (
    .F(n1969_4),
    .I0(\vdp_command_processor.ff_current_y [6]),
    .I1(\vdp_command_processor.ff_current_y [7]),
    .I2(n1967_4),
    .I3(n1975_8) 
);
defparam n1969_s1.INIT=16'hFA0C;
  LUT4 n1970_s1 (
    .F(n1970_4),
    .I0(\vdp_command_processor.ff_current_y [5]),
    .I1(\vdp_command_processor.ff_current_y [6]),
    .I2(n1967_4),
    .I3(n1975_8) 
);
defparam n1970_s1.INIT=16'hFA0C;
  LUT4 n1971_s1 (
    .F(n1971_4),
    .I0(\vdp_command_processor.ff_current_y [4]),
    .I1(\vdp_command_processor.ff_current_y [5]),
    .I2(n1967_4),
    .I3(n1975_8) 
);
defparam n1971_s1.INIT=16'hFA0C;
  LUT4 n1972_s1 (
    .F(n1972_4),
    .I0(\vdp_command_processor.ff_current_y [3]),
    .I1(\vdp_command_processor.ff_current_y [4]),
    .I2(n1967_4),
    .I3(n1975_8) 
);
defparam n1972_s1.INIT=16'hFA0C;
  LUT4 n1973_s1 (
    .F(n1973_4),
    .I0(\vdp_command_processor.ff_current_y [2]),
    .I1(\vdp_command_processor.ff_current_y [3]),
    .I2(n1967_4),
    .I3(n1975_8) 
);
defparam n1973_s1.INIT=16'hFA0C;
  LUT4 n1974_s1 (
    .F(n1974_4),
    .I0(\vdp_command_processor.ff_current_y [1]),
    .I1(\vdp_command_processor.ff_current_y [2]),
    .I2(n1967_4),
    .I3(n1975_8) 
);
defparam n1974_s1.INIT=16'hFA0C;
  LUT3 n1975_s1 (
    .F(n1975_4),
    .I0(n1593_22),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(n1967_4) 
);
defparam n1975_s1.INIT=8'h53;
  LUT3 n1975_s2 (
    .F(n1975_5),
    .I0(n1592_22),
    .I1(\vdp_command_processor.ff_current_y [1]),
    .I2(n1967_4) 
);
defparam n1975_s2.INIT=8'h53;
  LUT3 n1976_s1 (
    .F(n1976_4),
    .I0(n1976_5),
    .I1(n1977_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1976_s1.INIT=8'h35;
  LUT3 n1977_s1 (
    .F(n1977_4),
    .I0(n1594_22),
    .I1(\vdp_command_processor.ff_current_x [8]),
    .I2(n1967_4) 
);
defparam n1977_s1.INIT=8'h53;
  LUT4 n1977_s2 (
    .F(n1977_5),
    .I0(n1976_5),
    .I1(n190_4),
    .I2(n1539_43),
    .I3(n1978_4) 
);
defparam n1977_s2.INIT=16'hBBB0;
  LUT3 n1978_s1 (
    .F(n1978_4),
    .I0(n1596_22),
    .I1(\vdp_command_processor.ff_current_x [6]),
    .I2(n1967_4) 
);
defparam n1978_s1.INIT=8'h53;
  LUT4 n1978_s2 (
    .F(n1978_5),
    .I0(n1539_43),
    .I1(n1979_4),
    .I2(n227_7),
    .I3(n1976_5) 
);
defparam n1978_s2.INIT=16'hEE0E;
  LUT3 n1979_s1 (
    .F(n1979_4),
    .I0(n1597_22),
    .I1(\vdp_command_processor.ff_current_x [5]),
    .I2(n1967_4) 
);
defparam n1979_s1.INIT=8'h53;
  LUT4 n1979_s2 (
    .F(n1979_5),
    .I0(n1539_43),
    .I1(n1980_4),
    .I2(n227_7),
    .I3(n1978_4) 
);
defparam n1979_s2.INIT=16'hEE0E;
  LUT3 n1980_s1 (
    .F(n1980_4),
    .I0(n1598_22),
    .I1(\vdp_command_processor.ff_current_x [4]),
    .I2(n1967_4) 
);
defparam n1980_s1.INIT=8'h53;
  LUT4 n1980_s2 (
    .F(n1980_5),
    .I0(n1539_43),
    .I1(n1981_4),
    .I2(n227_7),
    .I3(n1979_4) 
);
defparam n1980_s2.INIT=16'hEE0E;
  LUT3 n1981_s1 (
    .F(n1981_4),
    .I0(n1599_22),
    .I1(\vdp_command_processor.ff_current_x [3]),
    .I2(n1967_4) 
);
defparam n1981_s1.INIT=8'h53;
  LUT4 n1981_s2 (
    .F(n1981_5),
    .I0(n1539_43),
    .I1(n1982_4),
    .I2(n227_7),
    .I3(n1980_4) 
);
defparam n1981_s2.INIT=16'hEE0E;
  LUT3 n1982_s1 (
    .F(n1982_4),
    .I0(n1600_22),
    .I1(\vdp_command_processor.ff_current_x [2]),
    .I2(n1967_4) 
);
defparam n1982_s1.INIT=8'h53;
  LUT4 n1982_s2 (
    .F(n1982_5),
    .I0(n227_7),
    .I1(n1981_4),
    .I2(n1982_6),
    .I3(n1539_43) 
);
defparam n1982_s2.INIT=16'hDD0D;
  LUT4 n1983_s1 (
    .F(n1983_4),
    .I0(n1602_22),
    .I1(\vdp_command_processor.ff_current_x [0]),
    .I2(n1539_43),
    .I3(n1967_4) 
);
defparam n1983_s1.INIT=16'h0A0C;
  LUT4 n1983_s2 (
    .F(n1983_5),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1967_4),
    .I3(n190_4) 
);
defparam n1983_s2.INIT=16'hAC00;
  LUT4 n1531_s25 (
    .F(n1531_29),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(n1531_30),
    .I3(ff_s2_ce) 
);
defparam n1531_s25.INIT=16'hF100;
  LUT2 n1535_s29 (
    .F(n1535_33),
    .I0(n1539_43),
    .I1(n1535_37) 
);
defparam n1535_s29.INIT=4'h4;
  LUT4 n1535_s30 (
    .F(n1535_34),
    .I0(n1535_61),
    .I1(n1535_39),
    .I2(n1535_59),
    .I3(n1535_57) 
);
defparam n1535_s30.INIT=16'h0700;
  LUT4 n1535_s32 (
    .F(n1535_36),
    .I0(n1535_44),
    .I1(ff_r44_clr[7]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1535_s32.INIT=16'h3AF3;
  LUT4 n1536_s27 (
    .F(n1536_31),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n1536_35),
    .I2(n190_4),
    .I3(n1536_36) 
);
defparam n1536_s27.INIT=16'h1000;
  LUT4 n1536_s28 (
    .F(n1536_32),
    .I0(n1536_37),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(n1536_38),
    .I3(n1536_64) 
);
defparam n1536_s28.INIT=16'hA300;
  LUT4 n1536_s29 (
    .F(n1536_33),
    .I0(n1536_40),
    .I1(n1536_41),
    .I2(n1536_42),
    .I3(n1541_32) 
);
defparam n1536_s29.INIT=16'h0D00;
  LUT4 n1536_s30 (
    .F(n1536_34),
    .I0(n1536_43),
    .I1(ff_r44_clr[6]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1536_s30.INIT=16'h3AF3;
  LUT4 n1537_s27 (
    .F(n1537_31),
    .I0(n1535_39),
    .I1(n1537_35),
    .I2(n1537_36),
    .I3(n1537_37) 
);
defparam n1537_s27.INIT=16'hCA00;
  LUT4 n1537_s28 (
    .F(n1537_32),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n1537_50) 
);
defparam n1537_s28.INIT=16'h4F00;
  LUT4 n1537_s29 (
    .F(n1537_33),
    .I0(n1539_43),
    .I1(n1537_39),
    .I2(n1541_32),
    .I3(n1537_48) 
);
defparam n1537_s29.INIT=16'h4F00;
  LUT4 n1538_s27 (
    .F(n1538_31),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n312_7),
    .I3(n227_7) 
);
defparam n1538_s27.INIT=16'hBB0F;
  LUT4 n1538_s28 (
    .F(n1538_32),
    .I0(n1538_35),
    .I1(n1538_36),
    .I2(ff_r46_cmr[2]),
    .I3(n1538_37) 
);
defparam n1538_s28.INIT=16'h01FD;
  LUT3 n1538_s29 (
    .F(n1538_33),
    .I0(n1539_43),
    .I1(n1538_38),
    .I2(n1538_51) 
);
defparam n1538_s29.INIT=8'hB0;
  LUT4 n1538_s30 (
    .F(n1538_34),
    .I0(n1538_40),
    .I1(ff_r44_clr[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1538_s30.INIT=16'h3AF3;
  LUT4 n1539_s28 (
    .F(n1539_32),
    .I0(n1535_39),
    .I1(n1537_35),
    .I2(n1537_36),
    .I3(n1539_35) 
);
defparam n1539_s28.INIT=16'h3500;
  LUT4 n1539_s29 (
    .F(n1539_33),
    .I0(n1539_36),
    .I1(n1539_37),
    .I2(n1539_38),
    .I3(n1541_32) 
);
defparam n1539_s29.INIT=16'hCB00;
  LUT4 n1539_s30 (
    .F(n1539_34),
    .I0(n1539_39),
    .I1(ff_r44_clr[3]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1539_s30.INIT=16'h3AF3;
  LUT4 n1540_s27 (
    .F(n1540_31),
    .I0(n1538_35),
    .I1(n1538_37),
    .I2(n1537_36),
    .I3(n1539_35) 
);
defparam n1540_s27.INIT=16'h5300;
  LUT3 n1540_s28 (
    .F(n1540_32),
    .I0(n1539_35),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(n1539_38) 
);
defparam n1540_s28.INIT=8'hB0;
  LUT4 n1540_s29 (
    .F(n1540_33),
    .I0(n1540_35),
    .I1(n1536_35),
    .I2(n1540_36),
    .I3(n1541_32) 
);
defparam n1540_s29.INIT=16'h0D00;
  LUT4 n1540_s30 (
    .F(n1540_34),
    .I0(n1540_37),
    .I1(ff_r44_clr[2]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1540_s30.INIT=16'h35F3;
  LUT3 n1541_s27 (
    .F(n1541_31),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n1539_38) 
);
defparam n1541_s27.INIT=8'h70;
  LUT2 n1541_s28 (
    .F(n1541_32),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1541_s28.INIT=4'h4;
  LUT4 n1541_s30 (
    .F(n1541_34),
    .I0(n1541_35),
    .I1(ff_r44_clr[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1541_s30.INIT=16'hCAAC;
  LUT4 n1542_s27 (
    .F(n1542_31),
    .I0(n1542_32),
    .I1(ff_r44_clr[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1542_s27.INIT=16'hCAAC;
  LUT4 n1543_s27 (
    .F(n1543_33),
    .I0(\vdp_command_processor.ff_nx_count [9]),
    .I1(n171_8),
    .I2(n1548_31),
    .I3(w_vdp_enable) 
);
defparam n1543_s27.INIT=16'h0C0A;
  LUT4 n1543_s28 (
    .F(n1543_34),
    .I0(n1547_34),
    .I1(ff_nx_tmp[7]),
    .I2(n1543_35),
    .I3(ff_nx_tmp[9]) 
);
defparam n1543_s28.INIT=16'hA35C;
  LUT4 n1544_s25 (
    .F(n1544_31),
    .I0(\vdp_command_processor.ff_nx_count [8]),
    .I1(n172_3),
    .I2(n1548_31),
    .I3(w_vdp_enable) 
);
defparam n1544_s25.INIT=16'h0C0A;
  LUT4 n1544_s26 (
    .F(n1544_32),
    .I0(n1544_34),
    .I1(n1544_35),
    .I2(ff_nx_tmp[7]),
    .I3(n1547_34) 
);
defparam n1544_s26.INIT=16'h3FF5;
  LUT2 n1544_s27 (
    .F(n1544_33),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1544_s27.INIT=4'h1;
  LUT4 n1545_s25 (
    .F(n1545_31),
    .I0(\vdp_command_processor.ff_nx_count [7]),
    .I1(n173_3),
    .I2(n1548_31),
    .I3(w_vdp_enable) 
);
defparam n1545_s25.INIT=16'h0C0A;
  LUT4 n1545_s26 (
    .F(n1545_32),
    .I0(ff_nx_tmp[7]),
    .I1(n1544_35),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1545_s26.INIT=16'h6FF0;
  LUT4 n1546_s25 (
    .F(n1546_31),
    .I0(\vdp_command_processor.ff_nx_count [6]),
    .I1(n174_3),
    .I2(n1548_31),
    .I3(w_vdp_enable) 
);
defparam n1546_s25.INIT=16'h0C0A;
  LUT4 n1546_s26 (
    .F(n1546_32),
    .I0(n1546_33),
    .I1(ff_nx_tmp[4]),
    .I2(n1547_34),
    .I3(ff_nx_tmp[6]) 
);
defparam n1546_s26.INIT=16'hB24D;
  LUT4 n1547_s25 (
    .F(n1547_31),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_35),
    .I2(ff_nx_tmp[5]),
    .I3(ff_state[3]) 
);
defparam n1547_s25.INIT=16'h7800;
  LUT4 n1547_s26 (
    .F(n1547_32),
    .I0(\vdp_command_processor.ff_nx_count [5]),
    .I1(n175_3),
    .I2(w_vdp_enable),
    .I3(n1547_39) 
);
defparam n1547_s26.INIT=16'hCA00;
  LUT3 n1547_s27 (
    .F(n1547_33),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_37),
    .I2(ff_nx_tmp[5]) 
);
defparam n1547_s27.INIT=8'h4B;
  LUT2 n1547_s28 (
    .F(n1547_34),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1547_s28.INIT=4'h9;
  LUT2 n1548_s25 (
    .F(n1548_31),
    .I0(ff_state[0]),
    .I1(n1548_36) 
);
defparam n1548_s25.INIT=4'h4;
  LUT3 n1548_s26 (
    .F(n1548_32),
    .I0(\vdp_command_processor.ff_nx_count [4]),
    .I1(n176_3),
    .I2(w_vdp_enable) 
);
defparam n1548_s26.INIT=8'h35;
  LUT4 n1548_s27 (
    .F(n1548_33),
    .I0(n1547_37),
    .I1(n1547_35),
    .I2(ff_nx_tmp[4]),
    .I3(n1547_34) 
);
defparam n1548_s27.INIT=16'hC3A5;
  LUT4 n1549_s25 (
    .F(n1549_31),
    .I0(\vdp_command_processor.ff_nx_count [3]),
    .I1(n177_3),
    .I2(n1548_31),
    .I3(w_vdp_enable) 
);
defparam n1549_s25.INIT=16'h0C0A;
  LUT2 n1549_s26 (
    .F(n1549_32),
    .I0(n1549_33),
    .I1(ff_nx_tmp[3]) 
);
defparam n1549_s26.INIT=4'h6;
  LUT4 n1550_s25 (
    .F(n1550_31),
    .I0(\vdp_command_processor.ff_nx_count [2]),
    .I1(n178_3),
    .I2(n1548_31),
    .I3(w_vdp_enable) 
);
defparam n1550_s25.INIT=16'h0C0A;
  LUT4 n1550_s26 (
    .F(n1550_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_s8s9_sx_tmp_10_11) 
);
defparam n1550_s26.INIT=16'h8700;
  LUT4 n1550_s27 (
    .F(n1550_33),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(n1547_34) 
);
defparam n1550_s27.INIT=16'h001E;
  LUT4 n1551_s25 (
    .F(n1551_31),
    .I0(\vdp_command_processor.ff_nx_count [1]),
    .I1(n179_3),
    .I2(n1548_31),
    .I3(w_vdp_enable) 
);
defparam n1551_s25.INIT=16'h0C0A;
  LUT2 n1551_s26 (
    .F(n1551_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]) 
);
defparam n1551_s26.INIT=4'h6;
  LUT3 n1552_s26 (
    .F(n1552_32),
    .I0(\vdp_command_processor.ff_nx_count [0]),
    .I1(n180_3),
    .I2(w_vdp_enable) 
);
defparam n1552_s26.INIT=8'hCA;
  LUT3 n1554_s29 (
    .F(n1554_35),
    .I0(n945_2),
    .I1(n1141_1),
    .I2(ff_state[2]) 
);
defparam n1554_s29.INIT=8'h3A;
  LUT4 n1555_s28 (
    .F(n1555_32),
    .I0(n1142_1),
    .I1(n717_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1555_s28.INIT=16'hAFC0;
  LUT4 n1556_s26 (
    .F(n1556_30),
    .I0(n1556_32),
    .I1(n1556_33),
    .I2(ff_r40r41_nx[8]),
    .I3(n1548_31) 
);
defparam n1556_s26.INIT=16'hC3AA;
  LUT4 n1556_s27 (
    .F(n1556_31),
    .I0(n718_1),
    .I1(n1143_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1556_s27.INIT=16'h305F;
  LUT4 n1557_s26 (
    .F(n1557_30),
    .I0(n1557_32),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(n1548_31) 
);
defparam n1557_s26.INIT=16'hC3AA;
  LUT4 n1557_s27 (
    .F(n1557_31),
    .I0(n719_1),
    .I1(n1144_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1557_s27.INIT=16'hC0AF;
  LUT4 n1558_s27 (
    .F(n1558_31),
    .I0(n720_1),
    .I1(n1145_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1558_s27.INIT=16'h305F;
  LUT4 n1559_s26 (
    .F(n1559_30),
    .I0(n1559_32),
    .I1(n1559_33),
    .I2(ff_r40r41_nx[5]),
    .I3(n1548_31) 
);
defparam n1559_s26.INIT=16'hC3AA;
  LUT4 n1559_s27 (
    .F(n1559_31),
    .I0(n721_1),
    .I1(n1146_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1559_s27.INIT=16'h305F;
  LUT4 n1560_s26 (
    .F(n1560_30),
    .I0(n1560_32),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(n1548_31) 
);
defparam n1560_s26.INIT=16'hC3AA;
  LUT4 n1560_s27 (
    .F(n1560_31),
    .I0(n722_1),
    .I1(n1147_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1560_s27.INIT=16'hC0AF;
  LUT4 n1561_s27 (
    .F(n1561_31),
    .I0(n723_1),
    .I1(n1148_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1561_s27.INIT=16'h305F;
  LUT4 n1562_s27 (
    .F(n1562_31),
    .I0(n724_1),
    .I1(n1149_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1562_s27.INIT=16'h305F;
  LUT4 n1563_s27 (
    .F(n1563_31),
    .I0(n1563_33),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(n1548_31) 
);
defparam n1563_s27.INIT=16'h3CAA;
  LUT4 n1563_s28 (
    .F(n1563_32),
    .I0(n725_1),
    .I1(n1150_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1563_s28.INIT=16'hC0AF;
  LUT3 n1575_s22 (
    .F(n1575_26),
    .I0(n958_1),
    .I1(ff_dx_tmp[8]),
    .I2(n1574_30) 
);
defparam n1575_s22.INIT=8'h35;
  LUT3 n1576_s22 (
    .F(n1576_26),
    .I0(ff_dx_tmp[7]),
    .I1(ff_r36r37_dx[7]),
    .I2(ff_state[3]) 
);
defparam n1576_s22.INIT=8'h53;
  LUT3 n1577_s22 (
    .F(n1577_26),
    .I0(ff_dx_tmp[6]),
    .I1(ff_r36r37_dx[6]),
    .I2(ff_state[3]) 
);
defparam n1577_s22.INIT=8'h53;
  LUT3 n1578_s22 (
    .F(n1578_26),
    .I0(ff_dx_tmp[5]),
    .I1(ff_r36r37_dx[5]),
    .I2(ff_state[3]) 
);
defparam n1578_s22.INIT=8'h53;
  LUT3 n1579_s22 (
    .F(n1579_26),
    .I0(ff_dx_tmp[4]),
    .I1(ff_r36r37_dx[4]),
    .I2(ff_state[3]) 
);
defparam n1579_s22.INIT=8'h53;
  LUT3 n1580_s22 (
    .F(n1580_26),
    .I0(ff_dx_tmp[3]),
    .I1(ff_r36r37_dx[3]),
    .I2(ff_state[3]) 
);
defparam n1580_s22.INIT=8'h53;
  LUT3 n1581_s22 (
    .F(n1581_26),
    .I0(ff_dx_tmp[2]),
    .I1(ff_r36r37_dx[2]),
    .I2(ff_state[3]) 
);
defparam n1581_s22.INIT=8'h53;
  LUT3 n1582_s22 (
    .F(n1582_26),
    .I0(ff_dx_tmp[1]),
    .I1(ff_r36r37_dx[1]),
    .I2(ff_state[3]) 
);
defparam n1582_s22.INIT=8'h53;
  LUT3 n1583_s22 (
    .F(n1583_26),
    .I0(ff_dx_tmp[0]),
    .I1(ff_r36r37_dx[0]),
    .I2(ff_state[3]) 
);
defparam n1583_s22.INIT=8'h53;
  LUT3 n2255_s2 (
    .F(n2255_5),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(n3494_8) 
);
defparam n2255_s2.INIT=8'h40;
  LUT2 n2280_s2 (
    .F(n2280_5),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam n2280_s2.INIT=4'h1;
  LUT2 ff_vram_wr_req_s3 (
    .F(ff_vram_wr_req_7),
    .I0(w_vdp_enable),
    .I1(ff_r46_cmr_7_15) 
);
defparam ff_vram_wr_req_s3.INIT=4'h8;
  LUT4 ff_r34r35_sy_9_s3 (
    .F(ff_r34r35_sy_9_7),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_r42r43_ny_9_13),
    .I2(ff_r34r35_sy_9_9),
    .I3(ff_r34r35_sy_9_10) 
);
defparam ff_r34r35_sy_9_s3.INIT=16'h0400;
  LUT4 ff_r34r35_sy_9_s4 (
    .F(ff_r34r35_sy_9_8),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(ff_r34r35_sy_9_35) 
);
defparam ff_r34r35_sy_9_s4.INIT=16'h4000;
  LUT4 ff_r34r35_sy_7_s3 (
    .F(ff_r34r35_sy_7_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(ff_r34r35_sy_9_35) 
);
defparam ff_r34r35_sy_7_s3.INIT=16'h1000;
  LUT2 ff_r42r43_ny_9_s4 (
    .F(ff_r42r43_ny_9_8),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_r34r35_sy_9_10) 
);
defparam ff_r42r43_ny_9_s4.INIT=4'h4;
  LUT4 ff_r42r43_ny_9_s5 (
    .F(ff_r42r43_ny_9_9),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(ff_r42r43_ny_9_15) 
);
defparam ff_r42r43_ny_9_s5.INIT=16'h4000;
  LUT4 ff_r42r43_ny_7_s3 (
    .F(ff_r42r43_ny_7_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(ff_r42r43_ny_9_15) 
);
defparam ff_r42r43_ny_7_s3.INIT=16'h1000;
  LUT4 ff_r46_cmr_7_s6 (
    .F(ff_r46_cmr_7_8),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(ff_r42r43_ny_9_15) 
);
defparam ff_r46_cmr_7_s6.INIT=16'h4000;
  LUT2 ff_vram_rd_req_s5 (
    .F(ff_vram_rd_req_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_rd_req_s5.INIT=4'h1;
  LUT4 ff_s2_tr_s3 (
    .F(ff_s2_tr_7),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_s2_tr_9) 
);
defparam ff_s2_tr_s3.INIT=16'h00EF;
  LUT4 ff_r38r39_dy_9_s5 (
    .F(ff_r38r39_dy_9_10),
    .I0(w_vdp_enable),
    .I1(ff_r38r39_dy_9_13),
    .I2(ff_vram_wr_req_7),
    .I3(ff_r38r39_dy_9_22) 
);
defparam ff_r38r39_dy_9_s5.INIT=16'h00F8;
  LUT4 ff_r38r39_dy_7_s4 (
    .F(ff_r38r39_dy_7_9),
    .I0(w_vdp_enable),
    .I1(ff_r38r39_dy_7_10),
    .I2(ff_vram_wr_req_7),
    .I3(ff_r38r39_dy_9_22) 
);
defparam ff_r38r39_dy_7_s4.INIT=16'h00F8;
  LUT2 ff_s8s9_sx_tmp_10_s6 (
    .F(ff_s8s9_sx_tmp_10_11),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_10_s6.INIT=4'h8;
  LUT4 ff_dx_tmp_9_s6 (
    .F(ff_dx_tmp_9_11),
    .I0(ff_dx_tmp_9_15),
    .I1(ff_dx_tmp_9_13),
    .I2(ff_vram_wr_req_7),
    .I3(ff_state[3]) 
);
defparam ff_dx_tmp_9_s6.INIT=16'hE000;
  LUT4 ff_vram_wdata_7_s6 (
    .F(ff_vram_wdata_7_9),
    .I0(ff_s2_tr),
    .I1(ff_vram_wdata_7_11),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_wdata_7_s6.INIT=16'hFACF;
  LUT4 ff_vram_wdata_7_s7 (
    .F(ff_vram_wdata_7_10),
    .I0(ff_vram_wdata_7_32),
    .I1(ff_s8s9_sx_tmp_10_11),
    .I2(ff_vram_wr_req_7),
    .I3(ff_vram_wdata_7_13) 
);
defparam ff_vram_wdata_7_s7.INIT=16'hB000;
  LUT4 ff_state_1_s8 (
    .F(ff_state_1_13),
    .I0(ff_r46_cmr_7_8),
    .I1(ff_r46_cmr_7_15),
    .I2(ff_state_1_16),
    .I3(w_vdp_enable) 
);
defparam ff_state_1_s8.INIT=16'h0E00;
  LUT4 ff_state_1_s9 (
    .F(ff_state_1_14),
    .I0(n3494_4),
    .I1(ff_state[1]),
    .I2(ff_state_1_21),
    .I3(ff_state_0_13) 
);
defparam ff_state_1_s9.INIT=16'h00DF;
  LUT4 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(n3494_4),
    .I1(ff_state_0_15),
    .I2(n1541_32),
    .I3(ff_r46_cmr_7_9) 
);
defparam ff_state_0_s8.INIT=16'h2000;
  LUT4 ff_state_0_s9 (
    .F(ff_state_0_14),
    .I0(n3494_4),
    .I1(ff_state_1_15),
    .I2(ff_state_0_16),
    .I3(n1547_34) 
);
defparam ff_state_0_s9.INIT=16'h0002;
  LUT4 n1788_s13 (
    .F(n1788_18),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_11),
    .I2(n1788_21),
    .I3(ff_s8s9_sx_tmp_9_16) 
);
defparam n1788_s13.INIT=16'hEF00;
  LUT4 n1788_s14 (
    .F(n1788_19),
    .I0(n1788_22),
    .I1(ff_state[2]),
    .I2(n1788_23),
    .I3(ff_state[3]) 
);
defparam n1788_s14.INIT=16'hFD3F;
  LUT4 n1574_s24 (
    .F(n1574_30),
    .I0(w_current_vdp_command[5]),
    .I1(ff_r45_mm),
    .I2(ff_state[2]),
    .I3(n1788_22) 
);
defparam n1574_s24.INIT=16'h0D00;
  LUT4 n1790_s9 (
    .F(n1790_14),
    .I0(n1331_21),
    .I1(ff_vram_wdata_7_11),
    .I2(ff_state[0]),
    .I3(\vdp_command_processor.ff_initializing_11 ) 
);
defparam n1790_s9.INIT=16'hEF00;
  LUT4 n1790_s10 (
    .F(n1790_15),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_state[1]),
    .I2(n1788_28),
    .I3(n1790_18) 
);
defparam n1790_s10.INIT=16'h004F;
  LUT4 n1789_s7 (
    .F(n1789_12),
    .I0(ff_vram_wdata_7_11),
    .I1(n1789_15),
    .I2(ff_r38r39_dy_9_20),
    .I3(n1789_16) 
);
defparam n1789_s7.INIT=16'h1F00;
  LUT4 n1789_s8 (
    .F(n1789_13),
    .I0(n1789_25),
    .I1(ff_state[1]),
    .I2(n3494_4),
    .I3(n1789_18) 
);
defparam n1789_s8.INIT=16'hE000;
  LUT4 n1789_s9 (
    .F(n1789_14),
    .I0(ff_state[0]),
    .I1(ff_r34r35_sy_9_10),
    .I2(n1788_20),
    .I3(n1789_23) 
);
defparam n1789_s9.INIT=16'hF400;
  LUT4 n1787_s7 (
    .F(n1787_12),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1787_s7.INIT=16'hD000;
  LUT4 n1787_s9 (
    .F(n1787_14),
    .I0(ff_vram_wdata_7_11),
    .I1(n1787_15),
    .I2(n1787_16),
    .I3(n1787_17) 
);
defparam n1787_s9.INIT=16'h00BF;
  LUT4 n1786_s2 (
    .F(n1786_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n1786_s2.INIT=16'h1000;
  LUT4 n192_s3 (
    .F(n192_8),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n192_s3.INIT=16'h0007;
  LUT4 ff_r44_clr_7_s7 (
    .F(ff_r44_clr_7_12),
    .I0(ff_vram_wdata_7_11),
    .I1(ff_r42r43_ny_9_10),
    .I2(n1544_33),
    .I3(ff_r44_clr_7_15) 
);
defparam ff_r44_clr_7_s7.INIT=16'hBF00;
  LUT4 ff_r44_clr_7_s8 (
    .F(ff_r44_clr_7_13),
    .I0(ff_state[0]),
    .I1(ff_r34r35_sy_9_10),
    .I2(ff_state[1]),
    .I3(ff_r44_clr_7_21) 
);
defparam ff_r44_clr_7_s8.INIT=16'hEF00;
  LUT2 ff_r44_clr_1_s6 (
    .F(ff_r44_clr_1_11),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam ff_r44_clr_1_s6.INIT=4'h4;
  LUT2 n312_s2 (
    .F(n312_5),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]) 
);
defparam n312_s2.INIT=4'h4;
  LUT3 n1967_s3 (
    .F(n1967_6),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1967_s3.INIT=8'hE3;
  LUT3 n1976_s2 (
    .F(n1976_5),
    .I0(n1595_22),
    .I1(\vdp_command_processor.ff_current_x [7]),
    .I2(n1967_4) 
);
defparam n1976_s2.INIT=8'h53;
  LUT3 n1982_s3 (
    .F(n1982_6),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1967_4) 
);
defparam n1982_s3.INIT=8'hAC;
  LUT3 n1527_s32 (
    .F(n1527_36),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(n192_10),
    .I2(w_vdp_enable) 
);
defparam n1527_s32.INIT=8'hCA;
  LUT4 n1531_s26 (
    .F(n1531_30),
    .I0(reg_r0_disp_mode[1]),
    .I1(n190_5),
    .I2(w_vdp_mode_is_highres),
    .I3(w_vdp_enable) 
);
defparam n1531_s26.INIT=16'h1000;
  LUT4 n1535_s33 (
    .F(n1535_37),
    .I0(n1535_63),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(n1538_36),
    .I3(n1535_46) 
);
defparam n1535_s33.INIT=16'h3730;
  LUT4 n1535_s35 (
    .F(n1535_39),
    .I0(n1535_65),
    .I1(n313_3),
    .I2(n1538_36),
    .I3(n1535_48) 
);
defparam n1535_s35.INIT=16'hC5CC;
  LUT4 n1535_s38 (
    .F(n1535_42),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n1538_36),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n190_4) 
);
defparam n1535_s38.INIT=16'h1F00;
  LUT4 n1535_s39 (
    .F(n1535_43),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n1538_36),
    .I2(n1535_49),
    .I3(n1535_50) 
);
defparam n1535_s39.INIT=16'h0001;
  LUT4 n1535_s40 (
    .F(n1535_44),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(n1535_51),
    .I2(w_vdpcmd_vram_wdata[7]),
    .I3(ff_r38r39_dy_9_11) 
);
defparam n1535_s40.INIT=16'h0777;
  LUT4 n1536_s31 (
    .F(n1536_35),
    .I0(ff_r46_cmr[2]),
    .I1(n1536_44),
    .I2(n312_3),
    .I3(n1536_45) 
);
defparam n1536_s31.INIT=16'hC0B2;
  LUT2 n1536_s32 (
    .F(n1536_36),
    .I0(n1538_36),
    .I1(n1536_46) 
);
defparam n1536_s32.INIT=4'h1;
  LUT4 n1536_s33 (
    .F(n1536_37),
    .I0(n314_3),
    .I1(n1538_36),
    .I2(n1536_62),
    .I3(n1535_48) 
);
defparam n1536_s33.INIT=16'h7457;
  LUT2 n1536_s34 (
    .F(n1536_38),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1536_s34.INIT=4'h1;
  LUT4 n1536_s36 (
    .F(n1536_40),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(n1536_60),
    .I2(n1536_50),
    .I3(n1539_43) 
);
defparam n1536_s36.INIT=16'h007F;
  LUT4 n1536_s37 (
    .F(n1536_41),
    .I0(ff_r46_cmr[0]),
    .I1(n1536_51),
    .I2(n1538_36),
    .I3(n1536_52) 
);
defparam n1536_s37.INIT=16'h0D03;
  LUT4 n1536_s38 (
    .F(n1536_42),
    .I0(n1538_36),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n190_4) 
);
defparam n1536_s38.INIT=16'h0E00;
  LUT4 n1536_s39 (
    .F(n1536_43),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(n1535_51),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(ff_r38r39_dy_9_11) 
);
defparam n1536_s39.INIT=16'h0777;
  LUT4 n1537_s31 (
    .F(n1537_35),
    .I0(ff_r46_cmr[0]),
    .I1(n1535_65),
    .I2(ff_r46_cmr[1]),
    .I3(n313_3) 
);
defparam n1537_s31.INIT=16'h7CC4;
  LUT2 n1537_s32 (
    .F(n1537_36),
    .I0(ff_r46_cmr[2]),
    .I1(n1538_36) 
);
defparam n1537_s32.INIT=4'h1;
  LUT4 n1537_s33 (
    .F(n1537_37),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(n227_7),
    .I2(n190_4),
    .I3(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1537_s33.INIT=16'h0733;
  LUT4 n1537_s35 (
    .F(n1537_39),
    .I0(n1535_63),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(n1538_36),
    .I3(n1537_43) 
);
defparam n1537_s35.INIT=16'h3037;
  LUT3 n1537_s37 (
    .F(n1537_41),
    .I0(w_vdpcmd_vram_rdata[5]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n1537_54) 
);
defparam n1537_s37.INIT=8'h07;
  LUT4 n1538_s31 (
    .F(n1538_35),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n314_3),
    .I3(n1538_49) 
);
defparam n1538_s31.INIT=16'h823F;
  LUT4 n1538_s32 (
    .F(n1538_36),
    .I0(n1538_42),
    .I1(n1531_30),
    .I2(n1538_43),
    .I3(n1536_50) 
);
defparam n1538_s32.INIT=16'h0D00;
  LUT4 n1538_s33 (
    .F(n1538_37),
    .I0(n1538_49),
    .I1(n314_3),
    .I2(n1538_36),
    .I3(n1535_48) 
);
defparam n1538_s33.INIT=16'h3A33;
  LUT4 n1538_s34 (
    .F(n1538_38),
    .I0(n1535_63),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(n1538_36),
    .I3(n1538_44) 
);
defparam n1538_s34.INIT=16'h3037;
  LUT4 n1538_s36 (
    .F(n1538_40),
    .I0(ff_r38r39_dy_9_11),
    .I1(w_vdpcmd_vram_wdata[4]),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n1535_51) 
);
defparam n1538_s36.INIT=16'h0777;
  LUT3 n1539_s31 (
    .F(n1539_35),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_4),
    .I2(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1539_s31.INIT=8'h10;
  LUT3 n1539_s32 (
    .F(n1539_36),
    .I0(n1538_36),
    .I1(n1535_49),
    .I2(n1535_50) 
);
defparam n1539_s32.INIT=8'h01;
  LUT4 n1539_s33 (
    .F(n1539_37),
    .I0(n1538_36),
    .I1(n1539_35),
    .I2(n1539_38),
    .I3(w_vdpcmd_vram_rdata[3]) 
);
defparam n1539_s33.INIT=16'hF5CF;
  LUT4 n1539_s34 (
    .F(n1539_38),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(n311_5),
    .I3(n311_6) 
);
defparam n1539_s34.INIT=16'h0700;
  LUT4 n1539_s35 (
    .F(n1539_39),
    .I0(n311_3),
    .I1(ff_r38r39_dy_9_11),
    .I2(n1539_40),
    .I3(n1539_41) 
);
defparam n1539_s35.INIT=16'h51C3;
  LUT3 n1540_s31 (
    .F(n1540_35),
    .I0(n1539_38),
    .I1(n1538_36),
    .I2(n1536_46) 
);
defparam n1540_s31.INIT=8'h01;
  LUT3 n1540_s32 (
    .F(n1540_36),
    .I0(n1539_38),
    .I1(n312_3),
    .I2(n1538_36) 
);
defparam n1540_s32.INIT=8'h10;
  LUT3 n1540_s33 (
    .F(n1540_37),
    .I0(n1540_38),
    .I1(n312_3),
    .I2(n1539_41) 
);
defparam n1540_s33.INIT=8'hCA;
  LUT4 n1541_s31 (
    .F(n1541_35),
    .I0(w_vdpcmd_vram_rdata[1]),
    .I1(n1541_31),
    .I2(n1541_36),
    .I3(ff_state[2]) 
);
defparam n1541_s31.INIT=16'h0FBB;
  LUT4 n1542_s28 (
    .F(n1542_32),
    .I0(w_vdpcmd_vram_rdata[0]),
    .I1(n1541_31),
    .I2(n1542_33),
    .I3(ff_state[2]) 
);
defparam n1542_s28.INIT=16'h0FBB;
  LUT4 n1543_s29 (
    .F(n1543_35),
    .I0(n1544_34),
    .I1(n1544_35),
    .I2(ff_nx_tmp[8]),
    .I3(ff_nx_tmp[7]) 
);
defparam n1543_s29.INIT=16'h3FF5;
  LUT4 n1544_s28 (
    .F(n1544_34),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(ff_nx_tmp[6]),
    .I3(n1547_37) 
);
defparam n1544_s28.INIT=16'h0100;
  LUT4 n1544_s29 (
    .F(n1544_35),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(ff_nx_tmp[6]),
    .I3(n1547_35) 
);
defparam n1544_s29.INIT=16'h8000;
  LUT4 n1546_s27 (
    .F(n1546_33),
    .I0(n1547_35),
    .I1(n1547_37),
    .I2(ff_nx_tmp[4]),
    .I3(ff_nx_tmp[5]) 
);
defparam n1546_s27.INIT=16'h50FC;
  LUT4 n1547_s29 (
    .F(n1547_35),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1547_s29.INIT=16'h8000;
  LUT4 n1547_s31 (
    .F(n1547_37),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1547_s31.INIT=16'h0001;
  LUT4 n1549_s27 (
    .F(n1549_33),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(n1547_34) 
);
defparam n1549_s27.INIT=16'h7F01;
  LUT4 n1555_s29 (
    .F(n1555_33),
    .I0(ff_r40r41_nx[8]),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(ff_r40r41_nx[9]) 
);
defparam n1555_s29.INIT=16'h10EF;
  LUT3 n1555_s30 (
    .F(n1555_34),
    .I0(ff_r36r37_dx[8]),
    .I1(ff_r32r33_sx[8]),
    .I2(n1555_37) 
);
defparam n1555_s30.INIT=8'hAC;
  LUT3 n1556_s28 (
    .F(n1556_32),
    .I0(ff_r36r37_dx[7]),
    .I1(ff_r32r33_sx[7]),
    .I2(n1555_37) 
);
defparam n1556_s28.INIT=8'h53;
  LUT2 n1556_s29 (
    .F(n1556_33),
    .I0(ff_r40r41_nx[7]),
    .I1(n1557_33) 
);
defparam n1556_s29.INIT=4'h4;
  LUT3 n1557_s28 (
    .F(n1557_32),
    .I0(ff_r36r37_dx[6]),
    .I1(ff_r32r33_sx[6]),
    .I2(n1555_37) 
);
defparam n1557_s28.INIT=8'h53;
  LUT4 n1557_s29 (
    .F(n1557_33),
    .I0(ff_r40r41_nx[6]),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[4]),
    .I3(n1560_33) 
);
defparam n1557_s29.INIT=16'h0100;
  LUT4 n1558_s28 (
    .F(n1558_32),
    .I0(ff_r40r41_nx[5]),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(ff_r40r41_nx[6]) 
);
defparam n1558_s28.INIT=16'h10EF;
  LUT3 n1558_s29 (
    .F(n1558_33),
    .I0(ff_r36r37_dx[5]),
    .I1(ff_r32r33_sx[5]),
    .I2(n1555_37) 
);
defparam n1558_s29.INIT=8'h53;
  LUT3 n1559_s28 (
    .F(n1559_32),
    .I0(ff_r36r37_dx[4]),
    .I1(ff_r32r33_sx[4]),
    .I2(n1555_37) 
);
defparam n1559_s28.INIT=8'h53;
  LUT2 n1559_s29 (
    .F(n1559_33),
    .I0(ff_r40r41_nx[4]),
    .I1(n1560_33) 
);
defparam n1559_s29.INIT=4'h4;
  LUT3 n1560_s28 (
    .F(n1560_32),
    .I0(ff_r36r37_dx[3]),
    .I1(ff_r32r33_sx[3]),
    .I2(n1555_37) 
);
defparam n1560_s28.INIT=8'h53;
  LUT4 n1560_s29 (
    .F(n1560_33),
    .I0(ff_r40r41_nx[3]),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[1]),
    .I3(ff_r40r41_nx[0]) 
);
defparam n1560_s29.INIT=16'h0001;
  LUT4 n1561_s28 (
    .F(n1561_32),
    .I0(ff_r40r41_nx[2]),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(ff_r40r41_nx[3]) 
);
defparam n1561_s28.INIT=16'h01FE;
  LUT3 n1561_s29 (
    .F(n1561_33),
    .I0(ff_r36r37_dx[2]),
    .I1(ff_r32r33_sx[2]),
    .I2(n1555_37) 
);
defparam n1561_s29.INIT=8'h53;
  LUT3 n1562_s28 (
    .F(n1562_32),
    .I0(ff_r36r37_dx[1]),
    .I1(ff_r32r33_sx[1]),
    .I2(n1555_37) 
);
defparam n1562_s28.INIT=8'h53;
  LUT3 n1562_s29 (
    .F(n1562_33),
    .I0(ff_r40r41_nx[1]),
    .I1(ff_r40r41_nx[0]),
    .I2(ff_r40r41_nx[2]) 
);
defparam n1562_s29.INIT=8'h1E;
  LUT3 n1563_s29 (
    .F(n1563_33),
    .I0(ff_r36r37_dx[0]),
    .I1(ff_r32r33_sx[0]),
    .I2(n1555_37) 
);
defparam n1563_s29.INIT=8'h53;
  LUT2 ff_r34r35_sy_9_s5 (
    .F(ff_r34r35_sy_9_9),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s5.INIT=4'h9;
  LUT4 ff_r34r35_sy_9_s6 (
    .F(ff_r34r35_sy_9_10),
    .I0(ff_r34r35_sy_9_12),
    .I1(ff_r34r35_sy_9_13),
    .I2(ff_r34r35_sy_9_14),
    .I3(ff_r34r35_sy_9_15) 
);
defparam ff_r34r35_sy_9_s6.INIT=16'hDDD0;
  LUT2 ff_r42r43_ny_9_s6 (
    .F(ff_r42r43_ny_9_10),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_r42r43_ny_9_s6.INIT=4'h4;
  LUT2 ff_r46_cmr_7_s7 (
    .F(ff_r46_cmr_7_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_r46_cmr_7_s7.INIT=4'h8;
  LUT3 \vdp_command_processor.ff_initializing_s5  (
    .F(\vdp_command_processor.ff_initializing_9 ),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam \vdp_command_processor.ff_initializing_s5 .INIT=8'h0E;
  LUT4 ff_s2_tr_s5 (
    .F(ff_s2_tr_9),
    .I0(ff_state_1_15),
    .I1(ff_state[2]),
    .I2(ff_r38r39_dy_9_11),
    .I3(ff_r42r43_ny_9_10) 
);
defparam ff_s2_tr_s5.INIT=16'h8000;
  LUT4 ff_r38r39_dy_9_s6 (
    .F(ff_r38r39_dy_9_11),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_r38r39_dy_9_s6.INIT=16'h1000;
  LUT4 ff_r38r39_dy_9_s8 (
    .F(ff_r38r39_dy_9_13),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(ff_r34r35_sy_9_35) 
);
defparam ff_r38r39_dy_9_s8.INIT=16'h8000;
  LUT4 ff_r38r39_dy_7_s5 (
    .F(ff_r38r39_dy_7_10),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(ff_r34r35_sy_9_35) 
);
defparam ff_r38r39_dy_7_s5.INIT=16'h4000;
  LUT4 ff_s8s9_sx_tmp_10_s8 (
    .F(ff_s8s9_sx_tmp_10_13),
    .I0(n1790_16),
    .I1(ff_state[2]),
    .I2(n1789_25),
    .I3(ff_s8s9_sx_tmp_10_15) 
);
defparam ff_s8s9_sx_tmp_10_s8.INIT=16'hBF00;
  LUT4 ff_s8s9_sx_tmp_10_s9 (
    .F(ff_s8s9_sx_tmp_10_14),
    .I0(ff_state_0_15),
    .I1(ff_state[3]),
    .I2(n1548_36),
    .I3(ff_r46_cmr_7_9) 
);
defparam ff_s8s9_sx_tmp_10_s9.INIT=16'h8000;
  LUT4 ff_dx_tmp_9_s8 (
    .F(ff_dx_tmp_9_13),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_r45_mm),
    .I2(ff_state[2]),
    .I3(ff_vram_rd_req_8) 
);
defparam ff_dx_tmp_9_s8.INIT=16'h8000;
  LUT4 ff_nx_tmp_9_s7 (
    .F(ff_nx_tmp_9_12),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_s2_tr_9) 
);
defparam ff_nx_tmp_9_s7.INIT=16'h000E;
  LUT4 ff_nx_tmp_9_s8 (
    .F(ff_nx_tmp_9_13),
    .I0(n1788_22),
    .I1(ff_dx_tmp_9_15),
    .I2(ff_nx_tmp_9_18),
    .I3(ff_state_1_21) 
);
defparam ff_nx_tmp_9_s8.INIT=16'h004F;
  LUT4 ff_vram_wdata_7_s8 (
    .F(ff_vram_wdata_7_11),
    .I0(ff_r34r35_sy_9_13),
    .I1(ff_r34r35_sy_9_12),
    .I2(ff_vram_wdata_7_14),
    .I3(ff_vram_wdata_7_15) 
);
defparam ff_vram_wdata_7_s8.INIT=16'h0B00;
  LUT4 ff_vram_wdata_7_s10 (
    .F(ff_vram_wdata_7_13),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_16),
    .I2(n1544_33),
    .I3(ff_vram_wdata_7_30) 
);
defparam ff_vram_wdata_7_s10.INIT=16'h00BF;
  LUT2 ff_state_1_s10 (
    .F(ff_state_1_15),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req) 
);
defparam ff_state_1_s10.INIT=4'h9;
  LUT4 ff_state_1_s11 (
    .F(ff_state_1_16),
    .I0(n3494_4),
    .I1(ff_s2_tr),
    .I2(ff_state[1]),
    .I3(n1544_33) 
);
defparam ff_state_1_s11.INIT=16'h8000;
  LUT2 ff_state_0_s10 (
    .F(ff_state_0_15),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req) 
);
defparam ff_state_0_s10.INIT=4'h9;
  LUT3 ff_state_0_s11 (
    .F(ff_state_0_16),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_state_0_s11.INIT=8'hA3;
  LUT4 n1788_s15 (
    .F(n1788_20),
    .I0(n1788_24),
    .I1(n1788_25),
    .I2(n1234_3),
    .I3(ff_state[1]) 
);
defparam n1788_s15.INIT=16'h00EF;
  LUT4 n1788_s16 (
    .F(n1788_21),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1788_s16.INIT=16'hD388;
  LUT3 n1788_s17 (
    .F(n1788_22),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]) 
);
defparam n1788_s17.INIT=8'h40;
  LUT4 n1788_s18 (
    .F(n1788_23),
    .I0(ff_state_1_15),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1788_s18.INIT=16'h3AF3;
  LUT3 n1790_s11 (
    .F(n1790_16),
    .I0(ff_r45_eq),
    .I1(n709_3),
    .I2(ff_state[1]) 
);
defparam n1790_s11.INIT=8'h90;
  LUT4 n1790_s12 (
    .F(n1790_17),
    .I0(n1790_19),
    .I1(n1790_20),
    .I2(w_current_vdp_command[7]),
    .I3(ff_state[0]) 
);
defparam n1790_s12.INIT=16'h3F0A;
  LUT4 n1790_s13 (
    .F(n1790_18),
    .I0(n1548_36),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1541_32) 
);
defparam n1790_s13.INIT=16'h4F00;
  LUT4 n1789_s10 (
    .F(n1789_15),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1789_s10.INIT=16'hB433;
  LUT4 n1789_s11 (
    .F(n1789_16),
    .I0(n1789_20),
    .I1(ff_state[1]),
    .I2(n1789_21),
    .I3(ff_state[2]) 
);
defparam n1789_s11.INIT=16'h233F;
  LUT4 n1789_s13 (
    .F(n1789_18),
    .I0(w_current_vdp_command[5]),
    .I1(n1788_22),
    .I2(ff_r46_cmr_7_9),
    .I3(n1541_32) 
);
defparam n1789_s13.INIT=16'h4F00;
  LUT4 n1787_s10 (
    .F(n1787_15),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1787_s10.INIT=16'hFA0C;
  LUT4 n1787_s11 (
    .F(n1787_16),
    .I0(ff_state_1_15),
    .I1(n1787_18),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1787_s11.INIT=16'h5CCF;
  LUT4 n1787_s12 (
    .F(n1787_17),
    .I0(n1544_33),
    .I1(ff_r42r43_ny_9_10),
    .I2(n1787_16),
    .I3(ff_state[3]) 
);
defparam n1787_s12.INIT=16'h7770;
  LUT4 ff_r44_clr_7_s10 (
    .F(ff_r44_clr_7_15),
    .I0(ff_r44_clr_7_17),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n3494_4) 
);
defparam ff_r44_clr_7_s10.INIT=16'h1F00;
  LUT4 n1535_s42 (
    .F(n1535_46),
    .I0(ff_r46_cmr[1]),
    .I1(n1535_52),
    .I2(n1535_53),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s42.INIT=16'hFED3;
  LUT2 n1535_s44 (
    .F(n1535_48),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]) 
);
defparam n1535_s44.INIT=4'h1;
  LUT4 n1535_s45 (
    .F(n1535_49),
    .I0(ff_r46_cmr[1]),
    .I1(n311_3),
    .I2(n1535_54),
    .I3(n1535_55) 
);
defparam n1535_s45.INIT=16'h9700;
  LUT4 n1535_s46 (
    .F(n1535_50),
    .I0(n1535_54),
    .I1(n311_3),
    .I2(n1535_48),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s46.INIT=16'hA300;
  LUT4 n1535_s47 (
    .F(n1535_51),
    .I0(n311_5),
    .I1(n1539_41),
    .I2(n311_6),
    .I3(ff_r38r39_dy_9_11) 
);
defparam n1535_s47.INIT=16'h00BF;
  LUT3 n1536_s40 (
    .F(n1536_44),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]) 
);
defparam n1536_s40.INIT=8'hE3;
  LUT3 n1536_s41 (
    .F(n1536_45),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[2]) 
);
defparam n1536_s41.INIT=8'hE0;
  LUT4 n1536_s42 (
    .F(n1536_46),
    .I0(n1536_53),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[0]),
    .I3(n1536_54) 
);
defparam n1536_s42.INIT=16'h8F00;
  LUT3 n1536_s44 (
    .F(n1536_48),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(ff_r46_cmr[2]),
    .I2(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1536_s44.INIT=8'h01;
  LUT4 n1536_s46 (
    .F(n1536_50),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(n225_6),
    .I3(ff_r46_cmr[3]) 
);
defparam n1536_s46.INIT=16'h1F00;
  LUT3 n1536_s47 (
    .F(n1536_51),
    .I0(n1536_52),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(ff_r46_cmr[1]) 
);
defparam n1536_s47.INIT=8'h3D;
  LUT4 n1536_s48 (
    .F(n1536_52),
    .I0(ff_r46_cmr[0]),
    .I1(n1536_57),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s48.INIT=16'h0BCC;
  LUT4 n1537_s39 (
    .F(n1537_43),
    .I0(ff_r46_cmr[1]),
    .I1(n1537_45),
    .I2(ff_r46_cmr[2]),
    .I3(n1537_46) 
);
defparam n1537_s39.INIT=16'h1E00;
  LUT4 n1537_s40 (
    .F(n1537_44),
    .I0(ff_r38r39_dy_9_11),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n1535_51) 
);
defparam n1537_s40.INIT=16'h0777;
  LUT4 n1538_s38 (
    .F(n1538_42),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(w_vdpcmd_vram_wdata[3]),
    .I2(w_vdp_enable),
    .I3(\vdp_command_processor.ff_col_mask [3]) 
);
defparam n1538_s38.INIT=16'hEEE0;
  LUT4 n1538_s39 (
    .F(n1538_43),
    .I0(n192_8),
    .I1(n1538_45),
    .I2(n1536_55),
    .I3(n1536_56) 
);
defparam n1538_s39.INIT=16'h0007;
  LUT4 n1538_s40 (
    .F(n1538_44),
    .I0(ff_r46_cmr[1]),
    .I1(n1538_46),
    .I2(ff_r46_cmr[2]),
    .I3(n1538_47) 
);
defparam n1538_s40.INIT=16'h1E00;
  LUT3 n1539_s36 (
    .F(n1539_40),
    .I0(w_vdpcmd_vram_rdata[3]),
    .I1(w_vdpcmd_vram_wdata[3]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1539_s36.INIT=8'h3A;
  LUT4 n1539_s37 (
    .F(n1539_41),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1539_s37.INIT=16'h1000;
  LUT3 n1540_s34 (
    .F(n1540_38),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(w_vdpcmd_vram_wdata[2]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1540_s34.INIT=8'hCA;
  LUT3 n1541_s32 (
    .F(n1541_36),
    .I0(n313_3),
    .I1(n1541_37),
    .I2(n1539_41) 
);
defparam n1541_s32.INIT=8'h53;
  LUT3 n1542_s29 (
    .F(n1542_33),
    .I0(n314_3),
    .I1(n1542_34),
    .I2(n1539_41) 
);
defparam n1542_s29.INIT=8'h53;
  LUT4 ff_r34r35_sy_9_s8 (
    .F(ff_r34r35_sy_9_12),
    .I0(ff_r34r35_sy_9_16),
    .I1(ff_r34r35_sy_9_33),
    .I2(ff_r34r35_sy_9_18),
    .I3(ff_r34r35_sy_9_19) 
);
defparam ff_r34r35_sy_9_s8.INIT=16'h00FE;
  LUT3 ff_r34r35_sy_9_s9 (
    .F(ff_r34r35_sy_9_13),
    .I0(ff_r34r35_sy_9_31),
    .I1(ff_r34r35_sy_9_21),
    .I2(w_current_vdp_command[7]) 
);
defparam ff_r34r35_sy_9_s9.INIT=8'hA3;
  LUT2 ff_r34r35_sy_9_s10 (
    .F(ff_r34r35_sy_9_14),
    .I0(n1555_37),
    .I1(ff_r34r35_sy_9_22) 
);
defparam ff_r34r35_sy_9_s10.INIT=4'h1;
  LUT4 ff_r34r35_sy_9_s11 (
    .F(ff_r34r35_sy_9_15),
    .I0(ff_r34r35_sy_9_23),
    .I1(ff_r34r35_sy_9_24),
    .I2(w_vdp_mode_is_highres),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s11.INIT=16'h3522;
  LUT4 ff_r38r39_dy_9_s10 (
    .F(ff_r38r39_dy_9_15),
    .I0(n1548_36),
    .I1(ff_dx_tmp_9_15),
    .I2(ff_r38r39_dy_9_18),
    .I3(ff_r45_mm) 
);
defparam ff_r38r39_dy_9_s10.INIT=16'h770F;
  LUT3 ff_s8s9_sx_tmp_10_s10 (
    .F(ff_s8s9_sx_tmp_10_15),
    .I0(\vdp_command_processor.ff_initializing_9 ),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam ff_s8s9_sx_tmp_10_s10.INIT=8'h3D;
  LUT4 ff_vram_wdata_7_s11 (
    .F(ff_vram_wdata_7_14),
    .I0(ff_vram_wdata_7_18),
    .I1(ff_vram_wdata_7_19),
    .I2(ff_r45_diy),
    .I3(ff_vram_wdata_7_20) 
);
defparam ff_vram_wdata_7_s11.INIT=16'h001F;
  LUT4 ff_vram_wdata_7_s12 (
    .F(ff_vram_wdata_7_15),
    .I0(n1555_37),
    .I1(ff_r34r35_sy_9_22),
    .I2(ff_r34r35_sy_9_15),
    .I3(\vdp_command_processor.ff_initializing ) 
);
defparam ff_vram_wdata_7_s12.INIT=16'h00F1;
  LUT4 ff_vram_wdata_7_s13 (
    .F(ff_vram_wdata_7_16),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_vram_wdata_7_s13.INIT=16'hFA3F;
  LUT3 n1788_s19 (
    .F(n1788_24),
    .I0(w_vdp_mode_is_highres),
    .I1(ff_dx_tmp[8]),
    .I2(w_vdp_enable) 
);
defparam n1788_s19.INIT=8'h40;
  LUT4 n1788_s20 (
    .F(n1788_25),
    .I0(w_vdp_mode_is_highres),
    .I1(w_vdp_enable),
    .I2(n1788_26),
    .I3(ff_r34r35_sy_9_24) 
);
defparam n1788_s20.INIT=16'h008F;
  LUT4 n1790_s14 (
    .F(n1790_19),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(ff_state[1]),
    .I3(w_current_vdp_command[6]) 
);
defparam n1790_s14.INIT=16'h0100;
  LUT4 n1790_s15 (
    .F(n1790_20),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(ff_state[1]),
    .I3(w_current_vdp_command[5]) 
);
defparam n1790_s15.INIT=16'h0100;
  LUT4 n1789_s15 (
    .F(n1789_20),
    .I0(w_current_vdp_command[6]),
    .I1(ff_r34r35_sy_9_9),
    .I2(ff_state[0]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1789_s15.INIT=16'h1F00;
  LUT4 n1789_s16 (
    .F(n1789_21),
    .I0(w_current_vdp_command[4]),
    .I1(ff_state[1]),
    .I2(w_current_vdp_command[6]),
    .I3(ff_state[0]) 
);
defparam n1789_s16.INIT=16'h33D0;
  LUT3 n1787_s13 (
    .F(n1787_18),
    .I0(ff_r38r39_dy_9_11),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1787_s13.INIT=8'hBC;
  LUT4 ff_r44_clr_7_s12 (
    .F(ff_r44_clr_7_17),
    .I0(ff_r38r39_dy_9_11),
    .I1(ff_state_1_15),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r44_clr_7_s12.INIT=16'h08C0;
  LUT3 n1535_s48 (
    .F(n1535_52),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[7]) 
);
defparam n1535_s48.INIT=8'hE0;
  LUT4 n1535_s49 (
    .F(n1535_53),
    .I0(n1535_52),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[0]),
    .I3(w_vdpcmd_vram_rdata[7]) 
);
defparam n1535_s49.INIT=16'hD430;
  LUT3 n1535_s50 (
    .F(n1535_54),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[3]) 
);
defparam n1535_s50.INIT=8'hE0;
  LUT3 n1535_s51 (
    .F(n1535_55),
    .I0(n1535_54),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[2]) 
);
defparam n1535_s51.INIT=8'h0D;
  LUT4 n1536_s49 (
    .F(n1536_53),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(n1536_58),
    .I3(n312_5) 
);
defparam n1536_s49.INIT=16'h5333;
  LUT4 n1536_s50 (
    .F(n1536_54),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(ff_r46_cmr[2]),
    .I3(w_vdpcmd_vram_wdata[2]) 
);
defparam n1536_s50.INIT=16'h0E00;
  LUT2 n1536_s51 (
    .F(n1536_55),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]) 
);
defparam n1536_s51.INIT=4'h1;
  LUT4 n1536_s52 (
    .F(n1536_56),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(w_vdpcmd_vram_wdata[7]) 
);
defparam n1536_s52.INIT=16'h0001;
  LUT3 n1536_s53 (
    .F(n1536_57),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[6]) 
);
defparam n1536_s53.INIT=8'hE0;
  LUT3 n1537_s41 (
    .F(n1537_45),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[5]) 
);
defparam n1537_s41.INIT=8'hE0;
  LUT4 n1537_s42 (
    .F(n1537_46),
    .I0(n1537_45),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1537_s42.INIT=16'h6E8F;
  LUT4 n1538_s41 (
    .F(n1538_45),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(w_vdp_enable) 
);
defparam n1538_s41.INIT=16'h2C00;
  LUT3 n1538_s42 (
    .F(n1538_46),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[4]) 
);
defparam n1538_s42.INIT=8'hE0;
  LUT4 n1538_s43 (
    .F(n1538_47),
    .I0(n1538_46),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1538_s43.INIT=16'h6E8F;
  LUT3 n1541_s33 (
    .F(n1541_37),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1541_s33.INIT=8'hAC;
  LUT3 n1542_s30 (
    .F(n1542_34),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1542_s30.INIT=8'hAC;
  LUT4 ff_r34r35_sy_9_s12 (
    .F(ff_r34r35_sy_9_16),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_dx_tmp[9]),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s12.INIT=16'h0C0A;
  LUT3 ff_r34r35_sy_9_s14 (
    .F(ff_r34r35_sy_9_18),
    .I0(w_vdp_mode_is_highres),
    .I1(w_vdp_enable),
    .I2(n1788_26) 
);
defparam ff_r34r35_sy_9_s14.INIT=8'h70;
  LUT4 ff_r34r35_sy_9_s15 (
    .F(ff_r34r35_sy_9_19),
    .I0(ff_r34r35_sy_9_25),
    .I1(ff_r34r35_sy_9_26),
    .I2(w_vdp_mode_is_highres),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s15.INIT=16'h5322;
  LUT3 ff_r34r35_sy_9_s17 (
    .F(ff_r34r35_sy_9_21),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]) 
);
defparam ff_r34r35_sy_9_s17.INIT=8'h40;
  LUT4 ff_r34r35_sy_9_s18 (
    .F(ff_r34r35_sy_9_22),
    .I0(n1547_37),
    .I1(ff_r34r35_sy_9_27),
    .I2(ff_r34r35_sy_9_28),
    .I3(ff_r34r35_sy_9_29) 
);
defparam ff_r34r35_sy_9_s18.INIT=16'h7F00;
  LUT3 ff_r34r35_sy_9_s19 (
    .F(ff_r34r35_sy_9_23),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_enable),
    .I2(ff_dx_tmp[8]) 
);
defparam ff_r34r35_sy_9_s19.INIT=8'h3D;
  LUT3 ff_r34r35_sy_9_s20 (
    .F(ff_r34r35_sy_9_24),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_enable),
    .I2(ff_dx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s20.INIT=8'h0E;
  LUT4 ff_vram_wdata_7_s15 (
    .F(ff_vram_wdata_7_18),
    .I0(ff_r38r39_dy_9_11),
    .I1(ff_vram_wdata_7_21),
    .I2(ff_vram_wdata_7_22),
    .I3(ff_vram_wdata_7_23) 
);
defparam ff_vram_wdata_7_s15.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s16 (
    .F(ff_vram_wdata_7_19),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_vram_wdata_7_24),
    .I2(ff_vram_wdata_7_25),
    .I3(ff_vram_wdata_7_26) 
);
defparam ff_vram_wdata_7_s16.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s17 (
    .F(ff_vram_wdata_7_20),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_vram_wdata_7_27),
    .I3(ff_vram_wdata_7_28) 
);
defparam ff_vram_wdata_7_s17.INIT=16'h1000;
  LUT3 n1788_s21 (
    .F(n1788_26),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_enable),
    .I2(ff_dx_tmp[8]) 
);
defparam n1788_s21.INIT=8'h0E;
  LUT4 n1536_s54 (
    .F(n1536_58),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n1536_s54.INIT=16'h0110;
  LUT3 ff_r34r35_sy_9_s21 (
    .F(ff_r34r35_sy_9_25),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_enable),
    .I2(ff_s8s9_sx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s21.INIT=8'h3D;
  LUT3 ff_r34r35_sy_9_s22 (
    .F(ff_r34r35_sy_9_26),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_enable),
    .I2(ff_s8s9_sx_tmp[8]) 
);
defparam ff_r34r35_sy_9_s22.INIT=8'h0E;
  LUT4 ff_r34r35_sy_9_s23 (
    .F(ff_r34r35_sy_9_27),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(ff_nx_tmp[8]),
    .I3(ff_nx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s23.INIT=16'h0001;
  LUT2 ff_r34r35_sy_9_s24 (
    .F(ff_r34r35_sy_9_28),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]) 
);
defparam ff_r34r35_sy_9_s24.INIT=4'h1;
  LUT3 ff_r34r35_sy_9_s25 (
    .F(ff_r34r35_sy_9_29),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[7]) 
);
defparam ff_r34r35_sy_9_s25.INIT=8'h90;
  LUT2 ff_vram_wdata_7_s18 (
    .F(ff_vram_wdata_7_21),
    .I0(ff_r38r39_dy[0]),
    .I1(ff_r38r39_dy[1]) 
);
defparam ff_vram_wdata_7_s18.INIT=4'h1;
  LUT4 ff_vram_wdata_7_s19 (
    .F(ff_vram_wdata_7_22),
    .I0(ff_r38r39_dy[6]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_r38r39_dy[8]),
    .I3(ff_r38r39_dy[9]) 
);
defparam ff_vram_wdata_7_s19.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s20 (
    .F(ff_vram_wdata_7_23),
    .I0(ff_r38r39_dy[2]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_r38r39_dy[4]),
    .I3(ff_r38r39_dy[5]) 
);
defparam ff_vram_wdata_7_s20.INIT=16'h0001;
  LUT3 ff_vram_wdata_7_s21 (
    .F(ff_vram_wdata_7_24),
    .I0(ff_r34r35_sy[7]),
    .I1(ff_r34r35_sy[8]),
    .I2(ff_r34r35_sy[9]) 
);
defparam ff_vram_wdata_7_s21.INIT=8'h01;
  LUT4 ff_vram_wdata_7_s22 (
    .F(ff_vram_wdata_7_25),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r34r35_sy[3]),
    .I2(ff_r34r35_sy[4]),
    .I3(ff_r34r35_sy[5]) 
);
defparam ff_vram_wdata_7_s22.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s23 (
    .F(ff_vram_wdata_7_26),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r34r35_sy[1]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[5]) 
);
defparam ff_vram_wdata_7_s23.INIT=16'h0110;
  LUT4 ff_vram_wdata_7_s24 (
    .F(ff_vram_wdata_7_27),
    .I0(ff_r42r43_ny[4]),
    .I1(ff_r42r43_ny[5]),
    .I2(ff_r42r43_ny[6]),
    .I3(ff_r42r43_ny[7]) 
);
defparam ff_vram_wdata_7_s24.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s25 (
    .F(ff_vram_wdata_7_28),
    .I0(ff_r42r43_ny[1]),
    .I1(ff_r42r43_ny[8]),
    .I2(ff_r42r43_ny[9]),
    .I3(ff_r42r43_ny[0]) 
);
defparam ff_vram_wdata_7_s25.INIT=16'h0100;
  LUT4 ff_r34r35_sy_9_s26 (
    .F(ff_r34r35_sy_9_31),
    .I0(n1547_37),
    .I1(ff_r34r35_sy_9_27),
    .I2(ff_nx_tmp[6]),
    .I3(ff_nx_tmp[7]) 
);
defparam ff_r34r35_sy_9_s26.INIT=16'h0008;
  LUT4 n1536_s55 (
    .F(n1536_60),
    .I0(n1538_42),
    .I1(w_vdp_enable),
    .I2(\vdp_command_processor.ff_col_mask [7]),
    .I3(n1536_56) 
);
defparam n1536_s55.INIT=16'h5501;
  LUT4 n312_s3 (
    .F(n312_7),
    .I0(n311_5),
    .I1(n311_6),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(reg_r0_disp_mode[1]) 
);
defparam n312_s3.INIT=16'h0400;
  LUT4 \vdp_command_processor.ff_initializing_s6  (
    .F(\vdp_command_processor.ff_initializing_11 ),
    .I0(n1544_33),
    .I1(ff_vdpcmd_start),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam \vdp_command_processor.ff_initializing_s6 .INIT=16'h00A8;
  LUT4 ff_dx_tmp_9_s9 (
    .F(ff_dx_tmp_9_15),
    .I0(ff_state[2]),
    .I1(w_vdpcmd_vram_write_ack),
    .I2(ff_vram_wr_req),
    .I3(ff_r46_cmr_7_9) 
);
defparam ff_dx_tmp_9_s9.INIT=16'h4100;
  LUT4 n1535_s52 (
    .F(n1535_57),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n227_7) 
);
defparam n1535_s52.INIT=16'h1F00;
  LUT4 n1535_s53 (
    .F(n1535_59),
    .I0(ff_r46_cmr[2]),
    .I1(n1537_35),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1535_s53.INIT=16'h0004;
  LUT4 n1535_s54 (
    .F(n1535_61),
    .I0(n1538_36),
    .I1(ff_r46_cmr[2]),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1535_s54.INIT=16'h000E;
  LUT4 n1541_s34 (
    .F(n1541_39),
    .I0(n1535_39),
    .I1(n1537_35),
    .I2(ff_r46_cmr[2]),
    .I3(n1538_36) 
);
defparam n1541_s34.INIT=16'hAAAC;
  LUT4 n1646_s5 (
    .F(n1646_11),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(ff_r42r43_ny_9_15) 
);
defparam n1646_s5.INIT=16'h0200;
  LUT4 n1787_s14 (
    .F(n1787_20),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1788_22),
    .I3(ff_state[3]) 
);
defparam n1787_s14.INIT=16'hF700;
  LUT4 n1536_s56 (
    .F(n1536_62),
    .I0(n1538_49),
    .I1(ff_r46_cmr[2]),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1536_s56.INIT=16'hCCCB;
  LUT3 n1535_s55 (
    .F(n1535_63),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]) 
);
defparam n1535_s55.INIT=8'hE0;
  LUT4 n1548_s29 (
    .F(n1548_36),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1548_s29.INIT=16'h2000;
  LUT3 n1538_s44 (
    .F(n1538_49),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1538_s44.INIT=8'hA8;
  LUT3 n1535_s56 (
    .F(n1535_65),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1535_s56.INIT=8'hA8;
  LUT3 n1533_s26 (
    .F(n1533_31),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(ff_s2_ce) 
);
defparam n1533_s26.INIT=8'h10;
  LUT4 n1539_s38 (
    .F(n1539_43),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n311_6) 
);
defparam n1539_s38.INIT=16'h2C00;
  LUT4 n192_s4 (
    .F(n192_10),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n192_8) 
);
defparam n192_s4.INIT=16'hD3FF;
  LUT4 ff_nx_tmp_9_s10 (
    .F(ff_nx_tmp_9_16),
    .I0(ff_s8s9_sx_tmp_9_16),
    .I1(\vdp_command_processor.ff_initializing ),
    .I2(ff_r34r35_sy_9_10),
    .I3(ff_nx_tmp_9_20) 
);
defparam ff_nx_tmp_9_s10.INIT=16'h7500;
  LUT4 ff_r46_cmr_7_s9 (
    .F(ff_r46_cmr_7_13),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_r46_cmr_7_s9.INIT=16'h8000;
  LUT4 n1789_s17 (
    .F(n1789_23),
    .I0(n3494_4),
    .I1(ff_vram_rd_req_8),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1789_s17.INIT=16'h2000;
  LUT4 n1788_s22 (
    .F(n1788_28),
    .I0(n1788_20),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1788_s22.INIT=16'hB000;
  LUT4 ff_s8s9_sx_tmp_9_s8 (
    .F(ff_s8s9_sx_tmp_9_14),
    .I0(ff_vram_rd_req_8),
    .I1(ff_s8s9_sx_tmp[10]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_9_s8.INIT=16'h7000;
  LUT4 ff_s8s9_sx_tmp_10_s11 (
    .F(ff_s8s9_sx_tmp_10_17),
    .I0(ff_vram_rd_req_8),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_s8s9_sx_tmp_10_19) 
);
defparam ff_s8s9_sx_tmp_10_s11.INIT=16'hBF00;
  LUT4 n1537_s43 (
    .F(n1537_48),
    .I0(n1537_44),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n1537_54) 
);
defparam n1537_s43.INIT=16'h00EF;
  LUT4 n1537_s44 (
    .F(n1537_50),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n1537_54),
    .I3(n227_7) 
);
defparam n1537_s44.INIT=16'h0B00;
  LUT4 ff_r44_clr_3_s7 (
    .F(ff_r44_clr_3_13),
    .I0(n3494_4),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n1531_30) 
);
defparam ff_r44_clr_3_s7.INIT=16'h008A;
  LUT4 ff_r44_clr_7_s13 (
    .F(ff_r44_clr_7_19),
    .I0(n3494_4),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n1527_36) 
);
defparam ff_r44_clr_7_s13.INIT=16'h8A00;
  LUT4 n1790_s16 (
    .F(n1790_22),
    .I0(n1790_16),
    .I1(n1790_17),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1790_s16.INIT=16'h0B00;
  LUT4 n1537_s45 (
    .F(n1537_52),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n1537_41),
    .I3(n190_4) 
);
defparam n1537_s45.INIT=16'hB000;
  LUT4 ff_r38r39_dy_9_s12 (
    .F(ff_r38r39_dy_9_18),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_r38r39_dy_9_s12.INIT=16'h0008;
  LUT4 ff_vdpcmd_start_s4 (
    .F(ff_vdpcmd_start_9),
    .I0(ff_r46_cmr_7_15),
    .I1(n1544_33),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vdpcmd_start_s4.INIT=16'h0008;
  LUT4 ff_vram_rd_req_s6 (
    .F(ff_vram_rd_req_10),
    .I0(n1547_34),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_rd_req_s6.INIT=16'h0004;
  LUT4 n1583_s23 (
    .F(n1583_28),
    .I0(n966_1),
    .I1(n1583_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1583_s23.INIT=16'h3A33;
  LUT4 n1582_s23 (
    .F(n1582_28),
    .I0(n965_1),
    .I1(n1582_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1582_s23.INIT=16'h3A33;
  LUT4 n1581_s23 (
    .F(n1581_28),
    .I0(n964_1),
    .I1(n1581_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1581_s23.INIT=16'h3A33;
  LUT4 n1580_s23 (
    .F(n1580_28),
    .I0(n963_1),
    .I1(n1580_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1580_s23.INIT=16'h3A33;
  LUT4 n1579_s23 (
    .F(n1579_28),
    .I0(n962_1),
    .I1(n1579_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1579_s23.INIT=16'h3A33;
  LUT4 n1578_s23 (
    .F(n1578_28),
    .I0(n961_1),
    .I1(n1578_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1578_s23.INIT=16'h3A33;
  LUT4 n1577_s23 (
    .F(n1577_28),
    .I0(n960_1),
    .I1(n1577_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1577_s23.INIT=16'h3A33;
  LUT4 n1576_s24 (
    .F(n1576_29),
    .I0(n959_1),
    .I1(n1576_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1576_s24.INIT=16'h3A33;
  LUT4 ff_r34r35_sy_9_s27 (
    .F(ff_r34r35_sy_9_33),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s27.INIT=16'h1500;
  LUT4 n1555_s32 (
    .F(n1555_37),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1555_s32.INIT=16'h4000;
  LUT3 n172_s2 (
    .F(n172_6),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n190_4) 
);
defparam n172_s2.INIT=8'h80;
  LUT4 n189_s2 (
    .F(n189_8),
    .I0(n227_7),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(ff_r45_dix) 
);
defparam n189_s2.INIT=16'hFF80;
  LUT4 n196_s3 (
    .F(n196_9),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n196_s3.INIT=16'hEAFF;
  LUT3 n191_s2 (
    .F(n191_8),
    .I0(n1539_43),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]) 
);
defparam n191_s2.INIT=8'h7F;
  LUT4 ff_vram_wdata_7_s26 (
    .F(ff_vram_wdata_7_30),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state_1_15),
    .I3(n1547_34) 
);
defparam ff_vram_wdata_7_s26.INIT=16'h00BF;
  LUT4 ff_nx_tmp_9_s11 (
    .F(ff_nx_tmp_9_18),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_nx_tmp_9_s11.INIT=16'hBF00;
  LUT4 ff_vram_wdata_7_s27 (
    .F(ff_vram_wdata_7_32),
    .I0(ff_r34r35_sy_9_15),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1234_3) 
);
defparam ff_vram_wdata_7_s27.INIT=16'h1000;
  LUT3 ff_r38r39_dy_9_s13 (
    .F(ff_r38r39_dy_9_20),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_r38r39_dy_9_s13.INIT=8'h10;
  LUT4 ff_state_1_s13 (
    .F(ff_state_1_19),
    .I0(ff_state_1_15),
    .I1(n1527_40),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_state_1_s13.INIT=16'h0400;
  LUT4 ff_r42r43_ny_9_s8 (
    .F(ff_r42r43_ny_9_13),
    .I0(ff_r46_cmr_7_15),
    .I1(n1544_33),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r42r43_ny_9_s8.INIT=16'h0800;
  LUT3 n1789_s18 (
    .F(n1789_25),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(ff_state[0]) 
);
defparam n1789_s18.INIT=8'h90;
  LUT4 n1538_s45 (
    .F(n1538_51),
    .I0(w_vdpcmd_vram_rdata[4]),
    .I1(n1537_37),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1538_s45.INIT=16'h0E00;
  LUT4 n1535_s57 (
    .F(n1535_67),
    .I0(n1535_42),
    .I1(n1535_43),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1535_s57.INIT=16'h0D00;
  LUT3 n1537_s46 (
    .F(n1537_54),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_r44_clr[5]) 
);
defparam n1537_s46.INIT=8'h90;
  LUT4 n1545_s28 (
    .F(n1545_35),
    .I0(ff_nx_tmp[7]),
    .I1(n1544_34),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1545_s28.INIT=16'h0990;
  LUT4 ff_state_1_s14 (
    .F(ff_state_1_21),
    .I0(ff_state[0]),
    .I1(ff_vdpcmd_start),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_state_1_s14.INIT=16'h0001;
  LUT3 ff_s8s9_sx_tmp_9_s9 (
    .F(ff_s8s9_sx_tmp_9_16),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_9_s9.INIT=8'h02;
  LUT4 ff_vram_wdata_7_s28 (
    .F(ff_vram_wdata_7_34),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_vram_wdata_7_9),
    .I3(ff_vram_wdata_7_10) 
);
defparam ff_vram_wdata_7_s28.INIT=16'hEF00;
  LUT4 n2632_s3 (
    .F(n2632_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n2632_s3.INIT=16'hFEFF;
  LUT3 n1547_s32 (
    .F(n1547_39),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(n1548_36) 
);
defparam n1547_s32.INIT=8'h45;
  LUT4 n1562_s30 (
    .F(n1562_35),
    .I0(n1562_32),
    .I1(n1562_33),
    .I2(ff_state[0]),
    .I3(n1548_36) 
);
defparam n1562_s30.INIT=16'hACAA;
  LUT4 n1561_s30 (
    .F(n1561_35),
    .I0(n1561_32),
    .I1(n1561_33),
    .I2(ff_state[0]),
    .I3(n1548_36) 
);
defparam n1561_s30.INIT=16'hCACC;
  LUT4 n1558_s30 (
    .F(n1558_35),
    .I0(n1558_32),
    .I1(n1558_33),
    .I2(ff_state[0]),
    .I3(n1548_36) 
);
defparam n1558_s30.INIT=16'hCACC;
  LUT4 n1555_s33 (
    .F(n1555_39),
    .I0(n1555_33),
    .I1(n1555_34),
    .I2(ff_state[0]),
    .I3(n1548_36) 
);
defparam n1555_s33.INIT=16'h3A33;
  LUT4 n1536_s57 (
    .F(n1536_64),
    .I0(n1536_48),
    .I1(n1538_35),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1536_s57.INIT=16'h0D00;
  LUT4 n1975_s4 (
    .F(n1975_8),
    .I0(n1786_7),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1975_s4.INIT=16'hD0DD;
  LUT4 n1977_s3 (
    .F(n1977_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres),
    .I2(n1977_4),
    .I3(n1977_5) 
);
defparam n1977_s3.INIT=16'h04FF;
  LUT4 \vdp_command_processor.ff_current_y_9_s3  (
    .F(\vdp_command_processor.ff_current_y_9_9 ),
    .I0(w_vdp_enable),
    .I1(n1967_6),
    .I2(ff_state[0]),
    .I3(ff_r46_cmr_7_15) 
);
defparam \vdp_command_processor.ff_current_y_9_s3 .INIT=16'h0200;
  LUT4 n1527_s34 (
    .F(n1527_40),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1527_s34.INIT=16'h0900;
  LUT4 ff_r44_clr_7_s14 (
    .F(ff_r44_clr_7_21),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_vram_wdata_7_32),
    .I3(ff_state[3]) 
);
defparam ff_r44_clr_7_s14.INIT=16'h0900;
  LUT4 ff_r38r39_dy_9_s14 (
    .F(ff_r38r39_dy_9_22),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_r38r39_dy_9_15) 
);
defparam ff_r38r39_dy_9_s14.INIT=16'h9000;
  LUT3 ff_r42r43_ny_9_s9 (
    .F(ff_r42r43_ny_9_15),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam ff_r42r43_ny_9_s9.INIT=8'h28;
  LUT3 ff_r34r35_sy_9_s28 (
    .F(ff_r34r35_sy_9_35),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam ff_r34r35_sy_9_s28.INIT=8'h14;
  LUT3 ff_s2_tr_s6 (
    .F(ff_s2_tr_11),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam ff_s2_tr_s6.INIT=8'h41;
  LUT4 ff_r46_cmr_7_s10 (
    .F(ff_r46_cmr_7_15),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_tr_clr_ack),
    .I3(w_vdpcmd_tr_clr_req) 
);
defparam ff_r46_cmr_7_s10.INIT=16'h9009;
  LUT3 n1778_s2 (
    .F(n1778_8),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1778_s2.INIT=8'h28;
  LUT3 n1779_s2 (
    .F(n1779_8),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1779_s2.INIT=8'h28;
  LUT3 n1780_s2 (
    .F(n1780_8),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1780_s2.INIT=8'h28;
  LUT3 n1781_s2 (
    .F(n1781_8),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1781_s2.INIT=8'h28;
  LUT3 n1782_s2 (
    .F(n1782_8),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1782_s2.INIT=8'h28;
  LUT3 n1783_s2 (
    .F(n1783_8),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1783_s2.INIT=8'h28;
  LUT3 n1784_s2 (
    .F(n1784_8),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1784_s2.INIT=8'h28;
  LUT3 n1785_s2 (
    .F(n1785_8),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1785_s2.INIT=8'h28;
  LUT4 n1852_s1 (
    .F(n1852_5),
    .I0(n1419_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1852_s1.INIT=16'hACCA;
  LUT4 n1851_s1 (
    .F(n1851_5),
    .I0(n1418_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1851_s1.INIT=16'hACCA;
  LUT4 n1850_s1 (
    .F(n1850_5),
    .I0(n1417_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1850_s1.INIT=16'hACCA;
  LUT4 n1849_s1 (
    .F(n1849_5),
    .I0(n1416_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1849_s1.INIT=16'hACCA;
  LUT4 n1848_s1 (
    .F(n1848_5),
    .I0(n1415_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1848_s1.INIT=16'hACCA;
  LUT4 n1847_s1 (
    .F(n1847_5),
    .I0(n1414_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1847_s1.INIT=16'hACCA;
  LUT4 n1846_s1 (
    .F(n1846_5),
    .I0(n1413_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1846_s1.INIT=16'hACCA;
  LUT4 n1845_s1 (
    .F(n1845_5),
    .I0(n1412_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1845_s1.INIT=16'hACCA;
  LUT4 n1844_s1 (
    .F(n1844_5),
    .I0(n1411_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1844_s1.INIT=16'hACCA;
  LUT4 n1843_s1 (
    .F(n1843_5),
    .I0(n1410_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1843_s1.INIT=16'hACCA;
  LUT4 n1833_s2 (
    .F(n1833_6),
    .I0(n977_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1833_s2.INIT=16'hACCA;
  LUT4 n1832_s2 (
    .F(n1832_6),
    .I0(n976_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1832_s2.INIT=16'hACCA;
  LUT4 n1831_s2 (
    .F(n1831_6),
    .I0(n975_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1831_s2.INIT=16'hACCA;
  LUT4 n1830_s2 (
    .F(n1830_6),
    .I0(n974_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1830_s2.INIT=16'hACCA;
  LUT4 n1829_s2 (
    .F(n1829_6),
    .I0(n973_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1829_s2.INIT=16'hACCA;
  LUT4 n1828_s2 (
    .F(n1828_6),
    .I0(n972_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1828_s2.INIT=16'hACCA;
  LUT4 n1827_s2 (
    .F(n1827_6),
    .I0(n971_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1827_s2.INIT=16'hACCA;
  LUT4 n1826_s2 (
    .F(n1826_6),
    .I0(n970_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1826_s2.INIT=16'hACCA;
  LUT4 n1825_s2 (
    .F(n1825_6),
    .I0(n969_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1825_s2.INIT=16'hACCA;
  LUT4 n1824_s2 (
    .F(n1824_6),
    .I0(n968_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1824_s2.INIT=16'hACCA;
  LUT4 n1813_s2 (
    .F(n1813_6),
    .I0(ff_r42r43_ny[0]),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1813_s2.INIT=16'h5CC5;
  LUT3 n650_s4 (
    .F(n650_10),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_state[0]),
    .I2(\vdp_command_processor.ff_initializing_17 ) 
);
defparam n650_s4.INIT=8'h3A;
  LUT3 n3494_s3 (
    .F(n3494_8),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable) 
);
defparam n3494_s3.INIT=8'h60;
  LUT4 n3500_s1 (
    .F(n3500_5),
    .I0(w_vdpcmd_tr_clr_ack),
    .I1(w_vdpcmd_tr_clr_req),
    .I2(n3494_4),
    .I3(w_vdp_enable) 
);
defparam n3500_s1.INIT=16'h6000;
  LUT4 ff_r38r39_dy_9_s15 (
    .F(ff_r38r39_dy_9_24),
    .I0(ff_r38r39_dy_9_11),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r38r39_dy_9_s15.INIT=16'h0100;
  LUT4 n1527_s35 (
    .F(n1527_42),
    .I0(ff_s2_ce),
    .I1(\vdp_command_processor.ff_col_mask [7]),
    .I2(n192_10),
    .I3(w_vdp_enable) 
);
defparam n1527_s35.INIT=16'h0A22;
  LUT3 \vdp_command_processor.ff_initializing_s9  (
    .F(\vdp_command_processor.ff_initializing_17 ),
    .I0(w_vdp_enable),
    .I1(ff_r46_cmr_7_15),
    .I2(\vdp_command_processor.ff_initializing_11 ) 
);
defparam \vdp_command_processor.ff_initializing_s9 .INIT=8'h80;
  LUT4 ff_r44_clr_7_s15 (
    .F(ff_r44_clr_7_23),
    .I0(n1646_11),
    .I1(w_vdp_enable),
    .I2(w_vdp_enable),
    .I3(ff_r46_cmr_7_15) 
);
defparam ff_r44_clr_7_s15.INIT=16'h0777;
  LUT4 ff_nx_tmp_9_s12 (
    .F(ff_nx_tmp_9_20),
    .I0(ff_nx_tmp_9_12),
    .I1(w_vdp_enable),
    .I2(ff_r46_cmr_7_15),
    .I3(ff_nx_tmp_9_13) 
);
defparam ff_nx_tmp_9_s12.INIT=16'h4000;
  LUT4 ff_s8s9_sx_tmp_10_s12 (
    .F(ff_s8s9_sx_tmp_10_19),
    .I0(ff_s8s9_sx_tmp_10_13),
    .I1(ff_s8s9_sx_tmp_10_14),
    .I2(w_vdp_enable),
    .I3(ff_r46_cmr_7_15) 
);
defparam ff_s8s9_sx_tmp_10_s12.INIT=16'hD000;
  LUT4 n171_s2 (
    .F(n171_8),
    .I0(ff_r40r41_nx[9]),
    .I1(n1539_43),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n171_s2.INIT=16'h2AAA;
  DFFRE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n1788_16),
    .CLK(w_video_clk),
    .CE(ff_state_2_12),
    .RESET(n36_6) 
);
  DFFRE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n1789_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n1790_12),
    .CLK(w_video_clk),
    .CE(ff_state_0_12),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_8_s0 (
    .Q(ff_r32r33_sx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2317_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_7_s0 (
    .Q(ff_r32r33_sx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_6_s0 (
    .Q(ff_r32r33_sx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_5_s0 (
    .Q(ff_r32r33_sx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_4_s0 (
    .Q(ff_r32r33_sx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_3_s0 (
    .Q(ff_r32r33_sx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_2_s0 (
    .Q(ff_r32r33_sx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_1_s0 (
    .Q(ff_r32r33_sx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_0_s0 (
    .Q(ff_r32r33_sx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_9_s0 (
    .Q(ff_r34r35_sy[9]),
    .D(n1843_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_8_s0 (
    .Q(ff_r34r35_sy[8]),
    .D(n1844_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_7_s0 (
    .Q(ff_r34r35_sy[7]),
    .D(n1845_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_6_s0 (
    .Q(ff_r34r35_sy[6]),
    .D(n1846_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_5_s0 (
    .Q(ff_r34r35_sy[5]),
    .D(n1847_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_4_s0 (
    .Q(ff_r34r35_sy[4]),
    .D(n1848_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_3_s0 (
    .Q(ff_r34r35_sy[3]),
    .D(n1849_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_2_s0 (
    .Q(ff_r34r35_sy[2]),
    .D(n1850_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_1_s0 (
    .Q(ff_r34r35_sy[1]),
    .D(n1851_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_0_s0 (
    .Q(ff_r34r35_sy[0]),
    .D(n1852_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_8_s0 (
    .Q(ff_r36r37_dx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2298_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_7_s0 (
    .Q(ff_r36r37_dx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_6_s0 (
    .Q(ff_r36r37_dx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_5_s0 (
    .Q(ff_r36r37_dx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_4_s0 (
    .Q(ff_r36r37_dx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_3_s0 (
    .Q(ff_r36r37_dx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_2_s0 (
    .Q(ff_r36r37_dx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_1_s0 (
    .Q(ff_r36r37_dx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_0_s0 (
    .Q(ff_r36r37_dx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_9_s0 (
    .Q(ff_r38r39_dy[9]),
    .D(n1824_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_8_s0 (
    .Q(ff_r38r39_dy[8]),
    .D(n1825_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_7_s0 (
    .Q(ff_r38r39_dy[7]),
    .D(n1826_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_6_s0 (
    .Q(ff_r38r39_dy[6]),
    .D(n1827_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_5_s0 (
    .Q(ff_r38r39_dy[5]),
    .D(n1828_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_4_s0 (
    .Q(ff_r38r39_dy[4]),
    .D(n1829_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_3_s0 (
    .Q(ff_r38r39_dy[3]),
    .D(n1830_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_2_s0 (
    .Q(ff_r38r39_dy[2]),
    .D(n1831_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_1_s0 (
    .Q(ff_r38r39_dy[1]),
    .D(n1832_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_0_s0 (
    .Q(ff_r38r39_dy[0]),
    .D(n1833_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_9_s0 (
    .Q(ff_r40r41_nx[9]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2278_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_8_s0 (
    .Q(ff_r40r41_nx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2278_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_7_s0 (
    .Q(ff_r40r41_nx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_6_s0 (
    .Q(ff_r40r41_nx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_5_s0 (
    .Q(ff_r40r41_nx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_4_s0 (
    .Q(ff_r40r41_nx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_3_s0 (
    .Q(ff_r40r41_nx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_2_s0 (
    .Q(ff_r40r41_nx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_1_s0 (
    .Q(ff_r40r41_nx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_0_s0 (
    .Q(ff_r40r41_nx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_9_s0 (
    .Q(ff_r42r43_ny[9]),
    .D(n1804_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_8_s0 (
    .Q(ff_r42r43_ny[8]),
    .D(n1805_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_7_s0 (
    .Q(ff_r42r43_ny[7]),
    .D(n1806_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_6_s0 (
    .Q(ff_r42r43_ny[6]),
    .D(n1807_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_5_s0 (
    .Q(ff_r42r43_ny[5]),
    .D(n1808_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_4_s0 (
    .Q(ff_r42r43_ny[4]),
    .D(n1809_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_3_s0 (
    .Q(ff_r42r43_ny[3]),
    .D(n1810_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_2_s0 (
    .Q(ff_r42r43_ny[2]),
    .D(n1811_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_1_s0 (
    .Q(ff_r42r43_ny[1]),
    .D(n1812_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_0_s0 (
    .Q(ff_r42r43_ny[0]),
    .D(n1813_6),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_7_s0 (
    .Q(ff_r44_clr[7]),
    .D(n1527_33),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_6_s0 (
    .Q(ff_r44_clr[6]),
    .D(n1528_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_5_s0 (
    .Q(ff_r44_clr[5]),
    .D(n1529_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_4_s0 (
    .Q(ff_r44_clr[4]),
    .D(n1530_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_3_s0 (
    .Q(ff_r44_clr[3]),
    .D(n1531_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_2_s0 (
    .Q(ff_r44_clr[2]),
    .D(n1532_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_1_s0 (
    .Q(ff_r44_clr[1]),
    .D(n1533_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_0_s0 (
    .Q(ff_r44_clr[0]),
    .D(n1534_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r45_mm_s0 (
    .Q(ff_r45_mm),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_eq_s0 (
    .Q(ff_r45_eq),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_dix_s0 (
    .Q(ff_r45_dix),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_diy_s0 (
    .Q(ff_r45_diy),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_7_s0 (
    .Q(w_current_vdp_command[7]),
    .D(n1778_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_6_s0 (
    .Q(w_current_vdp_command[6]),
    .D(n1779_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_5_s0 (
    .Q(w_current_vdp_command[5]),
    .D(n1780_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_4_s0 (
    .Q(w_current_vdp_command[4]),
    .D(n1781_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_3_s0 (
    .Q(ff_r46_cmr[3]),
    .D(n1782_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_2_s0 (
    .Q(ff_r46_cmr[2]),
    .D(n1783_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_1_s0 (
    .Q(ff_r46_cmr[1]),
    .D(n1784_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_0_s0 (
    .Q(ff_r46_cmr[0]),
    .D(n1785_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_10_s0 (
    .Q(ff_s8s9_sx_tmp[10]),
    .D(n1553_40),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_10_17),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_9_s0 (
    .Q(ff_s8s9_sx_tmp[9]),
    .D(n1554_34),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_8_s0 (
    .Q(ff_s8s9_sx_tmp[8]),
    .D(n1555_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_7_s0 (
    .Q(ff_s8s9_sx_tmp[7]),
    .D(n1556_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_6_s0 (
    .Q(ff_s8s9_sx_tmp[6]),
    .D(n1557_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_5_s0 (
    .Q(ff_s8s9_sx_tmp[5]),
    .D(n1558_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_4_s0 (
    .Q(ff_s8s9_sx_tmp[4]),
    .D(n1559_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_3_s0 (
    .Q(ff_s8s9_sx_tmp[3]),
    .D(n1560_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_2_s0 (
    .Q(ff_s8s9_sx_tmp[2]),
    .D(n1561_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_1_s0 (
    .Q(ff_s8s9_sx_tmp[1]),
    .D(n1562_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_0_s0 (
    .Q(ff_s8s9_sx_tmp[0]),
    .D(n1563_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_9_s0 (
    .Q(ff_dx_tmp[9]),
    .D(n1574_29),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_8_s0 (
    .Q(ff_dx_tmp[8]),
    .D(n1575_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_7_s0 (
    .Q(ff_dx_tmp[7]),
    .D(n1576_29),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_6_s0 (
    .Q(ff_dx_tmp[6]),
    .D(n1577_28),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_5_s0 (
    .Q(ff_dx_tmp[5]),
    .D(n1578_28),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_4_s0 (
    .Q(ff_dx_tmp[4]),
    .D(n1579_28),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_3_s0 (
    .Q(ff_dx_tmp[3]),
    .D(n1580_28),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_2_s0 (
    .Q(ff_dx_tmp[2]),
    .D(n1581_28),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_1_s0 (
    .Q(ff_dx_tmp[1]),
    .D(n1582_28),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_0_s0 (
    .Q(ff_dx_tmp[0]),
    .D(n1583_28),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_9_s0 (
    .Q(ff_nx_tmp[9]),
    .D(n1543_32),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_8_s0 (
    .Q(ff_nx_tmp[8]),
    .D(n1544_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_7_s0 (
    .Q(ff_nx_tmp[7]),
    .D(n1545_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_6_s0 (
    .Q(ff_nx_tmp[6]),
    .D(n1546_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_5_s0 (
    .Q(ff_nx_tmp[5]),
    .D(n1547_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_4_s0 (
    .Q(ff_nx_tmp[4]),
    .D(n1548_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_3_s0 (
    .Q(ff_nx_tmp[3]),
    .D(n1549_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_2_s0 (
    .Q(ff_nx_tmp[2]),
    .D(n1550_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_1_s0 (
    .Q(ff_nx_tmp[1]),
    .D(n1551_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_0_s0 (
    .Q(ff_nx_tmp[0]),
    .D(n1552_31),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_start_s0 (
    .Q(ff_vdpcmd_start),
    .D(n1786_6),
    .CLK(w_video_clk),
    .CE(ff_vdpcmd_start_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wr_req_s0 (
    .Q(ff_vram_wr_req),
    .D(n2386_6),
    .CLK(w_video_clk),
    .CE(ff_vram_wr_req_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_rd_req_s0 (
    .Q(w_vdpcmd_vram_read_req),
    .D(n918_10),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_7_s0 (
    .Q(w_vdpcmd_vram_wdata[7]),
    .D(n1535_32),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_34),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_6_s0 (
    .Q(w_vdpcmd_vram_wdata[6]),
    .D(n1536_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_34),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_5_s0 (
    .Q(w_vdpcmd_vram_wdata[5]),
    .D(n1537_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_34),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_4_s0 (
    .Q(w_vdpcmd_vram_wdata[4]),
    .D(n1538_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_34),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_3_s0 (
    .Q(w_vdpcmd_vram_wdata[3]),
    .D(n1539_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_34),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_2_s0 (
    .Q(w_vdpcmd_vram_wdata[2]),
    .D(n1540_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_34),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_1_s0 (
    .Q(w_vdpcmd_vram_wdata[1]),
    .D(n1541_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_34),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_0_s0 (
    .Q(w_vdpcmd_vram_wdata[0]),
    .D(n1542_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_34),
    .RESET(n36_6) 
);
  DFFSE ff_s2_tr_s0 (
    .Q(ff_s2_tr),
    .D(n1646_8),
    .CLK(w_video_clk),
    .CE(ff_s2_tr_6),
    .SET(n36_6) 
);
  DFFRE ff_s2_ce_s0 (
    .Q(ff_s2_ce),
    .D(n1518_27),
    .CLK(w_video_clk),
    .CE(ff_s2_ce_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vdpcmd_vram_address_16),
    .D(n1967_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_14_s0 (
    .Q(w_vdpcmd_vram_address_14),
    .D(n1969_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vdpcmd_vram_address_13),
    .D(n1970_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vdpcmd_vram_address_12),
    .D(n1971_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vdpcmd_vram_address_11),
    .D(n1972_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vdpcmd_vram_address_10),
    .D(n1973_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vdpcmd_vram_address_9),
    .D(n1974_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vdpcmd_vram_address_8),
    .D(n1975_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vdpcmd_vram_address_7),
    .D(n1976_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vdpcmd_vram_address_6),
    .D(n1977_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vdpcmd_vram_address_5),
    .D(n1978_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vdpcmd_vram_address_4),
    .D(n1979_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vdpcmd_vram_address_3),
    .D(n1980_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vdpcmd_vram_address_2),
    .D(n1981_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vdpcmd_vram_address_1),
    .D(n1982_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vdpcmd_vram_address_0),
    .D(n1983_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_9_s0  (
    .Q(\vdp_command_processor.ff_nx_count [9]),
    .D(n171_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_8_s0  (
    .Q(\vdp_command_processor.ff_nx_count [8]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_7_s0  (
    .Q(\vdp_command_processor.ff_nx_count [7]),
    .D(n173_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_6_s0  (
    .Q(\vdp_command_processor.ff_nx_count [6]),
    .D(n174_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_5_s0  (
    .Q(\vdp_command_processor.ff_nx_count [5]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_4_s0  (
    .Q(\vdp_command_processor.ff_nx_count [4]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_3_s0  (
    .Q(\vdp_command_processor.ff_nx_count [3]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_2_s0  (
    .Q(\vdp_command_processor.ff_nx_count [2]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_1_s0  (
    .Q(\vdp_command_processor.ff_nx_count [1]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_0_s0  (
    .Q(\vdp_command_processor.ff_nx_count [0]),
    .D(n180_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_10_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [10]),
    .D(ff_r45_dix),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_2_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [2]),
    .D(n189_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_1_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [1]),
    .D(n190_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_0_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [0]),
    .D(n191_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_y_count_delta_9_s0  (
    .Q(\vdp_command_processor.ff_y_count_delta [9]),
    .D(ff_r45_diy),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_7_s0  (
    .Q(\vdp_command_processor.ff_col_mask [7]),
    .D(n192_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_3_s0  (
    .Q(\vdp_command_processor.ff_col_mask [3]),
    .D(n196_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_1_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_0_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_9_s0  (
    .Q(\vdp_command_processor.ff_current_y [9]),
    .D(n1584_23),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_8_s0  (
    .Q(\vdp_command_processor.ff_current_y [8]),
    .D(n1585_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_7_s0  (
    .Q(\vdp_command_processor.ff_current_y [7]),
    .D(n1586_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_6_s0  (
    .Q(\vdp_command_processor.ff_current_y [6]),
    .D(n1587_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_5_s0  (
    .Q(\vdp_command_processor.ff_current_y [5]),
    .D(n1588_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_4_s0  (
    .Q(\vdp_command_processor.ff_current_y [4]),
    .D(n1589_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_3_s0  (
    .Q(\vdp_command_processor.ff_current_y [3]),
    .D(n1590_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_2_s0  (
    .Q(\vdp_command_processor.ff_current_y [2]),
    .D(n1591_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_1_s0  (
    .Q(\vdp_command_processor.ff_current_y [1]),
    .D(n1592_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_0_s0  (
    .Q(\vdp_command_processor.ff_current_y [0]),
    .D(n1593_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_8_s0  (
    .Q(\vdp_command_processor.ff_current_x [8]),
    .D(n1594_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_7_s0  (
    .Q(\vdp_command_processor.ff_current_x [7]),
    .D(n1595_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_6_s0  (
    .Q(\vdp_command_processor.ff_current_x [6]),
    .D(n1596_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_5_s0  (
    .Q(\vdp_command_processor.ff_current_x [5]),
    .D(n1597_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_4_s0  (
    .Q(\vdp_command_processor.ff_current_x [4]),
    .D(n1598_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_3_s0  (
    .Q(\vdp_command_processor.ff_current_x [3]),
    .D(n1599_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_2_s0  (
    .Q(\vdp_command_processor.ff_current_x [2]),
    .D(n1600_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_1_s0  (
    .Q(\vdp_command_processor.ff_current_x [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_0_s0  (
    .Q(\vdp_command_processor.ff_current_x [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFE \vdp_command_processor.maxxmask_1_s0  (
    .Q(\vdp_command_processor.maxxmask [1]),
    .D(w_vdp_mode_is_highres),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFE \vdp_command_processor.maxxmask_0_s0  (
    .Q(\vdp_command_processor.maxxmask [0]),
    .D(n2632_7),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFRE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n1787_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_10),
    .RESET(n36_6) 
);
  DFFR \vdp_command_processor.ff_initializing_s7  (
    .Q(\vdp_command_processor.ff_initializing ),
    .D(n650_10),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam \vdp_command_processor.ff_initializing_s7 .INIT=1'b0;
  DFFR ff_reg_wr_ack_s2 (
    .Q(w_vdpcmd_reg_write_ack),
    .D(n1371_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_reg_wr_ack_s2.INIT=1'b0;
  DFFR ff_tr_clr_ack_s2 (
    .Q(w_vdpcmd_tr_clr_ack),
    .D(n1167_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_tr_clr_ack_s2.INIT=1'b0;
  ALU n725_s (
    .SUM(n725_1),
    .COUT(n725_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n725_s.ALU_MODE=0;
  ALU n724_s (
    .SUM(n724_1),
    .COUT(n724_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n725_2) 
);
defparam n724_s.ALU_MODE=0;
  ALU n723_s (
    .SUM(n723_1),
    .COUT(n723_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n724_2) 
);
defparam n723_s.ALU_MODE=0;
  ALU n722_s (
    .SUM(n722_1),
    .COUT(n722_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n723_2) 
);
defparam n722_s.ALU_MODE=0;
  ALU n721_s (
    .SUM(n721_1),
    .COUT(n721_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n722_2) 
);
defparam n721_s.ALU_MODE=0;
  ALU n720_s (
    .SUM(n720_1),
    .COUT(n720_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n721_2) 
);
defparam n720_s.ALU_MODE=0;
  ALU n719_s (
    .SUM(n719_1),
    .COUT(n719_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n720_2) 
);
defparam n719_s.ALU_MODE=0;
  ALU n718_s (
    .SUM(n718_1),
    .COUT(n718_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n719_2) 
);
defparam n718_s.ALU_MODE=0;
  ALU n717_s (
    .SUM(n717_1),
    .COUT(n717_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n718_2) 
);
defparam n717_s.ALU_MODE=0;
  ALU n716_s (
    .SUM(n716_1),
    .COUT(n716_2),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n717_2) 
);
defparam n716_s.ALU_MODE=0;
  ALU n715_s (
    .SUM(n715_1),
    .COUT(n715_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n716_2) 
);
defparam n715_s.ALU_MODE=0;
  ALU n966_s (
    .SUM(n966_1),
    .COUT(n966_2),
    .I0(ff_dx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n966_s.ALU_MODE=0;
  ALU n965_s (
    .SUM(n965_1),
    .COUT(n965_2),
    .I0(ff_dx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n966_2) 
);
defparam n965_s.ALU_MODE=0;
  ALU n964_s (
    .SUM(n964_1),
    .COUT(n964_2),
    .I0(ff_dx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n965_2) 
);
defparam n964_s.ALU_MODE=0;
  ALU n963_s (
    .SUM(n963_1),
    .COUT(n963_2),
    .I0(ff_dx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n964_2) 
);
defparam n963_s.ALU_MODE=0;
  ALU n962_s (
    .SUM(n962_1),
    .COUT(n962_2),
    .I0(ff_dx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n963_2) 
);
defparam n962_s.ALU_MODE=0;
  ALU n961_s (
    .SUM(n961_1),
    .COUT(n961_2),
    .I0(ff_dx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n962_2) 
);
defparam n961_s.ALU_MODE=0;
  ALU n960_s (
    .SUM(n960_1),
    .COUT(n960_2),
    .I0(ff_dx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n961_2) 
);
defparam n960_s.ALU_MODE=0;
  ALU n959_s (
    .SUM(n959_1),
    .COUT(n959_2),
    .I0(ff_dx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n960_2) 
);
defparam n959_s.ALU_MODE=0;
  ALU n958_s (
    .SUM(n958_1),
    .COUT(n958_2),
    .I0(ff_dx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n959_2) 
);
defparam n958_s.ALU_MODE=0;
  ALU n957_s (
    .SUM(n957_1),
    .COUT(n957_0_COUT),
    .I0(ff_dx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n958_2) 
);
defparam n957_s.ALU_MODE=0;
  ALU n977_s (
    .SUM(n977_1),
    .COUT(n977_2),
    .I0(ff_r38r39_dy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n977_s.ALU_MODE=0;
  ALU n976_s (
    .SUM(n976_1),
    .COUT(n976_2),
    .I0(ff_r38r39_dy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n977_2) 
);
defparam n976_s.ALU_MODE=0;
  ALU n975_s (
    .SUM(n975_1),
    .COUT(n975_2),
    .I0(ff_r38r39_dy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n976_2) 
);
defparam n975_s.ALU_MODE=0;
  ALU n974_s (
    .SUM(n974_1),
    .COUT(n974_2),
    .I0(ff_r38r39_dy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n975_2) 
);
defparam n974_s.ALU_MODE=0;
  ALU n973_s (
    .SUM(n973_1),
    .COUT(n973_2),
    .I0(ff_r38r39_dy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n974_2) 
);
defparam n973_s.ALU_MODE=0;
  ALU n972_s (
    .SUM(n972_1),
    .COUT(n972_2),
    .I0(ff_r38r39_dy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n973_2) 
);
defparam n972_s.ALU_MODE=0;
  ALU n971_s (
    .SUM(n971_1),
    .COUT(n971_2),
    .I0(ff_r38r39_dy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n972_2) 
);
defparam n971_s.ALU_MODE=0;
  ALU n970_s (
    .SUM(n970_1),
    .COUT(n970_2),
    .I0(ff_r38r39_dy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n971_2) 
);
defparam n970_s.ALU_MODE=0;
  ALU n969_s (
    .SUM(n969_1),
    .COUT(n969_2),
    .I0(ff_r38r39_dy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n970_2) 
);
defparam n969_s.ALU_MODE=0;
  ALU n968_s (
    .SUM(n968_1),
    .COUT(n968_0_COUT),
    .I0(ff_r38r39_dy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n969_2) 
);
defparam n968_s.ALU_MODE=0;
  ALU n1150_s (
    .SUM(n1150_1),
    .COUT(n1150_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1150_s.ALU_MODE=0;
  ALU n1149_s (
    .SUM(n1149_1),
    .COUT(n1149_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1150_2) 
);
defparam n1149_s.ALU_MODE=0;
  ALU n1148_s (
    .SUM(n1148_1),
    .COUT(n1148_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1149_2) 
);
defparam n1148_s.ALU_MODE=0;
  ALU n1147_s (
    .SUM(n1147_1),
    .COUT(n1147_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1148_2) 
);
defparam n1147_s.ALU_MODE=0;
  ALU n1146_s (
    .SUM(n1146_1),
    .COUT(n1146_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1147_2) 
);
defparam n1146_s.ALU_MODE=0;
  ALU n1145_s (
    .SUM(n1145_1),
    .COUT(n1145_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1146_2) 
);
defparam n1145_s.ALU_MODE=0;
  ALU n1144_s (
    .SUM(n1144_1),
    .COUT(n1144_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1145_2) 
);
defparam n1144_s.ALU_MODE=0;
  ALU n1143_s (
    .SUM(n1143_1),
    .COUT(n1143_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1144_2) 
);
defparam n1143_s.ALU_MODE=0;
  ALU n1142_s (
    .SUM(n1142_1),
    .COUT(n1142_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1143_2) 
);
defparam n1142_s.ALU_MODE=0;
  ALU n1141_s (
    .SUM(n1141_1),
    .COUT(n1141_0_COUT),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1142_2) 
);
defparam n1141_s.ALU_MODE=0;
  ALU n1419_s (
    .SUM(n1419_1),
    .COUT(n1419_2),
    .I0(ff_r34r35_sy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n1419_s.ALU_MODE=0;
  ALU n1418_s (
    .SUM(n1418_1),
    .COUT(n1418_2),
    .I0(ff_r34r35_sy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1419_2) 
);
defparam n1418_s.ALU_MODE=0;
  ALU n1417_s (
    .SUM(n1417_1),
    .COUT(n1417_2),
    .I0(ff_r34r35_sy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1418_2) 
);
defparam n1417_s.ALU_MODE=0;
  ALU n1416_s (
    .SUM(n1416_1),
    .COUT(n1416_2),
    .I0(ff_r34r35_sy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1417_2) 
);
defparam n1416_s.ALU_MODE=0;
  ALU n1415_s (
    .SUM(n1415_1),
    .COUT(n1415_2),
    .I0(ff_r34r35_sy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1416_2) 
);
defparam n1415_s.ALU_MODE=0;
  ALU n1414_s (
    .SUM(n1414_1),
    .COUT(n1414_2),
    .I0(ff_r34r35_sy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1415_2) 
);
defparam n1414_s.ALU_MODE=0;
  ALU n1413_s (
    .SUM(n1413_1),
    .COUT(n1413_2),
    .I0(ff_r34r35_sy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1414_2) 
);
defparam n1413_s.ALU_MODE=0;
  ALU n1412_s (
    .SUM(n1412_1),
    .COUT(n1412_2),
    .I0(ff_r34r35_sy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1413_2) 
);
defparam n1412_s.ALU_MODE=0;
  ALU n1411_s (
    .SUM(n1411_1),
    .COUT(n1411_2),
    .I0(ff_r34r35_sy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1412_2) 
);
defparam n1411_s.ALU_MODE=0;
  ALU n1410_s (
    .SUM(n1410_1),
    .COUT(n1410_0_COUT),
    .I0(ff_r34r35_sy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1411_2) 
);
defparam n1410_s.ALU_MODE=0;
  ALU n954_s (
    .SUM(n954_2),
    .COUT(n954_3),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r42r43_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n954_s.ALU_MODE=1;
  ALU n953_s (
    .SUM(n953_2),
    .COUT(n953_3),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r42r43_ny[1]),
    .I3(GND),
    .CIN(n954_3) 
);
defparam n953_s.ALU_MODE=1;
  ALU n952_s (
    .SUM(n952_2),
    .COUT(n952_3),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r42r43_ny[2]),
    .I3(GND),
    .CIN(n953_3) 
);
defparam n952_s.ALU_MODE=1;
  ALU n951_s (
    .SUM(n951_2),
    .COUT(n951_3),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r42r43_ny[3]),
    .I3(GND),
    .CIN(n952_3) 
);
defparam n951_s.ALU_MODE=1;
  ALU n950_s (
    .SUM(n950_2),
    .COUT(n950_3),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r42r43_ny[4]),
    .I3(GND),
    .CIN(n951_3) 
);
defparam n950_s.ALU_MODE=1;
  ALU n949_s (
    .SUM(n949_2),
    .COUT(n949_3),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r42r43_ny[5]),
    .I3(GND),
    .CIN(n950_3) 
);
defparam n949_s.ALU_MODE=1;
  ALU n948_s (
    .SUM(n948_2),
    .COUT(n948_3),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r42r43_ny[6]),
    .I3(GND),
    .CIN(n949_3) 
);
defparam n948_s.ALU_MODE=1;
  ALU n947_s (
    .SUM(n947_2),
    .COUT(n947_3),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r42r43_ny[7]),
    .I3(GND),
    .CIN(n948_3) 
);
defparam n947_s.ALU_MODE=1;
  ALU n946_s (
    .SUM(n946_2),
    .COUT(n946_3),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r42r43_ny[8]),
    .I3(GND),
    .CIN(n947_3) 
);
defparam n946_s.ALU_MODE=1;
  ALU n945_s (
    .SUM(n945_2),
    .COUT(n945_3),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r42r43_ny[9]),
    .I3(GND),
    .CIN(n946_3) 
);
defparam n945_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n945_3) 
);
defparam n944_s.ALU_MODE=1;
  ALU n702_s0 (
    .SUM(n702_1_SUM),
    .COUT(n702_3),
    .I0(n314_3),
    .I1(ff_r44_clr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n702_s0.ALU_MODE=3;
  ALU n703_s0 (
    .SUM(n703_1_SUM),
    .COUT(n703_3),
    .I0(n313_3),
    .I1(ff_r44_clr[1]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n703_s0.ALU_MODE=3;
  ALU n704_s0 (
    .SUM(n704_1_SUM),
    .COUT(n704_3),
    .I0(n312_3),
    .I1(ff_r44_clr[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n704_s0.ALU_MODE=3;
  ALU n705_s0 (
    .SUM(n705_1_SUM),
    .COUT(n705_3),
    .I0(n311_3),
    .I1(ff_r44_clr[3]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n705_s0.ALU_MODE=3;
  ALU n706_s0 (
    .SUM(n706_1_SUM),
    .COUT(n706_3),
    .I0(n318_7),
    .I1(ff_r44_clr[4]),
    .I3(GND),
    .CIN(n705_3) 
);
defparam n706_s0.ALU_MODE=3;
  ALU n707_s0 (
    .SUM(n707_1_SUM),
    .COUT(n707_3),
    .I0(n317_7),
    .I1(ff_r44_clr[5]),
    .I3(GND),
    .CIN(n706_3) 
);
defparam n707_s0.ALU_MODE=3;
  ALU n708_s0 (
    .SUM(n708_1_SUM),
    .COUT(n708_3),
    .I0(n316_7),
    .I1(ff_r44_clr[6]),
    .I3(GND),
    .CIN(n707_3) 
);
defparam n708_s0.ALU_MODE=3;
  ALU n709_s0 (
    .SUM(n709_1_SUM),
    .COUT(n709_3),
    .I0(n315_7),
    .I1(ff_r44_clr[7]),
    .I3(GND),
    .CIN(n708_3) 
);
defparam n709_s0.ALU_MODE=3;
  ALU n1225_s0 (
    .SUM(n1225_1_SUM),
    .COUT(n1225_3),
    .I0(ff_nx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1225_s0.ALU_MODE=3;
  ALU n1226_s0 (
    .SUM(n1226_1_SUM),
    .COUT(n1226_3),
    .I0(ff_nx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1225_3) 
);
defparam n1226_s0.ALU_MODE=3;
  ALU n1227_s0 (
    .SUM(n1227_1_SUM),
    .COUT(n1227_3),
    .I0(ff_nx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1226_3) 
);
defparam n1227_s0.ALU_MODE=3;
  ALU n1228_s0 (
    .SUM(n1228_1_SUM),
    .COUT(n1228_3),
    .I0(ff_nx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1227_3) 
);
defparam n1228_s0.ALU_MODE=3;
  ALU n1229_s0 (
    .SUM(n1229_1_SUM),
    .COUT(n1229_3),
    .I0(ff_nx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1228_3) 
);
defparam n1229_s0.ALU_MODE=3;
  ALU n1230_s0 (
    .SUM(n1230_1_SUM),
    .COUT(n1230_3),
    .I0(ff_nx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1229_3) 
);
defparam n1230_s0.ALU_MODE=3;
  ALU n1231_s0 (
    .SUM(n1231_1_SUM),
    .COUT(n1231_3),
    .I0(ff_nx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1230_3) 
);
defparam n1231_s0.ALU_MODE=3;
  ALU n1232_s0 (
    .SUM(n1232_1_SUM),
    .COUT(n1232_3),
    .I0(ff_nx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1231_3) 
);
defparam n1232_s0.ALU_MODE=3;
  ALU n1233_s0 (
    .SUM(n1233_1_SUM),
    .COUT(n1233_3),
    .I0(ff_nx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1232_3) 
);
defparam n1233_s0.ALU_MODE=3;
  ALU n1234_s0 (
    .SUM(n1234_1_SUM),
    .COUT(n1234_3),
    .I0(ff_nx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1233_3) 
);
defparam n1234_s0.ALU_MODE=3;
  MUX2_LUT5 n305_s5 (
    .O(n305_9),
    .I0(n305_6),
    .I1(n305_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  MUX2_LUT5 n306_s5 (
    .O(n306_9),
    .I0(n306_6),
    .I1(n306_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  INV n2386_s3 (
    .O(n2386_6),
    .I(w_vdpcmd_vram_write_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_wait_control (
  w_video_clk,
  n36_6,
  reg_r9_y_dots_Z,
  reg_r8_sp_off_Z,
  w_vdp_enable,
  w_vdp_command_drive,
  reg_r1_disp_on_Z,
  reg_r9_pal_mode_Z,
  w_current_vdp_command_c,
  ff_wait_cnt
)
;
input w_video_clk;
input n36_6;
input reg_r9_y_dots_Z;
input reg_r8_sp_off_Z;
input w_vdp_enable;
input w_vdp_command_drive;
input reg_r1_disp_on_Z;
input reg_r9_pal_mode_Z;
input [7:4] w_current_vdp_command_c;
output [15:15] ff_wait_cnt;
wire n74_2;
wire n75_2;
wire n76_2;
wire n77_2;
wire n78_2;
wire n79_2;
wire n80_2;
wire n81_2;
wire n82_2;
wire n83_2;
wire n84_2;
wire n85_2;
wire n86_2;
wire n156_2;
wire n157_2;
wire n158_2;
wire n159_2;
wire n160_2;
wire n161_2;
wire n162_2;
wire n163_2;
wire n164_2;
wire n165_2;
wire n166_2;
wire n167_2;
wire n168_2;
wire n287_2;
wire n288_2;
wire n289_2;
wire n290_2;
wire n291_2;
wire n292_2;
wire n293_2;
wire n294_2;
wire n295_2;
wire n296_2;
wire n297_2;
wire n298_2;
wire n299_2;
wire n369_2;
wire n370_2;
wire n371_2;
wire n372_2;
wire n373_2;
wire n374_2;
wire n375_2;
wire n376_2;
wire n377_2;
wire n378_2;
wire n379_2;
wire n380_2;
wire n381_2;
wire n549_3;
wire n449_3;
wire n450_3;
wire n451_3;
wire n452_3;
wire n453_3;
wire n454_3;
wire n455_3;
wire n456_3;
wire n457_3;
wire n458_3;
wire n459_3;
wire n460_3;
wire n461_3;
wire n462_3;
wire n449_4;
wire n450_4;
wire n451_4;
wire n452_4;
wire n453_4;
wire n454_4;
wire n455_4;
wire n456_4;
wire n457_4;
wire n458_4;
wire n459_4;
wire n460_4;
wire n461_4;
wire n462_4;
wire n73_5;
wire n155_5;
wire n286_5;
wire n368_5;
wire n73_6;
wire n73_7;
wire n155_6;
wire n155_7;
wire n286_6;
wire n286_7;
wire n368_6;
wire n368_7;
wire n259_5;
wire n260_5;
wire n261_5;
wire n262_5;
wire n263_5;
wire n264_5;
wire n265_5;
wire n266_6;
wire n220_7;
wire n223_5;
wire n224_5;
wire n225_5;
wire n226_5;
wire n227_5;
wire n228_5;
wire n229_5;
wire n230_5;
wire n231_5;
wire n232_5;
wire n233_5;
wire n187_7;
wire n190_5;
wire n191_5;
wire n192_5;
wire n193_5;
wire n194_5;
wire n195_5;
wire n196_5;
wire n197_5;
wire n198_5;
wire n199_5;
wire n200_8;
wire n410_5;
wire n411_5;
wire n412_5;
wire n413_5;
wire n335_7;
wire n338_5;
wire n339_5;
wire n340_5;
wire n341_5;
wire n342_5;
wire n343_5;
wire n344_5;
wire n345_5;
wire n346_5;
wire n347_5;
wire n348_7;
wire n302_7;
wire n305_5;
wire n306_5;
wire n307_5;
wire n308_5;
wire n309_5;
wire n310_5;
wire n311_5;
wire n312_5;
wire n313_5;
wire n314_5;
wire n315_5;
wire n253_7;
wire n256_5;
wire n257_5;
wire n258_5;
wire n40_8;
wire n43_6;
wire n44_6;
wire n45_6;
wire n46_6;
wire n47_6;
wire n48_6;
wire n49_6;
wire n50_6;
wire n51_6;
wire n52_6;
wire n53_6;
wire n7_8;
wire n10_6;
wire n11_6;
wire n12_6;
wire n13_6;
wire n14_6;
wire n15_6;
wire n16_6;
wire n17_6;
wire n18_6;
wire n19_6;
wire n20_8;
wire n400_7;
wire n403_5;
wire n404_5;
wire n405_5;
wire n406_5;
wire n407_5;
wire n408_5;
wire n409_5;
wire n122_8;
wire n125_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n129_6;
wire n130_6;
wire n131_6;
wire n132_6;
wire n133_6;
wire n134_6;
wire n135_6;
wire n89_8;
wire n92_6;
wire n93_6;
wire n94_6;
wire n95_6;
wire n96_6;
wire n97_6;
wire n98_6;
wire n99_6;
wire n100_6;
wire n101_6;
wire n102_7;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n152_1;
wire n152_2;
wire n151_1;
wire n151_2;
wire n150_1;
wire n150_2;
wire n149_1;
wire n149_2;
wire n148_1;
wire n148_2;
wire n147_1;
wire n147_2;
wire n146_1;
wire n146_2;
wire n145_1;
wire n145_2;
wire n144_1;
wire n144_2;
wire n143_1;
wire n143_2;
wire n142_1;
wire n142_2;
wire n141_1;
wire n141_2;
wire n140_1;
wire n140_2;
wire n250_1;
wire n250_2;
wire n249_1;
wire n249_2;
wire n248_1;
wire n248_2;
wire n247_1;
wire n247_2;
wire n246_1;
wire n246_2;
wire n245_1;
wire n245_2;
wire n244_1;
wire n244_2;
wire n243_1;
wire n243_2;
wire n242_1;
wire n242_2;
wire n241_1;
wire n241_2;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n283_1;
wire n283_2;
wire n282_1;
wire n282_2;
wire n281_1;
wire n281_2;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_2;
wire n278_1;
wire n278_2;
wire n277_1;
wire n277_2;
wire n276_1;
wire n276_2;
wire n275_1;
wire n275_2;
wire n274_1;
wire n274_2;
wire n273_1;
wire n273_2;
wire n272_1;
wire n272_2;
wire n271_1;
wire n271_2;
wire n332_1;
wire n332_2;
wire n331_1;
wire n331_2;
wire n330_1;
wire n330_2;
wire n329_1;
wire n329_2;
wire n328_1;
wire n328_2;
wire n327_1;
wire n327_2;
wire n326_1;
wire n326_2;
wire n325_1;
wire n325_2;
wire n324_1;
wire n324_2;
wire n323_1;
wire n323_2;
wire n322_1;
wire n322_2;
wire n321_1;
wire n321_2;
wire n320_1;
wire n320_2;
wire n365_1;
wire n365_2;
wire n364_1;
wire n364_2;
wire n363_1;
wire n363_2;
wire n362_1;
wire n362_2;
wire n361_1;
wire n361_2;
wire n360_1;
wire n360_2;
wire n359_1;
wire n359_2;
wire n358_1;
wire n358_2;
wire n357_1;
wire n357_2;
wire n356_1;
wire n356_2;
wire n355_1;
wire n355_2;
wire n354_1;
wire n354_2;
wire n353_1;
wire n353_2;
wire n430_1;
wire n430_2;
wire n429_1;
wire n429_2;
wire n428_1;
wire n428_2;
wire n427_1;
wire n427_2;
wire n426_1;
wire n426_2;
wire n425_1;
wire n425_2;
wire n424_1;
wire n424_2;
wire n423_1;
wire n423_2;
wire n422_1;
wire n422_2;
wire n421_1;
wire n421_2;
wire n420_1;
wire n420_2;
wire n419_1;
wire n419_2;
wire n418_1;
wire n418_2;
wire n417_1;
wire n417_0_COUT;
wire n171_3;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n182_3;
wire n183_3;
wire n184_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire [14:2] ff_wait_cnt_0;
wire [31:24] DO;
wire VCC;
wire GND;
  LUT3 n172_s1 (
    .F(n74_2),
    .I0(n58_1),
    .I1(n25_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s1.INIT=8'hCA;
  LUT3 n173_s1 (
    .F(n75_2),
    .I0(n59_1),
    .I1(n26_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s1.INIT=8'hCA;
  LUT3 n174_s1 (
    .F(n76_2),
    .I0(n60_1),
    .I1(n27_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s1.INIT=8'hCA;
  LUT3 n175_s1 (
    .F(n77_2),
    .I0(n61_1),
    .I1(n28_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s1.INIT=8'hCA;
  LUT3 n176_s1 (
    .F(n78_2),
    .I0(n62_1),
    .I1(n29_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s1.INIT=8'hCA;
  LUT3 n177_s1 (
    .F(n79_2),
    .I0(n63_1),
    .I1(n30_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s1.INIT=8'hCA;
  LUT3 n178_s1 (
    .F(n80_2),
    .I0(n64_1),
    .I1(n31_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s1.INIT=8'hCA;
  LUT3 n179_s1 (
    .F(n81_2),
    .I0(n65_1),
    .I1(n32_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s1.INIT=8'hCA;
  LUT3 n180_s1 (
    .F(n82_2),
    .I0(n66_1),
    .I1(n33_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s1.INIT=8'hCA;
  LUT3 n181_s1 (
    .F(n83_2),
    .I0(n67_1),
    .I1(n34_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s1.INIT=8'hCA;
  LUT3 n182_s1 (
    .F(n84_2),
    .I0(n68_1),
    .I1(n35_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s1.INIT=8'hCA;
  LUT3 n183_s1 (
    .F(n85_2),
    .I0(n69_1),
    .I1(n36_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s1.INIT=8'hCA;
  LUT3 n184_s1 (
    .F(n86_2),
    .I0(n70_1),
    .I1(n37_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s1.INIT=8'hCA;
  LUT3 n172_s2 (
    .F(n156_2),
    .I0(n140_1),
    .I1(n107_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s2.INIT=8'hCA;
  LUT3 n173_s2 (
    .F(n157_2),
    .I0(n141_1),
    .I1(n108_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s2.INIT=8'hCA;
  LUT3 n174_s2 (
    .F(n158_2),
    .I0(n142_1),
    .I1(n109_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s2.INIT=8'hCA;
  LUT3 n175_s2 (
    .F(n159_2),
    .I0(n143_1),
    .I1(n110_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s2.INIT=8'hCA;
  LUT3 n176_s2 (
    .F(n160_2),
    .I0(n144_1),
    .I1(n111_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s2.INIT=8'hCA;
  LUT3 n177_s2 (
    .F(n161_2),
    .I0(n145_1),
    .I1(n112_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s2.INIT=8'hCA;
  LUT3 n178_s2 (
    .F(n162_2),
    .I0(n146_1),
    .I1(n113_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s2.INIT=8'hCA;
  LUT3 n179_s2 (
    .F(n163_2),
    .I0(n147_1),
    .I1(n114_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s2.INIT=8'hCA;
  LUT3 n180_s2 (
    .F(n164_2),
    .I0(n148_1),
    .I1(n115_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s2.INIT=8'hCA;
  LUT3 n181_s2 (
    .F(n165_2),
    .I0(n149_1),
    .I1(n116_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s2.INIT=8'hCA;
  LUT3 n182_s2 (
    .F(n166_2),
    .I0(n150_1),
    .I1(n117_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s2.INIT=8'hCA;
  LUT3 n183_s2 (
    .F(n167_2),
    .I0(n151_1),
    .I1(n118_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s2.INIT=8'hCA;
  LUT3 n184_s2 (
    .F(n168_2),
    .I0(n152_1),
    .I1(n119_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s2.INIT=8'hCA;
  LUT3 n385_s1 (
    .F(n287_2),
    .I0(n271_1),
    .I1(n238_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s1.INIT=8'hCA;
  LUT3 n386_s1 (
    .F(n288_2),
    .I0(n272_1),
    .I1(n239_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s1.INIT=8'hCA;
  LUT3 n387_s1 (
    .F(n289_2),
    .I0(n273_1),
    .I1(n240_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s1.INIT=8'hCA;
  LUT3 n388_s1 (
    .F(n290_2),
    .I0(n274_1),
    .I1(n241_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s1.INIT=8'hCA;
  LUT3 n389_s1 (
    .F(n291_2),
    .I0(n275_1),
    .I1(n242_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s1.INIT=8'hCA;
  LUT3 n390_s1 (
    .F(n292_2),
    .I0(n276_1),
    .I1(n243_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s1.INIT=8'hCA;
  LUT3 n391_s1 (
    .F(n293_2),
    .I0(n277_1),
    .I1(n244_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s1.INIT=8'hCA;
  LUT3 n392_s1 (
    .F(n294_2),
    .I0(n278_1),
    .I1(n245_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s1.INIT=8'hCA;
  LUT3 n393_s1 (
    .F(n295_2),
    .I0(n279_1),
    .I1(n246_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s1.INIT=8'hCA;
  LUT3 n394_s1 (
    .F(n296_2),
    .I0(n280_1),
    .I1(n247_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s1.INIT=8'hCA;
  LUT3 n395_s1 (
    .F(n297_2),
    .I0(n281_1),
    .I1(n248_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s1.INIT=8'hCA;
  LUT3 n396_s1 (
    .F(n298_2),
    .I0(n282_1),
    .I1(n249_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s1.INIT=8'hCA;
  LUT3 n397_s1 (
    .F(n299_2),
    .I0(n283_1),
    .I1(n250_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s1.INIT=8'hCA;
  LUT3 n385_s2 (
    .F(n369_2),
    .I0(n353_1),
    .I1(n320_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s2.INIT=8'hCA;
  LUT3 n386_s2 (
    .F(n370_2),
    .I0(n354_1),
    .I1(n321_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s2.INIT=8'hCA;
  LUT3 n387_s2 (
    .F(n371_2),
    .I0(n355_1),
    .I1(n322_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s2.INIT=8'hCA;
  LUT3 n388_s2 (
    .F(n372_2),
    .I0(n356_1),
    .I1(n323_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s2.INIT=8'hCA;
  LUT3 n389_s2 (
    .F(n373_2),
    .I0(n357_1),
    .I1(n324_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s2.INIT=8'hCA;
  LUT3 n390_s2 (
    .F(n374_2),
    .I0(n358_1),
    .I1(n325_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s2.INIT=8'hCA;
  LUT3 n391_s2 (
    .F(n375_2),
    .I0(n359_1),
    .I1(n326_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s2.INIT=8'hCA;
  LUT3 n392_s2 (
    .F(n376_2),
    .I0(n360_1),
    .I1(n327_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s2.INIT=8'hCA;
  LUT3 n393_s2 (
    .F(n377_2),
    .I0(n361_1),
    .I1(n328_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s2.INIT=8'hCA;
  LUT3 n394_s2 (
    .F(n378_2),
    .I0(n362_1),
    .I1(n329_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s2.INIT=8'hCA;
  LUT3 n395_s2 (
    .F(n379_2),
    .I0(n363_1),
    .I1(n330_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s2.INIT=8'hCA;
  LUT3 n396_s2 (
    .F(n380_2),
    .I0(n364_1),
    .I1(n331_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s2.INIT=8'hCA;
  LUT3 n397_s2 (
    .F(n381_2),
    .I0(n365_1),
    .I1(n332_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s2.INIT=8'hCA;
  LUT2 n549_s0 (
    .F(n549_3),
    .I0(w_vdp_enable),
    .I1(w_vdp_command_drive) 
);
defparam n549_s0.INIT=4'h8;
  LUT4 n449_s0 (
    .F(n449_3),
    .I0(n171_3),
    .I1(n384_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n449_4) 
);
defparam n449_s0.INIT=16'hCFA0;
  LUT4 n450_s0 (
    .F(n450_3),
    .I0(n172_3),
    .I1(n450_4),
    .I2(reg_r9_pal_mode_Z),
    .I3(reg_r1_disp_on_Z) 
);
defparam n450_s0.INIT=16'hA30C;
  LUT4 n451_s0 (
    .F(n451_3),
    .I0(n173_3),
    .I1(n451_4),
    .I2(reg_r9_pal_mode_Z),
    .I3(reg_r1_disp_on_Z) 
);
defparam n451_s0.INIT=16'hA30C;
  LUT4 n452_s0 (
    .F(n452_3),
    .I0(n174_3),
    .I1(n387_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n452_4) 
);
defparam n452_s0.INIT=16'hCFA0;
  LUT4 n453_s0 (
    .F(n453_3),
    .I0(n175_3),
    .I1(n388_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n453_4) 
);
defparam n453_s0.INIT=16'hCFA0;
  LUT4 n454_s0 (
    .F(n454_3),
    .I0(n176_3),
    .I1(n389_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n454_4) 
);
defparam n454_s0.INIT=16'hCFA0;
  LUT4 n455_s0 (
    .F(n455_3),
    .I0(n177_3),
    .I1(n390_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n455_4) 
);
defparam n455_s0.INIT=16'hCFA0;
  LUT4 n456_s0 (
    .F(n456_3),
    .I0(n178_3),
    .I1(n391_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n456_4) 
);
defparam n456_s0.INIT=16'hCFA0;
  LUT4 n457_s0 (
    .F(n457_3),
    .I0(n179_3),
    .I1(n392_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n457_4) 
);
defparam n457_s0.INIT=16'hCFA0;
  LUT4 n458_s0 (
    .F(n458_3),
    .I0(n180_3),
    .I1(n393_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n458_4) 
);
defparam n458_s0.INIT=16'hCFA0;
  LUT4 n459_s0 (
    .F(n459_3),
    .I0(n181_3),
    .I1(n394_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n459_4) 
);
defparam n459_s0.INIT=16'hCFA0;
  LUT4 n460_s0 (
    .F(n460_3),
    .I0(n182_3),
    .I1(n395_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n460_4) 
);
defparam n460_s0.INIT=16'hCFA0;
  LUT4 n461_s0 (
    .F(n461_3),
    .I0(n183_3),
    .I1(n396_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n461_4) 
);
defparam n461_s0.INIT=16'hCFA0;
  LUT4 n462_s0 (
    .F(n462_3),
    .I0(n184_3),
    .I1(n397_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n462_4) 
);
defparam n462_s0.INIT=16'hCFA0;
  LUT4 n449_s1 (
    .F(n449_4),
    .I0(n417_1),
    .I1(n187_7),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n449_s1.INIT=16'h0CFA;
  LUT3 n450_s1 (
    .F(n450_4),
    .I0(n418_1),
    .I1(n385_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n450_s1.INIT=8'h3A;
  LUT3 n451_s1 (
    .F(n451_4),
    .I0(n419_1),
    .I1(n386_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n451_s1.INIT=8'h3A;
  LUT4 n452_s1 (
    .F(n452_4),
    .I0(n420_1),
    .I1(n190_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n452_s1.INIT=16'h0CFA;
  LUT4 n453_s1 (
    .F(n453_4),
    .I0(n421_1),
    .I1(n191_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n453_s1.INIT=16'h0CFA;
  LUT4 n454_s1 (
    .F(n454_4),
    .I0(n422_1),
    .I1(n192_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n454_s1.INIT=16'h0CFA;
  LUT4 n455_s1 (
    .F(n455_4),
    .I0(n423_1),
    .I1(n193_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n455_s1.INIT=16'h0CFA;
  LUT4 n456_s1 (
    .F(n456_4),
    .I0(n424_1),
    .I1(n194_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n456_s1.INIT=16'h0CFA;
  LUT4 n457_s1 (
    .F(n457_4),
    .I0(n425_1),
    .I1(n195_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n457_s1.INIT=16'h0CFA;
  LUT4 n458_s1 (
    .F(n458_4),
    .I0(n426_1),
    .I1(n196_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n458_s1.INIT=16'h0CFA;
  LUT4 n459_s1 (
    .F(n459_4),
    .I0(n427_1),
    .I1(n197_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n459_s1.INIT=16'h0CFA;
  LUT4 n460_s1 (
    .F(n460_4),
    .I0(n428_1),
    .I1(n198_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n460_s1.INIT=16'h0CFA;
  LUT4 n461_s1 (
    .F(n461_4),
    .I0(n429_1),
    .I1(n199_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n461_s1.INIT=16'h0CFA;
  LUT4 n462_s1 (
    .F(n462_4),
    .I0(n430_1),
    .I1(n200_8),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n462_s1.INIT=16'h0CFA;
  LUT4 n171_s1 (
    .F(n73_5),
    .I0(n73_6),
    .I1(n73_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s1.INIT=16'hAC53;
  LUT4 n171_s2 (
    .F(n155_5),
    .I0(n155_6),
    .I1(n155_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s2.INIT=16'hAC53;
  LUT4 n384_s1 (
    .F(n286_5),
    .I0(n286_6),
    .I1(n286_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s1.INIT=16'hAC53;
  LUT4 n384_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s2.INIT=16'hAC53;
  LUT2 n73_s2 (
    .F(n73_6),
    .I0(n7_8),
    .I1(n25_2) 
);
defparam n73_s2.INIT=4'h9;
  LUT2 n73_s3 (
    .F(n73_7),
    .I0(n40_8),
    .I1(n58_2) 
);
defparam n73_s3.INIT=4'h9;
  LUT2 n155_s2 (
    .F(n155_6),
    .I0(n89_8),
    .I1(n107_2) 
);
defparam n155_s2.INIT=4'h9;
  LUT2 n155_s3 (
    .F(n155_7),
    .I0(n122_8),
    .I1(n140_2) 
);
defparam n155_s3.INIT=4'h9;
  LUT2 n286_s2 (
    .F(n286_6),
    .I0(n220_7),
    .I1(n238_2) 
);
defparam n286_s2.INIT=4'h9;
  LUT2 n286_s3 (
    .F(n286_7),
    .I0(n253_7),
    .I1(n271_2) 
);
defparam n286_s3.INIT=4'h9;
  LUT2 n368_s2 (
    .F(n368_6),
    .I0(n302_7),
    .I1(n320_2) 
);
defparam n368_s2.INIT=4'h9;
  LUT2 n368_s3 (
    .F(n368_7),
    .I0(n335_7),
    .I1(n353_2) 
);
defparam n368_s3.INIT=4'h9;
  DFFRE ff_wait_cnt_14_s0 (
    .Q(ff_wait_cnt_0[14]),
    .D(n450_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_13_s0 (
    .Q(ff_wait_cnt_0[13]),
    .D(n451_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_12_s0 (
    .Q(ff_wait_cnt_0[12]),
    .D(n452_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_11_s0 (
    .Q(ff_wait_cnt_0[11]),
    .D(n453_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_10_s0 (
    .Q(ff_wait_cnt_0[10]),
    .D(n454_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_9_s0 (
    .Q(ff_wait_cnt_0[9]),
    .D(n455_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_8_s0 (
    .Q(ff_wait_cnt_0[8]),
    .D(n456_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_7_s0 (
    .Q(ff_wait_cnt_0[7]),
    .D(n457_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_6_s0 (
    .Q(ff_wait_cnt_0[6]),
    .D(n458_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_5_s0 (
    .Q(ff_wait_cnt_0[5]),
    .D(n459_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_4_s0 (
    .Q(ff_wait_cnt_0[4]),
    .D(n460_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_3_s0 (
    .Q(ff_wait_cnt_0[3]),
    .D(n461_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_2_s0 (
    .Q(ff_wait_cnt_0[2]),
    .D(n462_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_15_s0 (
    .Q(ff_wait_cnt[15]),
    .D(n449_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  pROM c_wait_table_505_c_wait_table_505_0_0_s (
    .DO({n259_5,n260_5,n261_5,n262_5,n263_5,n264_5,n265_5,n266_6,n220_7,n223_5,n224_5,n225_5,n226_5,n227_5,n228_5,n229_5,n230_5,n231_5,n232_5,n233_5,n187_7,n190_5,n191_5,n192_5,n193_5,n194_5,n195_5,n196_5,n197_5,n198_5,n199_5,n200_8}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_0_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_00=256'hF043C235396B14F1008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_01=256'h00800800BF60B4B7196914E1C653332B00800800008008000956D39A9D4F7331;
defparam c_wait_table_505_c_wait_table_505_0_0_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_0_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_1_s (
    .DO({n410_5,n411_5,n412_5,n413_5,n335_7,n338_5,n339_5,n340_5,n341_5,n342_5,n343_5,n344_5,n345_5,n346_5,n347_5,n348_7,n302_7,n305_5,n306_5,n307_5,n308_5,n309_5,n310_5,n311_5,n312_5,n313_5,n314_5,n315_5,n253_7,n256_5,n257_5,n258_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_1_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_00=256'hC2902AC3E55959D6080080080800800808008008080080080800800808008008;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_01=256'h08008008559F5ED5E53957D6E35637F40800800808008008F46B4AD5635F3894;
defparam c_wait_table_505_c_wait_table_505_0_1_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_1_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_2_s (
    .DO({n40_8,n43_6,n44_6,n45_6,n46_6,n47_6,n48_6,n49_6,n50_6,n51_6,n52_6,n53_6,n7_8,n10_6,n11_6,n12_6,n13_6,n14_6,n15_6,n16_6,n17_6,n18_6,n19_6,n20_8,n400_7,n403_5,n404_5,n405_5,n406_5,n407_5,n408_5,n409_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_2_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_00=256'h3A03CC2363267949800800808008008080080080800800808008008080080080;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_01=256'h800800805455644F6126594742C46734800800808008008046D4A23B40643E35;
defparam c_wait_table_505_c_wait_table_505_0_2_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_2_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_3_s (
    .DO({DO[31:24],n122_8,n125_6,n126_6,n127_6,n128_6,n129_6,n130_6,n131_6,n132_6,n133_6,n134_6,n135_6,n89_8,n92_6,n93_6,n94_6,n95_6,n96_6,n97_6,n98_6,n99_6,n100_6,n101_6,n102_7}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_3_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_00=256'h002802840056E59E008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_01=256'h00800800005135480054E57E0031732A0080080000800800003FF42B0031E339;
defparam c_wait_table_505_c_wait_table_505_0_3_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_3_s.RESET_MODE="SYNC";
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n20_8),
    .I3(GND),
    .CIN(GND) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n19_6),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n18_6),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n17_6),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n16_6),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n15_6),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n14_6),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n13_6),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n12_6),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n11_6),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n10_6),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n53_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n52_6),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n51_6),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n50_6),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n49_6),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n48_6),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n47_6),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n46_6),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n45_6),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n44_6),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n43_6),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n102_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n101_6),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n100_6),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n99_6),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n98_6),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n97_6),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n96_6),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n95_6),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n94_6),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n93_6),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n92_6),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n152_s (
    .SUM(n152_1),
    .COUT(n152_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n135_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n152_s.ALU_MODE=0;
  ALU n151_s (
    .SUM(n151_1),
    .COUT(n151_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n134_6),
    .I3(GND),
    .CIN(n152_2) 
);
defparam n151_s.ALU_MODE=0;
  ALU n150_s (
    .SUM(n150_1),
    .COUT(n150_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n133_6),
    .I3(GND),
    .CIN(n151_2) 
);
defparam n150_s.ALU_MODE=0;
  ALU n149_s (
    .SUM(n149_1),
    .COUT(n149_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n132_6),
    .I3(GND),
    .CIN(n150_2) 
);
defparam n149_s.ALU_MODE=0;
  ALU n148_s (
    .SUM(n148_1),
    .COUT(n148_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n131_6),
    .I3(GND),
    .CIN(n149_2) 
);
defparam n148_s.ALU_MODE=0;
  ALU n147_s (
    .SUM(n147_1),
    .COUT(n147_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n130_6),
    .I3(GND),
    .CIN(n148_2) 
);
defparam n147_s.ALU_MODE=0;
  ALU n146_s (
    .SUM(n146_1),
    .COUT(n146_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n129_6),
    .I3(GND),
    .CIN(n147_2) 
);
defparam n146_s.ALU_MODE=0;
  ALU n145_s (
    .SUM(n145_1),
    .COUT(n145_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n128_6),
    .I3(GND),
    .CIN(n146_2) 
);
defparam n145_s.ALU_MODE=0;
  ALU n144_s (
    .SUM(n144_1),
    .COUT(n144_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n127_6),
    .I3(GND),
    .CIN(n145_2) 
);
defparam n144_s.ALU_MODE=0;
  ALU n143_s (
    .SUM(n143_1),
    .COUT(n143_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n126_6),
    .I3(GND),
    .CIN(n144_2) 
);
defparam n143_s.ALU_MODE=0;
  ALU n142_s (
    .SUM(n142_1),
    .COUT(n142_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n125_6),
    .I3(GND),
    .CIN(n143_2) 
);
defparam n142_s.ALU_MODE=0;
  ALU n141_s (
    .SUM(n141_1),
    .COUT(n141_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n142_2) 
);
defparam n141_s.ALU_MODE=0;
  ALU n140_s (
    .SUM(n140_1),
    .COUT(n140_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n141_2) 
);
defparam n140_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n233_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_1),
    .COUT(n249_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n232_5),
    .I3(GND),
    .CIN(n250_2) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_1),
    .COUT(n248_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n231_5),
    .I3(GND),
    .CIN(n249_2) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_1),
    .COUT(n247_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n230_5),
    .I3(GND),
    .CIN(n248_2) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_1),
    .COUT(n246_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n229_5),
    .I3(GND),
    .CIN(n247_2) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_1),
    .COUT(n245_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n228_5),
    .I3(GND),
    .CIN(n246_2) 
);
defparam n245_s.ALU_MODE=0;
  ALU n244_s (
    .SUM(n244_1),
    .COUT(n244_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n227_5),
    .I3(GND),
    .CIN(n245_2) 
);
defparam n244_s.ALU_MODE=0;
  ALU n243_s (
    .SUM(n243_1),
    .COUT(n243_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n226_5),
    .I3(GND),
    .CIN(n244_2) 
);
defparam n243_s.ALU_MODE=0;
  ALU n242_s (
    .SUM(n242_1),
    .COUT(n242_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n225_5),
    .I3(GND),
    .CIN(n243_2) 
);
defparam n242_s.ALU_MODE=0;
  ALU n241_s (
    .SUM(n241_1),
    .COUT(n241_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n224_5),
    .I3(GND),
    .CIN(n242_2) 
);
defparam n241_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n223_5),
    .I3(GND),
    .CIN(n241_2) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_1),
    .COUT(n283_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n266_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_1),
    .COUT(n282_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n265_5),
    .I3(GND),
    .CIN(n283_2) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_1),
    .COUT(n281_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n264_5),
    .I3(GND),
    .CIN(n282_2) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n263_5),
    .I3(GND),
    .CIN(n281_2) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n262_5),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_1),
    .COUT(n278_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n261_5),
    .I3(GND),
    .CIN(n279_2) 
);
defparam n278_s.ALU_MODE=0;
  ALU n277_s (
    .SUM(n277_1),
    .COUT(n277_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n260_5),
    .I3(GND),
    .CIN(n278_2) 
);
defparam n277_s.ALU_MODE=0;
  ALU n276_s (
    .SUM(n276_1),
    .COUT(n276_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n259_5),
    .I3(GND),
    .CIN(n277_2) 
);
defparam n276_s.ALU_MODE=0;
  ALU n275_s (
    .SUM(n275_1),
    .COUT(n275_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n258_5),
    .I3(GND),
    .CIN(n276_2) 
);
defparam n275_s.ALU_MODE=0;
  ALU n274_s (
    .SUM(n274_1),
    .COUT(n274_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n257_5),
    .I3(GND),
    .CIN(n275_2) 
);
defparam n274_s.ALU_MODE=0;
  ALU n273_s (
    .SUM(n273_1),
    .COUT(n273_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n256_5),
    .I3(GND),
    .CIN(n274_2) 
);
defparam n273_s.ALU_MODE=0;
  ALU n272_s (
    .SUM(n272_1),
    .COUT(n272_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n273_2) 
);
defparam n272_s.ALU_MODE=0;
  ALU n271_s (
    .SUM(n271_1),
    .COUT(n271_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n272_2) 
);
defparam n271_s.ALU_MODE=0;
  ALU n332_s (
    .SUM(n332_1),
    .COUT(n332_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n332_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_1),
    .COUT(n331_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n314_5),
    .I3(GND),
    .CIN(n332_2) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_1),
    .COUT(n330_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n313_5),
    .I3(GND),
    .CIN(n331_2) 
);
defparam n330_s.ALU_MODE=0;
  ALU n329_s (
    .SUM(n329_1),
    .COUT(n329_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n312_5),
    .I3(GND),
    .CIN(n330_2) 
);
defparam n329_s.ALU_MODE=0;
  ALU n328_s (
    .SUM(n328_1),
    .COUT(n328_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n311_5),
    .I3(GND),
    .CIN(n329_2) 
);
defparam n328_s.ALU_MODE=0;
  ALU n327_s (
    .SUM(n327_1),
    .COUT(n327_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n310_5),
    .I3(GND),
    .CIN(n328_2) 
);
defparam n327_s.ALU_MODE=0;
  ALU n326_s (
    .SUM(n326_1),
    .COUT(n326_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n309_5),
    .I3(GND),
    .CIN(n327_2) 
);
defparam n326_s.ALU_MODE=0;
  ALU n325_s (
    .SUM(n325_1),
    .COUT(n325_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n308_5),
    .I3(GND),
    .CIN(n326_2) 
);
defparam n325_s.ALU_MODE=0;
  ALU n324_s (
    .SUM(n324_1),
    .COUT(n324_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n307_5),
    .I3(GND),
    .CIN(n325_2) 
);
defparam n324_s.ALU_MODE=0;
  ALU n323_s (
    .SUM(n323_1),
    .COUT(n323_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n306_5),
    .I3(GND),
    .CIN(n324_2) 
);
defparam n323_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_1),
    .COUT(n322_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n305_5),
    .I3(GND),
    .CIN(n323_2) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_1),
    .COUT(n321_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n322_2) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_2) 
);
defparam n320_s.ALU_MODE=0;
  ALU n365_s (
    .SUM(n365_1),
    .COUT(n365_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n348_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n365_s.ALU_MODE=0;
  ALU n364_s (
    .SUM(n364_1),
    .COUT(n364_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n347_5),
    .I3(GND),
    .CIN(n365_2) 
);
defparam n364_s.ALU_MODE=0;
  ALU n363_s (
    .SUM(n363_1),
    .COUT(n363_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n346_5),
    .I3(GND),
    .CIN(n364_2) 
);
defparam n363_s.ALU_MODE=0;
  ALU n362_s (
    .SUM(n362_1),
    .COUT(n362_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n345_5),
    .I3(GND),
    .CIN(n363_2) 
);
defparam n362_s.ALU_MODE=0;
  ALU n361_s (
    .SUM(n361_1),
    .COUT(n361_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n344_5),
    .I3(GND),
    .CIN(n362_2) 
);
defparam n361_s.ALU_MODE=0;
  ALU n360_s (
    .SUM(n360_1),
    .COUT(n360_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n343_5),
    .I3(GND),
    .CIN(n361_2) 
);
defparam n360_s.ALU_MODE=0;
  ALU n359_s (
    .SUM(n359_1),
    .COUT(n359_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n342_5),
    .I3(GND),
    .CIN(n360_2) 
);
defparam n359_s.ALU_MODE=0;
  ALU n358_s (
    .SUM(n358_1),
    .COUT(n358_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n341_5),
    .I3(GND),
    .CIN(n359_2) 
);
defparam n358_s.ALU_MODE=0;
  ALU n357_s (
    .SUM(n357_1),
    .COUT(n357_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n340_5),
    .I3(GND),
    .CIN(n358_2) 
);
defparam n357_s.ALU_MODE=0;
  ALU n356_s (
    .SUM(n356_1),
    .COUT(n356_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n339_5),
    .I3(GND),
    .CIN(n357_2) 
);
defparam n356_s.ALU_MODE=0;
  ALU n355_s (
    .SUM(n355_1),
    .COUT(n355_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n338_5),
    .I3(GND),
    .CIN(n356_2) 
);
defparam n355_s.ALU_MODE=0;
  ALU n354_s (
    .SUM(n354_1),
    .COUT(n354_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n355_2) 
);
defparam n354_s.ALU_MODE=0;
  ALU n353_s (
    .SUM(n353_1),
    .COUT(n353_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n354_2) 
);
defparam n353_s.ALU_MODE=0;
  ALU n430_s (
    .SUM(n430_1),
    .COUT(n430_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n413_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n430_s.ALU_MODE=0;
  ALU n429_s (
    .SUM(n429_1),
    .COUT(n429_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n412_5),
    .I3(GND),
    .CIN(n430_2) 
);
defparam n429_s.ALU_MODE=0;
  ALU n428_s (
    .SUM(n428_1),
    .COUT(n428_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n411_5),
    .I3(GND),
    .CIN(n429_2) 
);
defparam n428_s.ALU_MODE=0;
  ALU n427_s (
    .SUM(n427_1),
    .COUT(n427_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n410_5),
    .I3(GND),
    .CIN(n428_2) 
);
defparam n427_s.ALU_MODE=0;
  ALU n426_s (
    .SUM(n426_1),
    .COUT(n426_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n409_5),
    .I3(GND),
    .CIN(n427_2) 
);
defparam n426_s.ALU_MODE=0;
  ALU n425_s (
    .SUM(n425_1),
    .COUT(n425_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n408_5),
    .I3(GND),
    .CIN(n426_2) 
);
defparam n425_s.ALU_MODE=0;
  ALU n424_s (
    .SUM(n424_1),
    .COUT(n424_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n407_5),
    .I3(GND),
    .CIN(n425_2) 
);
defparam n424_s.ALU_MODE=0;
  ALU n423_s (
    .SUM(n423_1),
    .COUT(n423_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n406_5),
    .I3(GND),
    .CIN(n424_2) 
);
defparam n423_s.ALU_MODE=0;
  ALU n422_s (
    .SUM(n422_1),
    .COUT(n422_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n405_5),
    .I3(GND),
    .CIN(n423_2) 
);
defparam n422_s.ALU_MODE=0;
  ALU n421_s (
    .SUM(n421_1),
    .COUT(n421_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n404_5),
    .I3(GND),
    .CIN(n422_2) 
);
defparam n421_s.ALU_MODE=0;
  ALU n420_s (
    .SUM(n420_1),
    .COUT(n420_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n403_5),
    .I3(GND),
    .CIN(n421_2) 
);
defparam n420_s.ALU_MODE=0;
  ALU n419_s (
    .SUM(n419_1),
    .COUT(n419_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n420_2) 
);
defparam n419_s.ALU_MODE=0;
  ALU n418_s (
    .SUM(n418_1),
    .COUT(n418_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n419_2) 
);
defparam n418_s.ALU_MODE=0;
  ALU n417_s (
    .SUM(n417_1),
    .COUT(n417_0_COUT),
    .I0(GND),
    .I1(n400_7),
    .I3(GND),
    .CIN(n418_2) 
);
defparam n417_s.ALU_MODE=0;
  MUX2_LUT5 n171_s0 (
    .O(n171_3),
    .I0(n73_5),
    .I1(n155_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n172_s0 (
    .O(n172_3),
    .I0(n74_2),
    .I1(n156_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n173_s0 (
    .O(n173_3),
    .I0(n75_2),
    .I1(n157_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n174_s0 (
    .O(n174_3),
    .I0(n76_2),
    .I1(n158_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n175_s0 (
    .O(n175_3),
    .I0(n77_2),
    .I1(n159_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n78_2),
    .I1(n160_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n79_2),
    .I1(n161_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n178_s0 (
    .O(n178_3),
    .I0(n80_2),
    .I1(n162_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n179_s0 (
    .O(n179_3),
    .I0(n81_2),
    .I1(n163_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n180_s0 (
    .O(n180_3),
    .I0(n82_2),
    .I1(n164_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n181_s0 (
    .O(n181_3),
    .I0(n83_2),
    .I1(n165_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n182_s0 (
    .O(n182_3),
    .I0(n84_2),
    .I1(n166_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n183_s0 (
    .O(n183_3),
    .I0(n85_2),
    .I1(n167_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n184_s0 (
    .O(n184_3),
    .I0(n86_2),
    .I1(n168_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n384_s0 (
    .O(n384_3),
    .I0(n286_5),
    .I1(n368_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n385_s0 (
    .O(n385_3),
    .I0(n287_2),
    .I1(n369_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n386_s0 (
    .O(n386_3),
    .I0(n288_2),
    .I1(n370_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n387_s0 (
    .O(n387_3),
    .I0(n289_2),
    .I1(n371_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n388_s0 (
    .O(n388_3),
    .I0(n290_2),
    .I1(n372_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n389_s0 (
    .O(n389_3),
    .I0(n291_2),
    .I1(n373_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n390_s0 (
    .O(n390_3),
    .I0(n292_2),
    .I1(n374_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n391_s0 (
    .O(n391_3),
    .I0(n293_2),
    .I1(n375_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n392_s0 (
    .O(n392_3),
    .I0(n294_2),
    .I1(n376_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n393_s0 (
    .O(n393_3),
    .I0(n295_2),
    .I1(n377_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n394_s0 (
    .O(n394_3),
    .I0(n296_2),
    .I1(n378_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n395_s0 (
    .O(n395_3),
    .I0(n297_2),
    .I1(n379_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n396_s0 (
    .O(n396_3),
    .I0(n298_2),
    .I1(n380_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n397_s0 (
    .O(n397_3),
    .I0(n299_2),
    .I1(n381_2),
    .S0(reg_r8_sp_off_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_wait_control */
module vdp (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_bus_write,
  w_bus_valid,
  slot_reset_n_d,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_2,
  w_bus_address_3,
  w_bus_address_5,
  w_bus_address_6,
  w_bus_address_7,
  ff_rdata,
  w_bus_wdata,
  p_vdp_r_5_4,
  w_dram_oe_n,
  w_dram_we_n,
  w_bus_vdp_rdata_en,
  w_dram_address,
  w_dram_wdata,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_bus_write;
input w_bus_valid;
input slot_reset_n_d;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_2;
input w_bus_address_3;
input w_bus_address_5;
input w_bus_address_6;
input w_bus_address_7;
input [7:0] ff_rdata;
input [7:0] w_bus_wdata;
output p_vdp_r_5_4;
output w_dram_oe_n;
output w_dram_we_n;
output w_bus_vdp_rdata_en;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [10:1] w_vdp_hcounter;
output [1:0] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire w_write;
wire w_read;
wire n76_6;
wire n168_3;
wire n175_3;
wire n261_12;
wire ff_bwindow_x_6;
wire ff_prewindow_x_6;
wire ff_bwindow_y_7;
wire w_write_4;
wire n76_7;
wire n76_8;
wire n168_4;
wire n168_5;
wire n261_13;
wire ff_bwindow_x_7;
wire ff_prewindow_x_7;
wire ff_bwindow_y_8;
wire ff_bwindow_y_9;
wire w_write_5;
wire n76_9;
wire n168_6;
wire n168_7;
wire n168_8;
wire n168_9;
wire n168_10;
wire ff_bwindow_x_8;
wire ff_bwindow_y_10;
wire n168_11;
wire n168_12;
wire n168_13;
wire ff_bwindow_y_11;
wire ff_bwindow_y_12;
wire ff_bwindow_x;
wire ff_bwindow_y;
wire ff_bwindow;
wire ff_prewindow_x;
wire w_vdp_command_drive;
wire w_vdpcmd_vram_write_ack;
wire n494_25;
wire w_vram_data_3_8;
wire w_vram_data_4_7;
wire w_vram_data_7_6;
wire n753_9;
wire n1372_4;
wire n272_9;
wire ff_dram_address_16_12;
wire ff_dram_address_16_14;
wire w_vdpcmd_vram_read_ack;
wire w_vram_write_ack;
wire n914_15;
wire n918_10;
wire n915_12;
wire w_window_x;
wire w_prewindow_y;
wire w_prewindow_y_sp;
wire n1171_2;
wire n1170_2;
wire n1169_2;
wire n1168_2;
wire n1167_2;
wire n1166_2;
wire n1165_2;
wire n1164_2;
wire ff_pre_x_cnt_8_5;
wire n553_4;
wire n550_5;
wire n550_7;
wire n967_5;
wire n973_6;
wire n1607_5;
wire n227_7;
wire ff_tx_vram_read_en;
wire ff_tx_vram_read_en2;
wire n1017_4;
wire n100_6;
wire n74_5;
wire n100_8;
wire n100_9;
wire n166_7;
wire n1011_8;
wire n1018_6;
wire n519_4;
wire ff_pattern_generator_7_7;
wire n585_6;
wire n537_6;
wire n553_6;
wire n569_5;
wire ff_pattern_generator_7_9;
wire w_yjk_en;
wire ff_local_dot_counter_x_8_7;
wire pcolorcode_7_6;
wire pcolorcode_7_10;
wire n1514_4;
wire n13_5;
wire w_sp_vram_accessing;
wire w_sp_color_code_en;
wire n1185_25;
wire n1920_7;
wire n1551_10;
wire n251_26;
wire n1561_6;
wire n1582_6;
wire reg_r1_disp_on_Z;
wire w_palette_we;
wire w_vram_write_req;
wire reg_r1_sp_size_Z;
wire reg_r1_sp_zoom_Z;
wire reg_r1_bl_clks_Z;
wire reg_r8_sp_off_Z;
wire reg_r8_col0_on_Z;
wire reg_r9_pal_mode_Z;
wire reg_r9_interlace_mode_Z;
wire reg_r9_y_dots_Z;
wire reg_r25_cmd_Z;
wire reg_r25_yae_Z;
wire reg_r25_yjk_Z;
wire reg_r25_msk_Z;
wire w_vdpcmd_reg_write_req;
wire w_vdpcmd_tr_clr_req;
wire w_vram_rd_req;
wire w_vdp_mode_is_highres;
wire n1208_4;
wire n1211_4;
wire w_vram_addr_set_req;
wire n1167_7;
wire n1234_12;
wire n1371_11;
wire \vdp_command_processor.maxxmask_1_6 ;
wire n311_6;
wire n1786_7;
wire ff_state_1_15;
wire ff_state_0_15;
wire n1539_43;
wire n1975_8;
wire w_vdpcmd_reg_write_ack;
wire w_vdpcmd_tr_clr_ack;
wire n3500_5;
wire n2386_6;
wire [7:0] w_vdpcmd_vram_rdata;
wire [16:16] ff_dram_address;
wire [7:0] w_vram_data_Z;
wire [0:0] w_hcounter;
wire [10:2] w_vcounter;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [5:5] ff_pre_x_cnt_start1;
wire [8:0] w_pre_dot_counter_x;
wire [8:0] w_pre_dot_counter_yp;
wire [7:0] w_pre_dot_counter_y;
wire [3:0] w_palette_rd_address;
wire [16:0] w_vram_address_text12;
wire [3:0] w_color_code_text12;
wire [16:0] w_vram_address_graphic123m;
wire [3:0] w_color_code_graphic123m;
wire [7:0] w_color_code_graphic4567;
wire [5:0] w_yjk_r;
wire [5:0] w_yjk_g;
wire [5:0] w_yjk_b;
wire [16:0] w_vram_address_graphic4567;
wire [16:2] ff_y_test_address;
wire [16:0] ff_preread_address;
wire [3:0] w_sp_color_code;
wire [1:0] ff_main_state;
wire [4:0] w_palette_rdata_r;
wire [4:0] w_palette_rdata_g;
wire [4:0] w_palette_rdata_b;
wire [3:1] reg_r0_disp_mode;
wire [1:0] reg_r1_disp_mode;
wire [7:3] reg_r26_h_scroll_Z;
wire [6:0] reg_r2_pattern_name_Z;
wire [16:0] w_vram_address_cpu;
wire [7:0] w_vram_wdata_cpu;
wire [5:0] reg_r4_pattern_generator_Z;
wire [7:0] reg_r12_blink_mode_Z;
wire [7:0] reg_r13_blink_period_Z;
wire [5:0] reg_r6_sp_gen_addr_Z;
wire [7:0] reg_r7_frame_col_Z;
wire [10:0] reg_r10r3_color_Z;
wire [9:0] reg_r11r5_sp_atr_addr_Z;
wire [7:0] reg_r18_adj;
wire [7:0] reg_r23_vstart_line_Z;
wire [2:0] reg_r27_h_scroll_Z;
wire [3:0] w_vdpcmd_reg_num;
wire [7:0] w_vdpcmd_reg_data;
wire [4:2] w_palette_wdata_r;
wire [4:2] w_palette_wdata_b;
wire [4:2] w_palette_wdata_g;
wire [3:0] w_palette_wr_address;
wire [7:0] w_vdpcmd_vram_wdata;
wire [16:0] w_vdpcmd_vram_address;
wire [7:4] w_current_vdp_command_c;
wire [15:15] ff_wait_cnt;
wire VCC;
wire GND;
  LUT2 w_write_s0 (
    .F(w_write),
    .I0(w_bus_write),
    .I1(w_write_4) 
);
defparam w_write_s0.INIT=4'h8;
  LUT2 w_read_s0 (
    .F(w_read),
    .I0(w_bus_write),
    .I1(w_write_4) 
);
defparam w_read_s0.INIT=4'h4;
  LUT4 n76_s3 (
    .F(n76_6),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(n76_7),
    .I3(n76_8) 
);
defparam n76_s3.INIT=16'h1000;
  LUT4 n168_s0 (
    .F(n168_3),
    .I0(n168_4),
    .I1(w_vcounter[3]),
    .I2(w_vdp_vcounter[0]),
    .I3(n168_5) 
);
defparam n168_s0.INIT=16'h4F44;
  LUT2 n175_s0 (
    .F(n175_3),
    .I0(ff_bwindow_x),
    .I1(ff_bwindow_y) 
);
defparam n175_s0.INIT=4'h8;
  LUT2 n261_s9 (
    .F(n261_12),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13) 
);
defparam n261_s9.INIT=4'h8;
  LUT4 ff_bwindow_x_s2 (
    .F(ff_bwindow_x_6),
    .I0(ff_bwindow_x_7),
    .I1(ff_pre_x_cnt_8_5),
    .I2(w_vdp_enable),
    .I3(n76_6) 
);
defparam ff_bwindow_x_s2.INIT=16'hF888;
  LUT4 ff_prewindow_x_s2 (
    .F(ff_prewindow_x_6),
    .I0(w_vdp_hcounter[3]),
    .I1(ff_prewindow_x_7),
    .I2(n261_13),
    .I3(ff_pre_x_cnt_8_5) 
);
defparam ff_prewindow_x_s2.INIT=16'h7000;
  LUT4 ff_bwindow_y_s3 (
    .F(ff_bwindow_y_7),
    .I0(ff_bwindow_y_8),
    .I1(n168_3),
    .I2(ff_bwindow_y_9),
    .I3(w_vdp_enable) 
);
defparam ff_bwindow_y_s3.INIT=16'hFE00;
  LUT4 w_write_s1 (
    .F(w_write_4),
    .I0(w_bus_address_2),
    .I1(w_bus_valid),
    .I2(w_write_5),
    .I3(w_bus_address_3) 
);
defparam w_write_s1.INIT=16'h4000;
  LUT4 n76_s4 (
    .F(n76_7),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_vdp_hcounter[3]),
    .I3(n76_9) 
);
defparam n76_s4.INIT=16'h1000;
  LUT3 n76_s5 (
    .F(n76_8),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[9]),
    .I2(w_vdp_hcounter[6]) 
);
defparam n76_s5.INIT=8'h10;
  LUT4 n168_s1 (
    .F(n168_4),
    .I0(n168_6),
    .I1(n168_7),
    .I2(w_vcounter[4]),
    .I3(w_vcounter[5]) 
);
defparam n168_s1.INIT=16'hF53F;
  LUT4 n168_s2 (
    .F(n168_5),
    .I0(w_vcounter[2]),
    .I1(n168_8),
    .I2(n168_9),
    .I3(n168_10) 
);
defparam n168_s2.INIT=16'h8000;
  LUT4 n261_s10 (
    .F(n261_13),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n553_4) 
);
defparam n261_s10.INIT=16'h8000;
  LUT4 ff_bwindow_x_s3 (
    .F(ff_bwindow_x_7),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[2]),
    .I2(ff_bwindow_x_8),
    .I3(n76_8) 
);
defparam ff_bwindow_x_s3.INIT=16'h4000;
  LUT4 ff_prewindow_x_s3 (
    .F(ff_prewindow_x_7),
    .I0(n550_5),
    .I1(reg_r9_pal_mode_Z),
    .I2(w_vdp_hcounter[2]),
    .I3(n550_7) 
);
defparam ff_prewindow_x_s3.INIT=16'h4100;
  LUT4 ff_bwindow_y_s4 (
    .F(ff_bwindow_y_8),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[6]),
    .I2(reg_r9_pal_mode_Z),
    .I3(ff_bwindow_y_10) 
);
defparam ff_bwindow_y_s4.INIT=16'h8100;
  LUT4 ff_bwindow_y_s5 (
    .F(ff_bwindow_y_9),
    .I0(w_vcounter[3]),
    .I1(w_vcounter[4]),
    .I2(w_vcounter[5]),
    .I3(n168_6) 
);
defparam ff_bwindow_y_s5.INIT=16'h0100;
  LUT3 w_write_s2 (
    .F(w_write_5),
    .I0(w_bus_address_5),
    .I1(w_bus_address_6),
    .I2(w_bus_address_7) 
);
defparam w_write_s2.INIT=8'h10;
  LUT3 n76_s6 (
    .F(n76_9),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[10]),
    .I2(w_vdp_hcounter[7]) 
);
defparam n76_s6.INIT=8'h10;
  LUT4 n168_s3 (
    .F(n168_6),
    .I0(w_vcounter[7]),
    .I1(w_vcounter[8]),
    .I2(n168_11),
    .I3(n168_12) 
);
defparam n168_s3.INIT=16'h1000;
  LUT4 n168_s4 (
    .F(n168_7),
    .I0(w_vdp_vcounter[0]),
    .I1(n168_13),
    .I2(w_vdp_vcounter[1]),
    .I3(n168_8) 
);
defparam n168_s4.INIT=16'h4000;
  LUT3 n168_s5 (
    .F(n168_8),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[10]),
    .I2(w_vcounter[9]) 
);
defparam n168_s5.INIT=8'h10;
  LUT4 n168_s6 (
    .F(n168_9),
    .I0(w_vcounter[3]),
    .I1(w_vcounter[6]),
    .I2(w_vcounter[5]),
    .I3(w_vcounter[4]) 
);
defparam n168_s6.INIT=16'h1000;
  LUT4 n168_s7 (
    .F(n168_10),
    .I0(w_vcounter[7]),
    .I1(reg_r9_pal_mode_Z),
    .I2(w_vdp_vcounter[1]),
    .I3(reg_r9_interlace_mode_Z) 
);
defparam n168_s7.INIT=16'h1001;
  LUT4 ff_bwindow_x_s4 (
    .F(ff_bwindow_x_8),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_vdp_hcounter[8]),
    .I3(w_vdp_hcounter[10]) 
);
defparam ff_bwindow_x_s4.INIT=16'h4000;
  LUT3 ff_bwindow_y_s6 (
    .F(ff_bwindow_y_10),
    .I0(ff_bwindow_y_11),
    .I1(n168_8),
    .I2(ff_bwindow_y_12) 
);
defparam ff_bwindow_y_s6.INIT=8'h40;
  LUT2 n168_s8 (
    .F(n168_11),
    .I0(w_vcounter[9]),
    .I1(w_vcounter[10]) 
);
defparam n168_s8.INIT=4'h1;
  LUT4 n168_s9 (
    .F(n168_12),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[2]),
    .I3(w_vcounter[6]) 
);
defparam n168_s9.INIT=16'h0001;
  LUT4 n168_s10 (
    .F(n168_13),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[6]),
    .I2(w_vcounter[7]),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n168_s10.INIT=16'h1000;
  LUT4 ff_bwindow_y_s7 (
    .F(ff_bwindow_y_11),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[3]),
    .I2(w_vcounter[4]),
    .I3(w_vcounter[5]) 
);
defparam ff_bwindow_y_s7.INIT=16'hEFF7;
  LUT4 ff_bwindow_y_s8 (
    .F(ff_bwindow_y_12),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vcounter[7]),
    .I2(w_vdp_vcounter[0]),
    .I3(reg_r9_interlace_mode_Z) 
);
defparam ff_bwindow_y_s8.INIT=16'h1000;
  DFFRE ff_bwindow_x_s0 (
    .Q(ff_bwindow_x),
    .D(n76_6),
    .CLK(w_video_clk),
    .CE(ff_bwindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_y_s0 (
    .Q(ff_bwindow_y),
    .D(n168_3),
    .CLK(w_video_clk),
    .CE(ff_bwindow_y_7),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_s0 (
    .Q(ff_bwindow),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_prewindow_x_s0 (
    .Q(ff_prewindow_x),
    .D(n261_12),
    .CLK(w_video_clk),
    .CE(ff_prewindow_x_6),
    .RESET(n36_6) 
);
  INV p_vdp_r_5_s2 (
    .O(p_vdp_r_5_4),
    .I(ff_bwindow) 
);
  vdp_color_bus u_vdp_color_bus (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .n2386_6(n2386_6),
    .n1551_10(n1551_10),
    .n1561_6(n1561_6),
    .n1582_6(n1582_6),
    .n519_4(n519_4),
    .pcolorcode_7_10(pcolorcode_7_10),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .n1786_7(n1786_7),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n74_5(n74_5),
    .w_vram_write_req(w_vram_write_req),
    .w_vram_rd_req(w_vram_rd_req),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .n251_26(n251_26),
    .pcolorcode_7_6(pcolorcode_7_6),
    .ff_state_1_15(ff_state_1_15),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .ff_state_0_15(ff_state_0_15),
    .ff_prewindow_x(ff_prewindow_x),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .n1234_12(n1234_12),
    .n1208_4(n1208_4),
    .n1211_4(n1211_4),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .ff_rdata(ff_rdata[7:0]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .ff_wait_cnt(ff_wait_cnt[15]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16]),
    .ff_main_state(ff_main_state[1:0]),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_vdp_command_drive(w_vdp_command_drive),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n494_25(n494_25),
    .w_vram_data_3_8(w_vram_data_3_8),
    .w_vram_data_4_7(w_vram_data_4_7),
    .w_vram_data_7_6(w_vram_data_7_6),
    .n753_9(n753_9),
    .n1372_4(n1372_4),
    .n272_9(n272_9),
    .ff_dram_address_16_12(ff_dram_address_16_12),
    .ff_dram_address_16_14(ff_dram_address_16_14),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vram_write_ack(w_vram_write_ack),
    .n914_15(n914_15),
    .n918_10(n918_10),
    .n915_12(n915_12),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0])
);
  vdp_ssg u_vdp_ssg (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .n36_6(n36_6),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .n261_13(n261_13),
    .slot_reset_n_d(slot_reset_n_d),
    .n1011_8(n1011_8),
    .n261_12(n261_12),
    .n76_7(n76_7),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .ff_bwindow_x_7(ff_bwindow_x_7),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .n1171_2(n1171_2),
    .n1170_2(n1170_2),
    .n1169_2(n1169_2),
    .n1168_2(n1168_2),
    .n1167_2(n1167_2),
    .n1166_2(n1166_2),
    .n1165_2(n1165_2),
    .n1164_2(n1164_2),
    .ff_pre_x_cnt_8_5(ff_pre_x_cnt_8_5),
    .n553_4(n553_4),
    .n550_5(n550_5),
    .n550_7(n550_7),
    .n967_5(n967_5),
    .n973_6(n973_6),
    .n1607_5(n1607_5),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vcounter(w_vcounter[10:2]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_yp_0(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_yp_3(w_pre_dot_counter_yp[3]),
    .w_pre_dot_counter_yp_4(w_pre_dot_counter_yp[4]),
    .w_pre_dot_counter_yp_5(w_pre_dot_counter_yp[5]),
    .w_pre_dot_counter_yp_6(w_pre_dot_counter_yp[6]),
    .w_pre_dot_counter_yp_7(w_pre_dot_counter_yp[7]),
    .w_pre_dot_counter_yp_8(w_pre_dot_counter_yp[8]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0])
);
  vdp_color_decoder u_vdp_color_decoder (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_yjk_en(w_yjk_en),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n1786_7(n1786_7),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .ff_dram_address_16_14(ff_dram_address_16_14),
    .n272_9(n272_9),
    .ff_dram_address_16_12(ff_dram_address_16_12),
    .n74_5(n74_5),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .reg_r0_disp_mode_1(reg_r0_disp_mode[1]),
    .reg_r0_disp_mode_3(reg_r0_disp_mode[3]),
    .w_dot_state(w_dot_state[1:0]),
    .w_color_code_text12(w_color_code_text12[3:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1]),
    .n227_7(n227_7),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0])
);
  vdp_text12 u_vdp_text12 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vdp_enable(w_vdp_enable),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n519_4(n519_4),
    .n973_6(n973_6),
    .n967_5(n967_5),
    .\vdp_command_processor.maxxmask_1_6 (\vdp_command_processor.maxxmask_1_6 ),
    .n1920_7(n1920_7),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[2:0]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:3]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .n1017_4(n1017_4),
    .n100_6(n100_6),
    .n74_5(n74_5),
    .n100_8(n100_8),
    .n100_9(n100_9),
    .n166_7(n166_7),
    .n1011_8(n1011_8),
    .n1018_6(n1018_6),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .w_color_code_text12(w_color_code_text12[3:0])
);
  vdp_graphic123m u_vdp_graphic123m (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1017_4(n1017_4),
    .n1514_4(n1514_4),
    .w_vdp_enable(w_vdp_enable),
    .n311_6(n311_6),
    .n1185_25(n1185_25),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n519_4(n519_4),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n585_6(n585_6),
    .n537_6(n537_6),
    .n553_6(n553_6),
    .n569_5(n569_5),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0])
);
  vdp_graphic4567 u_vdp_graphic4567 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1017_4(n1017_4),
    .w_vdp_enable(w_vdp_enable),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n1011_8(n1011_8),
    .n100_6(n100_6),
    .n1018_6(n1018_6),
    .n585_6(n585_6),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .n1539_43(n1539_43),
    .n519_4(n519_4),
    .n1975_8(n1975_8),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n494_25(n494_25),
    .n100_9(n100_9),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:2]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_dot_state(w_dot_state[1:0]),
    .ff_dram_address(ff_dram_address[16]),
    .ff_rdata(ff_rdata[7:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[6:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_yjk_en(w_yjk_en),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .pcolorcode_7_6(pcolorcode_7_6),
    .pcolorcode_7_10(pcolorcode_7_10),
    .n1514_4(n1514_4),
    .n13_5(n13_5),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16])
);
  vdp_sprite u_vdp_sprite (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n519_4(n519_4),
    .w_vram_data_3_8(w_vram_data_3_8),
    .w_vram_data_4_7(w_vram_data_4_7),
    .w_vram_data_7_6(w_vram_data_7_6),
    .n1018_6(n1018_6),
    .n494_25(n494_25),
    .n1017_4(n1017_4),
    .ff_bwindow_y(ff_bwindow_y),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .w_vdp_enable(w_vdp_enable),
    .n166_7(n166_7),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .slot_reset_n_d(slot_reset_n_d),
    .n100_6(n100_6),
    .n1170_2(n1170_2),
    .n1171_2(n1171_2),
    .n1169_2(n1169_2),
    .n1168_2(n1168_2),
    .n1167_2(n1167_2),
    .n1166_2(n1166_2),
    .n1165_2(n1165_2),
    .n1164_2(n1164_2),
    .n1011_8(n1011_8),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .n100_9(n100_9),
    .n100_8(n100_8),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n553_6(n553_6),
    .n569_5(n569_5),
    .n537_6(n537_6),
    .n13_5(n13_5),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .ff_rdata(ff_rdata[7:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_x_0(w_pre_dot_counter_x[0]),
    .w_pre_dot_counter_x_1(w_pre_dot_counter_x[1]),
    .w_pre_dot_counter_x_2(w_pre_dot_counter_x[2]),
    .w_pre_dot_counter_x_3(w_pre_dot_counter_x[3]),
    .w_pre_dot_counter_x_4(w_pre_dot_counter_x[4]),
    .w_pre_dot_counter_x_8(w_pre_dot_counter_x[8]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:2]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_sp_color_code_en(w_sp_color_code_en),
    .n1185_25(n1185_25),
    .n1920_7(n1920_7),
    .n1551_10(n1551_10),
    .n251_26(n251_26),
    .n1561_6(n1561_6),
    .n1582_6(n1582_6),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .ff_main_state(ff_main_state[1:0])
);
  vdp_ram_palette u_vdp_palette_ram (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_we(w_palette_we),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0]),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0])
);
  vdp_register u_vdp_register (
    .w_video_clk(w_video_clk),
    .n1607_5(n1607_5),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_write(w_write),
    .w_read(w_read),
    .n915_12(n915_12),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_write(w_bus_write),
    .w_write_4(w_write_4),
    .n914_15(n914_15),
    .n3500_5(n3500_5),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n1372_4(n1372_4),
    .n753_9(n753_9),
    .w_vram_write_ack(w_vram_write_ack),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address({w_bus_address_1,w_bus_address_0}),
    .w_dot_state(w_dot_state[1:0]),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_palette_we(w_palette_we),
    .w_vram_write_req(w_vram_write_req),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n1208_4(n1208_4),
    .n1211_4(n1211_4),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .n1167_7(n1167_7),
    .n1234_12(n1234_12),
    .n1371_11(n1371_11),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0])
);
  vdp_command u_vdp_command (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n918_10(n918_10),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n227_7(n227_7),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n1371_11(n1371_11),
    .n1167_7(n1167_7),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .\vdp_command_processor.maxxmask_1_6 (\vdp_command_processor.maxxmask_1_6 ),
    .n311_6(n311_6),
    .n1786_7(n1786_7),
    .ff_state_1_15(ff_state_1_15),
    .ff_state_0_15(ff_state_0_15),
    .n1539_43(n1539_43),
    .n1975_8(n1975_8),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n3500_5(n3500_5),
    .n2386_6(n2386_6),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4])
);
  vdp_wait_control u_vdp_wait_control (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_command_drive(w_vdp_command_drive),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4]),
    .ff_wait_cnt(ff_wait_cnt[15])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module vdp_inst (
  w_video_clk,
  n36_6,
  w_dram_rdata_en,
  slot_reset_n_d,
  w_bus_write,
  w_bus_valid,
  w_dram_rdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_2,
  w_bus_address_3,
  w_bus_address_5,
  w_bus_address_6,
  w_bus_address_7,
  w_bus_wdata,
  w_dram_write,
  w_vdp_enable,
  w_dram_valid,
  p_vdp_r_5_4,
  w_bus_vdp_rdata_en,
  w_dram_address_Z,
  w_dram_wdata_Z,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input w_dram_rdata_en;
input slot_reset_n_d;
input w_bus_write;
input w_bus_valid;
input [7:0] w_dram_rdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_2;
input w_bus_address_3;
input w_bus_address_5;
input w_bus_address_6;
input w_bus_address_7;
input [7:0] w_bus_wdata;
output w_dram_write;
output w_vdp_enable;
output w_dram_valid;
output p_vdp_r_5_4;
output w_bus_vdp_rdata_en;
output [13:0] w_dram_address_Z;
output [7:0] w_dram_wdata_Z;
output [10:1] w_vdp_hcounter;
output [1:0] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire ff_write_6;
wire n401_4;
wire n22_9;
wire n75_14;
wire ff_initial_busy;
wire w_dram_oe_n;
wire w_dram_we_n;
wire [7:0] ff_rdata;
wire [13:0] w_dram_address;
wire [7:0] w_dram_wdata;
wire VCC;
wire GND;
  LUT3 n367_s1 (
    .F(ff_write_6),
    .I0(w_dram_we_n),
    .I1(w_dram_oe_n),
    .I2(w_dram_valid) 
);
defparam n367_s1.INIT=8'h07;
  LUT3 n401_s1 (
    .F(n401_4),
    .I0(w_dram_we_n),
    .I1(w_dram_valid),
    .I2(w_dram_oe_n) 
);
defparam n401_s1.INIT=8'h10;
  LUT2 n22_s4 (
    .F(n22_9),
    .I0(ff_initial_busy),
    .I1(slot_reset_n_d) 
);
defparam n22_s4.INIT=4'h4;
  LUT4 n75_s6 (
    .F(n75_14),
    .I0(w_dram_valid),
    .I1(w_dram_valid),
    .I2(w_dram_we_n),
    .I3(w_dram_oe_n) 
);
defparam n75_s6.INIT=16'h4555;
  DFFRE ff_address_13_s0 (
    .Q(w_dram_address_Z[13]),
    .D(w_dram_address[13]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(w_dram_address_Z[12]),
    .D(w_dram_address[12]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(w_dram_address_Z[11]),
    .D(w_dram_address[11]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(w_dram_address_Z[10]),
    .D(w_dram_address[10]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(w_dram_address_Z[9]),
    .D(w_dram_address[9]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(w_dram_address_Z[8]),
    .D(w_dram_address[8]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(w_dram_address_Z[7]),
    .D(w_dram_address[7]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(w_dram_address_Z[6]),
    .D(w_dram_address[6]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(w_dram_address_Z[5]),
    .D(w_dram_address[5]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(w_dram_address_Z[4]),
    .D(w_dram_address[4]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(w_dram_address_Z[3]),
    .D(w_dram_address[3]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(w_dram_address_Z[2]),
    .D(w_dram_address[2]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(w_dram_address_Z[1]),
    .D(w_dram_address[1]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(w_dram_address_Z[0]),
    .D(w_dram_address[0]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_write_s0 (
    .Q(w_dram_write),
    .D(w_dram_oe_n),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(w_dram_wdata_Z[7]),
    .D(w_dram_wdata[7]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(w_dram_wdata_Z[6]),
    .D(w_dram_wdata[6]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(w_dram_wdata_Z[5]),
    .D(w_dram_wdata[5]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(w_dram_wdata_Z[4]),
    .D(w_dram_wdata[4]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(w_dram_wdata_Z[3]),
    .D(w_dram_wdata[3]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(w_dram_wdata_Z[2]),
    .D(w_dram_wdata[2]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(w_dram_wdata_Z[1]),
    .D(w_dram_wdata[1]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(w_dram_wdata_Z[0]),
    .D(w_dram_wdata[0]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_dram_rdata[7]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_dram_rdata[6]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_dram_rdata[5]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_dram_rdata[4]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_dram_rdata[3]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_dram_rdata[2]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_dram_rdata[1]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_dram_rdata[0]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFF ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(n36_6),
    .CLK(w_video_clk) 
);
  DFFR ff_enable_s1 (
    .Q(w_vdp_enable),
    .D(n22_9),
    .CLK(w_video_clk),
    .RESET(w_vdp_enable) 
);
  DFFR ff_valid_s4 (
    .Q(w_dram_valid),
    .D(n75_14),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_valid_s4.INIT=1'b0;
  vdp u_v9958_core (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_address_0(w_bus_address_0),
    .w_bus_address_1(w_bus_address_1),
    .w_bus_address_2(w_bus_address_2),
    .w_bus_address_3(w_bus_address_3),
    .w_bus_address_5(w_bus_address_5),
    .w_bus_address_6(w_bus_address_6),
    .w_bus_address_7(w_bus_address_7),
    .ff_rdata(ff_rdata[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_inst */
module video_ram_line_buffer (
  w_video_clk,
  w_even_enable,
  ff_we_e,
  ff_re,
  w_vdp_enable,
  ff_addr_e,
  ff_d,
  w_vdp_vcounter,
  ff_re_0,
  out_e
)
;
input w_video_clk;
input w_even_enable;
input ff_we_e;
input ff_re;
input w_vdp_enable;
input [9:0] ff_addr_e;
input [17:0] ff_d;
input [1:1] w_vdp_vcounter;
output ff_re_0;
output [17:0] out_e;
wire n15_4;
wire n85_9;
wire ff_we;
wire ff_q_0_77;
wire [17:0] ff_q;
wire [9:0] ff_address;
wire [17:0] ff_d_0;
wire [17:0] ff_q_b;
wire [35:18] DO;
wire VCC;
wire GND;
  LUT2 n15_s1 (
    .F(n15_4),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam n15_s1.INIT=4'h1;
  LUT2 ff_q_17_s2 (
    .F(ff_q[17]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s2.INIT=4'h4;
  LUT2 ff_q_16_s2 (
    .F(ff_q[16]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s2.INIT=4'h4;
  LUT2 ff_q_15_s2 (
    .F(ff_q[15]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s2.INIT=4'h4;
  LUT2 ff_q_14_s2 (
    .F(ff_q[14]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s2.INIT=4'h4;
  LUT2 ff_q_13_s2 (
    .F(ff_q[13]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s2.INIT=4'h4;
  LUT2 ff_q_12_s2 (
    .F(ff_q[12]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s2.INIT=4'h4;
  LUT2 ff_q_11_s2 (
    .F(ff_q[11]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s2.INIT=4'h4;
  LUT2 ff_q_10_s2 (
    .F(ff_q[10]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s2.INIT=4'h4;
  LUT2 ff_q_9_s2 (
    .F(ff_q[9]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s2.INIT=4'h4;
  LUT2 ff_q_8_s2 (
    .F(ff_q[8]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s2.INIT=4'h4;
  LUT2 ff_q_7_s2 (
    .F(ff_q[7]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s2.INIT=4'h4;
  LUT2 ff_q_6_s2 (
    .F(ff_q[6]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s2.INIT=4'h4;
  LUT2 ff_q_5_s2 (
    .F(ff_q[5]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s2.INIT=4'h4;
  LUT2 ff_q_4_s2 (
    .F(ff_q[4]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s2.INIT=4'h4;
  LUT2 ff_q_3_s2 (
    .F(ff_q[3]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s2.INIT=4'h4;
  LUT2 ff_q_2_s2 (
    .F(ff_q[2]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s2.INIT=4'h4;
  LUT2 ff_q_1_s2 (
    .F(ff_q[1]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s2.INIT=4'h4;
  LUT2 ff_q_0_s65 (
    .F(ff_q[0]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s65.INIT=4'h4;
  LUT3 n85_s5 (
    .F(n85_9),
    .I0(ff_re_0),
    .I1(ff_q_0_77),
    .I2(ff_we) 
);
defparam n85_s5.INIT=8'hC5;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_e[8]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_e[7]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_e[6]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_e[5]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_e[4]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_e[3]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_e[2]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_e[1]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_e[0]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_e),
    .CLK(w_video_clk),
    .RESET(n15_4) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFF ff_re_s0 (
    .Q(ff_re_0),
    .D(ff_re),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(w_video_clk) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_e[9]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFF ff_q_0_s66 (
    .Q(ff_q_0_77),
    .D(n85_9),
    .CLK(w_video_clk) 
);
defparam ff_q_0_s66.INIT=1'b0;
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],ff_q_b[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer */
module video_ram_line_buffer_0 (
  w_video_clk,
  w_odd_enable,
  ff_we_o,
  w_vdp_enable,
  ff_re,
  ff_addr_o,
  ff_d,
  w_vdp_vcounter,
  out_o
)
;
input w_video_clk;
input w_odd_enable;
input ff_we_o;
input w_vdp_enable;
input ff_re;
input [9:0] ff_addr_o;
input [17:0] ff_d;
input [1:1] w_vdp_vcounter;
output [17:0] out_o;
wire n15_4;
wire n85_9;
wire ff_we;
wire ff_q_0_77;
wire [17:0] ff_q;
wire [9:0] ff_address;
wire [17:0] ff_d_0;
wire [17:0] ff_q_b;
wire [35:18] DO;
wire VCC;
wire GND;
  LUT2 n15_s1 (
    .F(n15_4),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam n15_s1.INIT=4'h4;
  LUT2 ff_q_17_s2 (
    .F(ff_q[17]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s2.INIT=4'h4;
  LUT2 ff_q_16_s2 (
    .F(ff_q[16]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s2.INIT=4'h4;
  LUT2 ff_q_15_s2 (
    .F(ff_q[15]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s2.INIT=4'h4;
  LUT2 ff_q_14_s2 (
    .F(ff_q[14]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s2.INIT=4'h4;
  LUT2 ff_q_13_s2 (
    .F(ff_q[13]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s2.INIT=4'h4;
  LUT2 ff_q_12_s2 (
    .F(ff_q[12]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s2.INIT=4'h4;
  LUT2 ff_q_11_s2 (
    .F(ff_q[11]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s2.INIT=4'h4;
  LUT2 ff_q_10_s2 (
    .F(ff_q[10]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s2.INIT=4'h4;
  LUT2 ff_q_9_s2 (
    .F(ff_q[9]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s2.INIT=4'h4;
  LUT2 ff_q_8_s2 (
    .F(ff_q[8]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s2.INIT=4'h4;
  LUT2 ff_q_7_s2 (
    .F(ff_q[7]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s2.INIT=4'h4;
  LUT2 ff_q_6_s2 (
    .F(ff_q[6]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s2.INIT=4'h4;
  LUT2 ff_q_5_s2 (
    .F(ff_q[5]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s2.INIT=4'h4;
  LUT2 ff_q_4_s2 (
    .F(ff_q[4]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s2.INIT=4'h4;
  LUT2 ff_q_3_s2 (
    .F(ff_q[3]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s2.INIT=4'h4;
  LUT2 ff_q_2_s2 (
    .F(ff_q[2]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s2.INIT=4'h4;
  LUT2 ff_q_1_s2 (
    .F(ff_q[1]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s2.INIT=4'h4;
  LUT2 ff_q_0_s65 (
    .F(ff_q[0]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s65.INIT=4'h4;
  LUT3 n85_s5 (
    .F(n85_9),
    .I0(ff_q_0_77),
    .I1(ff_re),
    .I2(ff_we) 
);
defparam n85_s5.INIT=8'hA3;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_o[8]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_o[7]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_o[6]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_o[5]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_o[4]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_o[3]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_o[2]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_o[1]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_o[0]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_o),
    .CLK(w_video_clk),
    .RESET(n15_4) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(w_video_clk) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_o[9]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFF ff_q_0_s66 (
    .Q(ff_q_0_77),
    .D(n85_9),
    .CLK(w_video_clk) 
);
defparam ff_q_0_s66.INIT=1'b0;
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],ff_q_b[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer_0 */
module video_double_buffer (
  w_we_buf,
  w_video_clk,
  p_vdp_r_5_4,
  ff_active,
  w_vdp_enable,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  ff_x_position_r,
  w_vdp_hcounter,
  n93_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input w_we_buf;
input w_video_clk;
input p_vdp_r_5_4;
input ff_active;
input w_vdp_enable;
input [1:1] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [9:0] ff_x_position_r;
input [10:1] w_vdp_hcounter;
output n93_6;
output [5:0] w_pixel_r;
output [5:0] w_pixel_g;
output [5:0] w_pixel_b;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n94_3;
wire n95_3;
wire n96_3;
wire n97_4;
wire n98_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n107_4;
wire n108_3;
wire n109_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n113_3;
wire n114_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n118_3;
wire n119_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n89_4;
wire n90_4;
wire n92_4;
wire n95_4;
wire w_even_enable;
wire w_odd_enable;
wire n94_6;
wire n91_6;
wire ff_we_e;
wire ff_we_o;
wire ff_re;
wire n67_5;
wire ff_re_1;
wire [17:0] ff_d;
wire [9:0] ff_addr_e;
wire [9:0] ff_addr_o;
wire [17:0] out_e;
wire [17:0] out_o;
wire VCC;
wire GND;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(n89_4),
    .I1(ff_x_position_r[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n89_s0.INIT=8'hC5;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(n90_4),
    .I1(ff_x_position_r[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n90_s0.INIT=8'hC5;
  LUT4 n91_s0 (
    .F(n91_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n91_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n91_s0.INIT=16'hAAC3;
  LUT4 n92_s0 (
    .F(n92_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n92_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n92_s0.INIT=16'hAA3C;
  LUT4 n93_s0 (
    .F(n93_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n93_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n93_s0.INIT=16'hAAC3;
  LUT3 n94_s0 (
    .F(n94_3),
    .I0(n94_6),
    .I1(ff_x_position_r[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n94_s0.INIT=8'hC5;
  LUT4 n95_s0 (
    .F(n95_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n95_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n95_s0.INIT=16'hAA3C;
  LUT4 n96_s0 (
    .F(n96_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n96_s0.INIT=16'hAAC3;
  LUT3 n97_s1 (
    .F(n97_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n97_s1.INIT=8'hA3;
  LUT3 n98_s0 (
    .F(n98_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n98_s0.INIT=8'hAC;
  LUT3 n99_s0 (
    .F(n99_3),
    .I0(ff_x_position_r[9]),
    .I1(n89_4),
    .I2(w_vdp_vcounter[1]) 
);
defparam n99_s0.INIT=8'h3A;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(ff_x_position_r[8]),
    .I1(n90_4),
    .I2(w_vdp_vcounter[1]) 
);
defparam n100_s0.INIT=8'h3A;
  LUT4 n101_s0 (
    .F(n101_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n91_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n101_s0.INIT=16'hC3AA;
  LUT4 n102_s0 (
    .F(n102_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n92_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n102_s0.INIT=16'h3CAA;
  LUT4 n103_s0 (
    .F(n103_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n93_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n103_s0.INIT=16'hC3AA;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(ff_x_position_r[4]),
    .I1(n94_6),
    .I2(w_vdp_vcounter[1]) 
);
defparam n104_s0.INIT=8'h3A;
  LUT4 n105_s0 (
    .F(n105_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n95_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n105_s0.INIT=16'h3CAA;
  LUT4 n106_s0 (
    .F(n106_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n106_s0.INIT=16'hC3AA;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n107_s1.INIT=8'h3A;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n108_s0.INIT=8'hCA;
  LUT3 n109_s0 (
    .F(n109_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n109_s0.INIT=8'hCA;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n113_s0 (
    .F(n113_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n113_s0.INIT=8'hCA;
  LUT3 n114_s0 (
    .F(n114_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n114_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n118_s0 (
    .F(n118_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n118_s0.INIT=8'hCA;
  LUT3 n119_s0 (
    .F(n119_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n119_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n123_s0.INIT=8'hCA;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n124_s0.INIT=8'hCA;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n125_s0.INIT=8'hCA;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n126_s0.INIT=8'hCA;
  LUT4 n89_s1 (
    .F(n89_4),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n91_6),
    .I3(w_vdp_hcounter[10]) 
);
defparam n89_s1.INIT=16'h01FE;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(w_vdp_hcounter[8]),
    .I1(n91_6),
    .I2(w_vdp_hcounter[9]) 
);
defparam n90_s1.INIT=8'h1E;
  LUT2 n92_s1 (
    .F(n92_4),
    .I0(n93_6),
    .I1(w_vdp_hcounter[6]) 
);
defparam n92_s1.INIT=4'h4;
  LUT2 n95_s1 (
    .F(n95_4),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]) 
);
defparam n95_s1.INIT=4'h1;
  LUT2 w_even_enable_s2 (
    .F(w_even_enable),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam w_even_enable_s2.INIT=4'hE;
  LUT2 w_odd_enable_s3 (
    .F(w_odd_enable),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam w_odd_enable_s3.INIT=4'hB;
  LUT4 n94_s2 (
    .F(n94_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[5]) 
);
defparam n94_s2.INIT=16'h01FE;
  LUT4 n93_s2 (
    .F(n93_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_hcounter[3]) 
);
defparam n93_s2.INIT=16'h0001;
  LUT3 n91_s2 (
    .F(n91_6),
    .I0(w_vdp_hcounter[7]),
    .I1(n93_6),
    .I2(w_vdp_hcounter[6]) 
);
defparam n91_s2.INIT=8'h20;
  DFFR ff_we_e_s0 (
    .Q(ff_we_e),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .RESET(w_vdp_vcounter[1]) 
);
  DFFR ff_we_o_s0 (
    .Q(ff_we_o),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .RESET(n67_5) 
);
  DFFR ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_video_r_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_video_r_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_video_r_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_video_r_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_video_r_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_video_r_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_video_g_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_video_g_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_video_g_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_video_g_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_video_g_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_video_g_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_video_b_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_video_b_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_video_b_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_video_b_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_video_b_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_video_b_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_9_s0 (
    .Q(ff_addr_e[9]),
    .D(n89_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_8_s0 (
    .Q(ff_addr_e[8]),
    .D(n90_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_7_s0 (
    .Q(ff_addr_e[7]),
    .D(n91_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_6_s0 (
    .Q(ff_addr_e[6]),
    .D(n92_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_5_s0 (
    .Q(ff_addr_e[5]),
    .D(n93_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_4_s0 (
    .Q(ff_addr_e[4]),
    .D(n94_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_3_s0 (
    .Q(ff_addr_e[3]),
    .D(n95_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_2_s0 (
    .Q(ff_addr_e[2]),
    .D(n96_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_1_s0 (
    .Q(ff_addr_e[1]),
    .D(n97_4),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_0_s0 (
    .Q(ff_addr_e[0]),
    .D(n98_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_9_s0 (
    .Q(ff_addr_o[9]),
    .D(n99_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_8_s0 (
    .Q(ff_addr_o[8]),
    .D(n100_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_7_s0 (
    .Q(ff_addr_o[7]),
    .D(n101_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_6_s0 (
    .Q(ff_addr_o[6]),
    .D(n102_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_5_s0 (
    .Q(ff_addr_o[5]),
    .D(n103_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_4_s0 (
    .Q(ff_addr_o[4]),
    .D(n104_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_3_s0 (
    .Q(ff_addr_o[3]),
    .D(n105_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_2_s0 (
    .Q(ff_addr_o[2]),
    .D(n106_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_1_s0 (
    .Q(ff_addr_o[1]),
    .D(n107_4),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_0_s0 (
    .Q(ff_addr_o[0]),
    .D(n108_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n109_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n110_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n111_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n112_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n113_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n114_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n115_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n116_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n117_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n118_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n119_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n120_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n121_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n122_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n123_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n124_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n125_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n126_3),
    .CLK(w_video_clk) 
);
  INV n67_s2 (
    .O(n67_5),
    .I(w_vdp_vcounter[1]) 
);
  video_ram_line_buffer u_buf_even (
    .w_video_clk(w_video_clk),
    .w_even_enable(w_even_enable),
    .ff_we_e(ff_we_e),
    .ff_re(ff_re),
    .w_vdp_enable(w_vdp_enable),
    .ff_addr_e(ff_addr_e[9:0]),
    .ff_d(ff_d[17:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .ff_re_0(ff_re_1),
    .out_e(out_e[17:0])
);
  video_ram_line_buffer_0 u_buf_odd (
    .w_video_clk(w_video_clk),
    .w_odd_enable(w_odd_enable),
    .ff_we_o(ff_we_o),
    .w_vdp_enable(w_vdp_enable),
    .ff_re(ff_re_1),
    .ff_addr_o(ff_addr_o[9:0]),
    .ff_d(ff_d[17:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .out_o(out_o[17:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_double_buffer */
module video_out_bilinear (
  w_video_clk,
  ff_tap1_r,
  ff_coeff3,
  ff_tap0_r,
  w_video_r
)
;
input w_video_clk;
input [5:0] ff_tap1_r;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_r;
output [7:0] w_video_r;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_r[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_r[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_r[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_r[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_r[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_r[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_r[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_r[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_r[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_r[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_r[5:0]}),
    .B({GND,GND,GND,ff_tap1_r[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear */
module video_out_bilinear_0 (
  w_video_clk,
  ff_tap1_g,
  ff_coeff3,
  ff_tap0_g,
  w_video_g
)
;
input w_video_clk;
input [5:0] ff_tap1_g;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_g;
output [7:0] w_video_g;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_g[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_g[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_g[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_g[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_g[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_g[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_g[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_g[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_g[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_g[5:0]}),
    .B({GND,GND,GND,ff_tap1_g[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_0 */
module video_out_bilinear_1 (
  w_video_clk,
  ff_tap1_b,
  ff_coeff3,
  ff_tap0_b,
  w_video_b
)
;
input w_video_clk;
input [5:0] ff_tap1_b;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_b;
output [7:0] w_video_b;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_b[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_b[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_b[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_b[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_b[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_b[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_b[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_b[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_b[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_b[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_b[5:0]}),
    .B({GND,GND,GND,ff_tap1_b[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_1 */
module video_out_hmag (
  w_video_clk,
  n723_3,
  n36_6,
  slot_reset_n_d,
  w_h_back_porch_end_10,
  p_vdp_r_5_4,
  w_vdp_enable,
  ff_h_cnt,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_data_r_out,
  w_data_g_out,
  w_data_b_out
)
;
input w_video_clk;
input n723_3;
input n36_6;
input slot_reset_n_d;
input w_h_back_porch_end_10;
input p_vdp_r_5_4;
input w_vdp_enable;
input [4:0] ff_h_cnt;
input [10:1] w_vdp_hcounter;
input [1:0] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
output [7:0] w_data_r_out;
output [7:0] w_data_g_out;
output [7:0] w_data_b_out;
wire n733_4;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_4;
wire n749_4;
wire w_active_start;
wire w_we_buf;
wire ff_coeff1_addr_tmp_18;
wire n102_4;
wire n103_4;
wire n749_5;
wire w_active_start_8;
wire n749_6;
wire n749_7;
wire ff_coeff1_0_25;
wire ff_x_position_r_8_7;
wire w_we_buf_39;
wire ff_hold0;
wire ff_hold1;
wire ff_hold2;
wire ff_hold3;
wire ff_hold4;
wire ff_active;
wire ff_coeff1_0_5;
wire ff_coeff1_0_9;
wire n48_1;
wire n48_2;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_2;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_1;
wire n41_2;
wire n40_1;
wire n40_0_COUT;
wire w_odd_gain_0_2;
wire w_odd_gain_0_3;
wire w_odd_gain_1_2;
wire w_odd_gain_1_3;
wire w_odd_gain_2_2;
wire w_odd_gain_2_3;
wire w_odd_gain_3_2;
wire w_odd_gain_3_3;
wire w_odd_gain_4_2;
wire w_odd_gain_4_3;
wire w_odd_gain_5_2;
wire w_odd_gain_5_3;
wire w_odd_gain_6_2;
wire w_odd_gain_6_3;
wire w_odd_gain_7_2;
wire w_odd_gain_8_6;
wire w_odd_gain_0_5;
wire w_odd_gain_1_5;
wire w_odd_gain_2_5;
wire w_odd_gain_3_5;
wire w_odd_gain_4_5;
wire w_odd_gain_5_5;
wire w_odd_gain_6_5;
wire w_odd_gain_7_5;
wire w_normalized_numerator_8_5;
wire w_normalized_numerator_9_5;
wire w_normalized_numerator_10_5;
wire w_normalized_numerator_11_5;
wire w_gain2_7_7;
wire ff_hold0_7;
wire ff_tap0_r_5_7;
wire w_sub_numerator_3_12;
wire ff_coeff1_0_26;
wire n49_6;
wire n93_6;
wire [8:8] w_sub_numerator;
wire [9:0] ff_x_position_r;
wire [7:3] ff_numerator;
wire [4:0] ff_coeff;
wire [5:0] ff_tap0_r;
wire [5:0] ff_tap0_g;
wire [5:0] ff_tap0_b;
wire [5:0] ff_tap1_r;
wire [5:0] ff_tap1_g;
wire [5:0] ff_tap1_b;
wire [7:0] ff_gain;
wire [4:0] ff_coeff3;
wire [9:0] w_odd_gain;
wire [13:8] w_normalized_numerator;
wire [5:0] w_pixel_r;
wire [5:0] w_pixel_g;
wire [5:0] w_pixel_b;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:1] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire VCC;
wire GND;
  LUT2 n733_s1 (
    .F(n733_4),
    .I0(w_active_start),
    .I1(slot_reset_n_d) 
);
defparam n733_s1.INIT=4'hB;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(ff_numerator[6]),
    .I1(n102_4),
    .I2(ff_numerator[7]) 
);
defparam n102_s0.INIT=8'hE1;
  LUT4 n103_s0 (
    .F(n103_3),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[3]),
    .I2(ff_numerator[6]),
    .I3(n103_4) 
);
defparam n103_s0.INIT=16'hC30A;
  LUT4 n104_s0 (
    .F(n104_3),
    .I0(ff_numerator[3]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]),
    .I3(ff_numerator[5]) 
);
defparam n104_s0.INIT=16'h1FE0;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(ff_numerator[3]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]) 
);
defparam n105_s1.INIT=8'h1E;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[3]),
    .I2(n749_5),
    .I3(n723_3) 
);
defparam n749_s1.INIT=16'hFF80;
  LUT4 w_active_start_s4 (
    .F(w_active_start),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]),
    .I2(w_active_start_8),
    .I3(w_h_back_porch_end_10) 
);
defparam w_active_start_s4.INIT=16'h1000;
  LUT4 w_we_buf_s24 (
    .F(w_we_buf),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_we_buf_39),
    .I3(w_vdp_hcounter[10]) 
);
defparam w_we_buf_s24.INIT=16'h15FE;
  LUT3 w_sub_numerator_8_s4 (
    .F(w_sub_numerator[8]),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n102_4) 
);
defparam w_sub_numerator_8_s4.INIT=8'h01;
  LUT2 ff_coeff1_addr_tmp_s9 (
    .F(ff_coeff1_addr_tmp_18),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_addr_tmp_s9.INIT=4'h9;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_numerator[3]) 
);
defparam n102_s1.INIT=8'h80;
  LUT2 n103_s1 (
    .F(n103_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n103_s1.INIT=4'h8;
  LUT3 n749_s2 (
    .F(n749_5),
    .I0(ff_x_position_r[4]),
    .I1(ff_x_position_r[5]),
    .I2(n749_6) 
);
defparam n749_s2.INIT=8'h80;
  LUT3 w_active_start_s5 (
    .F(w_active_start_8),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[4]),
    .I2(ff_h_cnt[3]) 
);
defparam w_active_start_s5.INIT=8'h10;
  LUT4 n749_s3 (
    .F(n749_6),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r[1]),
    .I3(n749_7) 
);
defparam n749_s3.INIT=16'h4000;
  LUT3 n749_s4 (
    .F(n749_7),
    .I0(ff_x_position_r[7]),
    .I1(ff_x_position_r[8]),
    .I2(ff_x_position_r[9]) 
);
defparam n749_s4.INIT=8'h10;
  LUT2 ff_coeff1_0_s13 (
    .F(ff_coeff1_0_25),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_0_s13.INIT=4'h6;
  LUT4 ff_x_position_r_8_s2 (
    .F(ff_x_position_r_8_7),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n102_4),
    .I3(ff_active) 
);
defparam ff_x_position_r_8_s2.INIT=16'hFE00;
  LUT4 w_we_buf_s26 (
    .F(w_we_buf_39),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[7]),
    .I2(n93_6),
    .I3(w_vdp_hcounter[6]) 
);
defparam w_we_buf_s26.INIT=16'h8E88;
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n41_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n42_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n43_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n44_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n45_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n46_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n47_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n48_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(n49_6),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n102_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n103_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n104_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n105_4),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_3_s0 (
    .Q(ff_numerator[3]),
    .D(w_sub_numerator_3_12),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n733_4) 
);
  DFFR ff_hold0_s0 (
    .Q(ff_hold0),
    .D(w_sub_numerator[8]),
    .CLK(w_video_clk),
    .RESET(ff_hold0_7) 
);
  DFF ff_hold1_s0 (
    .Q(ff_hold1),
    .D(ff_hold0),
    .CLK(w_video_clk) 
);
  DFF ff_hold2_s0 (
    .Q(ff_hold2),
    .D(ff_hold1),
    .CLK(w_video_clk) 
);
  DFF ff_hold3_s0 (
    .Q(ff_hold3),
    .D(ff_hold2),
    .CLK(w_video_clk) 
);
  DFF ff_hold4_s0 (
    .Q(ff_hold4),
    .D(ff_hold3),
    .CLK(w_video_clk) 
);
  DFFR ff_coeff_4_s0 (
    .Q(ff_coeff[4]),
    .D(w_normalized_numerator[13]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_3_s0 (
    .Q(ff_coeff[3]),
    .D(w_normalized_numerator[12]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_2_s0 (
    .Q(ff_coeff[2]),
    .D(w_normalized_numerator[11]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_1_s0 (
    .Q(ff_coeff[1]),
    .D(w_normalized_numerator[10]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_0_s0 (
    .Q(ff_coeff[0]),
    .D(w_normalized_numerator[9]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_active_start),
    .RESET(n749_4) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_5_s0 (
    .Q(ff_tap1_r[5]),
    .D(ff_tap0_r[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_4_s0 (
    .Q(ff_tap1_r[4]),
    .D(ff_tap0_r[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_3_s0 (
    .Q(ff_tap1_r[3]),
    .D(ff_tap0_r[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_2_s0 (
    .Q(ff_tap1_r[2]),
    .D(ff_tap0_r[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_1_s0 (
    .Q(ff_tap1_r[1]),
    .D(ff_tap0_r[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_0_s0 (
    .Q(ff_tap1_r[0]),
    .D(ff_tap0_r[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_5_s0 (
    .Q(ff_tap1_g[5]),
    .D(ff_tap0_g[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_4_s0 (
    .Q(ff_tap1_g[4]),
    .D(ff_tap0_g[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_3_s0 (
    .Q(ff_tap1_g[3]),
    .D(ff_tap0_g[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_2_s0 (
    .Q(ff_tap1_g[2]),
    .D(ff_tap0_g[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_1_s0 (
    .Q(ff_tap1_g[1]),
    .D(ff_tap0_g[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_0_s0 (
    .Q(ff_tap1_g[0]),
    .D(ff_tap0_g[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_5_s0 (
    .Q(ff_tap1_b[5]),
    .D(ff_tap0_b[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_4_s0 (
    .Q(ff_tap1_b[4]),
    .D(ff_tap0_b[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_3_s0 (
    .Q(ff_tap1_b[3]),
    .D(ff_tap0_b[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_2_s0 (
    .Q(ff_tap1_b[2]),
    .D(ff_tap0_b[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_1_s0 (
    .Q(ff_tap1_b[1]),
    .D(ff_tap0_b[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_0_s0 (
    .Q(ff_tap1_b[0]),
    .D(ff_tap0_b[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFF ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(w_gain2_7_7),
    .CLK(w_video_clk) 
);
  DFFR ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_odd_gain[9]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_odd_gain[8]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_odd_gain[7]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_odd_gain[6]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_odd_gain[5]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_odd_gain[4]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_odd_gain[3]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n40_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFF ff_coeff1_0_s2 (
    .Q(ff_coeff1_0_5),
    .D(ff_coeff1_0_26),
    .CLK(w_video_clk) 
);
  DFF ff_coeff1_0_s4 (
    .Q(ff_coeff1_0_9),
    .D(ff_coeff1_0_25),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_coeff1_0_s5 (
    .DO(ff_coeff3[3:0]),
    .DI(ff_coeff[3:0]),
    .WAD({GND,GND,ff_coeff1_addr_tmp_18,ff_coeff1_0_26}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_coeff1_0_s6 (
    .DO({DO[3:1],ff_coeff3[4]}),
    .DI({GND,GND,GND,ff_coeff[4]}),
    .WAD({GND,GND,ff_coeff1_addr_tmp_18,ff_coeff1_0_26}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  MULT9X9 w_gain_r_15_s2 (
    .DOUT({DOUT[17:15],w_data_r_out[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_video_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_r_15_s2.AREG=1'b1;
defparam w_gain_r_15_s2.ASIGN_REG=1'b0;
defparam w_gain_r_15_s2.BREG=1'b0;
defparam w_gain_r_15_s2.BSIGN_REG=1'b0;
defparam w_gain_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_r_15_s2.OUT_REG=1'b1;
defparam w_gain_r_15_s2.PIPE_REG=1'b0;
defparam w_gain_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_gain_g_15_s2 (
    .DOUT({DOUT_0[17:15],w_data_g_out[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_video_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_g_15_s2.AREG=1'b1;
defparam w_gain_g_15_s2.ASIGN_REG=1'b0;
defparam w_gain_g_15_s2.BREG=1'b0;
defparam w_gain_g_15_s2.BSIGN_REG=1'b0;
defparam w_gain_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_g_15_s2.OUT_REG=1'b1;
defparam w_gain_g_15_s2.PIPE_REG=1'b0;
defparam w_gain_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_gain_b_15_s2 (
    .DOUT({DOUT_1[17:15],w_data_b_out[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_video_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_b_15_s2.AREG=1'b1;
defparam w_gain_b_15_s2.ASIGN_REG=1'b0;
defparam w_gain_b_15_s2.BREG=1'b0;
defparam w_gain_b_15_s2.BSIGN_REG=1'b0;
defparam w_gain_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_b_15_s2.OUT_REG=1'b1;
defparam w_gain_b_15_s2.PIPE_REG=1'b0;
defparam w_gain_b_15_s2.SOA_REG=1'b0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n48_s.ALU_MODE=0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n48_2) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n45_2) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n41_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU w_odd_gain_0_s (
    .SUM(w_odd_gain_0_2),
    .COUT(w_odd_gain_0_3),
    .I0(w_video_r[0]),
    .I1(w_video_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_odd_gain_0_s.ALU_MODE=0;
  ALU w_odd_gain_1_s (
    .SUM(w_odd_gain_1_2),
    .COUT(w_odd_gain_1_3),
    .I0(w_video_r[1]),
    .I1(w_video_g[1]),
    .I3(GND),
    .CIN(w_odd_gain_0_3) 
);
defparam w_odd_gain_1_s.ALU_MODE=0;
  ALU w_odd_gain_2_s (
    .SUM(w_odd_gain_2_2),
    .COUT(w_odd_gain_2_3),
    .I0(w_video_r[2]),
    .I1(w_video_g[2]),
    .I3(GND),
    .CIN(w_odd_gain_1_3) 
);
defparam w_odd_gain_2_s.ALU_MODE=0;
  ALU w_odd_gain_3_s (
    .SUM(w_odd_gain_3_2),
    .COUT(w_odd_gain_3_3),
    .I0(w_video_r[3]),
    .I1(w_video_g[3]),
    .I3(GND),
    .CIN(w_odd_gain_2_3) 
);
defparam w_odd_gain_3_s.ALU_MODE=0;
  ALU w_odd_gain_4_s (
    .SUM(w_odd_gain_4_2),
    .COUT(w_odd_gain_4_3),
    .I0(w_video_r[4]),
    .I1(w_video_g[4]),
    .I3(GND),
    .CIN(w_odd_gain_3_3) 
);
defparam w_odd_gain_4_s.ALU_MODE=0;
  ALU w_odd_gain_5_s (
    .SUM(w_odd_gain_5_2),
    .COUT(w_odd_gain_5_3),
    .I0(w_video_r[5]),
    .I1(w_video_g[5]),
    .I3(GND),
    .CIN(w_odd_gain_4_3) 
);
defparam w_odd_gain_5_s.ALU_MODE=0;
  ALU w_odd_gain_6_s (
    .SUM(w_odd_gain_6_2),
    .COUT(w_odd_gain_6_3),
    .I0(w_video_r[6]),
    .I1(w_video_g[6]),
    .I3(GND),
    .CIN(w_odd_gain_5_3) 
);
defparam w_odd_gain_6_s.ALU_MODE=0;
  ALU w_odd_gain_7_s (
    .SUM(w_odd_gain_7_2),
    .COUT(w_odd_gain_8_6),
    .I0(w_video_r[7]),
    .I1(w_video_g[7]),
    .I3(GND),
    .CIN(w_odd_gain_6_3) 
);
defparam w_odd_gain_7_s.ALU_MODE=0;
  ALU w_odd_gain_0_s0 (
    .SUM(w_odd_gain[0]),
    .COUT(w_odd_gain_0_5),
    .I0(w_odd_gain_0_2),
    .I1(w_video_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_odd_gain_0_s0.ALU_MODE=0;
  ALU w_odd_gain_1_s0 (
    .SUM(w_odd_gain[1]),
    .COUT(w_odd_gain_1_5),
    .I0(w_odd_gain_1_2),
    .I1(w_video_b[1]),
    .I3(GND),
    .CIN(w_odd_gain_0_5) 
);
defparam w_odd_gain_1_s0.ALU_MODE=0;
  ALU w_odd_gain_2_s0 (
    .SUM(w_odd_gain[2]),
    .COUT(w_odd_gain_2_5),
    .I0(w_odd_gain_2_2),
    .I1(w_video_b[2]),
    .I3(GND),
    .CIN(w_odd_gain_1_5) 
);
defparam w_odd_gain_2_s0.ALU_MODE=0;
  ALU w_odd_gain_3_s0 (
    .SUM(w_odd_gain[3]),
    .COUT(w_odd_gain_3_5),
    .I0(w_odd_gain_3_2),
    .I1(w_video_b[3]),
    .I3(GND),
    .CIN(w_odd_gain_2_5) 
);
defparam w_odd_gain_3_s0.ALU_MODE=0;
  ALU w_odd_gain_4_s0 (
    .SUM(w_odd_gain[4]),
    .COUT(w_odd_gain_4_5),
    .I0(w_odd_gain_4_2),
    .I1(w_video_b[4]),
    .I3(GND),
    .CIN(w_odd_gain_3_5) 
);
defparam w_odd_gain_4_s0.ALU_MODE=0;
  ALU w_odd_gain_5_s0 (
    .SUM(w_odd_gain[5]),
    .COUT(w_odd_gain_5_5),
    .I0(w_odd_gain_5_2),
    .I1(w_video_b[5]),
    .I3(GND),
    .CIN(w_odd_gain_4_5) 
);
defparam w_odd_gain_5_s0.ALU_MODE=0;
  ALU w_odd_gain_6_s0 (
    .SUM(w_odd_gain[6]),
    .COUT(w_odd_gain_6_5),
    .I0(w_odd_gain_6_2),
    .I1(w_video_b[6]),
    .I3(GND),
    .CIN(w_odd_gain_5_5) 
);
defparam w_odd_gain_6_s0.ALU_MODE=0;
  ALU w_odd_gain_7_s0 (
    .SUM(w_odd_gain[7]),
    .COUT(w_odd_gain_7_5),
    .I0(w_odd_gain_7_2),
    .I1(w_video_b[7]),
    .I3(GND),
    .CIN(w_odd_gain_6_5) 
);
defparam w_odd_gain_7_s0.ALU_MODE=0;
  ALU w_odd_gain_8_s0 (
    .SUM(w_odd_gain[8]),
    .COUT(w_odd_gain[9]),
    .I0(w_odd_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_odd_gain_7_5) 
);
defparam w_odd_gain_8_s0.ALU_MODE=0;
  ALU w_normalized_numerator_8_s (
    .SUM(w_normalized_numerator[8]),
    .COUT(w_normalized_numerator_8_5),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_normalized_numerator_8_s.ALU_MODE=0;
  ALU w_normalized_numerator_9_s (
    .SUM(w_normalized_numerator[9]),
    .COUT(w_normalized_numerator_9_5),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[4]),
    .I3(GND),
    .CIN(w_normalized_numerator_8_5) 
);
defparam w_normalized_numerator_9_s.ALU_MODE=0;
  ALU w_normalized_numerator_10_s (
    .SUM(w_normalized_numerator[10]),
    .COUT(w_normalized_numerator_10_5),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[5]),
    .I3(GND),
    .CIN(w_normalized_numerator_9_5) 
);
defparam w_normalized_numerator_10_s.ALU_MODE=0;
  ALU w_normalized_numerator_11_s (
    .SUM(w_normalized_numerator[11]),
    .COUT(w_normalized_numerator_11_5),
    .I0(GND),
    .I1(ff_numerator[6]),
    .I3(GND),
    .CIN(w_normalized_numerator_10_5) 
);
defparam w_normalized_numerator_11_s.ALU_MODE=0;
  ALU w_normalized_numerator_12_s (
    .SUM(w_normalized_numerator[12]),
    .COUT(w_normalized_numerator[13]),
    .I0(GND),
    .I1(ff_numerator[7]),
    .I3(GND),
    .CIN(w_normalized_numerator_11_5) 
);
defparam w_normalized_numerator_12_s.ALU_MODE=0;
  INV w_gain2_7_s3 (
    .O(w_gain2_7_7),
    .I(w_vdp_vcounter[0]) 
);
  INV ff_hold0_s3 (
    .O(ff_hold0_7),
    .I(ff_active) 
);
  INV ff_tap0_r_5_s3 (
    .O(ff_tap0_r_5_7),
    .I(ff_hold4) 
);
  INV w_sub_numerator_3_s6 (
    .O(w_sub_numerator_3_12),
    .I(ff_numerator[3]) 
);
  INV ff_coeff1_0_s14 (
    .O(ff_coeff1_0_26),
    .I(ff_coeff1_0_5) 
);
  INV n49_s2 (
    .O(n49_6),
    .I(ff_x_position_r[0]) 
);
  video_double_buffer u_double_buffer (
    .w_we_buf(w_we_buf),
    .w_video_clk(w_video_clk),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .ff_active(ff_active),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .n93_6(n93_6),
    .w_pixel_r(w_pixel_r[5:0]),
    .w_pixel_g(w_pixel_g[5:0]),
    .w_pixel_b(w_pixel_b[5:0])
);
  video_out_bilinear u_bilinear_r (
    .w_video_clk(w_video_clk),
    .ff_tap1_r(ff_tap1_r[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_r(ff_tap0_r[5:0]),
    .w_video_r(w_video_r[7:0])
);
  video_out_bilinear_0 u_bilinear_g (
    .w_video_clk(w_video_clk),
    .ff_tap1_g(ff_tap1_g[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_g(ff_tap0_g[5:0]),
    .w_video_g(w_video_g[7:0])
);
  video_out_bilinear_1 u_bilinear_b (
    .w_video_clk(w_video_clk),
    .ff_tap1_b(ff_tap1_b[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_b(ff_tap0_b[5:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_hmag */
module video_out (
  w_video_clk,
  n36_6,
  slot_reset_n_d,
  p_vdp_r_5_4,
  w_vdp_enable,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_video_hs,
  w_video_de,
  w_video_vs,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_video_clk;
input n36_6;
input slot_reset_n_d;
input p_vdp_r_5_4;
input w_vdp_enable;
input [10:1] w_vdp_hcounter;
input [1:0] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
output w_video_hs;
output w_video_de;
output w_video_vs;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_h_back_porch_end;
wire w_h_line_end;
wire w_v_back_porch_end;
wire n723_3;
wire n274_4;
wire ff_h_sync_6;
wire ff_v_active_6;
wire n138_7;
wire n137_7;
wire n136_7;
wire n135_7;
wire n134_7;
wire n133_7;
wire n132_7;
wire n131_7;
wire n130_7;
wire w_h_back_porch_end_10;
wire w_h_back_porch_end_11;
wire w_h_line_end_11;
wire w_h_line_end_12;
wire w_v_back_porch_end_5;
wire n274_5;
wire n274_6;
wire ff_h_sync_7;
wire ff_v_sync_6;
wire n137_8;
wire n136_8;
wire n135_8;
wire n132_8;
wire n130_8;
wire n130_9;
wire w_h_back_porch_end_12;
wire w_v_back_porch_end_6;
wire ff_h_sync_8;
wire ff_v_sync_7;
wire ff_v_sync_8;
wire w_v_back_porch_end_7;
wire n107_9;
wire n203_14;
wire ff_h_active;
wire ff_v_active;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_0_COUT;
wire n139_9;
wire n71_6;
wire [10:0] ff_h_cnt;
wire [9:0] ff_v_cnt;
wire [7:0] w_data_r_out;
wire [7:0] w_data_g_out;
wire [7:0] w_data_b_out;
wire VCC;
wire GND;
  LUT4 w_h_back_porch_end_s6 (
    .F(w_h_back_porch_end),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]),
    .I2(w_h_back_porch_end_10),
    .I3(w_h_back_porch_end_11) 
);
defparam w_h_back_porch_end_s6.INIT=16'h4000;
  LUT4 w_h_line_end_s7 (
    .F(w_h_line_end),
    .I0(ff_h_cnt[5]),
    .I1(w_h_line_end_11),
    .I2(w_h_back_porch_end_11),
    .I3(w_h_line_end_12) 
);
defparam w_h_line_end_s7.INIT=16'h4000;
  LUT3 w_v_back_porch_end_s1 (
    .F(w_v_back_porch_end),
    .I0(ff_v_cnt[9]),
    .I1(ff_v_cnt[5]),
    .I2(w_v_back_porch_end_5) 
);
defparam w_v_back_porch_end_s1.INIT=8'h40;
  LUT2 n263_s1 (
    .F(n723_3),
    .I0(w_h_line_end),
    .I1(slot_reset_n_d) 
);
defparam n263_s1.INIT=4'hB;
  LUT4 n274_s1 (
    .F(n274_4),
    .I0(n274_5),
    .I1(w_h_back_porch_end_11),
    .I2(n274_6),
    .I3(slot_reset_n_d) 
);
defparam n274_s1.INIT=16'h80FF;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT4 ff_h_sync_s3 (
    .F(ff_h_sync_6),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_sync_7),
    .I3(w_h_line_end) 
);
defparam ff_h_sync_s3.INIT=16'hFF80;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[9]),
    .I2(w_h_line_end),
    .I3(w_v_back_porch_end_5) 
);
defparam ff_v_active_s2.INIT=16'h6000;
  LUT2 n138_s2 (
    .F(n138_7),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n138_s2.INIT=4'h6;
  LUT4 n137_s2 (
    .F(n137_7),
    .I0(n137_8),
    .I1(ff_v_cnt[0]),
    .I2(ff_v_cnt[1]),
    .I3(ff_v_cnt[2]) 
);
defparam n137_s2.INIT=16'h3F40;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(n137_8),
    .I1(n136_8),
    .I2(ff_v_cnt[2]),
    .I3(ff_v_cnt[3]) 
);
defparam n136_s2.INIT=16'h37C0;
  LUT2 n135_s2 (
    .F(n135_7),
    .I0(ff_v_cnt[4]),
    .I1(n135_8) 
);
defparam n135_s2.INIT=4'h6;
  LUT3 n134_s2 (
    .F(n134_7),
    .I0(ff_v_cnt[4]),
    .I1(n135_8),
    .I2(ff_v_cnt[5]) 
);
defparam n134_s2.INIT=8'h78;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[5]),
    .I2(n135_8),
    .I3(ff_v_cnt[6]) 
);
defparam n133_s2.INIT=16'h7F80;
  LUT2 n132_s2 (
    .F(n132_7),
    .I0(ff_v_cnt[7]),
    .I1(n132_8) 
);
defparam n132_s2.INIT=4'h6;
  LUT3 n131_s2 (
    .F(n131_7),
    .I0(ff_v_cnt[7]),
    .I1(n132_8),
    .I2(ff_v_cnt[8]) 
);
defparam n131_s2.INIT=8'h78;
  LUT3 n130_s2 (
    .F(n130_7),
    .I0(n130_8),
    .I1(n130_9),
    .I2(ff_v_cnt[9]) 
);
defparam n130_s2.INIT=8'h14;
  LUT3 w_h_back_porch_end_s7 (
    .F(w_h_back_porch_end_10),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(w_h_back_porch_end_12) 
);
defparam w_h_back_porch_end_s7.INIT=8'h80;
  LUT3 w_h_back_porch_end_s8 (
    .F(w_h_back_porch_end_11),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[4]) 
);
defparam w_h_back_porch_end_s8.INIT=8'h40;
  LUT3 w_h_line_end_s8 (
    .F(w_h_line_end_11),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[8]) 
);
defparam w_h_line_end_s8.INIT=8'h40;
  LUT4 w_h_line_end_s9 (
    .F(w_h_line_end_12),
    .I0(ff_h_cnt[9]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[0]),
    .I3(ff_h_cnt[10]) 
);
defparam w_h_line_end_s9.INIT=16'h4000;
  LUT4 w_v_back_porch_end_s2 (
    .F(w_v_back_porch_end_5),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[2]),
    .I3(w_v_back_porch_end_6) 
);
defparam w_v_back_porch_end_s2.INIT=16'h0100;
  LUT4 n274_s2 (
    .F(n274_5),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[6]),
    .I3(ff_h_cnt[1]) 
);
defparam n274_s2.INIT=16'h0100;
  LUT4 n274_s3 (
    .F(n274_6),
    .I0(ff_h_cnt[8]),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[7]),
    .I3(ff_h_cnt[10]) 
);
defparam n274_s3.INIT=16'h1000;
  LUT3 ff_h_sync_s4 (
    .F(ff_h_sync_7),
    .I0(ff_h_cnt[2]),
    .I1(w_h_back_porch_end_12),
    .I2(ff_h_sync_8) 
);
defparam ff_h_sync_s4.INIT=8'h40;
  LUT4 ff_v_sync_s3 (
    .F(ff_v_sync_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_sync_7),
    .I2(ff_v_sync_8),
    .I3(ff_v_cnt[0]) 
);
defparam ff_v_sync_s3.INIT=16'h1000;
  LUT3 n137_s3 (
    .F(n137_8),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[9]),
    .I2(w_v_back_porch_end_6) 
);
defparam n137_s3.INIT=8'h40;
  LUT2 n136_s3 (
    .F(n136_8),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n136_s3.INIT=4'h8;
  LUT4 n135_s3 (
    .F(n135_8),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[2]),
    .I3(ff_v_cnt[3]) 
);
defparam n135_s3.INIT=16'h8000;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[5]),
    .I2(ff_v_cnt[6]),
    .I3(n135_8) 
);
defparam n132_s3.INIT=16'h8000;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[0]),
    .I3(n137_8) 
);
defparam n130_s3.INIT=16'h4000;
  LUT3 n130_s4 (
    .F(n130_9),
    .I0(ff_v_cnt[7]),
    .I1(ff_v_cnt[8]),
    .I2(n132_8) 
);
defparam n130_s4.INIT=8'h80;
  LUT4 w_h_back_porch_end_s9 (
    .F(w_h_back_porch_end_12),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[10]),
    .I3(ff_h_cnt[8]) 
);
defparam w_h_back_porch_end_s9.INIT=16'h0100;
  LUT4 w_v_back_porch_end_s3 (
    .F(w_v_back_porch_end_6),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[6]),
    .I2(w_v_back_porch_end_7),
    .I3(ff_v_cnt[3]) 
);
defparam w_v_back_porch_end_s3.INIT=16'h1000;
  LUT4 ff_h_sync_s5 (
    .F(ff_h_sync_8),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[3]),
    .I3(ff_h_cnt[4]) 
);
defparam ff_h_sync_s5.INIT=16'h1000;
  LUT4 ff_v_sync_s4 (
    .F(ff_v_sync_7),
    .I0(ff_v_cnt[1]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[3]),
    .I3(ff_v_cnt[2]) 
);
defparam ff_v_sync_s4.INIT=16'hEFF7;
  LUT4 ff_v_sync_s5 (
    .F(ff_v_sync_8),
    .I0(ff_v_cnt[6]),
    .I1(ff_v_cnt[7]),
    .I2(ff_v_cnt[8]),
    .I3(ff_v_cnt[9]) 
);
defparam ff_v_sync_s5.INIT=16'h0001;
  LUT2 w_v_back_porch_end_s4 (
    .F(w_v_back_porch_end_7),
    .I0(ff_v_cnt[7]),
    .I1(ff_v_cnt[8]) 
);
defparam w_v_back_porch_end_s4.INIT=4'h1;
  LUT4 n107_s3 (
    .F(n107_9),
    .I0(ff_h_cnt[5]),
    .I1(w_h_line_end_11),
    .I2(w_h_back_porch_end_11),
    .I3(w_h_line_end_12) 
);
defparam n107_s3.INIT=16'hBFFF;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(w_data_r_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(w_data_r_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(w_data_r_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(w_data_r_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(w_data_r_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(w_data_r_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(w_data_r_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(w_data_r_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(w_data_g_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(w_data_g_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(w_data_g_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(w_data_g_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(w_data_g_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(w_data_g_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(w_data_g_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(w_data_g_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(w_data_b_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(w_data_b_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(w_data_b_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(w_data_b_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(w_data_b_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(w_data_b_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(w_data_b_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(w_data_b_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n203_s6 (
    .F(n203_14),
    .I0(w_video_vs),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_sync_6),
    .I3(w_h_line_end) 
);
defparam n203_s6.INIT=16'hCAAA;
  DFFR ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n62_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n63_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_7_s0 (
    .Q(ff_h_cnt[7]),
    .D(n64_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n65_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_5_s0 (
    .Q(ff_h_cnt[5]),
    .D(n66_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n67_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_3_s0 (
    .Q(ff_h_cnt[3]),
    .D(n68_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_2_s0 (
    .Q(ff_h_cnt[2]),
    .D(n69_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_1_s0 (
    .Q(ff_h_cnt[1]),
    .D(n70_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_0_s0 (
    .Q(ff_h_cnt[0]),
    .D(n71_6),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_h_back_porch_end),
    .RESET(n274_4) 
);
  DFFRE ff_v_cnt_9_s0 (
    .Q(ff_v_cnt[9]),
    .D(n130_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_8_s0 (
    .Q(ff_v_cnt[8]),
    .D(n131_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_7_s0 (
    .Q(ff_v_cnt[7]),
    .D(n132_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_6_s0 (
    .Q(ff_v_cnt[6]),
    .D(n133_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_5_s0 (
    .Q(ff_v_cnt[5]),
    .D(n134_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_4_s0 (
    .Q(ff_v_cnt[4]),
    .D(n135_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_3_s0 (
    .Q(ff_v_cnt[3]),
    .D(n136_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_2_s0 (
    .Q(ff_v_cnt[2]),
    .D(n137_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_1_s0 (
    .Q(ff_v_cnt[1]),
    .D(n138_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_0_s0 (
    .Q(ff_v_cnt[0]),
    .D(n139_9),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(w_v_back_porch_end),
    .CLK(w_video_clk),
    .CE(ff_v_active_6),
    .RESET(n36_6) 
);
  DFFR ff_h_cnt_10_s0 (
    .Q(ff_h_cnt[10]),
    .D(n61_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFSE ff_h_sync_s1 (
    .Q(w_video_hs),
    .D(n107_9),
    .CLK(w_video_clk),
    .CE(ff_h_sync_6),
    .SET(n36_6) 
);
defparam ff_h_sync_s1.INIT=1'b1;
  DFFR ff_v_sync_s6 (
    .Q(w_video_vs),
    .D(n203_14),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_v_sync_s6.INIT=1'b0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_h_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_h_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_h_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_h_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_h_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_h_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_h_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_h_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_0_COUT),
    .I0(ff_h_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  INV n139_s4 (
    .O(n139_9),
    .I(ff_v_cnt[0]) 
);
  INV n71_s2 (
    .O(n71_6),
    .I(ff_h_cnt[0]) 
);
  video_out_hmag u_hmag (
    .w_video_clk(w_video_clk),
    .n723_3(n723_3),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_back_porch_end_10(w_h_back_porch_end_10),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_vdp_enable(w_vdp_enable),
    .ff_h_cnt(ff_h_cnt[4:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_data_r_out(w_data_r_out[7:0]),
    .w_data_g_out(w_data_g_out[7:0]),
    .w_data_b_out(w_data_b_out[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
WDTJkEje99awyyvdnyxoBk1cQN1xoVCuc6WIzchTjCqYCHasabqMvCy9wruGZuroWS8PkCefBux0
LUe3FxUJ4F4nF1R88U5HGaYynLjETeReSVDVwGEGOCYyCVAZY+3QWMa8BqNd4JNmPjVhxs9qT8qj
5AVCsbaaztpdlje8xsnP/X7KOnFEUZi5t1DI1U/3AtlyWOdJ0PSuTUgzpmPQqSGHCfZYM01sMZ3D
dLXw1SUtNr1Wrrwvm0klFiqkdXrfca0T1mUql9ij+CWa64ycciM3r7TiF4s8/qFPcnYpiuqd//HH
oCnrlXbqa04FZeku2umgvtXHyovrhBgFDhBwog==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59648)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
oCIqWiI0b13j0Dlh8KQQIJUUPqrRmkeQ6VBZ7/7jLKZKhzt1ZiMVuDO6xfHaVMtwxTfdAZEnMvhM
8u7Eue+34AolE+2tTdK5YEJeknZKE6ruDUYP0zPggDMIsbq7ggYu1PTRNrqoapg4tkgJECXznJjj
gtVntMP61Ux13zYOcIDchGJJNb0yi2CurNtTcUaM1JmT3QXUO//R1r4SwKllq6t+qoog+EgGBApl
wA3sm5bUColDY/xoeJsZgvcJt+yNYa0X+exdDEwpVgHKzXQ/bDoYDvneF0ltjjY7ZOpYrqStkn9u
4Ktt7eBJ7Gx02/prBvTC1WYE4Z8ixUPwNIRDOGXlbk6n7A60bos0sJvtmeERzi3/kXESJxlJHiwP
C/JLbqG3QKBHysAjMkXI+vP5+xYXxcAJpn5zMkwliYZn4qMBG6rTL4miO9OY/jeDYZwlVjMPSQEH
ZomUBrBclI+ukpvr0FRbkEHTaj7sVxtkzf8zv1uI9579cGx7eoltDi68mgxv2L0P2klGWbQA3weL
5z0RdxEO8MfhzfgFbO7OxAlqSb1wOVv045EjYkKHNct/vrIzBZvvGcyRFI4Y7cpDyO3zlvjx1t7C
OSllIP/En031OwTD0sWAi0KGgKCwWoSgPAyF84qgmb2jucwxSatMtcqxWbjMbiuV+FN5vUdnSXM/
GqyW1Uj8R/u6oQyP7YONp99MZoJxc1PNwy5NG1HPZNzb1fbMkDQgVe81iOw0Vyh+6Xgs/BjdhD6g
3mQOJrgj8prNvcMTwt/TE1SXwWiRFPX/GGBTqs0fJPSKBpeZvrouhSVfW7vMQGJaFCD6T8Kh3hFX
iJKCDPsVonGvW2haIAZT8eil/bftCkY4GJY22b+EnoxuOclmIAO3lcJl6MUnLXtZReAku0l8LZLK
vGtK3EppIJ39jMOXFOx6e0SdA4JkK7315a5BEfz8f/XNOhbg7yvz2GXFumr1wrZLzyxtmQDShow8
DqvCXqlkB/8a7pmG/6Op1JE+5Nh4OLFxUVhhllbzAM2kf654rz1ciU0dL2zUctHxAwSlREGnS6+X
L/cHltY+bf0A2XcyYV3abqUCTjfNvgJp+7KJxNvxpS6Sxu+7xK+y+xiufOX50Do8iaEsRpctkxGK
UJK6DyC2urSy7c9OYsRA94SilgWJZJkzvGy8/BO+Ny0/+iqQh/GcU02EN5qCofjDyrSLniCHDRyy
KiFyaM7dtjTPJuqPEXklk31/iGawhzVqcOmqIrcO+hReuh9t9jeREfCo28crdVKooI0VK94UGDEl
G9NkTwrQYlFMCyIMwCwtZZdkvuvbNVhX2EdMhrAvn4qf627+KQFTFZ8JYv9k8SukRNwv6tW6XJvP
MO4ZT//n5lud2FAbd/dY600OsUrPSpm280KZCNF0L3dwqNnlKrB/rHBNqsM+hWNXL9rS2RZg8Myr
JVcbVxAI4N7xipmskFvK4rhESHcZMvaUG0WTsrL4r+jPYCHd6r8jgIatgkLuoJ9jEZv9JXcPwCZr
k871NFwO+apvB1n9I4bRsMZVK+CP9ENat+Un7XqsV7UF9Tak4LZJ7Ahih5LHtu7Fk4HnvjU/4p5D
HwvgvbXwIL3YdwSZFFXb+QQB5R/WA1dSnfnPRQg7KXlesXzhIaMK++KsvBqv5QKVFP6Q7pDVD7E3
E5WXp/AWneSlKspYKHYr0e7WkhoHg+uvbi8liUeSOnHodXoaNyc0vDvYjgRLiX5xCqgG5rPYOC9L
SDqBJzSubJZ7Z3aylzPxslDShNVDYUp7ppRSW9Q2AjTeTXTURfp3Kwe7c2POhpjDw1eXtKORxdQj
6drTWrfei4jjDETUum1FyyfozEYZy37eJB0ldHDnuzaksz4dCVC/Kug0AkeMrtQ61ktsaUDboHtt
ZYwakZRbkzDDLDflVY+BSnunYAILfnwDvCBOUAVd/+9SQemYym3gacvtm9I33SRRKc2Iji2SXYvj
WUmBW6E095t1Pijuo51tsLO9Q1mxE9pO577eh86NkKGEWQKcK3Nn7EmU8GkZcTAfJPsSsb6YSF1u
25awUrO/TBRPGKYimOQikeC1CY4Sua2dBR8Jsrr5OwvFTFvSnMQwXFNXAGADw5KKxz0SZUnq5W3R
XZoOAgpixc7DXIEUR2VL3ZPDnDQrZ/gj1+XXuneVLm7AgSwtxNJEF+mWrNNcv0Zimmil8g9rA06x
bNCzHaYntpBS0nEg2M0CEFgRET3zx7jULQG6+tbLrjAm0SzpQv+wPu9pe7WSvVKFOSO/1WPL/Yge
IVieKTKWtnno3U8kXMwwCVPRsAHGMXREo9feq/8FV0MQL7YYA5E1MrBfKrEDe2wtPyywW6vxJ1Us
o6rPvzpMb7zBP/ibGXSMuT4q9KP/ovJUJp3JcfivEC3PP04ulJUZDDyhNLUq90MCISJclfNTWeGK
uKu4gUUpIZje683/ZkdhS+Soo7QJKzkadq9FJA1tqI5NlYNJtT8YrI1wmBwqXfoNN8/WN01n0wuh
7K+iYDZndz11sF57ntySfoN9bqDvgZ4b8+zK8lP5rLENddfhr1GYOo4ChwqHYGzJQNWzi6a+RzqV
KcUo4dtLPz3855/oD5eeKSVi6UDUfOLg5HSaXPPqIkNiSZXkfhBV4c+EL1yz2r5XziclULq47AAR
NkGFjtGxU7c5RpA3UPPvOMif2lotE6PqjnzXomURrbENH+mu6v330g86/u9mnUiDCsY1NGGCdG+8
+0sXQmAmhU/kUXRIjcHi8H+FzRz4tf3q3pSa+6dSVSzu65Eq8GZNDyYPYLEc1k/X0WC8crcIJWox
Jg8K6iw6xirXt4Hxe0pDWlRuTHqpZlPF0VPjDxJSqOzVCfdDDslf/eYxt18BGyKqcGy0EP1VzhnW
q+8iWxI+6wgtyOaXF+1iYNXGQqfwpZTvrdelPYtwf7vJGk4lUWBgZJIiSRB6BQCoH8JkHUM6WmJr
T9gEH6D1da+OCIgE26yT7ApqcNLhbE72XAqFGUtdIcSAH3D8rB+EiDW3VYi4qplaQQ08MU7K7ftZ
dOZiTWCMKXt3eoC0bxJ5MKuk7qvLnYPrlSKT//flS9WUWqT5IcKV9EqAq7N6mrAf5ME02W5nSnW1
HE85DmtqP8ud0NHXhF5mK6aNtTysS1ZeKi3khCHTRgNEJCArZHUoapJmuCfp5/qBupWzgdvEQawl
uR6H3WUlxykbzbBSzCdaTQxKEkVpwKE+44svGG/fbmYvXuikU4m4cRK40DSJnhY48nN+lyNByBCS
Wf+/iX35K/l8RpT5MPBjKWlHGibGvqoe0Q2mhH0aU8MJdc8okrxPu4Gctk9W/YHhI0mYNfFU9Ygl
iU6dGDPEJr1Dm9AWEjyRy7KX+ByyB4/GqoP1WObpAQLNxAS/GGpogzfE/qhvTRr+ggY5cNoD6NvC
4qnF1Y3uSNGpuzFTSQS03rTvJhjLPxpDeym4Tjy5Edf4WGP4VA1jvERWOgrFnZtqPircaupU6IBT
1CF/IKcL1M1e7nnctBCXWryiUrdxHzTV5zyhsUilYNuO53f/EepBcV10tzp9Ra5fnQImPsjFMM5W
pGwGfgwQCKPzCib5v2S75p0RAp7vFZxGqL0x+xCGl8IRghUBfzbfwKUnkRtcdoQksCogl77sJGf5
RcylyesoMx796jkMKlx7JrcPwLDBjTEuDvos2+x8XBmQVGeiaCP9hg9idWR6aZigV9LGJcofwndM
PrxEeJgRItxeY1hRhv0ZEDv2ywwXQu2pqF5XIkKXv2XIlc5CYxW1nxylIiWbYhxKsIIjiFbM+FC5
mvXZDzxo4tD8Ht/r/evSFA3Vc8qK9BNMRFvU4gLVefKsihBH4+N/b1RC2xGM7A/enxRapcJ1zTV3
Xcm1D5BjXOfxfd9nwFHS4GrjZzxqrpvIMm06x+9PMMeyU17b/zjkXPFwp1WQH6vrxfDVpNLj96NU
T4hCnUSSP4Tqyv3rnkF0jrDz8pEVFY0LCkxvVttg4CJQ6raV0nssT02L1D9ndmybI7bNPd3Hr9gr
9tVPM04T0NlnAYJeY1xoRVHwp/ZqrRbi76dzJCmnEvysWdmB+2ldzeQpfljzWHXeZ9oMkpZ5bQDH
gNPp5ONTPt0qt5qOfBOm1bhhEqG1bcYxgj8ptJCLI7nrIPouyFEt4j/7LfkfpX8SUsAukWDkTsj8
kRzDbR0lqfrxAssAbfVEVJ/Uik+zLDRPo9Fqpsgj7dDJ3wdfGXsZfVIsGRdCPOSx+VSq98uFTtOL
SjDEN9l5tBQYGit6f8eUvX9SEpQWoBku/nL2RW2dxIfR8pC6F50eB142ATIIwZ44VS7Ky8omoVie
WbleCF+4TM7pylL9mR/S0syOaElCqJ/StoIKauDOHFQHI7Z4ESVQePiAXkvW1HIcr8eJcmarArUL
ccH/uvR76aJAXBZNZkJxUr/IoHBLS8gJm6cVt+6ypVUKWEGurUGmPpNkwACaB5dLAOSV2XbOUAJB
QTdViwjD+w+6Awp4/AGxzDXEKAwxHUotsgz2ZDTACIfK0h7dX7Zzv6kgcT4vC2z2xAjP42AZat0q
ofSoGGCusJa4bYfVLQkHIexb6XBzWKkYvKOF2Ng9uqU2jJ1lHD+gKPLzHOf79TuAsPKf+O/A1gaL
dNuUai6sdMarr+IVwfLuJsWyIMjsMv2vRQF3VO8G9AJrWWSDHGpwDmxd5ZclIp6ZA7rVtxlV7kDN
hWZHcqOSOCR4keISmX3lRRtqXMOFyVySwuqidphTAGS40K5K8Py+wZ7yoBWLuQgLhoi+0ns5jhWM
eQmO1Bj+/oCfopTIyDVdv/tMP+THQg3xl/SQTU3USsrvmCt99/0vgNA4I/TwW2WSqeBrxlCHYEDN
vFsKSzWYaXSnNW8ClSDPbnUgT1Igj4FZ9p7eMhD9G1NAhBzXSC3xPbQsLEGMKsHqBTP/Pupg28ce
WuGMCqC7ebpzJkESM9uEJG+AeN98xGqUyO7fQVmQPecxD1uJTGi6Dk70b5jnm9GM3OPWE+F3n0NJ
ziRYMsroW3lwl6vyvlC2ArejVGc1yye02TvFs5w9aAdiCpM3ugRKsjzKYTcw1hdq7fCVofafmRvl
EXAug14X22ChmDFOa8AFiW/wxB1OouAERlbBOGKGjAqgRADsYkxdAonZSFWCkY/aLOwWHJRXTBxS
YJ1mnKlF35WpV8/DfV6Gqo/6jiDBV8XF80GC4Vlff823hN3SJwq1Em2RKpRpgtJeuYg+6fxTUeHu
M2cmzNjxi8/RXsOHydnGil2/mQ43RfUSNyrGwerb9l2TKkO2RZQOC1OtMlJ4KN88wuzLpvdWAIsu
vhSKeLp4A8YDfEI96zzqlYN03tTbBDlRPAizpGo6qi7LfeGo/EsZMug9KCeX5Kelg0wKDpwk22bb
iv4hufJnkkJmwmuNXKdhkjXnuBFkUWuUF6zDU7JczxzxaTG14nPqD95WZC/0npzEWFiZmpFwHPUX
2+bbaAFGTtkp61sm7q+OzoqDFup6y/zMm999JmOXQopMhE5AwA6Bcq0LYmhuQWptedOuxqj7Jc6q
mqnl/N1jecO093mGrmuP42qAH7Axfk1Y+Wle3V05nKsETE+gbRlvDX5eaBuwNgx2LVb9ITGeZlpi
WAP3PDt3VroPRT2C/euo3500TJQzlnfu0bNpCGIHTvfYBMfT64b3uWgAug2GTf7QlgqbPU/y8Mfa
EuicA35lqECHz84mzVWuSYyUgsmBjWjdRD2sOYX3bV71bmXndKSkDYB+eUM6NtKtOElIDtmCvr6c
431yE3z/uGdtecGzT3drQR3DcVmvNHY1ZDzOE9Lk/xWMS1/ATmIAEryeZZ2Fh/5doaF2jcMePLBv
tNCuEVW2iCLivsepPcZ7O7W2hwKi/I73D7PlrzzxeA8h7UI88gupWtSb0MPcKCqyhv9Ucg9jQVTm
CalJMrOZ6DIm69A6308k31vgzKA8WnUwID+hUH5jxetnH40RVsRsE0eOZmZe/6UdJZA4+H4xZOp+
GEhSdHUG1Fa418hwz1RqOCZdwM4sNRB4uxtf/UuViq8oyRdHtWoJ1INGuICDCTDgmYGeIUrTU2pO
07apquVIKoWd1rVjp6zb265puZYntL9XFC3a+0pmPForJvjx5SC8JX+Lg5ZE69yJ8pYEJTcLp2qC
C1WMc97JFEq60WJwfF1m6Ok4Q0E4wpZHNaISOv2tP6jTu50wcPNMRPaoPwP3qxnxLncGD4zZuAfa
FHkMVQ6CxnTpr1T4m3FTJH5rRx+ED1RjhScliXMSjqfmDaWwc6kNreZu/wwxjU/KNPYJ9gKzmMhX
DiIZr/zVR+RTf5m5haOxDC+njAIwBvn0L4G6aW8tmLL4cE3gkvE3u2+FqoQVQ99iL3dQUNJd9Ynh
30UcmPUqdwtXdHz+b/sSbPp+ipbHy6IZK2v/NT6rh0r6lATpdZeMjdC/TZdYC0Kf/n/M5wDMCO+O
nGlPPm4XfQGdwBm0cu4mQyitzFrLdiN+S3t1f2YLY9d4N7mIxptEcFAhia+gKuDnokYiwcFHzB72
8L3mIvfQ66xYU9B2po9Ux5pAVAD/Aa5mh/bDL2/Etn/WVf3J0V3vBBUPOwoK8WaJY10TcaRHu8A2
BDpAb1kSLe+ykIRT/486IU4A0L7jHh7RkcFcNKncDgig0mDqKRRX/YW0P5ALCex2YwQpmPFkH4nn
HfnFibhaYoAcrEDRENCm43R9R8i8kuLOrRCb9mf87MeUxoIGw899cGh0kRSX1xfUIe8YVYbG2BsU
cbzEoQrCGOQ22IrmfzMZR8TljWL0Gf136e3ITcuQViBAvscmQH7pR7myjpSWVLEt60mMfRwYOU5e
QzU0r8cPnTuv6s54PEvxHCxNzuy7svFsiArcslvNqmtH3w4z3Y3lsbB6d40slMDN8DcUWQQivlAO
vt6YgAQwRpNkiDsIG2jSnpW1/subcp1jotGEZGpv5z3YmeBOmZ9QIy1+6bjxAF6kWTRvBcgYEvc/
x1a1I5KMQkTW5eEsK+efMRaU5d9bKgjDOGW6pjzI9xh03PvHMMJkqROi2//m7EyiptJgUsSCurAJ
B19GE9sxZhSuu7mdBUpGa4zLSXANa3ibLSkp0QO4tnISR8bTmToshVRceXqcDVOCggLWa2vuDKWx
LRvt2WY/nNz9X6s0hI6QSai0gIzcWy6Fgpg+s1ZGsvrgDUATzQJpX1bXPr9+R3ts9uXDQMF9Rpre
iBIaVagudha4QWuAJQ28HTUu0PTeRsWlYgzjKgmWzDlXEgjFSY0QoaAYJw5asO9ZfTVJKNtJAoNY
euAhKM0vAVXc0HHOIGdSeES5Gd/EtU6Vpgf45iqzyNjDOfTqE3kylxxPlykVNqhv8+OxTjXOiy7n
nH/KL3O2H2DZG7veUnwLItaloZ8WF91jFlj2RTxydkI0NzAdnGYxw/ZjDJwWajgBhFJZjd+dgRUU
ZkYUntPz80eyDzpai8aBuGDHoXuFWWMhN+55laTN82WYHEKWzNdIWdsOSVIfkP3c5zKTcHnZ7Nrc
fVYDx0gCqNfnVm0pewz0IqCio33gbrGayI3Vxz394kIVzmNcS/sky7fOxE45NBV61maWMn8TnTgg
zw/EDamGK1Bz6Gx4OfVah+Rse8frjALv4w68pjGBHNno/ysC6xUvR/Mf1MC3p7pcxGW4rDTK5w3c
MsQlvJ0K9j3Se3fZVX3ueR6vOolUgIlta8wUzhqctN24oMuD3YV+lq6Dj20qnPtAvx3lL6Sr5KHZ
ylPtqHX36CTRF7cyAZr5EgQlswg7SUUgS8qyjCPb+rrS0xJWA/KGM00gAIVvoBjY3sCBStApH4IG
HSZMZ+bA1CV3DrS8UePBG1zpBp0c6BsJavRCcs/OPLSsqcCbLl7Ml/wA4Fr1ueba6KpBhx+nfh+v
1gYf0Ylev01e3KEcvIomIOZObjTZ13YTBdKGOl4okFcqKubceRqbB2yIjloWQD7LbohvUrhPLa1F
yu4EXC4j0Kt4jV2jDdRTTG+GV1jWYF376B5Fnf4iyqJ+lP7K13ovUljeT/dX17WY6e9FMrfZyCfL
5h2oTbjaM/IyxW+prs2QgK8tXObwkzTIBd2P0WL+5QV2soQKdgcBN6CxZyNO8IMSpyv4uFe3eEgk
KocnCnbJ2pPzxMzFnWB4fX5Ey+A06TU2Eag6h6XwrYVYVH9h+Q9yuG1a06uzN4WUKgHoDU0HiwWW
6JhR8J/v2cjp3dgBBRQhmOKcUhsDvKEbkN6VPrWXk3rkO4a97JKsYU7P3rx2rxEeVMuhhdKIJO17
X9P2numQ67GkdASPpEE99KRb5tfZtqSYx9gWxsxJrqq7AF5jM2HqsVtsUzMbGR3i45O0KsNCGayX
V3Ydmdpy2JU6oVclrzVh2kYu1Y+MYM40T/QCmoceSdJBV1zgRGtCRp0ogSPAckBaDptW+WRNh5m0
8PhUnLd0jD3YC2NGlzK2aFlVObeeLCZdSRnE5DtYsywneYMcqNedd/7akGwtxsIeUgfYMbmtvtXu
97YsrxHa8htkFwICcdfeUF9pwpHR3/sea6y8FpBbGbZzBUpFJ/RyBCdCQgfuBZ7H2fRC1IjJiRjF
fl7iEtD5LzC0rqddqQKKUTT7ogK4NSl+/RZw9c1YE1/FacZdjryIh6w49fN7NpUdFYLeJ9e5uG6b
BMTorE4wiwQtDRFfm8baK3AefYeLfNh+DHRZXNy61GgwkB5YL+VQlnKt3NMuQAZ5aAWDwPG5PkAI
p48raoMFmN+6+NyesYmPMlR5LCFhs3a5ZAhca6jjpz0T2GnWV8BJtNFkjEf80/uPBPp8eWdbPM/W
4svlaPpFZag1qiCA+oa6tUnZ5EkmJHekqvYJ+IefF3FjEzwK4g/bvin7Xmm71kkcer8mxOzniZAG
lcqmeBAn/AYe7CSFwErvGB6C1/VUmfcyxo83w+8AU8yezqi8mRO0Gl2wdiogfXAoJ2MkSu+RVxu+
pwRcmdZVa7MHrqJE0w/sxYqFc9dQdSTdMQK8WNWYnhakjIIZsyIAmqxlmyfatjWOmurntmmo7NDs
I5741mXlKV2ZI7Mf3/drnpnwU1rRckAQcUZ9YB7OB6D3LaGz/FhCTGtEcTmaCPhlzhbOrei1KLNj
4GQwZ9fGs4jBQxdICNxe5R5G0KDCgimrMYgaQLSP4l335yo+stIA9DBlj68iz48xYJN6DTJHQNbW
acK1szcGAUWI3XY15MGVAcxm2MlFOSiBHr+QzkPVoeBgi+U8lQecrY+BCkn0MwzDMKQExUjUWEg9
bw6cCIgPAnfRfjudzQlsE5h4Ynuk6Zm+QJnJf+CMdcS7nc2ZY10SF3PPE78CIEfSDqQg5VED1Gik
Gv3/uhFlr3W8n/3mX8a5GTytZYpoDcGdZUISo00AolZ8efPrI8Tzl0/qQLiQC+a/G4CBQgHJrBVV
2+SdIyzKGRpmsNFIzH1FMue4RdszDOy6yJYPHjmPn1LVtjLC1wmAslDpGQ9Y/yuthqBcs+x9RMBs
+0GqmMz5GYPY4DQyE53iCj5QDyYNq1sW09uHVFBzy2VdFurxBLJP/2bexgJM7PeQQhqWSe3XqhIq
6Bt37bnOswnwvroJWGjPb8WzoI3CR29Bc7TvQvqCOQivOcj6cssud96+SEvQcmzcC2UqH1e4tb6S
IheaetzyTpQBg9e+GPQ7uNyUxf4upz6LowsnptyJkthz35BBK/q72hhF79CcFPaSKvITFpPIxmme
GNX8co9Lv98egFaoFw9imEV9na5gb+mbbuFHKMnon5u06pMAOACRqQQzyZaZFrZb5AHbvVXqolqj
NtaBQYRBcbPpcPlcJ0+yLIksy0Aa/G7RTuSfoVaMxZ0Lbfz3Afq+yZ5eOOuYwTKfcQcnoyXE7aTM
ZaDpU2FjmFt8nKQs5HtLRw+pcym5Z2xiH7xL3VGm5MY7yqAbV5WZ545wHPviugU4918Yz/aoU6LJ
/XE66/aVXG83puh9RBYo1fty+ZYfbVPdtUOZoPBeEBT5Hn1rr4nl0ulyFT0mc23KcUMCe/nTeSh1
SRE9NxccDoNxR3ripHqIOdK9ahMKwBx2G3anFchelx2VwG9R9uEkZGjdaa7ynePxT83el9t1LdgF
xW+yiRHpEeebOXlyQUVpvfjmO+kKox80GWxMiURSEaCRvZSky2W2E9Uuh0RZx9C2KL9KyEXVDk6x
KK7QSDset9MLdp9PFo60316Ankhb25HLJgig5iTKSNkp2Pn231lcjeWrqdgJTxc73la1+b2zc7Pg
zyniKhB8aqVS9ovBAihOOrmXQCawNFhM/sIC++Y6qond++LO5pmkSf5IcKgEYD/PDxlgNbJ7rPgy
W2KC56TTqMYx51c1j/leyXQYZoBwgiVoiyrfHpurpo/Rk7+CNLedp9HXIYf/N5qZr3xRKIdozpCW
z4DcmjxO5DuKXT/OaKXlaUBPMnucUpan5mctKft3hqgy4WMWNi8zrSpOVuaVUkCoaO6KJd7+2Cow
cYsvXVas/HH2PHSsqSLYm0ziwiezX1MmCX19YjCMuk3jrGRv4HnKFk1U13kQkJHRlqc4R0ltUxyo
g5Heon5JD4O30hTrq4pn4RuYSFyYZvK6NrWbXe5tIzoOYUTfb2Qy67K5hV4u8HJzas99lBJ0Zy1E
sINLAkzY+izyGL3oQzR+A6RHSlJdYBmalrzRwTFTtxTnrhMspbXiMsMOLzvyval5lAqizxu2hfWD
rnoXabZfqHLLPQZ5RNgK63/eNsQ0zZDv+7/BfTa5rgcOEM/uqqzfE36VVDtpvfyPLrIbhxd8yJ4y
gezkOfvFgmUZGdcmmRjzvbrjJs32XZSlXm61GUzM95P4DnjlpfA8/rK3IN0Szx3+m0G1xXMEuWNr
cz3MASjGPUq2fmAc2Wj39F3ZZIw5DvdCas0P4e451qCKC9JjZorYv+DeDeHwbFu3CqVOCBa4ER2N
ppL9NGb0Ulh7i9504PwqpaqpuhAMO+rOi6vw/e6GWR/M7kwTA1Zz0lKHIsgw20nnP8r2r0r8kxf9
ho7IRU2wAd8MfC9AOtX90aAtEzbGXgu/yQL1xlpk/N+AsFJLz9ojlrA8+zb0rxQHD1vFGg/nk1HO
lengSNUotoy3i/RYZ/bl+yQg1lECwOd+M8clUEqr439RqYcxGwGCrW3mywNaMmVDxWsLBP+Sn9Br
rNUFRdECFhDqqWALi8IHB9AQmz3CrAg3T9ODxMk5t5gDJNMKL6DISSeC8pGDtgw3X447QjJQ3d4h
P5JGpxHTtOXdMjytNqvT4PEeoh9XcRMa7x0Jf9A/mtWGQWPsz7kS5BwJsrbkZSuEBMYRnB/fsYa8
2L++SOVojuIvUsHyuiUThEi2airKUx/B1VAUgNq5wftLqFTDvLSIuXI9KFrnmmilnflaakdKcS0W
aKaDxoY/QrJJYf43Jx0RqXf4zo3dHmMwkFO66vk5oY/7z870vQoEDG36L0NrAAnDLY2rlLkLu805
+PKC46y0f8ymyRU4lwwUDTzT8DyyzpJ21Y4tsWAm4cLSRAoZz45BLSrnZXCO0/99T+5YffcAaG9z
EfteZfGC1D/yds29QjaCLdCiRzWlpCbLAHn1/fripkTmmynfGalL+0NtxlaXTzj+gukmdBll7YO6
p4IWmrqU38Q//FtQrQc8VKhL/mkzkXUIJnw80S0eyW3V80jJBjjOMN91CGsimwWassl6EdUaQ3iE
T86bXkonMe2dVTNd9Fg8uRYqt8U9ieKmcBjzACmCrs3vra0LkyzMYO+6WBXuhYvSKc8QKM481rZa
p1uzHfUUOfXhjBd+f9qDpaRV6WJkQ7ezOvndo9+KsxGL/2UjhIuwYtjADxL8EZmYYFsAVaEK+11i
V9zGRcSe8tiueogJXjeiFXeTNe8bTEpSPVw37/CTIDDyvH4FgraPXAapEhKwLcvhsawWSgPxhBVV
GlaDo4A0Or/LElA+OOEJzpn+dy4VYT7ASJ21HWpyrHj4uD/k0wZkk1BklDBRggKLDCjt+ms0k8Pg
p6jPpWNed9ZlLJUjUIOz+FsgLJ3iMI/QkSEWFMHPIrXimuftkVDFvPmMnTVLzJ7C7citwhDSVMxx
SqF9wiwky58L1z2ce5sXlEIKgsrpCyxb61mM7AID6u4yz/QH4cPuKB9DOQT30VdGMo9tTD1vaG1r
69UF1VuAu+0Gc9XvPLocJ76z9FsdiklxMhnOPXzYH9aNQetvx3Ua9Zx4sn9Ro9VuLbAaWVQrEvgq
MZ8OGJZJIdtn0zp1NUdq4PeMUHdtpG9UL2F7OwKi3YVdhE10+wj3AXpIhjKavKg9X9Cu9DyRT64W
nrWlBvZIOh7+sb6B0Sh9truPSlSoTTQEk71BOfNN25vcPg1cj29LbBDS53pTYqj/5SuvgwQSX/7P
EfznQ8Ph7IRk6PYVwyz0C2ARHJVdd7BDeqqwNZYJunucwfgEECPBAbDRliQ2yV6uWQJzXVlmDj36
yO43OzD5B1XoQ83JWzPLqa563O8FppzzCZwjXpbFhxB9X4hVoGQjB7cvJ1VO/KqxHA6eajTnGoMd
ghzwKxLsLDfQ15H4uCCqfHi0gJqj0zSUeueag9QUbqIWNVUjrxr40pN6Z3C+6/A8YwyQnrUtXwEq
pWRaosh27Jch2GpDjmc1FQbtXEVU4SBW7zYVCppxlg5/0TeGPveO2YuudIloFKk3BYfD5MBBtQuN
FnBJI7IDufs01zF0NyhrVqKutP4uRveAfIlT5HtPS52KPHfhIpsXhvd+/iD8zbnA7z3c4vryZhia
1EaGjF9j2bXjNELWt72rJbDXGvBZ5E7pB4X2EKPCZ+B5IewIVwNRVurE4R+4csGx4BV5IOh8gIh7
XdX6Ybqs4+HagyOZm/DObFU/D1bAjtXulISJypDcSthJbmF0Ho8D7X/npfndw5w23iLKdkQ1+VVZ
AYDFxi1e65wvHJqFm9xd5mKJbF8l99B/Sm1zxoL7hXQ0xhNXeKRfDQwd9gObFqmRF7dAgJ9D7er/
F7Iib4lbc+xCbwkyMqa7WFEsVTGw8JwEWztlCs3E/Gil002SIjYV9Ekvm03cXHZuQZbqEgOvYtT/
yf/x5Sah8pNL7OD6jYMZ7w2HdgT6uXWJ5J9O2Pxe3mwHYyYZ7eNAnmHwulxLs9M86yLv+sx2ITVW
azX1Dyn/Uyed3WIcWCOaEm5EMEY1C4QZRr71AcOi8YDi80ATixSCknShpe59jEAFoNFEBV+j5nxf
6LRc9rTRqG55ptOgF/WHtJAqDueKOmDWufD8RgGsOwUMbM39Y5OBuPvsuBz1YmZ6TXNP7U2dfL8s
cQm5kkP6z7O4XhR9mTq+rHH5K73P/c9LheaCXVQJXsu7EPc7GNoKMCqSm98xN5Ph9jZjbDRM864f
4OzO9n+/BkwG5LPqDJL8ljo9sQ3d9rQeQ8IER0z5IySMzbEIEEcImg301SlWS7v8Hz1asjt1scUh
/LvZMegUxQmkMTs/fpGeu/3gXCeaL+kIVZ4Uu48gkI/twolvXezRGmbHl3kksqQwfLKtKQjsEi2z
9w0Pq/dXPAoQT7YAbqQGNgluh/DOp15OfvcXo9WscYgWV50SsUuCv2tGYwi8tz1m3ml4Gb2/3MSN
m6FvnODzOBAr1unvK4IvyyIcckeN9eGMSzuHycX4uNbtCLrjcr8IyJfanj5jhluEkXO7Pva1WACU
yBSoFIlfz98LWfR5uwvUx8U5r/6xMcrx7WPoPo17Ewt5qCX9yIcbEQkt9f7GM64EESxP4sISKHhR
NJ/dKFx89Kl6iux/I4TR7PYfMUU++EisWlcbB9BPwPmQ9O1Zl889MeLO781KXw1kL07XLExq/VDW
krRLw+Yz+E4Emdbu9rkSPVASb7nyvdljz6wCGqu//JjzyYaSqbWkJAC6yh6UgcUjqM6pnKD62+7Q
k63ec23vF5uPRYOuaWTyuZ1tYI6iewzokjhZykVCfQ/9AzG3ZEmJ1XxS7ZK1iqLxtvekPvZH/tQO
PMK5+dgC948O4yylBTDRfZh1pnZVlz7NSq8/yd/iLlQHeDxbsfeQpKtewGFgBaWzjeu6UZc4/zjV
aauQitB3Tq4SPU1RY3aNfnHtFs8T/FEesmMKGBQycHCm5zKVRzMceMZUmDZlkz9kPb6g51Kv6qf7
b+9YUhNNXj9wb/9KqO5+MCJm0cXIHwhiyNStbuNTzkqypB/u34oluZEkc5uGsBDyFLAYHMeBAr5V
lP/uF+2sSyPzbbgu2wvMVSS9sds7+gRMS2lp5UEbfwGd1R4NRd9XhyKav2kwsvcUCPWozY0FzT0/
TltLdhGNfAxWHC/S5h+ViBlOFp2haM1rN7EF6NY6oVqSUauF+Hw+YHUhiWH+ekYSncAmTF8DU85j
ZG7QNhztF3ioEcYh1/OS9my66P3cv1Pk3wXmhBrGlCcdAnpiNDkfCOGc69xI/raIDF/esGgZ1uJo
xwkNKBqqSEg+KauePXlUv1GzaqhZpeeVdW/ms3lhpeh1KgjgENp0PUR4TQsBBcEZ2HyAo/TlZxKb
Jywu+Kt3fdc75p6DRX6s24kY98KDE/gBBAHxOtqzm9CDoaalxY125E6klSPrtf0zz26sJgE9gSGx
/vbRACm5JZJDE/PWuP9sKTjskHGus0Esm5eAI7k/KQwLvwDOUbHqQgdf+LnK8Jmk+K2ZZjQg0PFL
hDSYEXJctSC/9qN3PGavCaswzGP/2kEawPegV5QX+v1wOnlNalOE9wxqR6WK9zCF0lvGuQC4tK7q
TDa635boiwgHYO7Xr+fa9VfXOZsSxXzj4+tzaUHszou043KavQxYnPkQVxytwdz1ZsvcIvA4k0NZ
/PJdAXOdYkQpDT/FdjEkCzcHvCZu1eaOqHmPrEtWzCNEVRXDdDi2bxp8IBIABOYrWuYAtSte+7lo
vBs4xi9WHae6nGWkVj0lde8KCFN/jKL9wiyw3sTCOET5N52ArpkEDwrYAn2h2k6IBx6TYaDtuZen
sEUIfn+d29qCIg5pMyFmJtCWCw5DQ7zDuXMmyeQ4Eh2j0+hGkGNikoC0mZLRoJshVZ9Jh/ANHSEh
PgZ5cEnEQi+PiNoNnYvbiVEOITftkk+VnNvuvNdzGMV+q5j9qCoUpkFn7ZDN18/kt1m/4by75BLb
yeHcZ3JORj/sFAXnzRkt494SKAtjLNbD0Bl8OV43De4++OCBg93wsCk9E2Edu5BfWPbG96k+tMVx
Cs4msy1mFiB28puRUbH0dOekJ8JQQFBfCwI/G/Ntz1Or2xfeQg5MpjZfOR0W4nPd6AhXZ7JwFa5D
r72Gn1OTpjYo9xfVvqOWecn/tqmAOWvWBSK/GtB0UqzBYydutEsNmZTmxJfd9NtkQzIjQYobWUJW
WZE7iw9uE2FGhZMh7GGy6S41RaUqoY/XpH9Dv0kOvJxZFfM6/MpXpUmlU4f54idJIORGTKQd9BKq
XrkBP/JxXp+E9mN7/MTQWc2Gc15F9rJRloxH+/wyj/HhV/IScXpy/Xnk19BGiUnwcoxAu4/d3+j2
GZJJ8aKrs9+qrgh7xTrRRY7ITpiJVsj9zcQIYJ0uKflNNc3+31XHAYsaH4VvhIObseAk8E6XIBA1
mqDrAvgWTfNva8Mmzd4QM6fFnrIlu15UroLybnPfNGwcxAo+qRxdkM/U2JirzqrRawwv9nmNgT88
luT2o7chR5/BBa2X7nKnDz9x+bllKMeCAjoaC8CCq3/VdY3BFAqV275PEb1cISd3VbkqwIUcBK+Z
s8R3y+de39gvX2FftRkUYKyeCLs/qNWZFqaabedBoFSltyNK5TzX3EWUapvi3zSdjHFltrwGlSma
O3NPy/ClhWCb4Bsm5GJIx1EDX2E4ErCAQtjOVepXcgIx8m2nidSpnWKxqDSk4KwHAV6sLE0g9wW0
L75ENe5rJYH91BFCiLce1S3pA/Z4q7fY9fNLH/SL1S4xmSnfHNpzrv089tYq+R+JwlW6lxbAukAc
U1RZ6z7rc/VhS9Kmng8Tn7FCBo83RSQaVr/wcdVM6/SnzJns5Jl2DNo7cvAt+zQIt0NBhcv7TF4w
8jYoIQ+kB4qoClnRLdEolMrO6RRgdbESS0cZsy0uKFSP4GrDE3mrbt0LARrm9myK9jGataLEsRRD
Jbqgm7l7SQr63D12BO2hdIbjZzRIZmRpY2PmamBURN1CIk859MDoXrbHtqqf4wG9Wtllh2eoTQxO
1jCLG7zFOWkWFjcteDAq5c7bO5Y54VHvCgF0k3HGGwZ/rbWu2SL/ABgR6Kr+DHnhb7CfkNls/bDj
p5QgR1xSF+QPIss0nGRD6ATMw431oyveziWdwQP4ECcuQKsjCLGAhQLU20/EiW6/uuy9bIZTjsig
3mOZB4iEOyUMIOEOEipikyOSczN5qTiWyE7QIhEuFCRwDLyIykWRLITTMG/K4XxOi2xu9lgcAb6L
RWhqdD1v4U6BZPA3bSnrc0GnUF/tZQwp4e3cBqwWHgVQ9dW0Oa/r6hK669x4YDYIS913KpCCLcHY
EqRNqCd9DjGXWzYiwAjeCCVtoNbxsWF9inn885CFbRcBYu/b1IQTPrQXU1VIpISJLMa2+mYwcUxc
av6W1tmYGcROqVvwfZ7P+HDk9PNGh7U4mcQVcxiRhy+zGSFFqpMaMMyuzaekdg6t+UV0PK5zW+r5
Ql3v9CXq2iqp6v91LZd1YvnYO/T51T5kVPFsMYEuBaP50B/gIT8k+9kSWPE3FKCOa8wfWC4LAC3x
m3MYLANNFoIiW4hF3c+WX8UQbi1cTCGRAzGXCMijpydSQmBLa2sAf3TYY56/QeAJK8G2rCtj4ZVa
CAHJsNtiIDlRM9tYCCYKBDsbfzonJyXvC0l0TRWIhjDzE+TMTlg4qjj6PRbNya2qDMvMKR3q+Grg
P9NWe9wXv6dqucyyK8A31PAvwhPA4+O0NCqIlTR0icXtuorteXFftHQ1NvKM0Rw17ILA0fExbwa4
3rPaPG2ioKZZvshlMQlOfbdof9GMNY8MUyzJvxXAYs3IjG/4GLpA26bNNcDiXzLSE/N4cklhZ4zj
soAp+P/fOgXsZTlj7ACdRGOecQjHEtICEdK7KoC7OyeLcYd7c3UZ9MPCO3v0tTrHN0SkousVJc9A
JcppN058RFnxKw/QblE0rfxjpSa3mt81yuxZ6LO644ZxNo+Zi8Bldvkj6T5sUpuQqak21LEuh1en
5LIRT2g5EVBaKjzbbwurTRrRurscaHprsKhW3Cq6uxG/vSNWCxF/W4Pq9itp4Qm4EHGa5vDkpBCm
n6E3+StpETzIEpoX5jOQIugQ+aHsSpyHzyFE4wUTUPVe3ES24m48B4SoOIfOXiSf7kblF2PGMO6q
TQs3AfnJwYMNX0rzDB7lTMB1q444OLvMhqmfvnfCz5YlCybI9WaKnDQtVGtS7W2/9kiDSpMMRYF1
OD72OaKbm79pRwiVhaQ9Si0ax3I59f0/hmkXHC3bPcCilDKsaSl7C5vDJgjWLepJmR3dSNBISnG/
EgmrLXkNt+xFilNJ/4kTsJ41uod+O1QJqMHDOeX8lx96UOC+oqKlRaW9t+VRsSp0Dgnbcu/K4vB9
K70PMbkgFX7Uhn+bhP9YKVSPQ+FGafJ+G0i927Cto2jx0MNMMAgPSc344E4hHISo1tEfzbDzAgl+
36SMzBG5F4NMaiiarxCHdxry/IPJKVhc75CWOcU3AEO3KdVD5eJVS67O1Qo9rFpq2PnikrfVOiOC
H7heJPHPHNDIAmiAth0vzpe+Qf54L764B3ouwvcJuAatizNkaaX6UgwRmpQvJIHWcERNJv62XLJJ
OWh6JmR307GRv4hJjSWBE1wt0g+OafVbjxDyOvCZHOVDan6DkbACYNrezb9hc3TnPMnJ6rsW2DsE
F6wiyNDYJ3iQtm4YYPtBEAUL6nwX+i08TKHL8cYbCbKEgtSZq/qXzQP6EnwQjcqOUqP8kZznoTvF
CU5WijLmmhVOFZCV21PunzpEDoQlMvQdSsCI8FirqTXbzfBpwlK9t57zKqVNLX2ia7hHqtVEodI6
jsjOHxyBMxODm3Ag9ZeDQyhj7WSxtp8god2zUxnA4BHDU4hJUpoO0+ch/gzZDr+hro9r8ooOuwqw
r5xW1Z530Whu3usSJBAiHddrs/kuGC8eNUbiZVwWLXtJJxwYuRrJ1T1y8zRoo4P/qjyofgivWTXl
lCB9fnfB6MrOxwjPY+gTWtk+mYJCAq12onPx1ASFEMaAxEKdkYvT4QmGTyROnpcOLJ8q/zIc+Aoy
liRRPAp1uygslSvewnIAJteZ8PpXkk+Wz4WPIc1KY/KqBxQQo90O+jiq6CfGgTYFcywz7pfMi8B4
UyYdKyZiE+52u3ZCNj3TVzRwOI+BelLhIycXkcIenU4TTU6s6ybDVHusKZslzbT2FJCFwcoynC4e
PCKNB6bMRYe6/ZHlt3Rh0orM2Hu0ANIgdzVrh7cDEbB9qsRCZe6BKqn1iA8kVatOGwIjtuwozFcT
mOKHhXLnvh1e1DSAa6gPawNOlL19xH5kpvKUhwTwS/ErcujZEhJzx81fz734owzSxxnLJy0DcWHU
OQ25OGWFEwHjMiitkr4eVr0Zz+31UiCg2pOzW+ZCrTlvUOHaunt2wu/zuHQJbRw2uwy2ZrS0ZJ+O
9EqZwTu6gO6OgVizUZvLBfJx63gCUyqShBiAruaB6U+ma5LAVtK/QK9CC9tqxa0zKbtzHiDAPUAn
CvAvGomyiO8c5Q8cBC+Kha7d+OxPEme405DpVbZtnaroI/GerJNiyC1qIL40AMgPnXqcmruI9JB2
lJqAXPKkL/+r5NCRuyjNcAcjxzuHNNBQtRnWMogKcJVLZy4pZCK2P7cXxjzvUB1FLl6gZ+dL6f/6
EaSJUCplrVxLoatICcFPjo6V8h7H6VVPaMnZaSnWzTaUF6WcAZWY2bOK6SGd3uYNRHuVBn4AVmtk
NdhC//JERrkxK4wMQU87XVy20RA+BiYEpAc2okbgC8RaxNXidFnlcYCfZp6xuhesOT8gs13UYAyq
q5G8tHd4hxquIBBcqKSe647gc/V1qHEHEZ11nBK/b1jxndmfyo7P6N3g83BBvPd+8qGFTo1azH3K
vnoi/b2pAq4iG8ayIZGnetkEZBD28xDSAsfnQDD7hWxRudbSBpBbTgamRL/vrn5INNOREx1KZfIF
Bf3mmkBD9iCJZIjYpBIL50eGvDRIh2SJMGCMOjSO8JcMt2+fqdeZDRiB/I3bZtnlK6w5o93rYqyD
UHHjwF9pXIFvERc7e249kpjNKteM09uquAiUsoQIA6kw2o9fuOBv8YpF3DHPxGCCeWqNbKyZHiZt
XX3v1gxbGHo3esTfvpxMP3yCPJmR+U6YGBT0AdxQiUitcFMaOnSsS61taN/ioNR4tCcde4ZROmpa
cnW+ir1W1m9n43f//hv7+KipLo3GtzQ8cHi+rXN5/jnXpdIjqrZ4QpIPecise3XKiKAb1NmGdAMe
HOOFUMD5y6/j+ib9Ru7I6nQ7CWtOyr1HdR0Eka6npkMzzOHDfD2QeUzq6rIUdtf7w9jYeFn/rcpA
AWfuBZwBe+ivXCvmdLlev7Z9PWHuyKAqLp7U1nONs1dA7VD5OQhefyJDQfh+E9uDGUJNNHf2BtOu
Jt34cS+io+7a13UPwLPFL5c5/bwBDaB0Inw9iAM7hde/VrAKjT3P7f35zXBj1BpH3WliQWhWRdER
pEdEZE9JxMbmvzz5hiEpm39/Sx1ssKT+2eWVNV+GKVKmsD88UOUZ5ucp9ox2zgSAIUD1N9tuwQVM
EFIQIQfsctcxBqK3umQK/zteAKPBUfoCXZ5XxTX+UFbEGSGNQszO6eRtbbx013e7E2oI7OYck10B
Ea5NTRC5V6OBiOtr6DsIVjZH2oI6rf705CASgYyScfowY63A5btgTxkN47A1bkUTzKWQTGFdKoG7
smiGh+Ab2Z6r1cVJSA8r0tmtPHfthLCvey6PIs7OjbLAsBIu1v4CgqvUcX13y58OwUNgieWeosG4
bpv1b77U7mafuTDVFC97B4Xk4IWo4yUMxQ6j7s3rJctiH3Ky3BFJOBXyKIf/iDlAGRkAZUw4VQ8R
gfI9SrJK8R5WHf/J8Fb20ebq77yNUzm9LBmJDHNairLTVjXAYUhk9oUagRVOVQvAWflP+LBVI56T
THUGuOGemdtkG7wmL04Gjk5QNsS3+6ul7Qr/64XZjTOm5LcBP/hVaL4296ENcKrEnygSubgu24Qn
DwMAWsIAyW9ws3UvgfsmFrclkIKqg1yk0tit58Vr/mebS0KZ/ygcSoV2N9gFe765gp5AJmYYRADs
B33rbU/gSFOYojtWPQN0GYqgmf4qAts+FIg2lXZCV8oDNAH6gdYocr8swdIqw2c/IgxMpnoAhRHl
4lXK86SqxBCgfHA8auCwnkLu0tkeg+VLUCfynvU0md7IReHDVApjTaHqwP3SdrngfUTwpiz1Ifn3
X6OTzN7EWPPWWTZNyN8zIc5CSJXknh/JNbhhGd7Si5wGcBDtxYqBUsJIJoH1VbbSM9aZBP5w4ASv
9jTHpg3pBAGZ7gLebw0RmA0ItWjVfsemQwXwpeSUvHJ7N4XOtuW0bVSBvBszpjBrLKy56o3yGBii
C90XCJVtCfPRG3ZInujdSoaC2hTLhA2TjaFwS9rRSgmfH3DR+o5c89pJATC2tbZa2zMFpr0Ozq2C
vusPRgWUkNf7OyJqPc3dY4aKKDLL1t2gHnbyIk7iKA+nSgeHfSEjqlOS8UA+F+dgtleChnI+njMB
cCvFPjG7CM6OhLso0NvHfuqLp4tp/w9kyThAMOoQHFoYI/ymUya6w8PT+3UpocOZ1v6uFGwHwxtR
bGFv1AX8kGrW4GVJVWwYy+tYtEVHWCzHEI/IRcPSORTylNbhkzfQ3/xWndUCFJBm8TDSp1B/JmH+
OHFDUa62hnhmUoFgqvAVe11JjBoONPJ6Hv3/dkpGh2Hi4bXm6tJzcvKXGH5PDWUgi1FUiO98E/5P
iIZWZF8opRIPermHBn8dSPqakdrOGoS3hmvf4AGL3kJIJA500Xz40ekKmc9P2D9rwO5qPwAXXy/0
nz4HEeunpajEoUQXH8gqNte8U1O+vAtlHyp2tXeqnImvjPlreUMNrzq0ae1zX36/PVNmkxWCxsma
gyBo9RR9Va7skIO2zCpHNZ+xk5eiSkKdv4v5+5O86KD1gX5RB8H67jnhlQ7nO4mp5s0qdMZQpU95
FLWbW8pyvMkwA5iuceMARkXrmZ0W8M3fqOeCNVBFriDk2iY4j1bEQZ0Em8auezi2SZF38Ft8z3GX
G4fdbMTEixBMQdPned2XOeaQJL4o7CYT+yzZPQ+d17EvmEVuLZ5vjcKNweHeDC12R3JXHvKwR2zQ
iEmaayyMdV7c2bzvz1DlT2rQkWUlfKBihmLVazcnajZN1jcXDFgvWp0lJsLbFLppUZq4vuwwdTtk
A4pQMUzvtCNB3mAHlpQ2OpJXYhz22OAvYN40tGwruktLlUhn1LHLImatV2jA/upznwxikhOSYl3F
/u9lotix3OQ+VrIS/SJxjd5TNlAYzZHeRxNRPYBVVoKf/ZkTfTpYbQkLVrNJN4zj0PmlTW3OsZYN
80oQaFD+yat6I+QstpDqpN/9w/uGpam9z1QEqvn/RRGx5AbgIIuotD34Nf3eFZa9XBcxN69i7g3j
qbhlLe5As8HG5oQiwoapCGiBUw/zWlrunTLykQQtGkLhxn3XUVElmjfBMrRyeY0IlRkh6oU2SlR6
CbsyGDoW6lFcrExw3qcyPh7TQDpKMsQgXVzEelwpI7ZROk8WI9WzjNVID+GBw9wwrXY4ZiqjJ/aW
wyFf5PKAxnv56oWXRUx6oB7+Pkx7G+5/j066gJxzGDIRBvTDPt+aLNB8sd5+PPhM6SYPTZbt8b9C
kjpU4hExtOqZqu2VDvR7cifdh+qJcz81STxVQv9UjpTGV3aH98/oDfHxzqy2H0GwEUZCWETK/tPe
AGYZA7HKrypExj6Ra5zeU07Q99a9VasLWRZ2DB/YdZPqilWH1gxMUQNZ5QSwJ4CLou6+fZq4rJkz
QqssbkfyXdYqlNE5ijHGp5AOIdSi2x1G3QDfe191FRrnp5kFtttaCXh2mcI6KH9biA0SRTM6c1So
/z6XArO+CMluewg93d1hoGCC00Ng846QB7ij+a5WQhOUO+igyfibxrIaMtWfyWu8AT81pkqw8jAc
ha7eh4rm3sRImzEcp1T5+HqIaBb0LYp1krMoX8R41FQsX6BLxs8cpCmslioaCtpDB7SiJgxqk8Fj
NDJE8q32IoHcRNcqQbS1UNuKh0YQvzxSgpGNIEACOEcAqx/vV8eaLab1JKiaXrsgGXZzV+u9/qRH
fmBY57SSAPQhDQm438sNgUastnYC5l6S55mcpSI59vE7GEzuJs9hIWOgPC2B4lDpNjDGyJz+vDDb
mhm/2XpoQd0dZboDqA/I9AI1E3YpOh35FtDdv4+PUb/y+oCMUaWjSUT/MmZVfnAm1O8CIq2K+o3e
9CllmyAnJudejt9dt6gobj7M/H9dik+4EqCVNp5ESFCimVO9zL6xvJGi3iFfkJSwlIIpkzv6TLso
PXVnIBBtvL/vscySdmT9VBC+JvkuG+ba0YpNvp7H3TpSK3jyeFD76bIRA3MuENnx46mJAmsuemxf
SrzRp+1K2cvcXD1GP3CmvOtz8ELB3ezM8N4KjMWsofHkI9zMY5uGs0ZH1MmyXReJfUbFVOisUsvF
dQOvRTGx2edcG9XsNx51S5vP8LloSE4Aa89ppGE3UiGzczCmB+9RyAFDMhn2hlbLZwg8xkbYXzZz
0yXl93bwTBe0V2NibDAlqVcRL4xJacetB5sv/6WMKct4X4vhJYchFmFNptG7qn88hx3FLmHUsjoW
LxrADBh+Em6xW7tYIpXyYMnG6Q4OyH9gZ+3HhiA6j2oSLRG+W+L3nr6WlCFvzRZtzcxiqyXGu1YV
X33+xLOtvr0rQQBcxqnG2zkzZCFvOThjjyhijtSzPScSlNA4YoZlWetvpxwyXuPMIBYBxVcjdUY2
Znw/VBWMklVvQhSq6/1/MhL6yirEwc6AtRO/oKi7jJk/N4r1cDnuCICQA7SGRvqAgTMldmkOCP2W
7cjSe0BF4Du1ZOBwoCfu2dPaA7focQJMW6AezHrj/5n7FocG42Tjm2r7/BqH7VUqxCdoqNjHuBF7
q+0hQv15GLQaqWWlqt3myUapTIkV5wRaB8DXn6d06rB3nWDHP4ioh4lL6AhenKwS5DWouhGg1o2R
BzQMDWW9/WHJBPK5ktsBY5ISXvvlzdXfMFTFhUUaWk3zvawsSY0HFQghopNaTiZ4/4F2wAnSe51A
vPTtB/T1FXS4bixcgVcHzpL3w1UYQFt0JHMR17YQyp+RHjxv1OFJ6kxyVfYTVwaIwGDyML5G1mCH
twSdCsOTNXLolZmDjlrLbMwTWAXBJBBoYcHhRKvctGKW/A1Pz/6BZ+iEVu+IcWfkJysL/0UurKfu
Qcz1hd3OqsP0XHnvGHURCQOB0jPEzxB7xHUA2FIZaU8e80Wr7X9pe4fHGjwTqjsTuLkhXI6gIDIn
PPhrtWRHYX595bNAtxEynk3hH9Z4Cv9yQ960l5QoT2k6MErVlj98a8WO7xzRThz12kKSJJl4thVF
s6ViyoxDAzjHj7pjTBRicF4l5LVRvGBXquL8V5bSpSXXVMr4x0MxvNGLpbIBExuDao98KPitip2u
1brnZGAHdjJb6doPYbOD+sU4rw61H8EY/4pidstG9kcVWh9Fu/P6oigse8Fxma8KT6w4KjPIh6de
7x9OZksT0JWfgubZRKaNTub1hcyBptdTx1ZBoW6P0Lir4fxjnFr4s8d17oXap494CDPKIuwcgpSp
L7+ZEMZfg4/de/QOxQBfxRBH15v3RJ07PJN1brkOQqhMeWkCj842peSSiLsmCi9JX3JRGqHmEciN
5kLI4JnY7qAgxS+X3KMn9bjdqNoa/eywzBuSGhRNAgxCmZfyuesDTekR6rBhMdaIQUOmUowL88S6
X4IXuDWRqq7oGJts1rCCpEU+PptCccEBlDwsNIOwQSWqCd7rocRoo86rPCjT3JEXRmyVaAA8povJ
YfCSiN+A2Xn+H98k+sWsa+G2MnSTn+A1jMeh8ZSJGl5wyFlCTEPiAJpaCwcKGusrU5WOD+eNGEAn
wFKmndwU5mK9m+GFtPwrV+UVPFZnoAVK2PgDLOwWqmsKtAWSww7qTzlmxTZ19HasObgVB4E9sFvI
6U7Hymz4lMwvLvYocy2jpEQEiUxYDfDeWMZ2QVtq77kgULIAAiTYSgNxsJkGmk3Glb6+vUzo0msz
prWGyJEcJMyeYG4jM/VwWURDj66+TcvYtgS3TUNVn8Ni3dVe1Wp/dFIGVrSs0SinWVfEbaRHcyM8
n2nataRvCHYJuu51SQpRfcUOsNkMr83u4olCLitfkPyAGHbNWCvAgzCpgrkFao8gw84WaxEqSBYH
AZSIyk5V4B87kB2vR5p0qSj1FGCpW5pMU1hJg0dfnPpwcFTLIX7bEdpmKHK3ziFTkszGa2GT334h
sEJwBSxQodVmd/m2/4701loCvRj7X+8ffDpTN5eNX3JS4qvnqvU/mQvPQ+9mM/fKb5/5KgVNWN+v
xbWmo6bNrrNnNBSgJcC66p9dSx7GkwCIfGK6pBXySGjpaA0Pl6DdQJ6YdfVLwu57LfI7yWVMkYOF
UYr0WrOpDqDibnIzLtTs3vN2ZhApR2tACDOgxy1qoKEYGb6Fcm3jpYFD653wKarwIMFDRhe3nXbd
Xl0psXq2j16h9hcw9yhn+K9zDtRaSLqTVDK1TvCT/Nh+QnPvT0dhxj7y8QlfWX+BePDfYjI5pYfA
tuaPv8SgfZfe3vW8WlrEzAMOWLjZBVexYfk4Mde9LYY7XKJ8yoE63/2sYXcSOBMYBKqkscJuZdt4
3Ws3bXPgaWoSMT9xld26M86Mi+3kWriywhksvTOYApINRUoA0l0xZ4Fyxywl2h6a3uQxPbazWFaR
ykGxjI0sa6ZccDXDGODFJGFGCGgnTwSWf7nXmq7L1C7YbF75clUPrcXDK8SAG4nMqkMyHiNF5lvy
KMwARBeyEY2FCVqSEBwDH3pRunWkG0j4L0/pJH3cx60quEMOWSvmyDaMSxIDFSPOBGr68n5XW7f1
mo0ol+tTswS2Sp6lTprnZC3kLhicI11hEyIcF5rxNH5w8GQzT+3zWGoYk/XNkVqnR0HgwN1jSrU9
e7lISpxyQ2y/J4j6qHPOsqG1sN5NazfN26TXjSzrWdP2pbSmpA7/Ejx/GnmSWqgosHaeoYHDJctC
qoOXsYOSmALILVBaYBZr8b/AOPiMXK5mfXzgPIcoKoD+DrJLGFhPiRwokQH3eOKCcSJSk5nUt9HK
VZ1kK8Skn7jJ+5zTwyHIPcpQRmGgM5OzJbAw3LMFu85FaUALtDZkZMb5OfjP6vt2wJ4xMvlSorUx
xCJPvXEx8SR1Kc1mF4YpsflXbhNaWrDOwFGq6o3WFyAV5gkljF47BKA6yqMYSF1gjt02ARjkebNk
1oEw4VLIVFVCIi09q3d1uO5y1BUye7X4NIAfXhndfi2SwcCKL75DOJJz+KDQvwu/PxD/PCRK/rwd
O/642tOSoiwXJT/qHb/SIS0I6bbDVp5fDomzzBY7CuDD3YMEq8kOgdQ1/Nih2/KBoilb5P/CVfwI
TyMl406LjA5daleslvYm4C884xSUYCuEzFWNR9UxylrzXCfrn/phe9hfZ5MHCNGcL+JgTS5AuolK
LMkh7HgquGv42aC89HwCmAP0KZZcLooUaBwAhGoflZ2rKR2xocWtp0cYiV1BlseL4J1ZHoRqs0im
2/Jv9LDfFLNBfcjBTIVlWrRlDOlprGM8+wtQOLchPdXKB4t/v6Wj1g2HUD3xpcAQpR7MwZJPWIid
ThNdijYLjTvJDJt8w7T7UAnIgFyTdNdO7B0Bz0oywYapAxAZrduk2sHBfBwQIPhoaeKti+qWs1C5
RGL0S7BHPMY0I3wLbQYmBg2iUlrrvLNdNOfibBBcGVMvomXHN/e5lAYXOEnQETISw2mQD5GIeHKu
/fD4q38cuqFzv/nM4CJ08WoHnVcb2aR5Ll9uBdDe6WI46/5+BRxkbocxi6KMvFEgEd4YUQdlR/dn
o4yMb5PL0nNza7/uqMKb+LHCpQ4km7QRGj/BDpbVPpx2N41gQP94WXZB4zt6cIPkSS99MJ0rAlwt
czBtWyywhaHYi/bySBNqrcyypQIpUDF7hEAD0XlAnvx6U1RMbq7ACXhUHZu95085PfSISxBtvO52
4tyikg8S4ea/m42/J0EJ+tuc01dXFbIA3bpFytQblEoDjVnK1PzKMyZgcP7+p5dcZtawVkYUKII6
w3aTR8dfw1Q6amKZnvz4xJbEktudSf8ulc0fnbnN4Q4ou7j6nvADGzgz9X//mgaEBJo2mJNdtuFj
65+KznLbRS9+VaeqIRjV4GMMqI5WqgGGju1Lu7YfA3xL6C4z+U96ljhf/MrsgD0nup9nMVLwkVCv
HT4MNqYw57D2cHmoQM5ttpqVxxZ01Pd9eA0Q7Wn54YGAM9TUaxo9f6QO4N77VsmeM8ZvPVqwcWm+
uwCu/dtJ77aEf/Q7y6JQLUb1FDwLSco/iLFvELRF4gc7DU6jy4GwY2JJomLIJ7fAkDq0pC8iDviC
VnnEvJyrX+2rA2czJkEQ7lUHzIXRgNOQwDITj42fK8+lP6toYT2YMgL/jB+OZ4gOQKLP+P1L12fK
PR8DwHVahAaP9IIcFh3NZjetD2/KGoa+rTDLkG+gWKErxlXwYF3Fb9e1tb/1r5EESGzLaH4muxCR
19xKqm/DYHANl9LOkQ7WlI7FZ0VTiLnV/e8Q5xdidiKtxCZgoygQvxPhfrjkcqO1wBxteXlaVFOR
FOg/XQQjVvLQLBy0hKs5VnTQnQ9Fe1vAZjken314qsr577fRpa6tUOGX/Kv7ly0iy7OGk5oU+tyJ
rj8BO3uMFt1SqCszSG1ZOD3vuQGg2PU3fqsA5d+MTS9jRcnuD2siBRvhkB5QkCE6CyFYxn+k6vfe
TnSa7t61p8BUg9TlxRUO5oCTGTIOtHlXroSBwTQsUhF/neZYm1NSZX9e3bGTvPo8jB7O6Os7/Bdk
CSV21jDFk/hsR9L6H31aaANPJQH70rJhsdwwuw52vZ7Oo29sklGHKU170qIXPqycLc1+aEzQL9WL
DfoeCAoLaKc9pZOCisImnF1Qu7OmxjzQDPzQ6yna2/m1hjTxLEKRzJnhSCFHiDoA1Nr9F+li73CO
6OZVHn1nZEHppMAz/vl1NVPFDYGMvtKXqW7uLnB5K+azaqvPc6tA69ENcb1UBhl3UNN1RdzeckiY
kR2ggduJmkC96kddJafGSLMtvsG+49mg6QFT/BiXF6rLpS+XkOZegDmMmG249bDCDmQ+OM7w0HPG
YfvWs9uC+3ENbmZip4ngiFA0WTCd7DVwi5VCM7+VKN3LTSDe6jlgD72/CrZz2bilB17mYLl3qfNM
ZWEvOYy9c78lsMolWABdxTH7GJkR6tZg/ZpaueSRYhPB2Nkmns1/exgA7a9fb0sNAoLLDZyb17Cy
QFMSpL34DiFASuFBx6ql4wXuC7YgbwXwm+2ryn3+l9rxyJDgX6IYS7ukNciEaHZerNLDuqMmW/An
0XfreYaIzD9UmqKufui40x+kb1nxNupPjczTOH8CLEZq2pBHZ7VGWFneFOc64mzZZLK1q6sw0Gpa
Dw7g6VE8D0RLjP1+QUUjlfyGE4E6pk0t7qHgvhFqU5nvHShyoqddPdt7BCgZnhWcCS36aUfBf/iA
+IZph0imN5M9hhInvdr8ZcR4bnnEDr7TGygUm6cX4zT+nAFwM0wi7JNnOx/2VuNoli1hTc6fBrEC
rOMEgxHMcu2L6Hx8ndJcNHk6N6lUKxMHZrsBOWzRxvyfC7H3Si0aLFBIfcoCf34tpr/biZA6/1v3
S+0RsQ7FEDvSjNqEDJpAYNJxLWfa9g3cxtXBs1k/GUa6Eu9RbHqzIlL0jXQqFUXWbsOLTHh+24Bo
8URMW3xXWW5BwKSqF+l0+vyAWaVDm7LAunhDShSMxfpEWKfVvWc/oZya+PLBTNlhqCyI08Uq2EG9
b6cqkdFaRAqT1m8YK42GURmJBuKssqcHI65Byp7ZStEAYM4arehzZvUhBFAtjhqpgJGxOvzJs815
9wNQkfFw/cv4VkUMNHE+JeL6sleyTIXu8m4ZxBwGm119YWcgcxM/5QIgnryg1uIQxkNVJKgGSgNS
Z+tTdhxcYyFjRdri0NHYQPAazCkZEFvz27iolUcGwSTk4ORXeMJcLangf0lSOypKDRLwkV2C4l5B
W+VEhpy3yn434g48IyBcMN0zrVzsIVFug+oTGAJttu/BDozMemTlVeuSEPalchxl3TcEk2YH7u0+
J/hwC2h2ZkzloFYOW8enfmaaKMVib7lKND9j3gt9XLZieugJB5qM+5lQt/jjVyI4NlLzVSC5NqRT
MVMExfqrfDnBIV2fSwiQ4kR+HGnF2Zcd1nuHEfWnrjlAXaO0NacK+ROcJvir89+7xdQrm96TII7d
HR3+SQM830mAPG3Ln/CZalCrX8gcd6IMqxmi6qxxTSvImI8vXaSUlVmgG+jTsmdb0bO4iNIwe4k6
iA7CrCRK/ciSfkPlaSDnrOXwlTK7BXw9wOceo3LDMLBcnqWxG141/Kn1rTpYIOrOHIwoFTQZdaX6
dkhqEyA33VrTJhF28aOsSESJDwvtqHle5UEdJYU+Pv+c95HffJfjqd/qbUWhxFfyDEs2M2wvjFuD
jXZcH5Wlze3K0PKOTZCgSCA0s4I/4yHItevAfvKfHbeMpIttaRrYCMCgDGM+y5iPaZyPBH4LEG4V
QjfR4g5qr/NItBkNKk3nEFLiM0hOIbpBrHn3Ma0SmvsDlwcPJdIjEWYxeZsKxNp2U6bnquokHdvu
AzUt9UWzf178zjlG6qDVD18h6+0yR2PjljmX2mWHFOGlr0W7E408f+3HKQvRvvzyipEv+Z0v9HwW
YE4wWy2TLjSFEfsriCXfrSZMxzeLaokQ9ZVhw7xVlNVKH7HlB2es0DhiY1+3liDQVL04vun8gkk8
p5OU4rwcDKX/+/4VDoNyhE0kWiIglCPmT9oOL7hD03AUg8yV3icXju94bpwXrED7R1h/o6VKNVib
pbvjOCoE5zVD7MYnuo/SOtQMuL8e5fh3yHAJNQ2j29hcgE2Uaunlgj0xe1jLkFYBSZld/Q7vjUUH
nVMuH/nqfNlX3VJbE6YJq1c87FqdagAC9EFykzr0++uc8yqdiwjS7lABofwy4UrMzWdb4Zvj7tfI
byP/G+HvG6jQyPOURcpHwc0AAstmeDHttjcbuWJ8tl0cZNP86jYi1r9ya3y6uik9F3jTNUN4dq1H
6miXcQOxWpNVTAar8UXh0gIZfURpeC9AcowI5nos/dOxpo0Z0DNPZm0xVle/RwOBBTmdduxvgxGV
eEJAhH8pAaI/hnfg2qt13y6NlhY7Pm50p/WpfeS6Gmm6PRaYT6MGFq3uM/d8ipb08lfcR6TYxT4+
vGkrjyeZZG9sISjNjox3/Leote6jXV5/wlV4LtyfrIyjillDjvLfYQBZShP6Rl/z+rPzNnf0+BmO
zeCOzYDI+cQWWqsjoMoAtYpabiM2qia4ii9bUc7Xmu0ZAQEXEAd+BpPO/z0wmrYzRPl5pkQVxEUP
XhVRvHZu7rurg02WPPpJOdQthArFjO9+urPGlOmBj+F4rgLfCdhq0+3yHxOpv0C+soNRe2cRxxts
nwnOdaSXlDIgHq8V95FQxOz3Hscvkver7T15p8nkO3rj2uJIyH5/ON8Fe6CskfB1npZ8xsxizhxN
ngGIQ7TcvkihRNVAvDKqfMzg73QyRFz5cMlajAygwwx2Ywb4KyYrOZtoiyTjXUnz4ypvjO5UewrB
5B6+5sZUaKe8ySqSrYIhNMmhANTOMyUERnNyzINDuohRU59IQZ5S0bObcmXtIObo6CGcD4HXx/u8
lmd3cz2gUq1sxQsQdWM1lcVPIKODG4FutqwoRVY4XQ4FLb+8+rLDFx7nqdN4FeXWNxlYGghKf8vZ
e+ED/5ebDv0xjmIWwHOY47gM+kin4yAP1n5cUkgReJpObSptl5lUQAr25b0FTe0GlYxB+PArLo+R
jN492nhhMOJjRFEZfNSCyx72pupbDOCTUOuRXxdG+wDxAYC4lR7zRA2PaJoeCIo+LDd+cb7mlcO3
XkxxiC9t4URQT0jpnsx9L7x5GuoWcb/62UjXKA2q0JddczSylLzSc1aa6HwWr3K+Q3p2zk9xHrKX
bKoh8AcomfKE8or/SDXkJfGdJBoVl+6dF7YXkOVZ9YRqDRnKDu99Fe2L6x0EGUWhEgUsBu0SOAAs
fREY3V7beKmNIzx+xDhwhhshy4ebldeMEXZkiZOM4wFAnBVirblUF4VIrixrvCrnwXPywlq9LRZD
mKvRrxBWjUq0E2X5GwFXOVBBLbTe53zSdrwzAmxf5CjwlJL5WxrpMRRywMyD+vOSFDPq4Rae4zUX
EgfLVUO5X+7g9oHxRnZJb5NZ0Umr28JDS46Z4EZZvg6ti0B0Uu4UFhVDmPNxgEJOqyVAjJHd6wj7
vJiV8LL1cfhdKzofzO+J5IQP7fkQb66o2NzmKCCPX/W7vKQxv8cSVgG+BbWmobRSFCNPGF57xL6W
nyxOlvzlgiISShBA+HN80TTAPX1bbNFN8bgN8G9MNs9DWyAgXzbIFITWQtJSMiNcYrk6VhH+4Qc+
H9eul0IjBA92FMgerOE/sh5VqAPzb2eJeBn9cNhK/hl4Ys8G/cEXG1rKqmK83RvPzAOIG+J11xPK
GHwkxw5kMuNDzMRLOZ4OoK+e7sENY1n7gKu4MNRFxGIasUdyNP81w1g592l8JypPa4dMz5BDaY0v
g2Zn5KZ7tuE6k+Xg+qVNyc/0HTgCaeEJmdjFfrHyM+IxpOGJpzaQCyAP0vl8R/CPiekHTEdyjNUg
48uhKwV/x7aLz5XKd2B35E280xjp0P1VjMbW0vBMwpA99TbFkJykOfC2Tk3lGB0/0BprSS8CtLrZ
JvaUyq9L3Da+mq0ATIpmlG8oWvETMS9ShfOtiAi0+z8wFjAshrtfXEQ71+hF1k8xbsaQ0tqk3ovW
Ers6bdzSt894e9Q5w+c5jgiVPdJkL9skZfJDcM/OjB6vb2ctZnx7bktf6zJpl9YeP6OL17QKgf79
2DkIOtid06ilI9qazfAQLxDT3l4JkoH7gGkdEfABqFF4uJZulgtU4y5/4/65IStCqlDtkDmxmXll
ZxYrQ0YKRMDEenpWgxVuTtdrl6NXCfyXRDupYj/HtMD0BaRLeo/tsk/eKd5qfLUY1OKjewZdoQDk
fMLIwON6bKjtoGhlOF0Xu/dyxVtWkq3h5mCdKo7s9skKa8k/Tvl1SHFveeL/RxljArSuCtCglo+u
hGeW8MnR7kQE8B6XQevzJktGW2ASjnu2+8JuNuxyjB3+NgjWIiRqZ1jMuY/zA36WIT5T4dOn6wHn
alogg9TRCQF8/AypNhdZ+9PSn4PAEv4rxgfiLCKVDrmo89XN8K/jXQKNMbREFJmws5JjHmdnWMHm
ynUGxO6K9tp4saJslPtE2D558MjhKynrcRx1kKu+ze9UUZ3V5cEyx65IoONcq/Sn0Z4oH+9tclnd
rIMPJOKzQceHMWQZQa4FGCMK7Dsim8KhatzcrOfQgE1qgm7STmEIIxm9ckcg9FBlKnO4NJCLD/Fx
hDhBqRLcWy5e3p8ZtMuLHDegjV/7njMSeb5Zk0beftC0QAJzImZqtDEb7y0Xs+8FedOckgeI1Jjt
1/Cwwxjh1V2LIHT0pQVSmsNCsNHmmmVzY/hBQhJDB56+0b0PDxpphTsLGQaaunuOwvyoNOBcPOlZ
O40bF75D3LaXAy2Z3oH8V781VWNq5EjsoIXC6EA2TZwVa76yvhgWlYfq2CWaG2xacsnFXCJRathT
WhqZPDqfguPoVZGVWMBxqr2sVAS1goxmBYxr/eGQWvT54bnaxzlCq9EIJgp7QgM3wYjA9FtdcGc+
Wc0R2piIfeBJDeMzTJ6wWIATwntRbuxmQIE6N3uhTsCugMehZrBKTtQ3b7bGnO2OtZnSMlDIrhiS
cV1cej4p1hwSNa7UxyYSOFK5Ee09CBhiqSALY/RKT+0WkSiQkK0XkVlm3EnOlFsWMaPUQFYViB+R
YHkXfv9LWGhfGhx/qvnym7PLUch76AHnjA+IuJv/kFDdgWn4ytg9EHV6Gxi6L+D+qHbpAyNKsQ9Q
8QS5pgbwHQuRJjJ2f5P1+DqhAqT8e+dtTPnEgM+mZEaCh8JhmDeVGR36qFGpIscNaxb6Xbyi9NVN
mJgYbOAq/5YcM3rhZJ0yP7ubZbR0JoiHK/E4nQtazpaVkzfnZryEjWOuZyIpf4KXGgZan6CYcEeB
xV7ErFENaRq2Z36nwyW2OFoMWP9NkEDW32SPxiHuuBV7FdtryybMSCmthB6C7gjDqYsP0LDoJN8S
2wEarTDRM5jtlZ7Zkx8WzVbWn12EEca2grxfV0SPhug6z/eNIkJsMNa6IrnjNCkftpjE74AAqyOD
oTwl9dlpf0bpboho9UUF5uCyduJMuGmjWcsN9soWRayKDDCY2C2P4HfmZrFlNeYQG+dXrYRuIUX5
IQ+jPztYXQywZpRDqZOAoV/d+OiyyiUM8qnW8ONN+Xcd2LXtwkBBI4V3z1r/VHfWvjew9qnsVUDw
HP2oMUDxUfGTCN7VASWH3dqcuDam5CygHpaj8mA7X+7StU8g5bVo7Q2Q6JwxJZpIjn1agQAVTZZa
/JQHmH2Bii9IVXJ9ucxS/Gqv8QOqOkfiZbT6+ATzhZDVB7np0AQI/cW3reXL470sTmpzNaSH2QQe
0wejjZUXfS3DZCiu6QrQpvDM3BmeiCjVueHqFpWCLnwR4CiUOnEhvj+CXsrmFT+oHnyvh7I8M+j7
vo7m56+NCHSPIBCYUl9CoHSF8izS/ziL7a+YvpQzDuohazbFr08lfklsHHSnuZ6vXY67GqrYUtQG
94BmosW9Ugge6jBdji8Ez4Fg/EEAvQFyv6lMHjk0XMlaq40xxyzPErx0P24yf5Hn0lPhL59rxtC+
pQnNyB2yWtpa427+FQzEBwJqzFY4w4c8k47Qf6PDVUukSuqueo1OAZFf/ca9slE6y0yWTxrqkpcE
evlz7iueFmQgHskAwUOtzrkJ2JWkYis36x9SS+iCA7IaUFUlGV0QsBH33GV76PtAkUKnMI0m2icA
cZ+W4f/MlQQN9s0Xd9umu0mGQn8LCx384qP3KqZvQCdh+AL/b+7gFEWur9lYwbOizQLOkY3G3ICE
sX/wyERq6+kVSL8CMOcPRbXBo7KhxEYl1HTcceFHAHYwB7QNDqFkBU883N7P31Yk9D4dqwbGrgNm
7I4blIGKp1sbxaBqUEEkKS++muZ1dJNKv+pZDbgL/dje8uizJxOnh+VcWrQaoWfoQhfTdDWLOJVo
cRniVFms6nwkBoqElKSvDxpGTTbw/mHd7Etb0LLhi/j3aXFI6LXQwKSQWCUnLtfQmtZOh8GK29bv
xKdgxix0d+6A5oGh6YVYNSCUv0nEQSAm00UP9D88bZNDoegsPpyy6HLr4qCH+g0+q6FmInBJdSy6
Jjq7TdIM0SQ92b7yTAeYBuAezSrcFTYwq3VdFy5ef9VoJFFFoTcePVV1jAS6e1JKXVcC9MiC1gw2
pnzGphhDg3S02bC9py39OF/pbcxZgyIuf4g6bncg+d29/O3FEBicQ4xmdPLM8Oer6yKOrviCaeo3
KvITXBmAzo/xJHdOXo0Tbwxdo9kBiHXr494aoqVpojwn67I7J3l5jmKbAG5jsMmcv23+eHEr+LOX
EFtGG3G+lMkAbGAyLArbZFllI/HuQr03pyJL549PKVzOeC9l3Lj5S06t8OhciyTNmPLit7WUMwLp
KIGagPEtmBSzSJPcg9XLuoYDdnK6iwzPDOJm3UoD/I6x7w3FsGREl6KUna5H4B6yzyIF5QgM5pnm
gPg9UhwgQuruxYuxsqzFtV91jZlclKT2Hc53Z62NomYuWhLL14Wc26jmopcMUzRDWI0zhNEIP2B5
84pNdGqsnzXNUV1LDrfx+0IkLRUa5D/6kYPEFgmOujImi29Jqwz+FYGlwI0FoQpVDuu10HknQDHL
EEMqk2FwKjAaU+sLvx1Qnsgg5XMRJ52wb9CqhqDThHCFt5+4smdoFaJeQxuNy+PVin+UXqLHIIwH
sL8hk7wpL8R5DW8X25l9br7za/RUw8Gmo+au5NHfqX8aC+WfLATQYvSFSb200kZ7KLChq4rEcn9Q
DCHsSdUrNS5hNpGPo/2ZvdcUgji6iPijlf29vAX/nVDq8+2fNe/sLj7I7xgrHi3AEIzdySYtmSMJ
hq+x0H0K6ip91UVFnWyhmpv6aTB5ZIPRiQ8T04Q7NvcpZVjzr+Lb2dHyy9gb3CpoVlkm+WoDCjNJ
9W417Uul9I80NEjTF2In569EqlOdZUZm+nQ3XbRuRxAMQvbip4h9e6QsK0WLjtBZ1q9GUA8yXmpz
dILoGN4w0mIXAlP4oEZx85fCkyMr3c1GNGzCY1W532F+rpRwtKdE62tixlTBzY4aJJ+sugIvEC3B
spd+q/oGiIVuW4KrHZXOq/Rny+/f2z9szT3AXpgFeouS+xUdTnolkzlWKOaNJ0kW89wPSlVho28Z
iNQXvZhmxzQewDDotMAokOcAnTv1mitsv1F+Vo+KIba49tNm4dqdh55rupZmoI5UIAUI00Td0+To
KTEglBVndgsvYLpyHZz3xobMySUzqXF9iZGSGXgJKadA+Ok5Z9ruXp8jRt7P+NzVPcnqj14P+4rn
y/GWu+s6vtDBNZ3Y3EMvRF0vjUV4/baCo7sdq180mJJojxowQVawGIEiBZy5cHQu64IOsM2ctf7X
7jkojBbDGN5swW7MP+DF8L6P0Y0dYUhaQn6SgppcRdZ326eD02UrDktuggDLBgilpFUH76bN2lI0
CpOoqAh+rOejYYbyYeTKr6+zCijE+68d1FGBVYv2GmdUDI5n0MaIeQLjM4nLxO36SiCV9u1rGtG0
m6l/m1QOMfTAbVslXrxkuzD2Ew0snYI54SJ4qVoKLJCen0PRLd7VfrYhzBnbevWb/yOCFXNNCgRv
kQEygmuttiYaZ+zR+SOgX8sZlkbmj0nqo8iyKwBicJ1TYEE33pzUUyhf8315tAroUuNgqzf2dk/b
ItbTjMrnsyhUMKhNqNsoFWWhyfbwelOM7jU7ncNYGWRDxqUUYfKs519l4Bx8RdoOVrPXH7Eufzhi
H7mhBVw9th+KMzzse/lKHaVYtRjnYf9D+zpMvTtbDq5xrGibowE94J1QVFe6kzURzjlGxp4Rkb/l
S6VYxeJn95Ava4SK2RjKjo/pwMyGAcY/mke5BHbuxE+VFCLW74vqCPQc1I9ho4h9Zt2Ge30xBg/Z
2pj/XH9mJmN/1fh2nqpfMUb/nTfKZGYzPMzv0LL7zAaNvBr8ozKNqht12R66/OmfpHpf12HBY3Df
9JCkvV+x7bA6HZELMhz1TWEy4LS8r6YDPEC4E2ElrmqSaemxSdv9fdgvW6iXOUBjIcT5FEsx/u18
rtnD6nQzPeIHNSWNDTSFIO2bPUlBLInu+y+dd/Ig+ZeOjFiA2copFc8rVAYZEbhHB62A65IqtEQ4
DDMYbbiFgHA+Q2DSpFeFt5dsoRNkzQQvItMzpa4G3lApOAnymwMMf1G9bx4zbR2w3QFhTQ2QioU4
+qMc+XzlYZtgNBu3MOt83shk9uYmZqtqg6copWEYVKRMVspeaBxlVenrDuGPF/BZ4EcCeRvtQsaA
jIvhFzjebBA4zQD0cnsD2yNOF0GB9g6Eqc9i8lTsV/T9L5JjTYNbnJ15r5YiUpliDdvhDdurb77a
vUegc61HXhn1DCdNv3l0R07hjEPc8Ob/VJKE/NwUsOMNo6k/rlV5yBQWNgMvei3IUwONSuFl6cCX
yzuberh0ZAxj7PusFM+abjF0UnqlrHLzQXwOat6yyquFqqxayY8qaG0e8tsmz1Re5NORklRQlv8E
8rnkT9mTZrxCldBpROQpzQlTe9DHc/sAKosms8ZQvM91eHPxn2Wn0Phhp448z2fwNUov9z5v+ODC
jl//lZNh6q6Bi1hsLKeShsYPcXWdA2r30cUMobpiMCfPKBUHvWSptZLJ+52r7BvC8Pg4nlWwj2iF
AObUNQ8Roo4cp45V2QbQzQqF7rJon3PC64oN3jsscaV4a5AxrqGuC4DYX7TIqq45i0lekZrPblj4
P8C5MA6l6LYLynpXJPpjswUi+vsLk/ClDXttbOk3fp8zbFBDVLZJTy1xOiOT1eoQsuiitikcxAHZ
6+M6MzrpiWPNkDra9z7wq7l+H4yvFauF5701vZSkVDThHHD+WftN2mi+OhMEAlQt94ORSpYICj1k
NYpAAUSkR7ervyYiSHSqHvF0FLhLRh0ajeVhoXlcKgXQRdlNPWQSImuxMwOgbgB4mkzzWDXAKzxO
i4YV1MsuDdquqZRTnVcVG0HmlwRIAtQUMnMZ5GaSmiET0e76/DRQQJbUDIJwumoWE3ncZxkcEaYY
F9SdLoXemPq7mZGnNKTPoRPCqrJBgT0MYxAq0QcYi5op+CwrBGm1wxxym0ikYIYIUYXdo0PlzxTK
aNCGYVs7TB8JNViQlLYEFrr1B3z91+9+eNNbOzJPlAouNvsN4u6T4qgM/TL3whcjHTojaYr1bfd4
WnKoYOjIypqt67S5g/dJ6NOIulaYvBLaZc7RjgKgzQI6Vjp+kX9eArUIAyarAU/GOHHNDEF7wtEy
Efv9WdmEet56SoyGm0j22n7A/MfrEv0mwjr2+ghm1iBBD4g20fy8rtrXzHvxctexNVS4n15dFgAO
qlPH4XYBE6338TqPqKQV07xZD4pcVavdN0IFQUUIGKvwdvJi+yrKcFfcxby8GECHWDh33YUA8lID
zrXXXyziVglnraOIXV9zOeneFe8Cp+za9cA2JnBAoHncXde7/gNeDN94nrBWir/yw8MO+87Yrjb5
YHzpErtrWz/xn8kBAEAHYciLsAsNaPZni1YrSENo0dHgDONug6Kg9SnMclAs/3oT6cAdA6pmNXXr
dHSWR1H/h8zYnNZPY0C8caD76ZZgcEPs0HSjD552MD6glxf8D0UXPZ2dPC+3TUVyU1hG0tpYIX0T
jtHTR3rECTWao4umZRR2NlVkNrTFJmzQzEJWPxIrpx08YMFVdHds8xMjTdkfcb0zXU0T20kKMpxB
reSOyDwZ7DPM5ZClMnTQBdhNoWSr8Uh1jgm2B3MYFwGq1q4OLf9FXMUsl29qaj+yiyRLwPkoWI0J
vNbZQJSKCAAd43F+/KNZk/VC6WNDIFy8I9qTIZ8bmmA7D5ebzF5tB19rfAv3Mg7DUr3AQadFtBD3
cBPXLsym1EUD6vGfjiI2xFUwli4LAzr3vIdWWaZmiqXHauX16RUcXF2BbqmLcjnPUSvAQgJe1PU2
A1p3F3rU9nIouAOcVk+1tW6Je/CmKAgIg2REe7JcbFxS/gx/zgTEVCSE/2gldwzD5DUfcflAzawp
0n9PeAs+mzSfSa1rpao/xmG5pftWS4UF2eQ013WL5mLov9uvolSXq3enCi8FXyKhAXvEkLJFmZ0z
FdzApR0eUOUaOt03BpDO/3GILbCgxzeVxzXWszFFtPWhwJvK2k5cOP1NHUfGLFHPVskBzu3EFz5G
XyiUmxn2YZc4TYo+X+ijws413ijpfb62R+4cxleZtUjTc5y/7UsCPzyYV/k/Mcoacb2zyOSj15p3
hJGSswoQEVEtJwhd+PSucmZdiV9772qaQDx0J2JFym/wtAFdvgLEJW1s7azjvWOZx79ln7cP2/FC
tylfENaUTquBsuffU4eSUeiQ+XWKrlIVbg/WmAsBeQvzUnSunC4S2Vxf9BZrLJPYf3jN39C2Y2W4
BcT+Kx1Tx/4ZmyrwApQASscRdXONl9D2Pov3pE0HgB0ahAmv1d4hiHadda5cqG8Cfc70uePFzRIJ
30OhFLD9oRTBK+AXhRhG0ff7P2rypdHDERL6XG/h+n2g7Jf/kPgkQHDXUEmc3+w6t95fUJNudkke
3aCWiuG3sJu1GIVnuJl4yQWHXVJUCvYfVOkpqEEMbrWakJ03mCDbfe2xIegf+AewSuQDvx5iT9f4
Nj5lEw2RvBCOOFLLZkaEYTAhmI0JfS4OMtZpmzkgG/tKo+bBLqPmKWZT3CLbQU5kjIZaoXqZr3s7
7F4v6kqF7OgPC+ajxVw1EwbAqflKGI+WOxRsOCGR5WM6XnFcgcJi5IeRchO9Wr1e+XaJhmDCDmnG
LMeU8Nsh+xtwddv1HrOMk3f8rW3vDxjaRjTygF0INBbY8Jj6TyzaUG4a7mDxnC8LaeQnjCjW0hLE
clzWwkAhq5ta43VEJt6SHPy1bOAjQOVt923k5LZOezhpQg4fHxseg5vtdHHIbC4jQ6zK1UTCjYAZ
byMm5bNKJ6BPagRLX2ZFze2FB1x+1rSlSATKoveHB6X4elafjazPNvf+93j35r2znLYB2s2Is/tp
hBwdsuuhEW5KFsB//cVI5NTv1pd+dXXXrXEaK576D6wD6cve1Rc6/G1cSlxc7R52vmNE3ECoNb5Q
ooPx8SDSFGTDHchNjsbtkiSRGMQqhbKAqqaSshFTCKzv/2gOSHI9sJ8EiySucW0BwDUHU+rkcLSM
JBCBrzBy9SLrnnU11dlfJ8elapRLJ32ppryyKANlOKj2QMkDEBhgDl5tmlSD6R0F6Xkxo7rFp1uZ
U6YZ74ecrcLKA/AWQG5xfK/gu/SmFgdM01ZBzTOcyuUeU1MXzkJXyDJreJfszQPqkxIcqeejpwgp
KtA1I14ch9ewnkGELwEUaSwhwtC7wEOM1SDP8mv+ktseAAKP63QRWFz53TFnNBN/ailpB098Uwkr
L7o6OExNFdNNBTVB7+Tjdi2xWXPdeZD1DJiEndTnjsFaNIsZaFEWV/GmjoLyXtyEm5uOCAl6aWcJ
oZe/4+eUVWkPf9xcToMfiLzqmScwC2IzPM9VQ7wgboxQB8uMQ/IHsMKvaUpWQrKFzcPfa6MxTBav
PUmvSRYKNM0aly023gFi0LIqhM5ZczKsP3ng4J8h3rHANuVp6yiHb8R+iAzNAwFzoprWkC/ftk3q
x3YSA8e8R0fAsjx4N+uJ0juIOfgn+WEp2DFBOm4cDQoHX/3SZvoTDlR+000snxSrqF5DhZdPmuM3
Cf5ErSWc5drt5noBClEkDOg10Y9qAjKsFz60COZ2OwObu3oQviEs+BIQfej4u5pfnq326ItVU5c0
0z6Rzz5r0kT27Yj6uvEMW+vGzIBb6k6mqEOLk0ZxEFLyZvLEwygX128uWrXZ2txG+Xy1Ztt2+z7w
QpG0FmayoO24ILG8SfMSS4elWTxts1PNb+dN1N+oJypcLNWXPGnBUc4lhixWu2vAcn8C3LpVhMgO
siO9Gyo/Nhhru63sbwBra5yVOJ84ocm4HqecPS5cu1iCDUm/t7WbWCfqZHwiKuQusnzGclF3c95r
Z815YNlKSA94IwL+zAhVrsS9MUAo6kJUbTYHMhxPT7PC++ax8OkD0bMx19PikAvXMhvnXeOXryMR
Egu93KOZsve2QMHmBw2Jfyve3gm9YZAwsSudxE3HYA6H2wzoZW1W9L8yDnAG4bLeWjxv8sR6OFT6
b3Cw+ZSuOEdp+Tj0vkmsuti7FDOKhkM78zj5jyi3QHh/21VKZpwXK1cqpx5Y88P0UnJRBQ6Ajaho
3Un58KwmPgDQxiWVeXLgOfcq+ef0zspS/PU15odiLP04b0PDpHEUuWgIZnYexQpZld1eLwGvyBN0
ETUJ2EKNl60jNsa83hGE2UPbLAFmKNdU2YPsIKRVjTB90sr1cEbkZJQGawJLuBTJoWBEw4FH240K
AiYJO683Q2p5zKOYr5z7W4KkrST2+DjdxqJJe9dhozlcHPDr9JyE1fdoC8Btpy7/MggDCvg7+j2s
gIgLMy8KE5eviXDCZTE6Dlube058aIIUp+Aca++FNlr1tdTdPp+c8rc4AezaCbCQaunXmF5FrHah
qmPAHbYNhbyeN3CvgrGX4wpcUoIIxXFU0YTZQ2FyMM3XKFhc5evZrKsb+uWyCyPFX/SpsWvF9zu+
jZANzv1leAKrn+iCLk7TplHSufgPrQ0Ch5JHT8Umzg8Ond8dxBWsk3Hupctv2tJ4kgj3XtTG3omO
XLTrI2DEi1SCX4KNA8OUAgaAAPS63g/BT2mn3cFT5xuhlxgs+eo2LpnzLoigwIcdUB44rKQ5X5RM
yNUOuQNDY2e6sMr0H7v2uERO3ANl0D8DNoDvgBvEOdIANzwv6HGMOSPZBd4ClHgH33kpkQUid/A6
c5p7QiIKBIZse/o9bLjiFt/bsTmKF6OiEsTxxaE665EbfYADZcRiRG9Kel6dxwA+ucr7Qw6Yc/M0
yIvL3nVrhprOBk+0mbc/xIKWQSORgEAlPYmDynwSUnwTH8Y0BYdS8n9nmW6oKQ2n+JoMMojNhk7k
rJPXwup+xCR4W6dPRsM0BHwSn+6vt9h8bBwANNzLdTsRkasNEuXnn5m+bz7FBuJSXXRgypymx3JB
ayIwfY+koBTFbHdvKlGtKGtuE1Mogy+kjn02vbdTp5gUzDk3JJC+N8b66qhkmoDBHlcowphQYt5N
mRIO4yQpewX+yhnxmfUk3D4gLi2dL7+28UOwLe2+HJIcDjxhwYawEN1er2BOmO8OzhzJYBgyOcee
Zh6nUo/0xuthDLrfgx+2S6NOGCCQQnSgobQhLLUhTEQywsRqrVYlSh/D1RTHccMfeSh58q5xv410
pqOWTDYXqkasxNKG65tumeDZBusJwOL0xc4IazWov32XtBdlYmRHPoAFR4kRFMO+v4jy7IItmGjp
ZMQwkaO55pQSIttLTWUwqmd11KJvvh7UF5ENk0+NVlwvkYkxYj2uk/2JUs5oY7s6ZD4yFiBCZ2O3
G8VF+KMlgPGXhtLe1hKkgVADOcmws9dGt15YhLzAXQDfh0/rRzmWAXnTHip6v1W/lmWFaUaQFxja
b41dHEO/zqBC6NAn3ASwYlZDsPj9Xc1Zz05RAzVG3S3BzmPcPpzRiLUg3VUubOftOviaTATxwIlo
RaH3s2WlehzEAu74iWjASR6jthS7ErqzE6/I+H33dwZHqvuAi/J37h5o/h8xEW5d9ddINBMCTrN6
4qLVMNS22a3quENsFhzEVU10ewelS3+6JEj3n4HlSo3mWiHJoEmnUGbS+j5ucTBWFvEPdeR+o068
Y6nxEDrNyjTWeLYpNIUg9aQgmqokkuHNGCG0iYSBTfWWL6IVc6vK6VglnzpG6aqVrRO7wgd+02az
NtuC1aDmsgM1IFSULR/AxAW+/xO7i8Ngk+TeEDHe751R5DDhDMOnO0/oN359TxVtOvXjMmhOoTkp
l5k9GYp+QYhV0gbssQr3akxcwueKw/ztrAUAa8mBihLodpxU1Aka1DizbMO3x8EFAmQGfUTocjol
pmogWOHOVj38VbLenkVlqsEE0aiiKT0glim5vsOkN1txPszpdDke/0MQ7sge/1KdhopBkWpjwTXf
SlTFA/gtOLIMDY/qEoRQ+2PY1mCZ/qVr2rr4l7zBohmsuZRQUkMuYvSykU/V72G608zgKP6Yu0xP
24DsGM8G+jQqBDpT1KRzszzR9bzfYKXvs6VsxxrTFOqPWlB0kNQHcXvsgz/Hfh0bOnFYGJpKeZse
yvcZIrkvKeSQSYmARCQaaLE3C2qT/hfZljfcBJ7jcT0z4hq/pJ6d5keiIPCpFdR+4fuf4+jD+39E
0iDD0RIzNuBL0Q9jdP9fiU8BaDevo+ZWJhuppZiY3OM1hMhCdrOpC9ApkzWIWLy/E2heCTNejvL+
C7qMevPjwTZNEwRDim9Vbm0t1a7sf/+HqhHf33VNO4BUQ1KHXEBGfzb1GxJglE9J0LY2W/YVCbm3
IIK1IjffpciKlBkA7AE1CZlfEpp5Ms/Byx1JscA0wiwJTrwKkKykUQhzSiwT7GGV+qrAITsa/tCt
wGE36kfUZOSocnpQAWryInmpY0Mq+f9/zMJKP+Oba+PCHMH5grGxZYUnJsrwPc7Mfd9qohQJRVLc
zqnhooyfPMEzKjF4dcqFBqe6cLiu5eB06z9VhVHjvedV4ozVkiXcs422hhZ5edoT6FheNb1OQ1P/
DoKib2dwAAomkEjhnGBOceaEQKeFGGP9KYSTIxl74+udSxyZ/EFnJqvTResm7S932d0VzkDAGipj
JaneQ3VDn8TYzZaDfGSdiKlo5mIxjMAghYr4qqbbXeLPm0Kf6FONivgGMQT/XsbmH/pGCLyxSQZO
vvDHTyE7DcJSLNRPXPchI7Evx7IaUM+bPStyMnqd8Mca67JIRUP7aVNEZY/wKtL6yXyKG8t9QoFe
Nt3ieiBDnJNLK+/uCD1yL2C0zIswhcIURH12wVo9Gp798It1etksBqcHKifT5HVaxdCc+FAQJNzd
0hChQyjogdDoDeH/H65YqYeIuQpiTO4AFrAcYMJw/lsuUqojrUD/yXiD87TzM5XpkGxEaWOUVJTD
oG8M0hkvyp0TxmBlhzuWU05WKwYiKGQA8LjzeVzETJRCN+0clqH6ZdLBpYJm/slL4KXrYNSM2+1f
G+njuHC6Puj9lk+pYqgfOCdKYGcL0c9sU+rpTWlGiLvHLlmbJgUBJ/zteRcP0RNqjH9Wv7eBOziY
1edzDZpv9QFTi9SC5Q8um/UtCbqoxnEePEgPdmnzsPJyVuDoc2YrYHwTRz6ZgFZ8FJLrXEXxbg4X
VjrTDEZuzGd/zECHtK3ddkEMvD212Vxv6ux4zPZG1T3jSyypMeubauWhhgdJxL5f+zTL5JTA+ESl
drSkMmZQzus6WOLDZEH9yuKCY+gf/8z+i6PN75gPlEDolj7hE0370lkYMxQgAeH+DWgfFe/JSoor
B92oMSCu+TEvLC/zRjD4szT67Uu4GGFltVupQtQ33+4q1nu14jBgt1xwTFl+BPjXKY5OPCe2QJk4
MgAdtxDyqYYGEO0pFHIcziEcBOyZ0g0uM9HcntBoTa62FMvXMKZ0eUh18n9e2oLU0gZCY8pmp5i2
x94zivB+LwxNTl5VlomTzT1RW0fTPOkY640AM+9lB88e5y5VB+yjOKJZILJPTjs5mB1HkiUekTyK
jT6EchOdMViJArK7S/37QjuFPru2/O/AsYhWI9DUjN3D64VbiHDQtkwPLoIDIyEuQsgtRsxPYFFZ
GlVAQ4g81tS0jpI33gCAdIid74nweoViF0ytwPbeS7Iv6oPDN4pXuM8+y5y3MWvs+zEjlX0XNPyj
oie3rUw0O6e+NPvJgLnRToxtfW2c9jAet4y+UI+9zevcnSd0/GUoBElWIcy4HVO2f8T+YoLj2MjF
cb4DYa1hjU6GYw5oQ2S+5yZTR3r2HyVfL3257Vl3PdUQFny9fFOXPJAVUNhLGu1ug1DiF84CNYMZ
fuKW9pyl650jBtJIaHSB+u1CA2uBWsVfyAX5pFkAXOA0Ok5IpWrnF4yBW5c0yQOMi01GM8pELN5q
WqrsyudtouTYOO7oCa5gOTU9JOv6p6bjPe5srYFcEDoO9hsFmQ4eow69wK85bHAecBg125Ln7oHs
1dF4KzICBEaltPuiNGba2+pzHe9HAf1HW336hTGW3EuoGj/DmdhiHpFuTw9V9T/EHfG9OgS7Sclc
TKsyKbxRCxh6G8XoKaduo4ztFh+isPeDcbnaz6Sb/lDjWPxsTUkgLNXh0mUi0LJTU5uaIgoVy3Z9
GayCFh2A4R2B1VkJjJniPLHi34pS+kNMFPJiz2omIIngfDTAw/o5pAtnE8jDlQL+5rprNJesUGRP
zFpWMu8Ca+aoZfPf9tba958sg2O0aiq2gonX9cBTKi/Id7IqAakdXH20JUI2Y9E9Acw4ozxu8uwv
FUyE+SCJBsI7YjQPxUliq3sC4ErYRz4SL/Tp7jpuFo2JDQJr5TfPB8QbCJremfobak9BcCUv1b6I
FGLdMXk4ibQwP1OXW1AiEEN6vHO4jRE94GK3vpybHW7AJnLVyB797YL30Bw4ydfruNSZmZ+xyGIz
0Keh6jKiaK7f/Q7YxLWGd4LCbnCaMUPpmp5DL1ltHsfBYlW8nGQ34V/hxYsInAcEZPD/neU3dv/+
QOSYXQ9FLbEUbe1qqzVjJfwss7Rblx0Khch33XP8scSDuohkGA3arCAFAJIcAWY3FNavKYLz0vWF
1/5Bv15yOrT4adX73VPiOziJOdFHA9bHjCtLhaos+EbxugdmLpXNPC3rUCTXngdtzOLeby0Ztkl3
6rTirkcBupFn6yKExogysC/CwOLnANXdZ+aXlfeT6ARCkAQdPpgi88tZNHveKXdtKsV9ah1kSYEs
C0hAPieS+yz8Dw5phzz693H52sHDS0MqW7C7HDesom1JJX1+aDFYdf+5JDXWmFEdREk/poNazQKP
2ci3aDQP0bpx6oo9Sph+AIz3Hisrl4TuiBQ7YdWIKO5mJOQNKOVD1KnP64o31rFD1kiUysyPlDR1
duaMtjvige8YuJQ1AhiMyVN4gdvdvhbxvYRDvFnIFzEQKagkZXaIaBINuW1zfGpk3Nf8785uxXe8
GicaMCvqfFWOtSWps+JEqBIzGBh/46leziTA9fn6oyPVnIN6h5onjdhOcFmDkql6iyDZaAX6oe2O
ak2fJrV/n5Ki2cEPbPIGjr+XR2N3kbmItKwCeCtNG44y/T2KZfICoxdVG7KqZhd4r57YVBEO4ZFb
BygyfMpgXzQ1VcgKA/4dyBQ6PxdsckWixrlJCMVIhNF7wBJJEk3TeOjZ6RvPHT8nvS8B82e4Qx/a
2G9+hGRaJjqEyl3KjLu0GY/XP3I6vbWVJ/msFrpSq6QJsvz++V9IrzMvjP8IbuGgJ85Ci+UbtN+J
H7R3CGrOqSwFBVch6dybZr8inOpYRP0V3kVw9DuOGesVBxqbvXUFIp7eKljtwm2fthU59fhWHxbm
peLY8ElyrjbyQDiNNLP4m9+j2JhMY14cUMSZOLRCRj3d5IeVjTRavsbGDnR/Jgw2b8DxlXYn/Ger
kC72sCMWTCfNfANOkh/vqkU7bcQJv/264Zl9PC4zfZ7QUryRALEDsZSjS0Z0q+nozfl+NdQmJzkt
YlhQ3qGQB5CCvqV1t2BMotkBl+bLx0aqtRhjnpc/BMivZu7zTAdrdjtFbfwDOWDuDgvys4COxWh/
MNRylh3Z+NXvOHTfCr7OZ55cq4ar9Y7xzVCdJDDpTZbNpKAwkG3MzLTuwB5ULBeF9FW77uMfAYiq
ATKMy7kkwEBBEQwv8VjT9Kkai4HC7njvhR9doASxdSfJ/k7CCUFl8vpZFMM/M0kCUu3hvFZCcc0F
QeaO6Rj33ROrox53tnYB4FPJrrtIrCm3vjbWWOd6wiXNaGA9n2w0haeVBlfchOmHe5X2N0IZmzIX
TX2MuQlCsVjxrQJO3jF8qLJVMnItL11zkHxAomWKeMthpOJ37ChP4/fPtpg+c1BqU/GnYEQwry20
oNeXYrDmRWRO8ivQi6mCssXPhKttETFguhHsSWm7ZF5mA0AIdbdJsm1X+U+ulLGIgXXT+tULAO9I
2zlCccAu20yvakE6lssA6d6pcEa6kL5GMECNqrpQKDk9dtu5aD7TGg38m65KoXkuR9Ufgc5mztgh
KHFmAwPGV20Cm+ifcE957vlsvBq4nxdV4Hl/8m+dqnFd1tTB8yaNOPsggmhTZVkm2oPMEuU7UBIA
j8X3HzsW5yEFTPTveH9Mg7YX7p840Wv/cfcDEIuFSmxvrHyiM19vFGI5Dr4SVrMMbx0PR04O/sEt
iGEG6QFAZ7UK/4DqTHx0APbFo3AU8CBbuypzIxFGOA5BXMj39mb+doR7VS5sg5Hm0okkkpCrpqUw
wpQYNbuRrEhsW0rwklhAW/YE1vaMtJk40KnQtSiQPq2WSjUvUPXyYox1YOJThGlv+EUN5b8/BOIs
gtgoTtceThM1TX+f4LiLxRHrUyhkz1ACdhN2SZT40afQvOe/xCrda0P3q6KfnduxEOyzS8Ukf0WT
Qy3Paip4qEjyJeIquDX/GiDJHIgaq5yPSlpqPpWK1QxZd9B5O2CyAdvM4i1n50SqfgBuIeX3jACL
/40pI5ogZCo/5nU3RO6+p2IlzMOqGl+TTlJNLRWcHu/dk74jLo3gmjdmfwrzW4ne99yg737jlwQu
6ahoDkjFr0iahxuRP/kF37rkNcMnUOo4KeWqB/6Ktno4o4qG8dUU6LIS0hlbE9a5IunqKgsxal0D
o9ugNXtTYvF+Q/rJdgNAqxKLVgp2X3xIK8c2cvmhqF7bEN/9vVutCLL7lKCgZ0uha5/YJC5BA5n3
AyWI3KHe/dG6NaXjp0geANFS9kZts6QJUdC9r6kWnNtp0/VhDyfP37vS/rjYy+hb/1hnp9yixZpe
yBSuiYKXogUiytwu4K/ubYnGNcjDWePhoV+uNNfxMw6Kqm7tB+8FjJdj4Cwgu0yZ7JuNRsnE3Kwx
y6S38cckcMKySLJPUbEMUo7EzyQ+Ub4ssh28gauWMk2y9Q3RM6DsA2aOAbXDUwHMwQer+pct3kU8
TYyaoH89cg0LWhDQeMiyhXcJEwapJdyurEhI2lWygTqbmQF8Nha5dgo8jPcPk1kdjW5FWHGm9rpO
kEFZgnusQxvLJujarSQOeJ3gbcm66TRJcMGrhOZYkL+wVxy4tHFHsfbYOmnQp9Wm7rbqAmkfwgzc
3zLrmbJGpyQkt0aKx5GIJdMLpmVlI0+QxKtb/6tSnsGGGcgQlwKxZNaMqzlqZZGRhSb2ZZJYXDwn
HQ8s2gSA+YajSLvPgEsmehtZp91g9H+gmpXlnRc3o+Igy2r6D4Q5jwylcdZ9xVFRAQwD3nMDtU9r
5crGGsTSvDKMeA6pRdD7PvVZPY3WqZCKcEgjvGJK49med/283wNsbaxoXQAM519akEf6qqk65ts9
+SSr/zjCjqsXpC1l08TXE2auq3hJok46qF9hN3Xavk4XSGomIDRn0lF/5l1IxsN9B7AsBZnZYUSo
mavzTjTQTN4LbAhfVZYqqc5tnw2LSz6g0VhipH9OaHoi9XA5f/e7z6do52c1tp7dF5mhPGTN6ciA
z7H2Ebz3uFxbxeE4qhBrWPpx6dujWKMTdc5/Pwjikw95wlRD7FYJpG2vvOSZ60Gbad4RrZCF54Eq
RtFpKpmQuRu8zX2zHHc3hrhnAjQHULeBCExY/J/ewsPNbt2P7XvJjT+4lnN2QKHcnFj5aNM/TmlV
9O4c4u7rR7+3Keqwkh6MTFanb69OHs6on0SFC0Pnti+WVdNAA03fAufPEp9APlka6Rgrui2Xho3X
VNgYSJNLNPDWq/3G66nG60fdwAEwx4B8pIPzC5m/gwbqYihbR9+4SCyeSmmXowDzXsZxiQ1FJ6j3
ydOugxEnk9uJeBTiBTTMZIQvccyBl9XI5r1Sloi1oqrmO3X+b6BP3ajuQKA4K4igM6VuIs6gb8iG
fyBFnxMmZkLfWj0i/j6o6OzbGPlnFTaOr9AQ/wZ+INwtrN/1xd5D+KgZnVsolo/v7ShSqTo/nnE8
N3vCKv5ZVboi6/hKojrB8w5rY1gzAx+jdDqK1LrTzzTNc33eThiHxxV/Mk4XgPNrKcaLCosdJsXz
ulV1zqfcGN5vgyP3ILMzd3gaedW2bXovGJQsnJOb7f1Pl5TGUi7TR6HYLAdG3PGIqQsJNf0l6Nmn
7qzdcHQrrVzwPrJJxbfp/p1O3IP2N5T9RO+7hWsw7ck7D3ncor7r9sZh9oj59xRxXx1tLVtCazRj
hLqnq7LYpjYciZ6ICsvXDTu6PK9+NP+1+eHRzFzq4795uTd44ihsoTQ04P7BZNC1iJjIR1BLkvsq
kaJno7S654ktL6hgg5Ej2Dr9wkI/3reEPTmzaGKWjZkKhp+QxfE1RMpzoEcW2Z/7VQgc6CLnlW0c
fPXjEvwl0jmkf374nOCIWLX3rffiXRwCnKj1xY3RSuoVSrmiZTVFYsk61dnGUVTTFbo7ULCo+7lk
gpEQF4k09ica8x7hKZmk9feczQUDISlMlGyTo2Q+S4ksbWuFQMud9uRvIqaRDEZSOtAoKWaqtZMI
CNa8A4Ct56gCDVjJCIKRgXkD2o6NEbOudgkzRbhsifvAirNP6htRisXCVUIwmnlfdzcl1UNhoe/0
tuWiTGaNmYe5byEhE0bFD1TPCxai7mJs7lfZQT/p0Nb3ZgdxRCOVlNn95Va2bj9vNvm4WNUBUzy1
neMlD6qCioJjA07keEfIXa+yVYNeGiihGDcYGQS41DXtbnenS2lVqTIUfegNd4LSb0/iUQy8XHv5
nEotGc3mZCIWEYwZyMk58c59dcyzCKjZksZUDxwqULiQq6m5O2VSBRraGLqNl0j2mauTll8brKoN
IkgcwRG/TNhLx4aT0VD2aEbw7+8ObwXLIEoPZB1S7vuxsj/pFGeAqbEcYYkfto/aarRHcnmWOCiU
WR3c5GsbK2zwhDY2cDD5DtS33gFdSLUJzgrK5uqzDJzxTK9LJ1GL3LCwvuj5D6LhFGUgyF4YR2MC
KmHBPj4C8/fEXKx0E6DyiSz7/tAiqOlxJ1UylUgo9kF3F2or2K8aqzgoFG8zxBBa5MIHjRBIGAPP
P6OQNvLRapKcU/fm9BjCmJdz2bNH7isNrNo58LOvogV22gheumQ1CeNcTKQtevvueAV0tdQzUgt1
SB5rYi8PzsBo8TrbJbgImG5nvblpYRlr9IblVzUusJgYcfYuV6p7GlAEUAhq8TEYP+rw4GLWZR8r
RikKzsnzAE2lclRGBneZjLoKz/g4tvB+bOIggb4OHq/vkxElb/PFE+ZzNewmGgyS8fhxle90894e
eMdEoh3exYkCOnkaV5VWoJ9tZopUFR5dKXGxs3A8MSCWlkcTiNhfbTa4nJHwN5pOBdgsdwCOLAHY
zgAF66mJ5sCk3IMYufeahNSVZvQRJ9LVM7GOqYjP3EV86VaGwzCzXPZbPWadB1Vssernmy2H5Dko
GHoCtOyPn+3N6COAeRL3qlqsBbAwa0dUA8jZluEPdRB3oSxpweWxX9R+BCZd6MDNGqe34xgL52XA
1SwfnfVc3bhATDJkRG09UTloTGdonZlPagalye8Xtmvvl76zZuaB1r9BBbZ+q7bDv0mv2Md1Fivf
Efw2Qsar45Dhp45rWbYNtiOpOP7ibqrfJgQD+nGf1M/WUq6PC6j6hg9zeGTU1Hqz58bMRzshe7mt
MPevHiqNEH28rBPrUKyJwa975hxOSxYUHdv36tccLkYHrR2aoFgt5uLdv2HRSaEdSpIxxn4v1G3x
7+2TQqPi38SK0XsZ2Z49hdZtl+qJ/YPaq0v5hk6G/nJe1jzniiw0NRrMagdGVuM77EpKre6OmCJz
vLvyzvS7fbjEJ40f/HlAD14mHefhe7i2wIhYY4AVUVmsAh7SFpvHl5hpF1AG9++n7TXvpl81KB2U
7LylRznSW/jf4uIV/e4JsDHVOvpgXhLPxpAv+VN/YoUjAjhbHRo32gHc2mmNVEVkBrMVA/D09vZ/
9+Vvyiljcaddlwd3gmYxFHHWh5JchJ0j86gnnpg7EX0JLb/No6Ym6wHrltJSMItgu6awb5QDqfM8
FyNmLRsrXHr6icjyvjP4JhIYzmrsWSMyBa2v+mgOq1GIOPzixuxfgSvQOQDOcBHIG1hK18xkylyH
0MfO1+z7eBXwusW/Muldfua2wSzrQRY9njcOwf1hXk4fBB13y+eylLHmEiwSe5OduR/fjw0q16TG
gz9VlvMkuhCR8Hcs4QJYsiNI65GtZkbgGGP0M7BPRGO6EN9aB910yFz/iENG7cK9h4LXmPFoT0E1
Ch3ca2uZCJcZfI7NJaR/EleH6gWl5bHfNUB9H7x4A8nA4w9bJkSRmmQPtHgQDorHp04qBbDWQFF/
cp7VVlACgwccncDC9v50bTd9t/j47saQqgwT4MkAAODRWowbEeEkUQVVN1t3rUs9XUtxEfmcZlIP
lhmPcvS6oRWBl9NipJaTzy08KKRApV3/pRGmBy5BxjJY4t+o6zw299xZMiBtF1KyzxcKXAsG8dx9
FTls36+l3hhzrRXA3N/4wkGOfBpICEyf/hQ2jF2bgQapnIAs2z8CLoexVlF1vPxgR0kJoYzyXUQd
VaoJObA2Rgr+cCb4TbVNx2xqZSc9AcTJbKEHODum01kQjZ6e6a51yBDcxkMqCSEA4nQlPrGQA2DC
V+5ccEp8CzIheE1g5zIvQM/mG8k7yDW22F5StuYcJl+fh+NlIFrjdapc+zmYrZU2uBE9bivaehka
mJz+ENijgvGzJnmQVapAtq2Tfg3P9+/OnHj9cYG2l+jj8IXu3LK41s8tZe76WgdHIqousplTvas7
lYoiRMRoLBTgZOLpeB8UPKBDh1GRKrWx6ZOLwYDlMCO4Glt6SqDixhBqFS+POdLv1/Xl617VmUY/
7uJ6SE2TaTJth/o8nHiANazoVDP04XkuONOu88GYaTXU8c1VezxMMVsIezMOFrHu9hmje5LvtAqT
YZfkRCZ6Cpyl6UvvOjvB94+N6996bzcgvzswHQCAyfa0UJQFybXjRWslEzO4ry5SoZoeI/c+RAcj
DDHqH5NpYGQ7uAmZhz0uP7YQnd3pjNrX2Umm5UvU/YwXgQScv/Sn4zNfIkCtxmZbtObqeIOf+/Yy
57sE50OUZMer/YCI8YwiQL5f5R5aYAJ3xyI7G0Pcq7VmNNnAh84HXvao9k57bOOTM6je2PgdoM2k
ZgkiWtWulXmv8F/lGN6zpmM/hvAuoAwJbXYtP5qv2KxGTjuyhSFasgKRvtx8b4YCeZ35LZZGW+c7
3xWM29BuSl6W9WtCEoE7NlOwkhai90s9q+RuqCjjIXxfnnWrUqnhIOlu70n7eNaKzUAIh7sVexCV
QbAa7NEl1rlV0l8k7Qn00WyxaFatXpA8lPoOLHeqZenejdgve88Vs4hf0grbOMI/T69fqx+yyRrZ
LxFRH92G1Q8TgXSGo2bEtUpDF4olqRYiHEIIDYnobLe2C4mE8OsCX/ASzgvaHTOeSs4MldfNKRGA
z9eg35v3p48Pis5BvngWaBn6H25a6ECJx7jpQx+7BrG35Qlkl8ab5GuPefnmirsZNP3omvH/JWb0
8UsfZbY9G6dPId0NHYI5TXFjXFsOWRmT3351q41AitS5rdm/BqTjgHEV4ARV8X16c84f1L2KiWbV
HtQ4mflkHM4m1yl8MiPAqrF+30WEhhnHMWGq1m4df0L2pJWYnVZHlzajoBAkKTv29/oYJPFtNTqr
4gD38VVP+Q3CNAi8+XlDRIOIUk81V7Epfb6R81JdoxS8u4ro0CLTaIwnVHnAoTq6oSk7opbshEKC
+LHKrQW3xecUGFW8yLfl2o8OxfHjBWU1ThnA6vc2lEl3hAXUplu97A1ny/JedvfPJy2QMGrR/iFp
24D1XboYyMVevXLbYYW6LTTai68c95Oq/E30UkndSmahJH4WAVk3Q0jlYzAtCDo3S5zwbNQz8h2a
yRcU5kEq1ey+AsTQLtpDwD1os75dUx4X835eoK7TiIDJ7JByN9hzZhI06vUkOjsOZ3Vgoe+Rgaug
9HYWktWaePUF/KiCTAxNZCOD7xcJAo5bzD/DK3kODtcfkI70F4TpfolS3533cI4ZMiCpa6T6Eq+N
Dv5zQc9Gvv5FdkuU3ZReDFrNl1pZnXGwGxc5dT3c8qATr6y6zqOevNp1QC0Yn3N8ynKqA5Nv64ul
V8wIGRP+PbD+Qf70ixCyr6CC9XtElRNvdvWsFO4GElYjzzhDcijcmDTMYhzM7h9QA+xqqJml5Y9A
nd6rhrTaHRQsPVNUy6UCGP1tAJcvH781Z6BH2RXwKQESmgjjy6WupfG1CKIqZ7xTUiYEw+4wZbOA
yPrbeMsop7e0rnAxwzCFhYf7gZuOGgplmwUq+CtPpJHLjCRCiwM1bK1Q4MBAf7pl9ZYjnNXGcVvA
nsIOj/GdTPoTlxfYuzrQVp7Wt286PK4ViqQAECrvohMJ1MpwojTPBvhkkuh/LUE8elOulWr87Hcq
Uft4+MIJ+zuvdmO8OTr3gOPHLyqzyZqnY+Ck8lIXU2Z5yNElU6Jj6xSluHcz2xfr6vxckzJM16+N
Rrr5DfkjBiMVAtjL0XnfqvCZuZnwXOcsua4U9ErCvR3UEKoyvP37CiS6ro3JQxlYSkS5pdERiPww
7ckp/kStyhFRkOMOFn1NGtwAtsIe+1pXowGfjupnxhxO9kdxDGBg0kgWaWLrPWaUeglEJoksxjS1
r735N4VnGIGzyZScgxGwzM8qwWBtgvd9iLlSgZOCzzkx0WraeReR8lSb7OG3qEQjXWLNc59vqGif
GrCwphS70/RgjkF22nx4O7qDFzYfviQK9aXknuxizlsxvkcI/o4glDHTJ8ytGJcFsIM+WlrCmfUE
Fo68tVWyju1pWjpF3jQqzhWqeQQ/wvNLsy7wZuQdQB1mCEc6GSP81PqxNvrvudP78rYPVFMq7NbX
tAd8P+hMYOasNVFXt2BvFrDv8ow8f6EkDoVACneIF+lNgLeox1ZdaXZMGeBVLEmTtJ9CCDXp2eT+
8E/0PUJwUdpsh936X6Ky0w880l6bWtk/WcJesijrX9J3BcLWqKruQVjo5cwKCZ7swFlyzhgs2qWK
7Awgjf/WPxRvs/k8u7VHRoAGLmJjktJkHNLEgdfZfuT5TFCj9c8QCJPDI+UxBTdGzDgnJ3MfN9q8
5ud9HIQNSCT81bo95X3/lSohOTGbE9kQUUmuCgBVZe45DTdKpApDL6cwMSqYmqkYjb+qtsJrjriu
p8M48n9WP8nPiC5ONySrXlb7wJJNSvi3rzWxwY5ES4UEb0s+1TEWb+Da7grxGPsBJeaJfCQLGEhW
JcmCSlAKcs0IQXJb9QKykTZrWT/vqRdXAOCMYZAvQHFHClwimCDlRpLcPsHo63gnX6efjUjL1Gpn
ZUAWKV4AugwGiVvs/YIR6JBSXk6mgUaeu1PKk1gby5zIV0mQkcG9/AG4j1wPQ4NWCd/eSHI/VXmA
CuixQYUDTz0+R8+iGyvAksiEXAzDpzvIyM8gwKqFj7/jtKUGxKQuYVY5vKwATS/e8Mw7IqJzjo8Y
fk9qjFhQtpqm7Wl5UEtpYvlOWp5TQ8VdjDL2DDjeFjnpyzxAc1x0ODBXGPnzBBQha5SwoTIk64jl
/if/O1UpEi8y9LF6jxlqtm1nYAI+co/+IECK2bcPRicOFN0Uatu2E72FsFeoReKaroUuPkt/8nB6
+l+ZzuN/japb1n/dRTtHOBJpKOBStAqJXkpznTnQdUp752PNGNkat7SyCyXjYYC7VsSLGJKfAMsm
GTnD5Fj3h2ZH3PpQyxp8Q7JxqR9Q1PjVlN3e0WSpQOwf0cv2Wf6OvzMpIqzmBqfsH7EIROM5h81c
w+xWu1m4uQbWWBY/lNBjtTgvEIftizp8wmlYzCERigk3mfOdTsIJYIv4dqRMXm/NNZKutD8rs8Pv
qNDeWuXgeQSmsz2IGL2bOCXtEPff+Cme8gjfiQ8Hh8z6JcDh6en4ZD14tblv/Wg3cnBwN9if4J17
hRdUJtvF7MGCud1MzXIJb8Gcrc8AfB0/31KYZGK4VZ4MUxnm08HZAN6mMSfHNyk2tC4Oy0X+uMI9
omV28C1C2cYX37QRQAcphUrU9SBfe53vv7kaupwytoZkaTqYqdfLdH9iHr9pHxpie/5ngMP3y6GI
FObDZzjA686TXbPRTyiszOStMfvPbdThj3oHnayu4EB0T3a0nIOnXBCDOwdKh+O41znCUR45nVnH
86W+lzu6J+x5mr+6pc95uHhrY62kgt5mbIvxl8j+OdpvvLhM9/xgA+yUhULbdPr3bW+OLeDPmIOM
bybYw2nOScp44qYX9/ZPcTOThM2/dOsS2tEMnIOueCf5suwObLyrNPVC2gJA/S1k9vRNO4Z036KG
IIzGF/zO1SuQuCjrpL5PeJ/mfBoDbS0w14dZ77E+XBVg5bJJRUR6Ga+JYDhJoMZniv826TAXINUs
cIMUuU4nTu/fpD4jwEDq/fXcqTeyKrBhlTmQN03H2tLu77pxOqncCun8JDcBznp/brKrLeH7I0DM
AEbErj+UMuPgCYlnn3ZtvYG6Je9v398OZWVyqSb5d02uWBjpoGoaP2Kl0YwYboTvQBbipCqGgY4E
DErEpWBDjI+VSJtH5EpK2+KzdGPu5GWRzW1ERHzudtoCjXj0Zp01c775Nevgu3+XIh4CEF1zLycc
6e3SazRZJc1bght3poN1g03LmdgHcLzzxbmnXMd8yi1S7QXSjIUR+l8qT5EnlMoFirkYClc+NxGl
vik/px8m8Qn2YydbGBSndVXgSqDPuaquhi5Ff8az0X0jDLdqFh/KE9E28H3iUERRR96JHozw5Ddr
NRld/h2maBBeogUmKZ7LXvH7IDzpbLyaqEovvYVYxJ5iHeRHWRVmPpAQNwS1KGJkpvlfPCjUUqed
saO8tL15Pkui/RM6Ia9BQ6M3t7/qGdrdt/YR0lJb4jkaIFzN0zIavsacYuaGiSXaXGMQjmCw+sg7
9D+i4Ha+Bd2dGlBJrSpqbQdT9F9NQLcBFe+XkXpYH9zpEvNrP0hYlcEG9cie9VZD6n3oMHIsZTvm
sKgzfZjNQLMm7PYq1wc6dfR9e/ggZeASSmH/dRcRjMxVINtkKn5Eir8w3oWd5I3/EAR3Vk/Q+dLO
F9VnT+8xilWz9YndmFNJvmRgTA9G1uXTdCDmVIvrxzXApMN+AzLy+eXeZsghQ4hXRW+gyPrkfuF+
yerIrCcd+XLUhA/zyNR2mwQkrN8LUDjMpasfWl3rz0GSiC8yooOhX6RG1fXTE8F2jqAN1pyqzNk/
wKtfHg5VUq+Kyc+o+s9JYVzOf1w/cM2mNmHwtAaE2hFXdrRveuDEma8J0LjpkVbaH3ZCJ7GMODyU
DTi6rvFcoauYrHKcl3nWANImWl0CCJ+8fGGPjTH0n/kQ5SUZQHJKEsnzPDfCDuR8jWR0uAl+rLCK
H0Pkon2JR8PdzV/wq7G0mcNsrBNDPs5Ha+vYwdcFMa4FKj4S/qAoEkyTcBvCzo5WbkBLHGMyCrlB
05yvjr+nJcQ4xxoIl4mFx/6xGYgKz3+NNo67y8NSmHqfrjNERslpFaBIh1Fc0oUDQMz9uUj1OR89
+hOx4qD/22ixdEghjrpI53DFEzEsBi5UFgJURGoj9pWQEsyh0RFZ0PF1TEuAhAA8JkknObSqzxxj
WaSZNSucfWBS/30iIsyJMmDkwmpxfvKyb/sx/VCy7gjdn/9Ffz7NfRLY92eY8ZeY2+4+yfMkNH7v
JU+a/1NTEb0AeUqTXQzGDuCtuLe+ynuGbXm9OLqA8wt5ILgNEurfITgRPIPA2gwsHWUqNBij80yd
5epWHEbpixdPxnHN9t1tQ/R0sdx4eRuFfpNK1VZc/ilMuVRAvNdjWy6NtrKiAb9Nzr+QaYppt58z
6ZkTrh4QVgzIMLm9KgTxePJt1DicGniCWeBbTv0rmdzOOTX6w01L0B5wn/fY3//ufgaQwUr4z2qn
25gJpTAUCzLzBkb7vQCIh3xEhtGyO1nSaXDs/kJ4pwCxqPfYa3MYVd3glQrcYI5rxghulyIaO39I
v5M7pIeBAt492kFaaxYqNske53iTru/B0QIMO9ex3d6ufealr885LdF3jP3YkZTHf8hc3N+eYlng
Z+xQSp5NVf37/atj333npP5Vyqfpmu7fFn5eMijShyCPGfOFVUCQ2N6L2cEbazZ+Q+7r8W7PZ6Ng
pb5woEeXbITMPZ+Mht0yslKdzVZxcrBqBX5upcnU/281FHzkfARq2d5RnJGUgjKA5J14WriiqZhb
9JBwbvJFVYMWUFyabPcmnVXwphqUK+fBjTn/NyQwaPuFqTUEOfdVdqjSG7Brcjd+TiHEovgkBpBw
wYxj8McIDxH8naRTO5yKpZt3UtWHWGvYiEaGtgZy4fRrmxkuDS5FFltNGk092F33wF1rHW3yTvoa
HHbhoHJQ1lwWmEpYCRZX3X6LjrMeDPy81SyuO/ixLHPKNRvchTK8Muy4LpquGXWK9hUNYMnNwjAe
HGQpXFkNh9M6j6gdzyAyOvTIsBOzuT6lIxhNVE3uu/NypZ5iFzV6N/WtmCFOGYCoiy4lQRHKdbOP
fM/WCpZXlvvPBxI0HPL5d0/ZD5duXWqiZsB4fRFcOAwUS2xa42xLh/2CVBrUnk/zVu0CSftowvz0
7BkOK4fcrlXtZaCLZ6wi9q3OMPLstobQjT9Xej+y0c7BLG3ItalMrZtA67Qw+7WP3nOGXd4/5JPm
0Jni3ffu9mdjvPwUQNyuWvGFjrrKQMjLkZIPprT8VsJhzBYPrBF7TMX5mBZb1t1viZJeb9+Qu+w8
k9gKTrjanzyXCZ3zphIy7LJB4ZHFjfBRFxJX2OqJHmeWeg47NqGkXZ5E1IifUZoAOMI8qiLoAwSp
PyW98x3UOu3eCLRFcHpyErxErgf3WilMsgGCqn6d02v4uksLxG7qlO4OfsXbEx5wXIfbUUupB1sA
PwHCq7TM7/FlnHTq/m18FSFiVlGu7q6e4PQGVQ+6vkVB+OkIhcaxpUhu56oozhYZohx7NPOR4M03
LYaTxAmiN9kE5x9g/4ihdyUVFfGr2/TsmrAX5R/JCdNpVqW7n7OnwCYJK7pkD/iumeg1603NYLFE
AEWKDHwhqDKu6qShZ+9iSbt69NFseriXYHDnXjJbqA6SxA+hSqmvCojjfnD/kz5g3CBvfvByHKjA
IR9dENPEe6mr1Jp4cdzz5tBq4qA6E+X+mGbNhg1vRjtTHcBtg4hyJlj/Adb42+Ulv5USRidSeAkj
p08PTNOjf99R60kcnO55ECpJXc5UqhUYurucZbEebBQ1oXg161w9RAcJqyb8odue5ZCs18z7CHW0
ZQ+e8xWjtF6ThvlM1lSMiAZIZHGlStaiB3GvvFu9ECCF9Sa2IwJvmbYXjoA10uXBpx1XJi1mFVzN
miEeN5y3lwqFtGSKuXSTNX+AV6xH8O/lyEXRtNLlhSX9EAYKWgpt3BWc7ozpiiW2/TiMzcdrwQao
e2LGr29PB47MqmjSm41RKZs6kKdUNolzC9cZl+V2YSAYE2sNk7bIxbXbhjGd8Sevyf7pG/+WVbXO
VUGJXB7IKxR3mTPvy1vB8mMtWULR93pUzN8WVGfE43tIznSYdhOKR0wbKguWJ8ydjeDiugUmhQFB
+UO+z3R6BxMwRg8VOHtH6yb4uMRAXVzIzLNU2qcI+u6nz2ad6L6xfj1RfryYlf9yluhLS+1KRlmf
i4pFwuZUeFb/sY2itbXQCCEEbOUZAVJmkemqvX0YrP+zSBHAfYQhbFE+a7dy7z1UyYHMFIc26xbw
PCou3e/ViKM3S1e3dB0kKSs8BnMyBQg8tTfeNXa37w6OSJhXrmYgPdYRzisvRU3mAkpzuJ/QoGDC
rtf8LZjA6jLVQXsT5MXc02IT/2lJc8by+x7eY0ib+jJc7rcKX2i4FJiBCjSHKtOKYA5XeFUej0+s
1dEg6GY5QVRy3WgBFjN8TiTr6EF3tX4YNF8+WwDkxkZssG8fx7gsTT9k2YpYdygkay6bkfr+AVIf
swrccQ6F36nmxOE7jzsjRmDBf/nGkkCRzez6NH6PJpJO4pkAsuoRff6R55gGG/Txovtm1pcggC5t
3HDQtq6145e90PQVL/itSpP1f5ggiM+OIVokQCndhKwvL/gBtB5R98QMLu/tjAX/fXAkwqqJNgk6
6QCoVCUsgLSJzYso2j8hBT72BTwUbtZODPpGmXPI/PdAqtLkkYyhy09XU31eVhbyKTwXkDvj2y7r
hbl18IdqMpV4QlHCvQgo9be42GRFKUqUr2jTLI2poreZR4HS+wShQYzhDVKrhqofBVxaGM5PvXSM
ck0tT7TCv3jlsbsrbn3+mapxefC+1TysuWZUYu1NoZAS4tflcUn4H/SdTko8ibnzBWU+EvCKPfH5
KE/ck/0a9J6RDdf2quSfxnZBsjUDRdZIAU6Z53TyCPyQCLtf//TpyH9popoai4mQGjxqUWc4ioUT
CR1C1UQSfHylcVDJCdrWu/jd/jxbrbSIBrCFhUP9G2ou90Sl0a8UusrKylw9fuYG/p49lOBh7SZ8
X26kN8tN/NanZO9uy0jlv1Dlq2cUAfZYoCHEoT7NqHfUxEUQ+XjSv3heGVTJ2Xb8SbKWgQ8Gnwjy
Rql2NitakS6mvx3kd/AILHQRz3GZuThxWnjrheM3zqW8Kgb8TtoC5AZSbw3a9HlCKZmRjWuD1d/e
8aQUquKkKfD1n55H6MYQ+coHmM/LweoUyc/tO7Pbcwb4TKK74lBHYSCSsZVoEs8hAIkZpgUzd94H
inrgMQfn84K5ldocU1+hdkA2rQg0d7us51NHeJVW7D5iljNs2WWYRPiC6A1GT4Tvc2A3GaGG6rvF
PzuvWr6Ezulz0poa2gf5SgFbL/l/bdYO8VTjl76SP3Vm72FDKPfWyFyCOFkpwnBoA6u2kWJdwFLi
aOxlX7QFSmYm4tUEikQrYk6Ev5JFUtVQvZj5VtyqEkz8qOao/nNA6EcUVDsdDZiFRWZVxP2fKvzl
jPNRkdA7gxV2h0aii1ourzXeBO5WPYrtSnBSkFANAXABA39PGbL8c2k6XUgsiXsE/6D77/IhBHv+
eX2yitRKZ5UXytXcJUFHuBfAibGXtT9Xuvl0tHSSqTMnUgjkdaped5KcuO0fI+EmbGlMzB0idmJw
UCPvwO6cCKU0GH73sBgALAIeYBsVgojeqdsdGoJhO4KtdLoa53OK2lZsFsDAi4gvyqIHYhOV138D
4Edq+qilxl0nsl/oHw6KRyihOJ7tAYu9eoAg0IM51dH1jBK6037hXhbFJoxueQ7Za1QQfm7j3H+J
9pC+JJH620/PxEACN1m4fSKTmwvr67P3NBgkvo7zbtMs4LUGYfm/O+14Kl668jYmXI/XXGHw+aBW
0ae9lYqmUR9W+F0w6SZ4QWcr8bv+ZVjPCiK0RXCy3ORsIuP6pflB1PuktYxl7nfAoXln0oJt6Byy
9ZsYAKqXDEyw8n+Jp9g0uWkJwhxUtvvdeiOtCpGdDpCFKWTjgfXfGTBu6exsXW5+TceYw+POdZaz
cUmJlyhdrfUD6S/BNKr47qiuPXKfGB3ll9pfPo0r5KXO7VFYMSyouOUjjD4bWBEqJHjeNVtJZPED
2r/fcNUUJLRPPZ+qykMLljZrtLs+5QkK84AsptHG2Xijx5bA8r87e9pZwHmkr+Vc1pRErS6d+gBl
KKGCma0RRS+M1P9U9eMMWNNkwKyRe4avOXFYJmGMwP2maUrrjv8f5QdSiR0oJUEwbMTmcdHqWlSy
yoCCAS+gkyyrxHb4As0qikMq8QQ0NDPOE0TDW6qpEUXrl9eA3W3owaiBTDRZD1Ew6ZCbXpbwklPG
lFtu7Jvyu4Dw3omeFmuoEHqGIbOuBRNHEgS3aIXRBD5wnYxCHzug/gw8dTA53Z/xNtagx6yB6pSp
0fVv7Iqa5UtHTqqhnxnch8jo5qoR7RnJvn7W1vLkR7VeHrB0NJpBKdu8lXeMkWoYEK2si/LG3aGC
c8nLgMTuOO4R4NiuwFNtNjYj32BH733Gk7El0+1G1xrRLA4uj2I0a+okASPYuH5t7DQYwiwPoFqv
ck//gzNF5QghyygVn7Qn1e2CWmrM5V1S+VCz2LpljtDkNTkpJXGThPpuuIenpm87uOux0v7yySlq
vyGcS3JLAvpH0a/QeD/PueprMWpPoRU3VoW5onOGgrDOeKj6Y1vSSKSLqtoxBowcXFvngrn0YpnO
O9lI2g41Af05yXqV5RxQ7AFZrpNzypVdjNPet9zwmZQ5wEyYt3RVtbK1QMi9Y78MV0mxL39UA0hA
aUak9FtM/aHgFCI8b1Rx3x2SgYEps9skVS1vMZPsTEexdYC56uyqe0SfwFUmNrtOggsT9SoNO2hC
y92j5ziSvMxkjEvlscdP92SDz4Mfs33p6+FZvA0hcECalN2DxsRXCOtLZolWk6Mgk0ThdilJ6cG4
e/bEhB31Z200tIklMmNuqucTZZB7ZIW9CAiso8D2JvmCWv7X7QfLjM4Ir2GjZbDth8mprgUZtVEX
Ell9XjKDNdH4qu+jyXcwDrZHAyOOZs5y69cELVzBDi8rOSUfVNLMbGz4dbcgTvPFcvFFVwTIGYtd
pj39G/tQ256YafBdSI6sPpPpuLsJjwi1uTQjThmKMzw7TWDjGOAQ3W9Ua4BbKevLRLvFc49V9dog
sIi7qqENy1ojl2aFK9oEtc30Lmd1kDzdUiucVNlOVwnwpouV3M1guFs+0wklPJB+WJAi+rXf6wID
km0NlcdcWxykgT12f6cFmLfe5PygKjNLfs95CJfKz1yV0Rql7IwGUVfUUOKa7tMKs8bhQn5AO6Xl
ZZe2odmltwfXFIyG/+VpstUT3gLm9RuQTWDI1+GwCVxQB9BM+id6kjkwnS7gMlfkLk8ZOMPueugS
aI4L1ybf005KQpDBjH2NuIHuUtkAhRqSAhvZyAGMueHualf7lBQoTPzS6ffwxLk5Oz3QSYeVLxJB
JY6CxWLD9azcr/+tfQxZmEqhwsst3q80jezlhq8khpvuN5SrBV21jdeHfcNOXcrQm9W457D/zuE+
eEUAWf5uB5SPuxGs2HX49EMvcrTfr+c5yDbdaPTgG6BhaJnpP8QYDvoL0dw/Uz5WIHW7cKUlkBO4
nWfVzmX/TjUyNQLqOmlTfwMKBzBAL+UzDjAIdxAA3Pj5b9gl+I2GZdY2ee/5hTy0C+PzlqowQFlj
ANmA23DbMoHo43OWMjgIouHd2GAZPiI2V9NtpUWxWAowfkMMh7BAPseZqMHjWw0N/o2gYq9v1QZt
/jGFOwOO0F8yiQmmqGL9hWG+M4dW06p1jMVL3RDcBM76Jzw6vbs4y5w43LXsjmV/0zU0jxcPofcI
ImH65bx4OyYSa9Ot6t5kbXPES6vLWH0MTDltd2wQwjoeNyqfCp1YroS3jS/Irld4RKNEVFLTmEmc
uleDYOtsDb0c9cvRZtBr3tJ+pxckANQ0tTy0I3qTi16BWHmygXIM1rMoxKJLc3QvLBGRGkzmipVo
rvMF2+BB5WM2+7laXvJfTm+S0m/3mfI7oE0b8H7IwkCBKpAs74DEyIUqnC+hSTwUVrMUZjATvinF
jHrSEpbiU/m9F7Y/paYBY/SCip9sYi3ir3D2xoo6mHMdgF7M6zzv/yyi/fRwOBRlMM5sDiSwcfNh
/rkSSAq4edTvx0v4Qh7zA3gKRY9OSxOLrq2jigXapDfRzjOuf4KAaFmWc70A4WH2vEt5SSShQvrP
UfSFtcbb8DsDbnK/sgu+CTpAGvCcHR7WbnxzFwodbISV2Pcv6VLPNHXo4zNbOX2veb8VVwb31pLB
umoaMKQ8HjK/4ikgexUSFhBiUxOaek0nsPetS5vYUswWBPrCtdSIub6sQMsWnwHgVn780Cux9zVV
86GQJbEjHS7zu4L5wKdrd4zlY0YbCWem8B/ssOLRaH44ZX7MO/QP8PFd0hk2/wRM4zRlxrqajW0d
MilLwsuez1gnlV8RmsCmgcuNHUKypTFtW57v5CISzxqmVyjZKUsiYWpsQ0NdJjMwB5HoW5KSJjpN
Dp58MOTa5Zr1lT3WYR/auobqIxj/c6wDJorhh+6QZXdwg65jkgUgthgw19N2xnJzH5SbjGVJJGqC
8na5jRmB4un/uql/7H/KUpCRI4zdTFpY1tX3TokPwrrvOjbdL1CQfTpXK03XTantX9Z5tZwuO8bO
bg7OH/Imu5Bi2TwDgJL1Jq+yRSD48ZoX9Ga9n3GrrH5TFvVSEOS7jc6BZjAGVupXtpl1vLQqyvKB
NnWTpj6UDhMhKUdrLhoNGzpgQalYwfJI4U5Ely1HSGcwV0BgRQ4Ty1Q5f4gwM8xFjD11D2p75Bt+
8LzCA12AISHZSOkKIGDcPQ3nd5nJVVtrs6xtaBAmuR4ZqDFIMDR4cA+ASfd2B9n2ITsIsqjGxU93
FpxQx5KwXaCVVAszzfgmndPsRZ3z6FADGNXvsm2INqeEbnnAUEaDjuHz7E909zdL9IAT5g0Yuddk
eNeokwFU3MmK6c3dFZZu9jFcSgrNRwAlBMuxQ5Wp8C7JkrUxW6o414yHDgCPsZ3J0vXrrc8oEr46
L2WB07w9k07A0BaxgNBPEkVXvTSFaP9icajcyGgql2qC3KhYXLnB4OTkhnNHYFePTDi2UXu9+9O6
k2uzJWV19CmfWbWzniDzbTmY+7Ow++SDJBymCXunpZULFI1x52hAoa3mwmpeA0Q1G2yLJRLm1QuH
AKSaIOcTz3svdVAoBgAMK5GUctdukktXFTGASOo2YCnbGeVinIihGE/F4Ch2IVj0NxR5QRC+yQWn
aThIxHwTTsJLJ7F73HlpTTjBx4Eq9OeF1/6MLObcVRVekpLHC39mHWfC/SLZ7k9m2W/jasGzqyrX
uHVumnV8vxotBY+u7NWAXrTxaAovKw07S9UVwgDTosToJ4jYn4Lv8OJzNl5Og5xIw+HBJsbCXt53
ys75Fpss9f06wk+NL1q5ltGFoItHSe84piwe0zz2M56TeuZi4V0053RsKldXmwc57Xe2HCI0+Zso
E+arOzIIudwsYxXdPf9hyeU3PTwau/TbrAh73tUxwUy/rq27d3zL7iouOjJCDAivh2rWuH5Y3uTe
uRNfoyVzUSKJh0pewsB6hJB/Dt+2XGaBlCxj24zhQJREUYRDKWRg17D0Eodb5l31Vyrk3cusoiE1
sTUuuksB9EAmHZkjy+4a0A2rtxKeQx7bit7sPyDfEq50UiJ4lPvtoWicJRe7somttzA8Au7QDt+1
drL013K8e6hhXdH9Ig3xLtjp1TUFQi7YlXZS1KWdzcQLQwqetfDqdw5aa1fZ+5y9/Z+AlGN+5tV/
0nUCfZNeNJ82nt9xJYilUj3yinSpx+TzA8/lKefn8vKqFbf0gwH9RGhCCnc1Vpw1e3PWilx2zxXX
SrYvS9kNfX6O8A/FnpOuqcVSP/ZohtG3SvLUhIhlM95l0PjWIm2CbwAKyQpNbiv3eGdNuYhasurA
bjAfqf9HC0OpJxYVfU1DCfW7FYIunpmdYLFOyLp8u2tiyNQXKuT3nUtcSW7g1rZ1d13cu4QInVzv
3i+La4dlArYawKkPu+wFKEsBHTUzLvKS4dFcqNP8N6MuroftkHcK9ffU8HsvfC7ADsLf3FV4riVQ
KAuPpOs42pupVS2uN2ae1BHuDWvhATDzH8iCXkwA2nDaBQWfq8s5SeugwZBMkzH5U+Ep/9aR31jL
+y2PgfeykEHLJcAyA/HCYAlHG7jZ8xFGgRRtp2gspi8GGxACHytIVeOW+XJbeheL8BX4bfnMR7ih
G55/5uVTyk5Lr1w2k6cm8iWcQMK/UrsOxEjmPeqvF51KKShbGyaV7PCO64qItd2BgaW+7iMq5zc0
k50rzXUt0WRH8dq6qwmQsYOC+bWmH691TG7aawt3V3mGiz2/ijVxk9n4F+aBJfze03MhHxs2uIZK
YJPvhp+OUnkLqsOb1ci4QPEGAuOPz/P5NKLgdu09ABesD0e7Rd5MaHzNs4ffeqaST3mZhCNXGjj5
1NrsP1jbL1exP/j+5vnjmKJuU0P2oY1Mxxy17TniCtQiTmJsITmePbdbSMre3YBKuKHcYxcOohVT
45Zuk7WGQFPONuZ+qxE6TUhpC+u5g+2/etkFXN/MRuthvonBl9q3IitSxrUgKGKxnq7ZKYbnpMgR
VI0ONpczPBfRVRgVgDrcecqjJqqZmPGJWuLMYpP/WTbzuMx69p2Z0YOUybDXPpZLhXhwe9Mw9ZLA
JRP225A3kBV5368YuwDbwZO5ERemtjQ88VPftkqJfDLNMY0bHzUQTyuHL799jedeXfs12WMAGO19
K6QvyFc2GKJLr2C4polFnOnfi99+T6s4nNjJ/72WDR0+zOsuUFvnf9aNDBf8RrfBtu9AU6gfADeT
k29NSdGNnHdmz1/VElieWUi8x4U5wXUED/uyCQYA3qyyyQ/yaMfHuR6g5Krb8RCks62yNkT26WpQ
3e8oFQkePNo75bfk0X36/3csEQo4+pPRKYqRhgin+YSq/MknY2qoqXCqPGwbxitW9Y7mVa9Rg8jI
Zu9MoDh1Ze03elgBXHy9fN1RjQ0yER/7lUBk76C8QF0PJTLC98/b7oawv0cjfeRUnMeVf6ZjVYeb
XiUmplD7LMqfP3ejpSICYzsotdaMJy9Pl2xZlgDigKFT49jkh0GPwu9iFO8KXtGYqLBz99z0ph3I
jiga+oV3OwJ+V7qiElxFTXoZ00mmnWc/BwAistloT+YnITfgFhMIgAe+g9Yhv7/VHswZlsQlm/DU
sNc3upeQtRHcE3sqEGItslrlZCfEmOUehBpZX/zA9CBujxfApS81f0dHXgE8Hv6g/WYKpZ2V3W5N
9ox863/XtqrltaBezzBjN03S+3qdRIhlQilRSoWHK6kBi7PaIbXYowY1AytWvGQIPZWaeH/3iyyQ
32qHeKKQN08VJiZJ20JZ7FcDA8Vb3yuGGbn28p7VvmCSSd42cE0CO6z6RVYp37Xz59VuUTPee7uW
MS20BKdceYhhbDTWYw51rrCL5YMWx4N3AQaaNhfWNuW5JDLWqU9n5GLvEJFVtUKaPUDoiJGUIci7
WZXPcbfKOye3q2UE/q2pgN0aYTSFb+JrZldt5Ik8ogfKKU/N4OBF6UwBHr6Kj2jfOaIarL/a34VM
FghRqQ+jv+5jOAYcDbbLxYnizd61zdIHOTf94NuxgmXBYUF/bROAfb7/UVabviY5PAVGvvL/zgW3
dcqJFJq+5LdlK8M/icCfpZ+G53DSnoZIKfM2ILYhuYgvxuX8IuINrEeTY3tJzWI/EOuFUji4/oO0
CmxXXdM967SWw+hyfWzFB0CBafIXld0XS0xfbIpjutzXmyBy9oB6+Bb7PVwrpwxotEIDBhR6FbEa
WBOoo/XwnTQ/BYE7+zmylITEGZofncNrRfVgvGvnfReW+IGhYL7+kxM1wimgyXjmmefMFmFJOVUO
Hfbdco4eTSboUbNVqhU3ZcHSMTcAuzAFTdeJJS/BnWvQBPqGNDwjJ+v42GpmDX6uPdBLYH4pM9gF
9dWq9r/AGSTAe2cfIDq8t6AovgDB1QcALlNCPUauCobsYxhFv2rxZQzkIvV8nsWxyJzasRn+YRLh
ICM5Gg0IuuhX4n+2zUlwPjm6VsKUS7VCq+YC01N5WYMSyiHKJ3ZUSlhMJTqYF/ikC56Z2UvemHe3
x9Vq5Vv0DrplUbmqgNINcoSpVfg1g+30pQnwi+Evbs1HUbMZjT4Kc1fRZKTOJ/2OkhjI4yrSnXX6
0bbuoVF/uNIpLNBi9uX6WQJGeo8vKu5aYoH3vSMnP15dScS7Xz8uzvhutAVPDD9vl3vBE9CHQJCO
rBokkXcta6VW7lji8rXZFReAiHolh9XiHVCpvAWlWOgM27tWoL9dsjH+FTtPhOXv9Wp1AsSFobfS
vRXX8w9dMSwbRnNaZBc+5QmNx8UC6V8Mqr03+clcKPifhP/avOT2oj6c9LK/iUJsE/z9kzZtE0ai
f979NV8/K5Xjqz8f8eBqQ+GiF8LgQsM4vOrFTEdkLclJJYEOux9hilBsgVKSHXHAzYJVMlJRTzsP
gvcfvOW294AGWLNmYXw+/Ot1um+zDHVf18PGHufmwh0G82irIB/2686+rHjUrQ5HqrjvFaCxk6V2
eVU+63cUZ4+H2CxEFCFHkDLK3gA1m6DR7ww1c10fbVK+ZnpcXzOw93n2qHwQ7KvtL1EK1UHXvzSU
9Fpi8JYLGcamOiINq+PMmQVYIcxn9bjLClPAe5Y1yjhLjkrP2nb+sCvysU6yB7pgMSgn9JhmtF9E
qQyt1yKFbTArt8pHEXHtahJzm9D3nIWv91OV/OiOuOA53hD7Q4yAQRik6bJCNOQkeylo+DA2WE7p
n3QmZOnMlcor1+wZL3R4Q3A9AUkZdU99oISFUHebvCeqmMPZ7psygGCnkut6IxWea9kezFjxAVnm
dvD5NZ/5ptzRoEOZGmhj9t9JffCdLTatgXbFsQQDIqQS5aY+f73zrH892b/fvpTQYcvBlb/HKt3V
8rLmT1bvKYW8yma+cVeot39JXBeV+J4fr5KBdih7aQ6FJfdYRBu0PZcEHrzR/k8cv6qVVbL/z/zt
ylWPxpuEvZzjjpo5pxJoacHTM0Kuz4+WuG8gnlw0ebIbmAoX0oMBcz0nJSnSvcAf+6MLrwhkhkca
zwN67poefVTov4UX6CxqFfoIFHW7p+yH94Qsj9+ftT0UDiYDzwn/GXMgQG2czqiR+Q7Jwj7qdKoz
64yVbqbHsENb+VMWV4n86Uia85KS/q/aYeqV/9YZxy6yt0/yM2Mmdqcs3BKzxBAxIhQNnHSJYkY5
Ds4luG1uKdw5HCgKf4itzhBXa62Umxuv1nnwN2rZQzckpSwkRe3+8XBgxVCLUMJXJnsAGkwd7AU3
PDbFQ1BluyQ6MnJI7iX218PiTWhaO6MXyl5fG9aIxu3NhaLtfcwgLFEJXPnUrOvPdU97Vme2+Yf2
bf8/x7ZIjoytAYXx8TKMFQCw7DqeNWbTj+mnGh4Ewh+O8H52a1ae+zHfngobqQxpmW164ZyLu0mo
oqGEJJTesS2JD1e/0/fAq+DnPVJc+fpD4q4kNO/gUzvqGm1OmHHDdV0xybe1SXsG5vDmxUu+o8Q7
C/LMvcr+RK58sY7tfqD1/AZy7QnIVUeRzZ3BQesxWEMbJHehwGDdd4HDIsD3eouP/K9mPoVWkmR2
rxGdCAJTF9mDS8KBV+m+8Y4riwmaPt8BZnJ4y7ABZ7bIX5s2kOo8KBKCqAwDzdMO0bxi/ndTbqVN
+7xw9nEAwejzaRB5iertIg/wKe5eZjz78CTcNacOXkQpCRVzypAl5mu20qIUdRyzahrQlxpx/PJj
OQXUqfqkEgBT+F1nt9WhDRQFGz2U8etWy9fFyU4vC49HWCjy6j3OmUsh7XVQR/bEc2ifAwogeLf5
2RXmXb4uWHcjRjfJAG/b/oU75baxWmx/ppsm7vTdPz2NOM9PwSD3LNT4QQedWJqycX1/xlBbpg4g
Ic4ruCavpB5J6OExnbTeTP7HmoaJ7D7JYmqyh8AophoFeTOzlBLyU3Qo9z0U+cAfmB3Uy6f1bBkJ
qn5pp4YlRJvI2oDHEgx6+b8yyf+vV1dCs852LxxIqgTZ5AaU7+gV8LM9MuAlZjOygQWyQFOzfgPk
bhtLy6nnPXKWBh5rahVpz+VDaiXDfsg4elmxMD1TWCQwxfvJnTsl2zhR0gEqKGCJiNB+cZYgEJ2U
rrzIyctDDesSj5mpfvgZMt/G8Fd9YuVHZ4CCori0Z30vq2IwQnwDXzpBDl5fJvSJKHg7lDsXSaj9
eZAsqUhk4eVooESOjWSzmkQk5KQOauZ4w5sujc0ozZu2WkZO8jEc+Ni4rq5Yd/2W/vXsOb925+TJ
zGGa0emSAJ5snRdDQaeq+Jv2IOyoIHy56p/xgeb/+yLetaf1NEm0XqrhTJCop93YStK20jmLMHoR
td1Hq6/OqdrwrxLbXLlXz2qVXa1eJO9iAHmFhBC117m+TkjSky16waz9fPwuUq8fYn8mPcyqhSCY
59fIx5YbnpZDQs+AkWYawR8XeCi9UfsoAYYAbK1dzwRPl3rwa02KSi91EVAPraMWVmC/Ni7s+Zf6
GPQ8Pg0LNm3XsLiUJGZnaMtPejdHjEMchfpGpCI6wO7ExQFXvMleQAm6AAb+UmZif3PfBnduzrEa
wgsasyHlK2CGniwSAcuFWgrHHL/ruNglaX+xDhGKDfpdndJZwjHSJLn1XzGYcygd1/rBIJy9mUx9
NnnyrJOSiyfwkPdxxXJ7SLLHG2MN1oPEQrxIFsiaUIocLjvZWrdEfrzYFDufKkdazC0whLUdtlUn
ZyNwq6y9iZD4YtUYe529fn596uEZiL2aoLwT8hrljyohDmkSki6wkwpnGSnkaOW1QPMC6Mjje9Lv
PeMUE7ijKzMsBc6+d7Hnp4Oyc5RteOLBDRVaWbJlXvIHhMV8wJpK0kOltylsKWGzHrnQJ5TS4hjZ
EOGI7NS+QJei0ttFaW34fB+CZYu0/9cU/oXDL4cJgZh9yJuq2XrcD4D+95+W8M/ipeOrOYaxJ9mq
jIDXgIy2UFTdWpKyjAMSM0mB516Yxs4wCoDFlyhR+eBIPLfg1MCnezhv4lmZzyg1Db69uYOMjdWx
hRE3iuj9gVWE28MHyP1Vc6H5Qyrm8I2vVT2aHNxDZcQ/Bn4g3P/x6gtqGaJfMIJjJyLUKGhzN0nQ
+ZtDzdyL3V34Qsj9CL3OkbYYID5z7XVIvjc2TvgKs6L2BwwPmbkWlD3ZVvTyqYV5C0a2wNbmIHMu
3MpU6MfK+KJuL0MOiVqI8wAOpCvZUEi/idVJo0FNBtMtUOmSJr7nwtFNwwWJV/0Bq1vd0lxAmozG
6Hx8mRFmqDDF2eisfgsswarOG10TRWGFkET0W3zhrV9q5OTysXBIhut5mmERZ86FnWMffu+R8Q0Y
YOsVgAAqElswHD7XBSH62sl1Ll0dNufIo/kHZUIrXlO6jTrBGLK5UF5xjTTkA3fD/CvYVuEidLVT
TtKTP7E/6AXShbqP5n8wD4PxutVhYdSKQJtraqwBgJs8GtLi/FOII0fO00cPcz2K3apU+1JN57+l
ih5+vCKQE0OvoPz+zgT/0j4NT07l2BDVR5GA/IHZS4SgLhPd2m2QBbLk7EPL53K34H2hR27ATC/M
YMr9ESIoEJN1sqNQ1X/T9kUii2RDuEzU8bxF+hEjy7LRobufQ8YPEz/4ADCWqvQTcFT1tL1KjGuc
eP2eFlNNOi2kRP/0SQKEFseLYIvsQJuwNfCx1TF3WvdCs5mVSO20yFb28LBtniBzBfgHfgwYqLRE
ciBf49bhQWXL3XoqVkX8vTm1qq0QNc/JGBQqfagMbMzQY5uSXlPdE14zsKt5LJUg1MxpA3QMyEZK
RGIg64rc5DHg9u1JB1xMH8P5jgekZR97MejqUIRRKvHduQtN/uVDmglOJOziwdOeP+b5g8yomrMS
3/VReVVMH+SEkPxAlR7YNCpB4v6GNybVmEYuawOgKa6kzZe8F+Dr9wp1RNwayXpya5Ni9R3dd+Dy
MHceRpFOHSGZ8xwNrQ3AmBSgLZv0blOOL+6GiUZZPWZ0MFJ/fFoGWsyrSSVIxc0AZEWHprcxwgL+
7uReLt8IQjhkVpv7r+5dbmPdudJjSWUaozlYzE9O89vuS1dPBc+XZxXX8Hpf4kHFtt2m81K8jZEj
M1uVC4xGsA8OynrTyXUYonjTclznAUaSPJR5teZCj6S5oc7Q+LhC2cL3w2F2e4aSMSuiSQytPvKo
/ulgbhMZQFnnEFoMNcphnxGBvHJ116He0vZi4ds358rxi8Ls6eOICx5MTVWg9Y6HeOhhsIMxTnN5
gh4BfPtlhetWsL8YRbC59wiFUyY+sEKbAoJvt6Gh8bu5GhCLw7ve5bUbVXIn3VS8RPdpUeQGnuJj
w5qXHTtnv8DDk7PeHogOsgSsMZBZyF8Le3iX+kTAn6y2jrO+RVcr9P4WSmcleEgrQGYKuLvNSNls
mT3kIc710oJ0w5e3pPggRmb8fh8A5ln+OyrOFOipiYJMJ5s7AyvOwo2gA6EtraFZXisKKEEMRnXK
CEMETwISsxij2h7Ovlt3/ibse8ceFbc1zig5qVUdyB+3Kr2z3KMP6kb29vw91H4P9aGvekOdbJoV
wTexaQ7Dn820leS22KL7xiQkD8Hbl4Dc2LD3PUa3Yfg6ms7mZaaCZ6td7INxxz+bvrSgyiZOETBX
9TXUzD6XhbYpQB6lSS9mBE/GIliOaf9LZPkBPlHu5CNx/sH0J4UTRYzRbCYHCuHQ+QOpsfg0x9U/
/4WEEGX3C4PhQoWcuKdQU0EJr33TysXkW/mxA+d3meFGIoQGLJHhLuRjy6dUFONlTRRP4etzQF53
J+qyGyGHdUQIRB9iK6nmYqwypThxTRGjaB4cxIaXU9INxobw23YHthnlF9EeE708zqJIOccefnEi
FezNv2jbHf0/oceEWZ/unOlsvdSt21munYKFTPO9jZWWTLNlerJ1MMjcsb93FvG8lh9+uxjAsjMd
nY72Wv8mV8ABm+dq1QYgvmBkZqAJnN6bvGocn1Qu8v9/a5XMCLuAgGKHJ+voBLnIvB8UqyqJVXVJ
7SEl91WHM0d7N3K/Uk9J4x+Tlkd46bKMYP1GFrK/tmnTYnh+aYUDryfGzTfSnRe//kyTkVRR4umd
bGcX5cuPZRrlgzYsNN0VKtFXIBqdbz+Kz4s4vH3LLHXdys4sdqoT32azUADmMFVHKuVx5MJxfmgX
f+LDMJVzrJOLbyH/1HtKrXAyOAB/8BgqprmI/xKC4R7CZZj76SW8FepBiZGZaAhaUSeOtSLdMCex
Mi+OOIxUVnFUkJ8XqR3vmyLP5KU1seiP3NEPzggiZOn7O4L+8S4f+jakU4SZLvFCs7u7QTyzH+mh
aRoCJZepaueaUDa8xFD0UwDJ47mxTt3d12YhBA/fMz6DqW8ojrgJ14KtBEoX3dq0uBTTLB+Rfzkm
jU1D6wymrSKFhSNGbQ4OInwb0Wqgv0DAiVPMfo442uIY8bXCMc607jmQk6g53Lguj67jdaCUdqKB
GVnVsy5ysYmUjttPzYrWqmjFFZuT3t+RigXdVFCz+vPwjCbnGFgIyodAy5Z9zY72NK1nteVUo8zD
k3hLlj8D0GK7G3Kcxt1ezMtt7543/6d69Sgg/uloAyGAR2QC4cBsnFdrjxweVR/zTNfmxCLyBbW+
ZkCbex+cZ5N5PHfUcSIsWWj718rbq66EurgNRHGlD4eqsPur8idvtP8tLYI8ZVctjX/KnSINye4M
H/E79Gja27yNPslVXqDjh38tsPGOgNWM9zXJccQPSnG3jl3hLC2AD+T5EZJqr1dXwU+83Z/0NAYm
nbIfoOJf2OF0wwa7ijGcF+pbWVO2xx9olEjIqXKarjjVBKeF6M0Udz+IK5IjdEEVE01aCZDGK4n2
dBH9ND9w4ThUONkfx+G4CS+NDOmNfJ0COtNnL0I5cIS9h6bMEVny3WRB+F5s7SZY7GpZ1Nx+HIC4
rQsn01Xxheqfjuu9RW93t793pO3PocfBXoxhR3VhEgDDIEnZmKel7E9mp772NcIaWxqAk3dXt6z3
T9j1tt9cQ49rMnjoiAMMF9h74r+U5M6ZDWJfOMOMbErAjGOyn0xMIsTK7/FL2hGFDJqFcmTqcXvH
Dvm9AD4cnGUbp4IP0yWFEo5ld1tQxOh6qMZUyKaUtfuSwSHPLv8PQOuzFWvp++iV5ri/sx+OiE9E
FZhChv7KOkzcpkVv3ZGgiV5m0YaYMTwz/Z6+xPhZ9fvs5yJvXAo67Ov1bZDnbpKfAIYH2h7Iy2AF
tNLBLnATBbAAHOPvJV4zGaIf3yShM2Ppwn9i/UAWJWpHCY53KN7lQht8UcxAqCHdW9NOLAj97MHo
hOknibowY4kWSnuT33GGC50PkV0xAYA/9ELS/UD52WgB1YDmukfVnwpCP7qK0RasoD40QeEy+Ux4
cfgaWC6vDFGcINfI9HlMGo8Uie9J5NDH6ESoA7hG3qh3tvU2NQ9mLrt+Wj9CvUywS/M4n5ogUCrq
VL2U1rMxIHBMinzfK7ocYw1VVB6ZmFark+HKiwxQQl/xtbVfIrUO3mIzRHUB031kStbyxm8DobQx
hw45iiheWU1UCdIYmQq2i/Q+3zYgBOii/NzlXcEHZ58cRX3XiW6uBVWL9y8k9jER3wpp1TmbLWuG
3U4A1PK0Q9JVkyTDYtY8MTjrQXabNZWgydoWtXIJZTQuImWGP+tm1hwY/2HjxprIPJRAeVLTQIbm
cfEnU3q+iBSQoreCYdWgUhfdpMWmhyjoEEUu4OrbdPxRSc2zy6j4Et1G2rEDNt70H0dpZaas35EK
ndnVSB8q43OvNcIZTAGzsJQAH6EhKz/iGYuanThAe4CtFqOdkp7IceQDgmyh8JAImymMOEWkNlxn
VBYp3tQPWyKLpZ5bjoNXpaHJWnCfVWY3ru5oMjOxieyzSRAynpfAtT1T5KpQf6ImlIRek5vIPJ2c
FgJM+qdJVFCmIGIVAjWWGfVfF4vdBKKZXV1WyTdiT/sVtZpMJ7htekCGIqONHvWT9sbTzeppSYQ6
qQOm+bH+4t8kybTimEw00u7xkXb6HdTK41E62OpuywuoYVuu/AnhNcgMnqVudRUK+VOotl3CuA5T
GwVihZx0TVvAa5wxVl6Ch/zK6nTSqltYkYfiV2MkIltHkZnOK9b38uEpo2EVRIRqzt3GUxC8Mca3
zA1aI0qvU/ZIjDWWqtcrzJ7wAVLmP8yZXvIohvS+YpkFuPfCdH8e1jzcjnkdQKu9LpGdQQYQqqxf
mOvY+S+mtd4Cv4FY+LobH8aRZnr3z+3icjZdCarXzacOigDDbQ1yzxOAQKa0LIQNfVwAj2Uo+Meo
W6y/m7Ja7TLOSsv/YVFCWEc9h2e3ez53U3JedlndSqHk3Tfdq3ghEHznjeNOoYexKJD0G3rSDUF4
jA7nwDSTtZkJLngSByAmzJ09IiIx+iS1lPwzALxKO6xDZI8Ho5kZ5hklywt/0GEfWn0ooCQ20/aI
Urj4jA8URrbAOsIDNv4hwgaurriwJX4loNg96rbLTzbZ0zazIhD5du2Gp64p4V9WU3MyR4o4/X+k
jZHmEanTNIaaz5njOS9fZkbfSfacnh01O/d/dSYKXYpLFJzhdBcDCUcSxAdvkg49lthKiMRLpg4e
cbUzvGbUz8fsmbxMy7YRmmInoRjAcFsecKIAT/85OmdFrp2Upci6GdifpcWg/yt7cgcoe1oX8jBR
BX1OooGdVoac+EyuvSGZK2l0DjYP9GjroTLimLzN6f+dA6CETvviU/OhlXkxt6bXdmA28FLYa6tf
LyOYuKN5PVdBgKXL9Qm00g9qj6gLehtazO7K3PpQdDwoQcetpGXswFfL7VnyfcYcOO2EvzAh1sOP
vE/ipkt/HqZnJ6Pk3rSJ7kStwRGDsvBudkKEF/lz8dZzpL2Yf4hl0GAIGF9GQ75L97GLxQNxEfrS
65Yfkol9sLNj3AOTSbfTmHnrDNogeGY7Wyu3h6aIAZ19JmilcT8lp9375kf52QthTgBvoQhT17q1
dsn6JCW++1lxbEKdo6Si8oNuUc5evhk3QX5smMlNsZzjfe9FiAc0lo+F//+lrGkm8s5mkCe/8eOl
7/7tJgpPp4uowDe+p4XZMTYfs9XJMFh9BA1jp3NOCFxe05FDAFfCszoVmd22x0tyd4fk6JwPILju
39PTVHhVuBAsI/hLvIpoJdpQ/cdOWaySUX9Mo5NRA6rx7W4YWPAYa/vnG6euBBs21xDwlvBcCpcv
/36XsIHNHzx/OKZrvNswGcbeFeIeQydzOgS0FG5zcqoz/fnrohzLfuY+fAs7vvQfTaL/KQ6Ct81e
96bFafQJMeqX/j2+2+ytgKUjXc5STpIII2pIfgcAz74WVGU8AN/s5JeC6VEnPzvcwaAPm+er3/xh
I0/MndZGgSzznM6+/E0kAoNOLIoZZGbuO4vwpXmdr+l5B/lVSe0MGIyrOkNI+e7/CfwxR7rGF3yh
Po5C/T3sDWTtcrYB+NqpKi9sCKfB5NY47KW+YjiYTpWVefjCDRNWxz0cT//I8KMCP4c4ObrOpBCx
s8UZTYD0iIa97o9pc8niR0bAjGy96GUXYSzTdBUcRXLuyA2CwM2jyXoSosMIGeFkgv1wAGhT+V+U
1GwEyzLTc2q/KVmZvuIZxRWWrgyonhTdfH9sBTAJHqVtZHgcCfryEQb/MvIZ1JKP4OKH4sfw6ldi
NPAsc6pn90945MuK215MUkADyNIpl4frB210b1f78EhcVwvx4IDcxMcTx19I3tOrNUCOMHk1qEZb
bZhMrf01s9F1/BoGiKlNSaja60j0WT2cOhoco2YsXqTjVU4sZzt5TyYG8TSOF1plcK/UdXPZIA4J
CpMpeprcibayw9SQ1vzobVURHrjmCIuHpVMcNdX0fmwDjterxA7kPFCyvD+nAheY3TSFhtOtnnx+
I9oU+uN2Tde/tm6kJmUDYVOlK/SdK0GhQLrpYL/X+g1ced6aCE/ey4qY3wv8rxckBuH3A1vZLYq6
BlSI8UuPVAHUsJPSu74s7gPs57H/8hiRS04tA8+mvOqFExpGNRSvB8oee3S6drCmxMHO4Psth9u8
EbDYsupr3/C+Va6iaPe6vLG/HV+6D55U0Uay4zUaEv0nrcqKlWG26APsudo/QAqnSHxB2V4mVoGD
PteMjZtTikePkOwMYJadNHW8/tX3Uqt5jjql8Q5XSEUEzRny9BHPVoVusj/+JAenPmp/mSvnbXvl
9/f3MfcNU6Vfkde8y1kYn7IE61rqrAF+ZKz+dzpmrAxg+kzpnNRPGg6EIUnn9yTOs7Dk641G21yS
twzn7uq5ohx6GEc6L4eyCGcLzLj1imUbAuteQFhMu56t98zGQbzw4Whzst0y0E2DkbpokNBgQl3/
F9Zbr3F+6QTDgmJlO7/QNwJH5P9DHllzTscMgzDiidZgEhF7MXhxwhz7H/wKleXLwBL4wS6YxShR
1TyUOqnvjW+3gHeOrE9GVymtajsKBB9ftmTukzxiqq0kl4TFwZ98sM6UjsYMYhCgz5Tqteqf8r8h
SVqoMtE1oogHF4wuEk4x7pokH5U5vQAoyC2/wHFFcHJryeJZHboz7SGPPbVHLpbILcP9Hviu6Fse
IlsmeQBFCESNWawQlhPBKVm1zZnmC8nGKcSY8DZJSJzj4MnawAG78g8xmGtaGdMApaPj5EzzLYCX
ekzeAEGG6X3wj2qFFbgVgigufmwxxKIjUeDZLezJoo52FqsOpFgZlQTv347phJ9f5KpkVSIZguND
FxUFadivc5Z+4XrTEja2loWpFm+eOT9BVurxJ1DrUyX2/xby6RxOg5nC1JB86avCwc75VakRe5Wz
Iyaab2iSCcxY152Ep+p1yjiy2w1nLo4CLd8+aAaF2o2zChfVIh3tNYTqvCKXmZXqrwZv69ZgLaAL
egExhE1Kt8pw9IszsbpEpcNRrHuFq6/b8Hp6/jV9+kcxarZg9X1cylfk4B0++NRhZAwVb/974MRK
nYoEpNutmbrfTq4j6usQxvdKzspfIH/6QgLUnQgmtJ1UbRGFFaCThw2QMLgs8HTzsZJjO9cmKWfP
Qk10StYpGmrmSsWmCeQptFROnxF8l9+Uz5cPSS8Mg2CpODUGxLtyFMNb7jyWauyL90fehmFuPgB6
BQRTpYDTX8wkuln4pTiaQcBq1D6dA9Ex2PEbkC+ezdiNVrLaqGWBF3iZaOr4xPCaorYhq7t/o9I/
Db8o95LS+UaPnR41dSsuEJF7V/J9Iglmbl2zAmsEjCEWyNz/1T7xAXF8JelaDYFxjSpZYWEu++y9
Ipqp1XfUpbRKBbbmX8XZCy20/XMWW+cEUblUp+s4IxAeQGzDiExIucM48M3EgM0CtlfDVgoddf2e
xlm9X/x3HNpWZWhsTcnj82xvFHDCpj3CKcV0BuryEODhGbkPhHu/vtcqFx3stIDG+QvNJhrwK/pn
VkzQEzljDyf2awiRZ2CxUWg1/mn1K4tIOjBhOGGf8krMkeaZGOoc9MYu7G+rh3MRrg+MHjhZIzUl
ZxlITsKfb22SJd33djg80LNDbA0N4FIsBr+u1b6ZPpMTbsw+n0y/NDGNWdSC9+Vzv/axwdV2h6fa
0BvJVFnrfVKxqwePcc+JcxJliMVW1+03yWWHMqcCx2p8X08mkkLPeWo91HBn+HTcDzp0nTGVrlzc
JmTe+HY4LcQJWZ26gJnsLITAzGAa/R+Vz+L4kM/7CPc3PdT2moFrypQZgxIFk8YWc5+3SAUADPxk
bEvDkdgOhznRDatTICThRWRXHu+x59a1AsnYq/GZ2ArLLbK2xAgmk9+93XihMGyq1OCPrIYWCPQT
Vo2kmPSC4ZXWdh8xemrda7n8vc/ro0/g17Kf77mfimNlC66cc0XXsp+JQMM5J68jc5WjV93KIBZR
bHzu4pO5hPfCDOnXvz6yUCCdbpkuK7hJ4IphD3573I9UWjuMIOzHWyRLzECGB8ghSdx7Ob8pUKbw
l2vlmD4LaXBAPJBPunk43EuBSdcPm0s79CcCAXCf5QBraNE8lYQhxgMXY2LWr1QAg7GgNkOvklt4
VxES5TE4gansttRmTMqdwHbh8do8JvhfOu/cIgY3esx2zWoUlfZ/l2hGsjpNyDhWO7svrCtt5v9G
/OmpQsAA/JbhkRVYY9nWJBZeGb+Eii8G+HpKlocitAUlleAu3vpTncnUJ5JFb9ryBbnD+qgXH/GM
1pgKSmyS5yMrWUjqbHDl+ZCTrh8u9AkIydJSB3PAYqwmFyZVTO2S1wIGSbFVwWlmiulBMuW0/ZtI
aCpMtldBCQjawzXAk+U3u1ZA/vZQhVzc0OqwjLy0VNNrkwFkS/UwyhVbEOcShPA2RV994dEZ2AO2
0U2WyvL/R5jVg8mSHfC5rTWQG5ISdm71jrV5yvJuF/AWZaGQV2Q0oJBp/vlRorw5U4RzbhM8KC6p
C6efGGezV5CtKY1muXHSIvMaBAWRrIavw5d6uZNRqnAw595ysXYq6kR12xonnrsdnkKzGNZXaZTq
e1OTCoXKpPdpqi5P3hXmYCEPrazFHsjjRbfx5jitx/GZ5GheRrXLVxRaccqDiZQhliKEynkTOXMs
+ygi9XDC8jw/LJ+d1pk3N9TAVUpd5qps99yrKlrsQCFLrR3eOOirOGYx7o+QrH5MFpKn2WfbhjV9
ovji1hbyB+EtW5exHQUYsKsLF1J5J2N4mkW12dr+OMY+b55RH5w4xDPNvUFhYsyBGpNSJ6GAe7ps
LS3JJlBAtPMYUgCE69W9p0n22UwJ2KtIj6Xzx7BAyjF4uzsCjGfQvRt0M4EemvX48rWRcfVsO1J+
CZJsH5Qa5Kn7YS39IlxGi3ybDKePCdDHJ+MpabZguuOBMpS8Nc4U7cyqEOcEGAMJwgGcinyV0QJ7
87l9AQwRr9rHc4HT9u37vhRNLm/j4B1Y9+bso7RJdNM2gVB2bg6KRV9JYwOQuKFKnFgq43Q9lZkY
UJLnlhWl9FISCfewo9A8nMBNDF9C2JM5BpsBK3QcY6slnV/0Y0VkSYB3wJVRJveC3xXdbPkZkWQR
ewmPoDC2mJgobsRjQ71fgsEbRkOYhtDQZkPqOyY9TqHqeo9pjBFyoLI2cpun2yDvr7c863NLSS1J
0+WCUyns/NAixGbBjpupD006zTVzmLXQLbqvRE9ERi7uMpP++Xg2JMT2a1h+VTQ32YeWlv5J+HOo
06xksoGKOCOy6Y1yVla1iy3SlNYIeejXbWwq+70Pl9mW9AermqYNO+Q4f775ydZEoxeIw2iR0FVx
ZRPQKfaENWPj9lkGElAENB/waiKdocTZ92uGyuxx7KUQeVrPc+yk6Axt/+1Yqxsn/agw/2LTB6CP
vbb7kULNC8AXvQC7tSbFlLXSWbTRlfmYmkB5oGHH9WOMn9DmKHc8aCg1yOkf3SBM3qLFFrikQZqw
+U1q4DWYRwf51cTJ7Y0Y3LuHWk2E3AmKEoy7GxWn2yxHsEDM4ICkxymTvUwsil2eWIrKEoaq4/yt
zYbyYueD1zgUlr7w6+AF4fouspBQhIeKgXyYNsP6Nown6skIQ1t8O+i/RBuMaesaazrtpnJg5bjS
yFhz1cIa1hG0oX4wO9X1wPrG/+y70mMkgIe4ylI1Pu2HokyYV7ewe3ofgBmjIFkTsqx5NmZbm/BX
ndSgI8GZw9iRxV0QdcDerMsIySY/Q+wi31OLC8qwt/YrZ0sOJPfeSZI8XmwtuHdnfV7bGOIyfoFQ
g5banHK+/gK0W25ugLgCRt6gTPSpdm/2hAj0AAT9j/fCmWjve3BQud+pNcYfs7ZoSSCPbatosgM+
YgRhzRn1j7xeYuc02sRHRi2S7gYpdPTBIjLFkMe6blltjG+WX0/5C4AWPw2z6luij7NbT8MOLKMp
624n0Et9e5xgwKYRs0tBX3pURrwHaaShHpif//A3Dj6V4XuyDtUd9NtciaG394Ub3b4T6zbumjTR
SgWEXrIV9fX42iwZSN4tYI5A2UFHWvo4Ew00o1nOknMVhkbZm2+cTdcQtbIYa79qpC2i3pKGllGN
PjYvoYDXY/yW6JN93EBOvJpb67DSnuCsgpHjWROIm3w3M8oOujiKVtKUFW16CzWqR8idJWr/Lc6H
7vCVdp3aqZrdQvZRXbNw+6jFxAK8/OJlAcG54vyyXRHoHxs9zTix5OTlhtO/IWc9H0G34A1Ngnlo
R9QsVG0/GoN/QUGuXLSw7s31D45VUvVl9FG1LTxOIUIjZbhZvqmG3KbeLcUnmHE0p+hL2/XdKYRS
1PIyTM4ivcL076yBARFVyiX+PuFh+v2NY3W38w5Apt1+mxFxPxa2wqMkxVQ9ifPADDUKUsk1XdvC
h4zZ6aNXvNcc9UUjTrRgK34Oet37tNsI6d2oMimG/mLd/+NK7saAk6frUOAsdlfQY0nwyYhsSkdI
y7AxOtL3nG/MqVHmZbZIDVpY/cGsFXdtLkJmjtT6B+7G6vJTzCRUb5tzak0p+wUZ/1c33gQjqNQv
lxVFRHm7bcie7TK7TxFuUudAZ/zsnhn5Ut2x7t4vTl6ewEljdMKo2az26n51r6TbxRmocNrC2SHn
6MfdyStZhjNhBGSOnmxaEJo+IlPf+TGVtAwvi0ZwVKBwgHpT+lyfiIHkhN+HnOeTYyT58hmLfQz8
STuTJbB3Wz8JxnN/rzuwb3mkpDSrE85EPuypC0DNsJntlsxvRW7DpR3xpUmg2NF+gGPvgOuUwsco
3aqQTW1rX9208qYEIsGyArAngpeSvI4SChF4nBckGKpHZEELOwpllw2tn90uEckPmSVR8je30Qmg
bjMoM+Tcx+CvWiLO7SNr+R39ZLVfFX3eJ1JOglkgnjmqDKI49d8PERrxCPXN14bvMd28aES87R8z
HBWuv8k9dDnfZny5qAcGHolJy9tZ+KBhJSOuDyorEnapaJMg5XU6eai+DInuNL8EsgEYcQxdAO1h
8VrHHlSszBOAy/3fPvfCeRyvWNMmHCsXXkEwrOWqALU42tbMfN+8s5xG38nIgURB6XqNETe1CGQ7
bbuylnkaodEFCTxitIN0f1yUg+hIm4dLSnI2H1V1VT1u17FKdaHXUNgQ+UOXHxJ6jtnCHvDUPg4Z
Bau34ZEMfrJ6WPSR43RHgZed5u/lV5SV7VZHVOzi5ZTKgYW2DFKLi9Zsrq8VIhBqOaLZhGc8MFHm
yYuvjELIH/nJ/jYqjlkozJoWTu8Vd06FWBSN0uwraIU6gi1LGHd9C6GMXtSEHWFO74zZObft8ZB8
OBd6NRGNkYJnSuRTrSsoByBAHe8MLbfDtGo=
`pragma protect end_protected
module DVI_TX_Top (
  w_video_clk,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input w_video_clk;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_ram (
  w_video_clk,
  n36_6,
  w_dram_write,
  w_dram_valid,
  slot_reset_n_d,
  w_dram_wdata_Z,
  w_dram_address_Z,
  w_dram_rdata_en,
  w_dram_rdata
)
;
input w_video_clk;
input n36_6;
input w_dram_write;
input w_dram_valid;
input slot_reset_n_d;
input [7:0] w_dram_wdata_Z;
input [13:0] w_dram_address_Z;
output w_dram_rdata_en;
output [7:0] w_dram_rdata;
wire n8_3;
wire n46_3;
wire w_dram_rdata_0_44;
wire w_dram_rdata_0_37;
wire [7:0] w_dram_rdata_b;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire VCC;
wire GND;
  LUT2 n8_s0 (
    .F(n8_3),
    .I0(w_dram_write),
    .I1(w_dram_valid) 
);
defparam n8_s0.INIT=4'h4;
  LUT2 n46_s0 (
    .F(n46_3),
    .I0(w_dram_valid),
    .I1(w_dram_write) 
);
defparam n46_s0.INIT=4'h8;
  LUT2 w_dram_rdata_7_s8 (
    .F(w_dram_rdata[7]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[7]) 
);
defparam w_dram_rdata_7_s8.INIT=4'h4;
  LUT2 w_dram_rdata_6_s8 (
    .F(w_dram_rdata[6]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[6]) 
);
defparam w_dram_rdata_6_s8.INIT=4'h4;
  LUT2 w_dram_rdata_5_s8 (
    .F(w_dram_rdata[5]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[5]) 
);
defparam w_dram_rdata_5_s8.INIT=4'h4;
  LUT2 w_dram_rdata_4_s8 (
    .F(w_dram_rdata[4]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[4]) 
);
defparam w_dram_rdata_4_s8.INIT=4'h4;
  LUT2 w_dram_rdata_3_s8 (
    .F(w_dram_rdata[3]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[3]) 
);
defparam w_dram_rdata_3_s8.INIT=4'h4;
  LUT2 w_dram_rdata_2_s8 (
    .F(w_dram_rdata[2]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[2]) 
);
defparam w_dram_rdata_2_s8.INIT=4'h4;
  LUT2 w_dram_rdata_1_s8 (
    .F(w_dram_rdata[1]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[1]) 
);
defparam w_dram_rdata_1_s8.INIT=4'h4;
  LUT2 w_dram_rdata_0_s30 (
    .F(w_dram_rdata[0]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[0]) 
);
defparam w_dram_rdata_0_s30.INIT=4'h4;
  LUT3 w_dram_rdata_0_s31 (
    .F(w_dram_rdata_0_44),
    .I0(slot_reset_n_d),
    .I1(w_dram_write),
    .I2(w_dram_valid) 
);
defparam w_dram_rdata_0_s31.INIT=8'hDF;
  DFFR ff_rdata_en_s0 (
    .Q(w_dram_rdata_en),
    .D(n8_3),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFF w_dram_rdata_0_s27 (
    .Q(w_dram_rdata_0_37),
    .D(w_dram_rdata_0_44),
    .CLK(w_video_clk) 
);
  SP ff_ram_ff_ram_0_0_s (
    .DO({DO[31:1],w_dram_rdata_b[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[0]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_0_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_0_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_0_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_1_s (
    .DO({DO_0[31:1],w_dram_rdata_b[1]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[1]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_1_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_1_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_1_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_1_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_1_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_2_s (
    .DO({DO_1[31:1],w_dram_rdata_b[2]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[2]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_2_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_2_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_2_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_2_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_2_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_3_s (
    .DO({DO_2[31:1],w_dram_rdata_b[3]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[3]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_3_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_3_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_3_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_3_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_3_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_4_s (
    .DO({DO_3[31:1],w_dram_rdata_b[4]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[4]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_4_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_4_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_4_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_4_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_4_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_5_s (
    .DO({DO_4[31:1],w_dram_rdata_b[5]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[5]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_5_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_5_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_5_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_5_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_5_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_6_s (
    .DO({DO_5[31:1],w_dram_rdata_b[6]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[6]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_6_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_6_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_6_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_6_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_6_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_7_s (
    .DO({DO_6[31:1],w_dram_rdata_b[7]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[7]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_7_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_7_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_7_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_7_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_7_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire clk215m;
wire pll_lock1;
wire w_video_clk;
wire w_bus_valid;
wire w_iorq_rd;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d_4;
wire w_bus_gpio_rdata_en;
wire w_led_wr;
wire ws2812_led_d;
wire w_dram_write;
wire w_vdp_enable;
wire w_dram_valid;
wire p_vdp_r_5_4;
wire w_bus_vdp_rdata_en;
wire w_video_hs;
wire w_video_de;
wire w_video_vs;
wire n36_6;
wire w_dram_rdata_en;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [7:0] w_bus_rdata;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_led_red;
wire [7:0] w_led_green;
wire [7:0] w_led_blue;
wire [7:0] w_bus_gpio_rdata;
wire [13:0] w_dram_address_Z;
wire [7:0] w_dram_wdata_Z;
wire [10:1] w_vdp_hcounter;
wire [1:0] w_vdp_vcounter;
wire [5:0] w_video_r_vdp;
wire [5:0] w_video_g_vdp;
wire [5:0] w_video_b_vdp;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [7:0] w_dram_rdata;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(GND) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d_4) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(slot_a_d[3]),
    .I2(busdir_d_5),
    .I3(w_iorq_rd) 
);
defparam busdir_d_s.INIT=16'h1000;
  LUT3 w_bus_rdata_0_s3 (
    .F(w_bus_rdata[0]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[0]) 
);
defparam w_bus_rdata_0_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_1_s3 (
    .F(w_bus_rdata[1]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[1]) 
);
defparam w_bus_rdata_1_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_2_s3 (
    .F(w_bus_rdata[2]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[2]) 
);
defparam w_bus_rdata_2_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_3_s3 (
    .F(w_bus_rdata[3]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[3]) 
);
defparam w_bus_rdata_3_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_4_s3 (
    .F(w_bus_rdata[4]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[4]) 
);
defparam w_bus_rdata_4_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_5_s3 (
    .F(w_bus_rdata[5]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[5]) 
);
defparam w_bus_rdata_5_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_6_s3 (
    .F(w_bus_rdata[6]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[6]) 
);
defparam w_bus_rdata_6_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_7_s3 (
    .F(w_bus_rdata[7]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[7]) 
);
defparam w_bus_rdata_7_s3.INIT=8'hF1;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]),
    .I3(slot_a_d[4]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m),
    .pll_lock1(pll_lock1)
);
  Gowin_CLKDIV u_clkdiv (
    .clk215m(clk215m),
    .pll_lock1(pll_lock1),
    .w_video_clk(w_video_clk)
);
  msx_slot u_msx_slot (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_rdata(w_bus_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d_4(slot_data_dir_d_4),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  ip_gpio u_gpio (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .w_led_wr(w_led_wr),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .w_led_blue(w_led_blue[7:0]),
    .w_bus_gpio_rdata(w_bus_gpio_rdata[7:0])
);
  ip_ws2812_led u_fullcolor_led (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_led_wr(w_led_wr),
    .w_led_blue(w_led_blue[7:0]),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .ws2812_led_d(ws2812_led_d)
);
  vdp_inst u_v9958 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_dram_rdata_en(w_dram_rdata_en),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_dram_rdata(w_dram_rdata[7:0]),
    .w_bus_address_0(w_bus_address[0]),
    .w_bus_address_1(w_bus_address[1]),
    .w_bus_address_2(w_bus_address[2]),
    .w_bus_address_3(w_bus_address[3]),
    .w_bus_address_5(w_bus_address[5]),
    .w_bus_address_6(w_bus_address[6]),
    .w_bus_address_7(w_bus_address[7]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_dram_write(w_dram_write),
    .w_vdp_enable(w_vdp_enable),
    .w_dram_valid(w_dram_valid),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_dram_address_Z(w_dram_address_Z[13:0]),
    .w_dram_wdata_Z(w_dram_wdata_Z[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  video_out u_video_out (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_ram u_vram16k (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_dram_write(w_dram_write),
    .w_dram_valid(w_dram_valid),
    .slot_reset_n_d(slot_reset_n_d),
    .w_dram_wdata_Z(w_dram_wdata_Z[7:0]),
    .w_dram_address_Z(w_dram_address_Z[13:0]),
    .w_dram_rdata_en(w_dram_rdata_en),
    .w_dram_rdata(w_dram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
