{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504152714564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504152714572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 31 14:11:46 2017 " "Processing started: Thu Aug 31 14:11:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504152714572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504152714572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB305 -c LAB305 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB305 -c LAB305" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504152714572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1504152716491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab305.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lab305.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB305-Behavior " "Found design unit 1: LAB305-Behavior" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504152717479 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 char_7seg-Behavior " "Found design unit 2: char_7seg-Behavior" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504152717479 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB305 " "Found entity 1: LAB305" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504152717479 ""} { "Info" "ISGN_ENTITY_NAME" "2 char_7seg " "Found entity 2: char_7seg" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504152717479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504152717479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB305 " "Elaborating entity \"LAB305\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1504152717604 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A LAB305.vhd(43) " "VHDL Process Statement warning at LAB305.vhd(43): inferring latch(es) for signal or variable \"A\", which holds its previous value in one or more paths through the process" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B LAB305.vhd(43) " "VHDL Process Statement warning at LAB305.vhd(43): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] LAB305.vhd(43) " "Inferred latch for \"B\[0\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] LAB305.vhd(43) " "Inferred latch for \"B\[1\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] LAB305.vhd(43) " "Inferred latch for \"B\[2\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] LAB305.vhd(43) " "Inferred latch for \"B\[3\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] LAB305.vhd(43) " "Inferred latch for \"B\[4\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] LAB305.vhd(43) " "Inferred latch for \"B\[5\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] LAB305.vhd(43) " "Inferred latch for \"B\[6\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] LAB305.vhd(43) " "Inferred latch for \"B\[7\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] LAB305.vhd(43) " "Inferred latch for \"A\[0\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] LAB305.vhd(43) " "Inferred latch for \"A\[1\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] LAB305.vhd(43) " "Inferred latch for \"A\[2\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] LAB305.vhd(43) " "Inferred latch for \"A\[3\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] LAB305.vhd(43) " "Inferred latch for \"A\[4\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] LAB305.vhd(43) " "Inferred latch for \"A\[5\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] LAB305.vhd(43) " "Inferred latch for \"A\[6\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] LAB305.vhd(43) " "Inferred latch for \"A\[7\]\" at LAB305.vhd(43)" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504152717620 "|LAB305"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:M0 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:M0\"" {  } { { "LAB305.vhd" "M0" { Text "Z:/COMP3222LAB305/LAB305.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504152717636 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1504152719448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504152719448 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504152719698 "|LAB305|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "LAB305.vhd" "" { Text "Z:/COMP3222LAB305/LAB305.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504152719698 "|LAB305|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1504152719698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1504152719714 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1504152719714 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1504152719714 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1504152719714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504152719776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 31 14:11:59 2017 " "Processing ended: Thu Aug 31 14:11:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504152719776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504152719776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504152719776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504152719776 ""}
