#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:31:13 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Tue Nov 30 11:30:27 2021
# Process ID: 21290
# Current directory: /home/jmz8rm/tidenet/sim/caravel_mapping
# Command line: vivado caravel_mapping.xpr
# Log file: /home/jmz8rm/tidenet/sim/caravel_mapping/vivado.log
# Journal file: /home/jmz8rm/tidenet/sim/caravel_mapping/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/opt/Xilinx/Vivado/2017.4/scripts/Vivado_init.tcl'
215 Beta devices matching pattern found, 0 enabled.
start_gui
open_project caravel_mapping.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: controller_v2_b
WARNING: [Synth 8-1935] empty port in module declaration [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:19]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6253.629 ; gain = 49.281 ; free physical = 2233 ; free virtual = 107855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'controller_v2_b' [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:1]
	Parameter DB_W_IN bound to: 8 - type: integer 
	Parameter DB_H_IN bound to: 8 - type: integer 
	Parameter DB_C_IN bound to: 8 - type: integer 
	Parameter DB_W_OUT bound to: 8 - type: integer 
	Parameter DB_H_OUT bound to: 8 - type: integer 
	Parameter DB_C_OUT bound to: 8 - type: integer 
	Parameter WB_W bound to: 4 - type: integer 
	Parameter WB_H bound to: 4 - type: integer 
	Parameter WB_C bound to: 8 - type: integer 
	Parameter WB_K bound to: 4 - type: integer 
	Parameter CPF bound to: 2 - type: integer 
	Parameter KPF bound to: 2 - type: integer 
	Parameter STRIDE_H bound to: 2 - type: integer 
	Parameter STRIDE_W bound to: 2 - type: integer 
	Parameter PAD bound to: 1 - type: integer 
	Parameter OP_DELAY bound to: 3 - type: integer 
	Parameter RM_RING_LENGTH bound to: 6 - type: integer 
	Parameter RM_RD_PHY_ADDR_JUMP bound to: 1 - type: integer 
	Parameter RM_WR_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter RM_RD_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter WM_RD_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter BM_RD_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter CG bound to: 4 - type: integer 
	Parameter KG bound to: 2 - type: integer 
	Parameter GROUP bound to: 1 - type: integer 
	Parameter RM_WR_NUM_PER_CHANNEL bound to: 4 - type: integer 
	Parameter RM_WR_STRIDE bound to: 4 - type: integer 
	Parameter COUNT_PER_LAYER bound to: 8192 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter LENGTH bound to: 512 - type: integer 
	Parameter DATA_ACCESS_DELAY bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay' [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/delay.v:3]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/delay.v:27]
INFO: [Synth 8-256] done synthesizing module 'delay' (1#1) [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/delay.v:3]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/delay.v:3]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (1#1) [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/delay.v:3]
ERROR: [Synth 8-439] module 'mul16_unsigned' not found [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:505]
ERROR: [Synth 8-285] failed synthesizing module 'controller_v2_b' [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6280.879 ; gain = 76.531 ; free physical = 2252 ; free virtual = 107875
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 19 09:37:09 2021...
