# Reading D:/SchoolPrograms/QuartusII/modelsim_ase/tcl/vsim/pref.tcl
# do processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/SchoolPrograms/QuartusII/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/SchoolPrograms/QuartusII/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Documents/School/CSE_141L/Lab_2 {D:/Documents/School/CSE_141L/Lab_2/reg_file.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:25:15 on Jul 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/School/CSE_141L/Lab_2" D:/Documents/School/CSE_141L/Lab_2/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 15:25:15 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/School/CSE_141L/Lab_2 {D:/Documents/School/CSE_141L/Lab_2/processor.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:25:15 on Jul 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/School/CSE_141L/Lab_2" D:/Documents/School/CSE_141L/Lab_2/processor.v 
# -- Compiling module processor
# -- Compiling module ForwardingUnit
# -- Compiling module ControlHazardUnit
# -- Compiling module DataShifter
# -- Compiling module zero_extend
# -- Compiling module sign_extend
# -- Compiling module mux
# -- Compiling module mux4
# 
# Top level modules:
# 	processor
# 	mux4
# End time: 15:25:16 on Jul 27,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/School/CSE_141L/Lab_2 {D:/Documents/School/CSE_141L/Lab_2/serial_buf.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:25:16 on Jul 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/School/CSE_141L/Lab_2" D:/Documents/School/CSE_141L/Lab_2/serial_buf.v 
# -- Compiling module serial_buffer
# 
# Top level modules:
# 	serial_buffer
# End time: 15:25:16 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/School/CSE_141L/Lab_2 {D:/Documents/School/CSE_141L/Lab_2/inst_rom.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:25:16 on Jul 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/School/CSE_141L/Lab_2" D:/Documents/School/CSE_141L/Lab_2/inst_rom.v 
# -- Compiling module inst_rom
# 
# Top level modules:
# 	inst_rom
# End time: 15:25:16 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/School/CSE_141L/Lab_2 {D:/Documents/School/CSE_141L/Lab_2/data_memory.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:25:17 on Jul 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/School/CSE_141L/Lab_2" D:/Documents/School/CSE_141L/Lab_2/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 15:25:17 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/School/CSE_141L/Lab_2 {D:/Documents/School/CSE_141L/Lab_2/async_memory.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:25:17 on Jul 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/School/CSE_141L/Lab_2" D:/Documents/School/CSE_141L/Lab_2/async_memory.v 
# -- Compiling module async_memory
# 
# Top level modules:
# 	async_memory
# End time: 15:25:17 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/School/CSE_141L/Lab_2 {D:/Documents/School/CSE_141L/Lab_2/alu.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:25:18 on Jul 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/School/CSE_141L/Lab_2" D:/Documents/School/CSE_141L/Lab_2/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:25:18 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/School/CSE_141L/Lab_2 {D:/Documents/School/CSE_141L/Lab_2/control.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:25:18 on Jul 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/School/CSE_141L/Lab_2" D:/Documents/School/CSE_141L/Lab_2/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 15:25:18 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work D:/Documents/School/CSE_141L/Lab_2/alu.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:13 on Jul 27,2019
# vlog -reportprogress 300 -work work D:/Documents/School/CSE_141L/Lab_2/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:26:13 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/Documents/School/CSE_141L/Lab_2/async_memory.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:13 on Jul 27,2019
# vlog -reportprogress 300 -work work D:/Documents/School/CSE_141L/Lab_2/async_memory.v 
# -- Compiling module async_memory
# 
# Top level modules:
# 	async_memory
# End time: 15:26:13 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/Documents/School/CSE_141L/Lab_2/control.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:13 on Jul 27,2019
# vlog -reportprogress 300 -work work D:/Documents/School/CSE_141L/Lab_2/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 15:26:13 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/Documents/School/CSE_141L/Lab_2/data_memory.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:14 on Jul 27,2019
# vlog -reportprogress 300 -work work D:/Documents/School/CSE_141L/Lab_2/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 15:26:14 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/Documents/School/CSE_141L/Lab_2/inst_rom.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:14 on Jul 27,2019
# vlog -reportprogress 300 -work work D:/Documents/School/CSE_141L/Lab_2/inst_rom.v 
# -- Compiling module inst_rom
# 
# Top level modules:
# 	inst_rom
# End time: 15:26:14 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/Documents/School/CSE_141L/Lab_2/processor.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:15 on Jul 27,2019
# vlog -reportprogress 300 -work work D:/Documents/School/CSE_141L/Lab_2/processor.v 
# -- Compiling module processor
# -- Compiling module ForwardingUnit
# -- Compiling module ControlHazardUnit
# -- Compiling module DataShifter
# -- Compiling module zero_extend
# -- Compiling module sign_extend
# -- Compiling module mux
# -- Compiling module mux4
# 
# Top level modules:
# 	processor
# 	mux4
# End time: 15:26:15 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work D:/Documents/School/CSE_141L/Lab_2/reg_file.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:15 on Jul 27,2019
# vlog -reportprogress 30 -work work D:/Documents/School/CSE_141L/Lab_2/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 15:26:15 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work D:/Documents/School/CSE_141L/Lab_2/serial_buf.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:16 on Jul 27,2019
# vlog -reportprogress 30 -work work D:/Documents/School/CSE_141L/Lab_2/serial_buf.v 
# -- Compiling module serial_buffer
# 
# Top level modules:
# 	serial_buffer
# End time: 15:26:16 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work D:/Documents/School/CSE_141L/Lab_2/testbench.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:26:17 on Jul 27,2019
# vlog -reportprogress 30 -work work D:/Documents/School/CSE_141L/Lab_2/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:26:17 on Jul 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim -gui "+altera" -l msim_transcript -do "processor_run_msim_rtl_verilog.do" 
# Start time: 15:26:32 on Jul 27,2019
# Loading work.testbench
# Loading work.processor
# Loading work.mux
# Loading work.inst_rom
# Loading work.control
# Loading work.reg_file
# Loading work.sign_extend
# Loading work.zero_extend
# Loading work.alu
# Loading work.data_memory
# Loading work.async_memory
# Loading work.serial_buffer
# Loading work.DataShifter
# Loading work.ForwardingUnit
# Loading work.ControlHazardUnit
# ** Warning: (vsim-3017) D:/Documents/School/CSE_141L/Lab_2/processor.v(518): [TFMPC] - Too few port connections. Expected 5, found 4.
# 
#         Region: /testbench/dut/ControlHazardUnit
# ** Warning: (vsim-3722) D:/Documents/School/CSE_141L/Lab_2/processor.v(518): [TFMPC] - Missing connection for port 'InstructionInWB'.
# 
add wave -position insertpoint sim:/testbench/dut/*
run -all
# [1650] Serial: S
# [2690] Serial: 
# 
# [9450] Serial: 0
# [10490] Serial: 
# 
# [17310] Serial: 1
# [18350] Serial: 
# 
# [25170] Serial: 1
# [26210] Serial: 
# 
# [33030] Serial: 2
# [34070] Serial: 
# 
# [40890] Serial: 3
# [41930] Serial: 
# 
# [48750] Serial: 5
# [49790] Serial: 
# 
# [56610] Serial: 8
# [57650] Serial: 
# 
# [66330] Serial: 1
# [67370] Serial: 3
# [68410] Serial: 
# 
# [77530] Serial: 2
# [78570] Serial: 1
# [79610] Serial: 
# 
# [89170] Serial: 3
# [90210] Serial: 4
# [91250] Serial: 
# 
# [93390] Serial: E
# [94430] Serial: 
# 
# End time: 15:27:03 on Jul 27,2019, Elapsed time: 0:00:31
# Errors: 0, Warnings: 2
