Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Sun Jul 29 14:02:05 2018
| Host             : AVACO-PC2 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file Uart_ETH_wrapper_power_routed.rpt -pb Uart_ETH_wrapper_power_summary_routed.pb -rpx Uart_ETH_wrapper_power_routed.rpx
| Design           : Uart_ETH_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.965 |
| Dynamic (W)              | 1.803 |
| Device Static (W)        | 0.162 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 62.3  |
| Junction Temperature (C) | 47.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.033 |       10 |       --- |             --- |
| Slice Logic              |     0.013 |    19481 |       --- |             --- |
|   LUT as Logic           |     0.010 |     7229 |     53200 |           13.59 |
|   LUT as Distributed RAM |     0.001 |      628 |     17400 |            3.61 |
|   Register               |    <0.001 |     8215 |    106400 |            7.72 |
|   CARRY4                 |    <0.001 |      262 |     13300 |            1.97 |
|   LUT as Shift Register  |    <0.001 |      138 |     17400 |            0.79 |
|   F7/F8 Muxes            |    <0.001 |       48 |     53200 |            0.09 |
|   Others                 |     0.000 |      926 |       --- |             --- |
| Signals                  |     0.015 |    13510 |       --- |             --- |
| Block RAM                |     0.016 |     12.5 |       140 |            8.93 |
| MMCM                     |     0.218 |        2 |         4 |           50.00 |
| I/O                      |     0.021 |       75 |       125 |           60.00 |
| PS7                      |     1.486 |        1 |       --- |             --- |
| Static Power             |     0.162 |          |           |                 |
| Total                    |     1.965 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.094 |       0.077 |      0.018 |
| Vccaux    |       1.800 |     0.143 |       0.122 |      0.021 |
| Vcco33    |       3.300 |     0.007 |       0.006 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.709 |       0.675 |      0.034 |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.016 |       0.013 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                                  | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------------------+-----------------+
| clk_18M_Uart_ETH_clk_wiz_0_0  | Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_18M_Uart_ETH_clk_wiz_0_0  |            54.3 |
| clk_92M_Uart_ETH_clk_wiz_0_0  | Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clk_92M_Uart_ETH_clk_wiz_0_0  |            10.9 |
| clk_fpga_0                    | Uart_ETH_i/processing_system7_0/inst/FCLK_CLK0                          |            10.0 |
| clk_fpga_0                    | Uart_ETH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]             |            10.0 |
| clk_out1_Uart_ETH_clk_wiz_1_0 | Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clk_out1_Uart_ETH_clk_wiz_1_0 |            54.3 |
| clkfbout_Uart_ETH_clk_wiz_0_0 | Uart_ETH_i/Clock_Managment/clk_wiz_0/inst/clkfbout_Uart_ETH_clk_wiz_0_0 |            54.3 |
| clkfbout_Uart_ETH_clk_wiz_1_0 | Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkfbout_Uart_ETH_clk_wiz_1_0 |            70.0 |
+-------------------------------+-------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------+-----------+
| Name                                                                                        | Power (W) |
+---------------------------------------------------------------------------------------------+-----------+
| Uart_ETH_wrapper                                                                            |     1.803 |
|   Uart_ETH_i                                                                                |     1.781 |
|     Axi_GPIOs                                                                               |    <0.001 |
|       axi_gpio_LED                                                                          |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|           gpio_core_1                                                                       |    <0.001 |
|       axi_gpio_SW                                                                           |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|           gpio_core_1                                                                       |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|     Clock_Managment                                                                         |     0.219 |
|       clk_wiz_0                                                                             |     0.106 |
|         inst                                                                                |     0.106 |
|       clk_wiz_1                                                                             |     0.113 |
|         inst                                                                                |     0.113 |
|       rst_ps7_0_18M                                                                         |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           EXT_LPF                                                                           |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|           SEQ                                                                               |    <0.001 |
|             SEQ_COUNTER                                                                     |    <0.001 |
|       rst_ps7_0_92M                                                                         |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           EXT_LPF                                                                           |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|           SEQ                                                                               |    <0.001 |
|             SEQ_COUNTER                                                                     |    <0.001 |
|       util_vector_logic_0                                                                   |     0.000 |
|       util_vector_logic_1                                                                   |     0.000 |
|     IO_In_Out_Switcher_0                                                                    |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         Inst_iobuf_1                                                                        |    <0.001 |
|         Inst_iobuf_2                                                                        |    <0.001 |
|     LCD_Pins                                                                                |     0.000 |
|       xlslice_LCD                                                                           |     0.000 |
|       xlslice_LCDCS2                                                                        |     0.000 |
|       xlslice_LCD_Backlight                                                                 |     0.000 |
|       xlslice_LCD_CS1                                                                       |     0.000 |
|       xlslice_LCD_DATA                                                                      |     0.000 |
|       xlslice_LCD_EN                                                                        |     0.000 |
|       xlslice_LCD_RS                                                                        |     0.000 |
|       xlslice_LCD_RST                                                                       |     0.000 |
|       xlslice_LCD_RW                                                                        |     0.000 |
|     LED_Panel_diagram                                                                       |     0.002 |
|       LED_Panel                                                                             |     0.002 |
|         LED_Sample_0                                                                        |    <0.001 |
|           U0                                                                                |    <0.001 |
|         LED_Sample_1                                                                        |    <0.001 |
|           U0                                                                                |    <0.001 |
|         LED_Sample_2                                                                        |    <0.001 |
|           U0                                                                                |    <0.001 |
|         LED_Sample_3                                                                        |    <0.001 |
|           U0                                                                                |    <0.001 |
|         PISO_0                                                                              |     0.001 |
|           U0                                                                                |     0.001 |
|         Register_8_Input_Rx1                                                                |    <0.001 |
|           U0                                                                                |    <0.001 |
|         Register_8_Input_Rx2                                                                |    <0.001 |
|           U0                                                                                |    <0.001 |
|         Register_8_Input_Tx1                                                                |    <0.001 |
|           U0                                                                                |    <0.001 |
|         Register_8_Input_Tx2                                                                |    <0.001 |
|           U0                                                                                |    <0.001 |
|         Tick_Timer_General_0                                                                |    <0.001 |
|           U0                                                                                |    <0.001 |
|         util_vector_logic_0                                                                 |     0.000 |
|         xlconcat_0                                                                          |     0.000 |
|       Not_Block                                                                             |    <0.001 |
|         util_vector_logic_0                                                                 |    <0.001 |
|         util_vector_logic_1                                                                 |    <0.001 |
|         util_vector_logic_10                                                                |    <0.001 |
|         util_vector_logic_11                                                                |    <0.001 |
|         util_vector_logic_12                                                                |    <0.001 |
|         util_vector_logic_13                                                                |    <0.001 |
|         util_vector_logic_14                                                                |    <0.001 |
|         util_vector_logic_15                                                                |    <0.001 |
|         util_vector_logic_16                                                                |    <0.001 |
|         util_vector_logic_17                                                                |    <0.001 |
|         util_vector_logic_18                                                                |    <0.001 |
|         util_vector_logic_19                                                                |    <0.001 |
|         util_vector_logic_2                                                                 |    <0.001 |
|         util_vector_logic_20                                                                |    <0.001 |
|         util_vector_logic_21                                                                |    <0.001 |
|         util_vector_logic_22                                                                |    <0.001 |
|         util_vector_logic_23                                                                |    <0.001 |
|         util_vector_logic_24                                                                |    <0.001 |
|         util_vector_logic_25                                                                |    <0.001 |
|         util_vector_logic_26                                                                |    <0.001 |
|         util_vector_logic_27                                                                |    <0.001 |
|         util_vector_logic_28                                                                |    <0.001 |
|         util_vector_logic_29                                                                |    <0.001 |
|         util_vector_logic_3                                                                 |    <0.001 |
|         util_vector_logic_30                                                                |    <0.001 |
|         util_vector_logic_31                                                                |    <0.001 |
|         util_vector_logic_4                                                                 |    <0.001 |
|         util_vector_logic_5                                                                 |    <0.001 |
|         util_vector_logic_6                                                                 |    <0.001 |
|         util_vector_logic_7                                                                 |    <0.001 |
|         util_vector_logic_8                                                                 |    <0.001 |
|         util_vector_logic_9                                                                 |    <0.001 |
|     Master_Slave_Pin_Selector                                                               |     0.000 |
|     Timer_Interrupt                                                                         |    <0.001 |
|       Counter_0                                                                             |    <0.001 |
|         U0                                                                                  |    <0.001 |
|       Tick_Timer_General_KeyPad                                                             |    <0.001 |
|         U0                                                                                  |    <0.001 |
|       util_vector_logic_0                                                                   |     0.000 |
|     UART_Config_Register_0                                                                  |     0.004 |
|       U0                                                                                    |     0.004 |
|         UART_Config_Register_AXILiteS_s_axi_U                                               |     0.003 |
|           int_a                                                                             |     0.003 |
|     Uart_Blocks                                                                             |     0.062 |
|       AllDataMover_0                                                                        |     0.008 |
|         U0                                                                                  |     0.008 |
|           AllDataMover_DRAM_m_axi_U                                                         |     0.007 |
|             bus_read                                                                        |     0.003 |
|               fifo_rctl                                                                     |    <0.001 |
|               fifo_rdata                                                                    |     0.002 |
|               fifo_rreq                                                                     |    <0.001 |
|               rs_rdata                                                                      |    <0.001 |
|               rs_rreq                                                                       |    <0.001 |
|             bus_write                                                                       |     0.003 |
|               buff_wdata                                                                    |     0.002 |
|               bus_equal_gen.fifo_burst                                                      |    <0.001 |
|               fifo_resp                                                                     |    <0.001 |
|               fifo_resp_to_user                                                             |    <0.001 |
|               fifo_wreq                                                                     |    <0.001 |
|               rs_wreq                                                                       |    <0.001 |
|             rreq_throttl                                                                    |    <0.001 |
|             wreq_throttl                                                                    |    <0.001 |
|           grp_RecivUART_fu_396                                                              |     0.001 |
|             write_index_V_U                                                                 |    <0.001 |
|               RecivUART_write_ibkb_ram_U                                                    |    <0.001 |
|                 ram_reg_0_15_0_0                                                            |    <0.001 |
|                 ram_reg_0_15_0_0__0                                                         |    <0.001 |
|                 ram_reg_0_15_0_0__1                                                         |    <0.001 |
|                 ram_reg_0_15_0_0__10                                                        |    <0.001 |
|                 ram_reg_0_15_0_0__11                                                        |    <0.001 |
|                 ram_reg_0_15_0_0__12                                                        |    <0.001 |
|                 ram_reg_0_15_0_0__13                                                        |    <0.001 |
|                 ram_reg_0_15_0_0__14                                                        |    <0.001 |
|                 ram_reg_0_15_0_0__15                                                        |    <0.001 |
|                 ram_reg_0_15_0_0__16                                                        |    <0.001 |
|                 ram_reg_0_15_0_0__17                                                        |    <0.001 |
|                 ram_reg_0_15_0_0__18                                                        |    <0.001 |
|                 ram_reg_0_15_0_0__19                                                        |    <0.001 |
|                 ram_reg_0_15_0_0__2                                                         |    <0.001 |
|                 ram_reg_0_15_0_0__20                                                        |    <0.001 |
|                 ram_reg_0_15_0_0__21                                                        |    <0.001 |
|                 ram_reg_0_15_0_0__22                                                        |    <0.001 |
|                 ram_reg_0_15_0_0__3                                                         |    <0.001 |
|                 ram_reg_0_15_0_0__4                                                         |    <0.001 |
|                 ram_reg_0_15_0_0__5                                                         |    <0.001 |
|                 ram_reg_0_15_0_0__6                                                         |    <0.001 |
|                 ram_reg_0_15_0_0__7                                                         |    <0.001 |
|                 ram_reg_0_15_0_0__8                                                         |    <0.001 |
|                 ram_reg_0_15_0_0__9                                                         |    <0.001 |
|       All_Data_Sender_0                                                                     |     0.011 |
|         U0                                                                                  |     0.011 |
|           All_Data_Sender_AXILiteS_s_axi_U                                                  |     0.005 |
|             int_a                                                                           |     0.005 |
|           All_Data_Sender_DRAM_m_axi_U                                                      |     0.004 |
|             bus_read                                                                        |     0.004 |
|               fifo_rctl                                                                     |    <0.001 |
|               fifo_rdata                                                                    |     0.002 |
|               fifo_rreq                                                                     |    <0.001 |
|               rs_rdata                                                                      |    <0.001 |
|               rs_rreq                                                                       |    <0.001 |
|             rreq_throttl                                                                    |    <0.001 |
|           grp_DMA_Send_fu_366                                                               |     0.001 |
|       Buadrate_Generator                                                                    |    <0.001 |
|         Baudrate_Rx                                                                         |    <0.001 |
|           DataMuxOut4Bit_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|           DataMuxOut4Bit_1                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|           DataMuxOut4Bit_10                                                                 |    <0.001 |
|             U0                                                                              |    <0.001 |
|           DataMuxOut4Bit_11                                                                 |    <0.001 |
|             U0                                                                              |    <0.001 |
|           DataMuxOut4Bit_12                                                                 |    <0.001 |
|             U0                                                                              |    <0.001 |
|           DataMuxOut4Bit_13                                                                 |    <0.001 |
|             U0                                                                              |    <0.001 |
|           DataMuxOut4Bit_14                                                                 |    <0.001 |
|             U0                                                                              |    <0.001 |
|           DataMuxOut4Bit_15                                                                 |    <0.001 |
|             U0                                                                              |    <0.001 |
|           DataMuxOut4Bit_2                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|           DataMuxOut4Bit_3                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|           DataMuxOut4Bit_4                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|           DataMuxOut4Bit_5                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|           DataMuxOut4Bit_6                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|           DataMuxOut4Bit_7                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|           DataMuxOut4Bit_8                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|           DataMuxOut4Bit_9                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|         Extract_UART_Features_0                                                             |     0.000 |
|         baudrate_gen_0                                                                      |    <0.001 |
|           U0                                                                                |    <0.001 |
|       Uart_0                                                                                |    <0.001 |
|         Uart_Rec_0                                                                          |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_0                                                                         |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_1                                                                                |    <0.001 |
|         Uart_Rec_1                                                                          |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_1                                                                         |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_10                                                                               |    <0.001 |
|         Uart_Rec_10                                                                         |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_10                                                                        |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_11                                                                               |    <0.001 |
|         Uart_Rec_11                                                                         |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_11                                                                        |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_12                                                                               |    <0.001 |
|         Uart_Rec_12                                                                         |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_12                                                                        |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_13                                                                               |    <0.001 |
|         Uart_Rec_13                                                                         |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_13                                                                        |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_14                                                                               |    <0.001 |
|         Uart_Rec_14                                                                         |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_14                                                                        |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_15                                                                               |    <0.001 |
|         Uart_Rec_15                                                                         |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_15                                                                        |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_2                                                                                |    <0.001 |
|         Uart_Rec_2                                                                          |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_2                                                                         |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_3                                                                                |    <0.001 |
|         Uart_Rec_3                                                                          |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_3                                                                         |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_4                                                                                |     0.001 |
|         Uart_Rec_4                                                                          |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_4                                                                         |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_5                                                                                |     0.001 |
|         Uart_Rec_5                                                                          |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_5                                                                         |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_6                                                                                |     0.001 |
|         Uart_Rec_6                                                                          |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_6                                                                         |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_7                                                                                |     0.001 |
|         Uart_Rec_7                                                                          |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_7                                                                         |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_8                                                                                |     0.001 |
|         Uart_Rec_8                                                                          |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_8                                                                         |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_9                                                                                |     0.001 |
|         Uart_Rec_9                                                                          |    <0.001 |
|           UART_RX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_9                                                                         |    <0.001 |
|           UART_TX_Extended_0                                                                |    <0.001 |
|             U0                                                                              |    <0.001 |
|               stopbit_value_reg[3]                                                          |    <0.001 |
|               stopbit_value_reg[4]                                                          |    <0.001 |
|           util_vector_logic_2                                                               |     0.000 |
|       Uart_Master_Slave                                                                     |    <0.001 |
|         Uart_Rec_Master_Slave                                                               |    <0.001 |
|           UART_RX_Without_Baud_1                                                            |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_Master_Slave                                                              |    <0.001 |
|           UART_TX_Without_Baud_14                                                           |    <0.001 |
|             U0                                                                              |    <0.001 |
|           util_vector_logic_14                                                              |     0.000 |
|       Uart_config                                                                           |    <0.001 |
|         Uart_Rec_Config                                                                     |    <0.001 |
|           UART_RX_Without_Baud_1                                                            |    <0.001 |
|             U0                                                                              |    <0.001 |
|           fifo_generator_0                                                                  |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|           util_vector_logic_0                                                               |     0.000 |
|         Uart_Send_Config                                                                    |    <0.001 |
|           UART_TX_Without_Baud_14                                                           |    <0.001 |
|             U0                                                                              |    <0.001 |
|           util_vector_logic_14                                                              |     0.000 |
|       smartconnect_0                                                                        |     0.029 |
|         inst                                                                                |     0.029 |
|           clk_map                                                                           |    <0.001 |
|             psr_aclk                                                                        |    <0.001 |
|               U0                                                                            |    <0.001 |
|                 EXT_LPF                                                                     |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                 |    <0.001 |
|                 SEQ                                                                         |    <0.001 |
|                   SEQ_COUNTER                                                               |    <0.001 |
|           m00_exit_pipeline                                                                 |     0.005 |
|             m00_exit                                                                        |     0.005 |
|               inst                                                                          |     0.005 |
|                 ar_reg                                                                      |    <0.001 |
|                 aw_reg                                                                      |    <0.001 |
|                 b_reg                                                                       |    <0.001 |
|                 exit_inst                                                                   |    <0.001 |
|                   b_cmd_split                                                               |    <0.001 |
|                   r_cmd_fifo                                                                |    <0.001 |
|                     gen_srls[10].srl_nx1                                                    |    <0.001 |
|                     gen_srls[15].srl_nx1                                                    |    <0.001 |
|                     gen_srls[16].srl_nx1                                                    |    <0.001 |
|                     gen_srls[1].srl_nx1                                                     |    <0.001 |
|                     gen_srls[2].srl_nx1                                                     |    <0.001 |
|                     gen_srls[3].srl_nx1                                                     |    <0.001 |
|                     gen_srls[4].srl_nx1                                                     |    <0.001 |
|                     gen_srls[5].srl_nx1                                                     |    <0.001 |
|                     gen_srls[6].srl_nx1                                                     |    <0.001 |
|                     gen_srls[7].srl_nx1                                                     |    <0.001 |
|                     gen_srls[8].srl_nx1                                                     |    <0.001 |
|                     gen_srls[9].srl_nx1                                                     |    <0.001 |
|                   r_cmd_split                                                               |    <0.001 |
|                   w_cmd_fifo                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                     |    <0.001 |
|                     gen_srls[2].srl_nx1                                                     |    <0.001 |
|                 r_reg                                                                       |    <0.001 |
|                 splitter_inst                                                               |     0.002 |
|                   gen_axi3.axi3_conv_inst                                                   |     0.002 |
|                     USE_READ.USE_SPLIT_R.read_addr_inst                                     |    <0.001 |
|                       USE_R_CHANNEL.cmd_queue                                               |    <0.001 |
|                         gen_srls[0].srl_nx1                                                 |    <0.001 |
|                     USE_WRITE.USE_SPLIT_W.write_resp_inst                                   |    <0.001 |
|                     USE_WRITE.write_addr_inst                                               |    <0.001 |
|                       USE_BURSTS.cmd_queue                                                  |    <0.001 |
|                         gen_srls[0].srl_nx1                                                 |    <0.001 |
|                         gen_srls[1].srl_nx1                                                 |    <0.001 |
|                         gen_srls[2].srl_nx1                                                 |    <0.001 |
|                         gen_srls[3].srl_nx1                                                 |    <0.001 |
|                       USE_B_CHANNEL.cmd_b_queue                                             |    <0.001 |
|                         gen_srls[0].srl_nx1                                                 |    <0.001 |
|                         gen_srls[1].srl_nx1                                                 |    <0.001 |
|                         gen_srls[2].srl_nx1                                                 |    <0.001 |
|                         gen_srls[3].srl_nx1                                                 |    <0.001 |
|                         gen_srls[4].srl_nx1                                                 |    <0.001 |
|                     USE_WRITE.write_data_inst                                               |    <0.001 |
|                 w_reg                                                                       |    <0.001 |
|           m00_nodes                                                                         |     0.005 |
|             m00_ar_node                                                                     |     0.001 |
|               inst                                                                          |     0.001 |
|                 inst_mi_handler                                                             |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   inst_ingress                                                              |    <0.001 |
|                     inst_pipeline_recv                                                      |    <0.001 |
|                     inst_pipeline_valid                                                     |    <0.001 |
|                 inst_si_handler                                                             |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                    |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter   |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter   |    <0.001 |
|             m00_aw_node                                                                     |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 inst_mi_handler                                                             |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   inst_ingress                                                              |    <0.001 |
|                     inst_pipeline_recv                                                      |    <0.001 |
|                     inst_pipeline_valid                                                     |    <0.001 |
|                 inst_si_handler                                                             |    <0.001 |
|                   gen_m_axis_arb_fifo.inst_axis_arb_fifo                                    |    <0.001 |
|                     gen_srls[0].srl_nx1                                                     |    <0.001 |
|                     gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                    |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter   |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter   |    <0.001 |
|             m00_b_node                                                                      |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 inst_mi_handler                                                             |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                            |    <0.001 |
|                 inst_si_handler                                                             |    <0.001 |
|                   inst_arb_stall_late                                                       |    <0.001 |
|             m00_r_node                                                                      |     0.001 |
|               inst                                                                          |     0.001 |
|                 inst_mi_handler                                                             |     0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_84                         |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                            |    <0.001 |
|                 inst_si_handler                                                             |    <0.001 |
|                   inst_arb_stall_late                                                       |    <0.001 |
|             m00_w_node                                                                      |     0.001 |
|               inst                                                                          |     0.001 |
|                 inst_mi_handler                                                             |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |     0.000 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   inst_ingress                                                              |    <0.001 |
|                     inst_pipeline_valid                                                     |    <0.001 |
|                 inst_si_handler                                                             |    <0.001 |
|                   gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late |    <0.001 |
|                   gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                            |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                            |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|           s00_entry_pipeline                                                                |     0.004 |
|             s00_mmu                                                                         |     0.004 |
|               inst                                                                          |     0.004 |
|                 ar_reg_stall                                                                |    <0.001 |
|                 ar_sreg                                                                     |    <0.001 |
|                 aw_reg_stall                                                                |    <0.001 |
|                 aw_sreg                                                                     |    <0.001 |
|                 b_sreg                                                                      |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                              |    <0.001 |
|                 r_sreg                                                                      |    <0.001 |
|                 w_sreg                                                                      |    <0.001 |
|             s00_si_converter                                                                |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 splitter_inst                                                               |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo                 |    <0.001 |
|                     gen_srls[0].srl_nx1                                                     |    <0.001 |
|                     gen_srls[13].srl_nx1                                                    |    <0.001 |
|                     gen_srls[2].srl_nx1                                                     |    <0.001 |
|                     gen_srls[4].srl_nx1                                                     |    <0.001 |
|                     gen_srls[5].srl_nx1                                                     |    <0.001 |
|                     gen_srls[6].srl_nx1                                                     |    <0.001 |
|                     gen_srls[7].srl_nx1                                                     |    <0.001 |
|                     gen_srls[9].srl_nx1                                                     |    <0.001 |
|           s00_nodes                                                                         |     0.005 |
|             s00_ar_node                                                                     |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 inst_mi_handler                                                             |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_139                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                            |    <0.001 |
|                 inst_si_handler                                                             |    <0.001 |
|                   inst_arb_stall_late                                                       |    <0.001 |
|             s00_aw_node                                                                     |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 inst_mi_handler                                                             |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_139                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                            |    <0.001 |
|                 inst_si_handler                                                             |    <0.001 |
|                   inst_arb_stall_late                                                       |    <0.001 |
|             s00_b_node                                                                      |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 inst_mi_handler                                                             |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   inst_ingress                                                              |    <0.001 |
|                     inst_pipeline_valid                                                     |    <0.001 |
|                 inst_si_handler                                                             |    <0.001 |
|                   inst_arb_stall_late                                                       |    <0.001 |
|             s00_r_node                                                                      |     0.001 |
|               inst                                                                          |     0.001 |
|                 inst_mi_handler                                                             |     0.001 |
|                   gen_normal_area.gen_downsizer.inst_downsizer                              |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   inst_ingress                                                              |    <0.001 |
|                     inst_pipeline_valid                                                     |    <0.001 |
|                 inst_si_handler                                                             |    <0.001 |
|                   inst_arb_stall_late                                                       |    <0.001 |
|             s00_w_node                                                                      |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 inst_mi_handler                                                             |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                        |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.gen_upsizer.inst_upsizer                                  |    <0.001 |
|                     inst_upsizer_target_pipeline                                            |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                         |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                            |    <0.001 |
|                 inst_si_handler                                                             |    <0.001 |
|                   inst_arb_stall_late                                                       |    <0.001 |
|           s01_entry_pipeline                                                                |     0.003 |
|             s01_mmu                                                                         |     0.003 |
|               inst                                                                          |     0.003 |
|                 ar_reg_stall                                                                |    <0.001 |
|                 ar_sreg                                                                     |    <0.001 |
|                 aw_reg_stall                                                                |    <0.001 |
|                 aw_sreg                                                                     |    <0.001 |
|                 b_sreg                                                                      |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                              |    <0.001 |
|                 r_sreg                                                                      |    <0.001 |
|                 w_sreg                                                                      |    <0.001 |
|             s01_si_converter                                                                |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 splitter_inst                                                               |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo                 |    <0.001 |
|                     gen_srls[13].srl_nx1                                                    |    <0.001 |
|                     gen_srls[4].srl_nx1                                                     |     0.000 |
|                     gen_srls[5].srl_nx1                                                     |     0.000 |
|                     gen_srls[6].srl_nx1                                                     |     0.000 |
|                     gen_srls[7].srl_nx1                                                     |    <0.001 |
|                     gen_srls[9].srl_nx1                                                     |    <0.001 |
|           s01_nodes                                                                         |     0.004 |
|             s01_ar_node                                                                     |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 inst_mi_handler                                                             |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_139                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                            |    <0.001 |
|                 inst_si_handler                                                             |    <0.001 |
|                   inst_arb_stall_late                                                       |    <0.001 |
|             s01_aw_node                                                                     |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 inst_mi_handler                                                             |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_139                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                            |    <0.001 |
|                 inst_si_handler                                                             |    <0.001 |
|                   inst_arb_stall_late                                                       |    <0.001 |
|             s01_b_node                                                                      |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 inst_mi_handler                                                             |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   inst_ingress                                                              |    <0.001 |
|                     inst_pipeline_valid                                                     |    <0.001 |
|                 inst_si_handler                                                             |    <0.001 |
|                   inst_arb_stall_late                                                       |    <0.001 |
|             s01_r_node                                                                      |     0.001 |
|               inst                                                                          |     0.001 |
|                 inst_mi_handler                                                             |     0.001 |
|                   gen_normal_area.gen_downsizer.inst_downsizer                              |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   inst_ingress                                                              |    <0.001 |
|                     inst_pipeline_valid                                                     |    <0.001 |
|                 inst_si_handler                                                             |    <0.001 |
|                   inst_arb_stall_late                                                       |    <0.001 |
|             s01_w_node                                                                      |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 inst_mi_handler                                                             |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                        |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.gen_upsizer.inst_upsizer                                  |    <0.001 |
|                     inst_upsizer_target_pipeline                                            |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                         |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                            |    <0.001 |
|                 inst_si_handler                                                             |    <0.001 |
|                   inst_arb_stall_late                                                       |    <0.001 |
|           switchboards                                                                      |     0.002 |
|             ar_switchboard                                                                  |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 gen_mi[0].inst_mux_payld                                                    |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                  |    <0.001 |
|             aw_switchboard                                                                  |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 gen_mi[0].inst_mux_payld                                                    |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                  |    <0.001 |
|             r_switchboard                                                                   |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                  |    <0.001 |
|                 gen_mi[1].inst_opipe_payld                                                  |    <0.001 |
|             w_switchboard                                                                   |    <0.001 |
|               inst                                                                          |    <0.001 |
|                 gen_mi[0].inst_mux_payld                                                    |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                  |    <0.001 |
|     processing_system7_0                                                                    |     1.487 |
|       inst                                                                                  |     1.487 |
|     ps7_0_axi_periph                                                                        |     0.005 |
|       s00_couplers                                                                          |     0.004 |
|         auto_pc                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.004 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |     0.002 |
|                 ar_pipe                                                                     |    <0.001 |
|                 aw_pipe                                                                     |    <0.001 |
|                 b_pipe                                                                      |    <0.001 |
|                 r_pipe                                                                      |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       xbar                                                                                  |    <0.001 |
|         inst                                                                                |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                          |    <0.001 |
|             addr_arbiter_inst                                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                    |    <0.001 |
|             reg_slice_r                                                                     |    <0.001 |
|             splitter_ar                                                                     |    <0.001 |
|             splitter_aw                                                                     |    <0.001 |
|     xlconcat_0                                                                              |     0.000 |
|     xlconstant_0                                                                            |     0.000 |
|     xlconstant_1                                                                            |     0.000 |
|     xlslice_Busy                                                                            |     0.000 |
|     xlslice_KeyPad                                                                          |     0.000 |
+---------------------------------------------------------------------------------------------+-----------+


