#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar 19 20:07:34 2018
# Process ID: 5284
# Current directory: D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1
# Command line: vivado.exe -log sd_card_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source sd_card_test.tcl -notrace
# Log file: D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1/sd_card_test.vdi
# Journal file: D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source sd_card_test.tcl -notrace
Command: link_design -top sd_card_test -part xc7a35tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_m0'
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_m0 UUID: 9b8d8d67-0c62-5bf8-9df0-dc3561fac626 
Parsing XDC File [d:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_m0/inst'
Finished Parsing XDC File [d:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_m0/inst'
Parsing XDC File [d:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_m0/inst'
Finished Parsing XDC File [d:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_m0/inst'
Parsing XDC File [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/constrs_1/new/sd.xdc]
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/constrs_1/new/sd.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 44 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 672.188 ; gain = 347.832
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.593 . Memory (MB): peak = 681.434 ; gain = 9.246
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1242.230 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1074bf153

Time (s): cpu = 00:00:01 ; elapsed = 00:01:25 . Memory (MB): peak = 1242.230 ; gain = 29.891

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2324250fe

Time (s): cpu = 00:00:01 ; elapsed = 00:01:25 . Memory (MB): peak = 1242.230 ; gain = 29.891
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 14 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1cab4513b

Time (s): cpu = 00:00:01 ; elapsed = 00:01:25 . Memory (MB): peak = 1242.230 ; gain = 29.891
INFO: [Opt 31-389] Phase Constant propagation created 19 cells and removed 151 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 21bf64796

Time (s): cpu = 00:00:01 ; elapsed = 00:01:25 . Memory (MB): peak = 1242.230 ; gain = 29.891
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 42 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 21bf64796

Time (s): cpu = 00:00:01 ; elapsed = 00:01:25 . Memory (MB): peak = 1242.230 ; gain = 29.891
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 21bf64796

Time (s): cpu = 00:00:02 ; elapsed = 00:01:25 . Memory (MB): peak = 1242.230 ; gain = 29.891
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1242.230 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 25aa3c31a

Time (s): cpu = 00:00:02 ; elapsed = 00:01:25 . Memory (MB): peak = 1242.230 ; gain = 29.891

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=14.722 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 2382edcad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1422.160 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2382edcad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1422.160 ; gain = 179.930
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:01:39 . Memory (MB): peak = 1422.160 ; gain = 749.973
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1422.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1/sd_card_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sd_card_test_drc_opted.rpt -pb sd_card_test_drc_opted.pb -rpx sd_card_test_drc_opted.rpx
Command: report_drc -file sd_card_test_drc_opted.rpt -pb sd_card_test_drc_opted.pb -rpx sd_card_test_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1/sd_card_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1422.160 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d564cc0b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1422.160 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 180e8a5cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2425e12b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2425e12b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1422.160 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2425e12b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 167b18223

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 167b18223

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2091e9cfb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2751b9844

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 235f68f96

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20e5b7e8b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2040925c8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2040925c8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.160 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2040925c8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b586efb5

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b586efb5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.160 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.138. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d599549e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.160 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d599549e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d599549e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d599549e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2044623d8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.160 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2044623d8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.160 ; gain = 0.000
Ending Placer Task | Checksum: 13ea34937

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.160 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.160 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1422.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1/sd_card_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sd_card_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1422.160 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sd_card_test_utilization_placed.rpt -pb sd_card_test_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1422.160 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sd_card_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1422.160 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 65c9081d ConstDB: 0 ShapeSum: d8da411a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f4f0a309

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1422.160 ; gain = 0.000
Post Restoration Checksum: NetGraph: 107165dc NumContArr: e47f3d2d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f4f0a309

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f4f0a309

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f4f0a309

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1422.160 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 265921877

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1422.160 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.208 | TNS=0.000  | WHS=-0.195 | THS=-86.221|

Phase 2 Router Initialization | Checksum: 1fca9c652

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13f55e913

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.377 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e33e29c9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.377 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15f1dfea9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1422.160 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 15f1dfea9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15f1dfea9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15f1dfea9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1422.160 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 15f1dfea9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 169fb5fdc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1422.160 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.456 | TNS=0.000  | WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e515868c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1422.160 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: e515868c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.64243 %
  Global Horizontal Routing Utilization  = 0.73178 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18ddfc087

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18ddfc087

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f79ab0c5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1422.160 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.456 | TNS=0.000  | WHS=0.064  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f79ab0c5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1422.160 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1422.160 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1422.160 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.324 . Memory (MB): peak = 1422.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1/sd_card_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sd_card_test_drc_routed.rpt -pb sd_card_test_drc_routed.pb -rpx sd_card_test_drc_routed.rpx
Command: report_drc -file sd_card_test_drc_routed.rpt -pb sd_card_test_drc_routed.pb -rpx sd_card_test_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1/sd_card_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sd_card_test_methodology_drc_routed.rpt -pb sd_card_test_methodology_drc_routed.pb -rpx sd_card_test_methodology_drc_routed.rpx
Command: report_methodology -file sd_card_test_methodology_drc_routed.rpt -pb sd_card_test_methodology_drc_routed.pb -rpx sd_card_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1/sd_card_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sd_card_test_power_routed.rpt -pb sd_card_test_power_summary_routed.pb -rpx sd_card_test_power_routed.rpx
Command: report_power -file sd_card_test_power_routed.rpt -pb sd_card_test_power_summary_routed.pb -rpx sd_card_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sd_card_test_route_status.rpt -pb sd_card_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file sd_card_test_timing_summary_routed.rpt -rpx sd_card_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file sd_card_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file sd_card_test_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Mar 19 20:10:08 2018...
#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar 19 20:10:53 2018
# Process ID: 12952
# Current directory: D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1
# Command line: vivado.exe -log sd_card_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source sd_card_test.tcl -notrace
# Log file: D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1/sd_card_test.vdi
# Journal file: D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source sd_card_test.tcl -notrace
Command: open_checkpoint sd_card_test_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 236.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1/.Xil/Vivado-12952-ALINX000008-PC/dcp1/sd_card_test_early.xdc]
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1/.Xil/Vivado-12952-ALINX000008-PC/dcp1/sd_card_test_early.xdc]
Parsing XDC File [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1/.Xil/Vivado-12952-ALINX000008-PC/dcp1/sd_card_test.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1/.Xil/Vivado-5284-ALINX000008-PC/dbg_hub_CV.0/out/xsdbm.xdc:10]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1172.234 ; gain = 548.352
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1/.Xil/Vivado-12952-ALINX000008-PC/dcp1/sd_card_test.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 1175.309 ; gain = 3.074
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.324 . Memory (MB): peak = 1175.309 ; gain = 3.074
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 44 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1175.559 ; gain = 943.535
Command: write_bitstream -force sd_card_test.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sd_card_test.bit...
Writing bitstream ./sd_card_test.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Mar 19 20:11:41 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1620.602 ; gain = 443.969
INFO: [Common 17-206] Exiting Vivado at Mon Mar 19 20:11:41 2018...
