vendor_name = ModelSim
source_file = 1, D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/DRAM.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/PC_ALU.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/ALU.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/regfile.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/processor_tb.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_Module.v
source_file = 1, D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/last.txt
source_file = 1, D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/db/SINGLE_CORE-PROCESSOR.cbx.xml
design_name = Top_Level_Module
instance = comp, \clk~input , clk~input, Top_Level_Module, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
