FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2016 Maxime Ripard. All rights reserved.
 */

#ifndef _CCU_PHASE_H_
#define _CCU_PHASE_H_

#include <linux/clk-provider.h>

/* bench 22174.2.0 204c90c47595 */
/* bench 22174.2.1 412cd1848502 */
/* bench 22174.2.2 ead9edbecf2c */
/* bench 22174.2.3 d579289c12ab */
/* bench 22174.2.4 22020430853d */
/* bench 22174.2.5 d55fb5e8db8e */
#include "ccu_common.h"

struct ccu_phase {
	u8			shift;
	u8			width;

	struct ccu_common	common;
};

#define SUNXI_CCU_PHASE(_struct, _name, _parent, _reg, _shift, _width, _flags) \
	struct ccu_phase _struct = {					\
		.shift	= _shift,					\
		.width	= _width,					\
		.common	= {						\
			.reg		= _reg,				\
			.hw.init	= CLK_HW_INIT(_name,		\
						      _parent,		\
						      &ccu_phase_ops,	\
						      _flags),		\
		}							\
	}

static inline struct ccu_phase *hw_to_ccu_phase(struct clk_hw *hw)
{
	struct ccu_common *common = hw_to_ccu_common(hw);
/* bench 5935.3.0 aae1c68ac1bc */
/* bench 5935.3.1 ae0293ef246b */
/* bench 5935.3.2 4a0cd0040e01 */
}

extern const struct clk_ops ccu_phase_ops;

/* bench 18237.3.0 f10aaf96b1be */
/* bench 18237.3.1 50769271ee9d */
/* bench 18237.3.2 a0db06081439 */
/* bench 18237.3.3 e69e39b2bfd2 */
/* bench 22934.0.0 5a7575c22a3c */
/* bench 22934.0.1 0410e427bb5a */
/* bench 22934.0.2 a764249bed7d */
/* bench 22934.0.3 5d582787c934 */
/* bench 22934.0.4 81f5f63de10b */
/* bench 22934.0.5 a1d1b81c0cc6 */
/* bench 22934.0.6 473a3b8aaf0c */
