# Lucid64
[![Build Test](https://img.shields.io/badge/RISCV%20Architectural%20Tests%20(RV64I)-Passing-brightgreen)](https://github.com/Peter-Herrmann/rv64_rough/actions/workflows/build.yml)
[![Lint](https://img.shields.io/badge/Lint-Passing-brightgreen)](https://github.com/Peter-Herrmann/rv64_rough/actions/workflows/lint.yml)

A 64-bit RISC-V core written with simple, clean, Verilog
