Analysis & Synthesis report for uk101_41kRAM
Wed Feb  9 08:37:02 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |uk101_41kRAM|bufferedUART:u5|txState
 10. State Machine - |uk101_41kRAM|bufferedUART:u5|rxState
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for BasicRom:u2|altsyncram:altsyncram_component|altsyncram_6ed1:auto_generated
 18. Source assignments for Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_i214:auto_generated
 19. Source assignments for bufferedUART:u5|altsyncram:rxBuffer_rtl_0|altsyncram_hik1:auto_generated
 20. Parameter Settings for User Entity Instance: BasicRom:u2|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: OutLatch:u6
 22. Parameter Settings for User Entity Instance: OutLatch:u7
 23. Parameter Settings for User Entity Instance: VideoClk_XVGA_1024x768:pll|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: UK101keyboard:u9|ps2_intf:ps2
 26. Parameter Settings for Inferred Entity Instance: bufferedUART:u5|altsyncram:rxBuffer_rtl_0
 27. altsyncram Parameter Settings by Entity Instance
 28. altpll Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "UK101keyboard:u9|ps2_intf:ps2"
 30. Port Connectivity Checks: "Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM"
 31. Port Connectivity Checks: "Mem_Mapped_XVGA:vga"
 32. Port Connectivity Checks: "VideoClk_XVGA_1024x768:pll"
 33. Port Connectivity Checks: "OutLatch:u7"
 34. Port Connectivity Checks: "OutLatch:u6"
 35. Port Connectivity Checks: "bufferedUART:u5"
 36. Port Connectivity Checks: "T65:u1|T65_ALU:alu"
 37. Port Connectivity Checks: "T65:u1"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Feb  9 08:37:02 2022       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; uk101_41kRAM                                ;
; Top-level Entity Name           ; uk101_41kRAM                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 359                                         ;
; Total pins                      ; 89                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 82,176                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23C8        ;                    ;
; Top-level entity name                                                           ; uk101_41kRAM       ; uk101_41kRAM       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                      ; Library ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../MultiComp (VHDL Template)/Components/CPU/M6502/T65_Pack.vhd                           ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_Pack.vhd                             ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/M6502/T65_MCode.vhd                          ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_MCode.vhd                            ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/M6502/T65_ALU.vhd                            ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_ALU.vhd                              ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd                                ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd                                  ;         ;
; ../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_GS_good.vhd ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_GS_good.vhd   ;         ;
; ../../MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BasicRom.vhd           ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BasicRom.vhd             ;         ;
; ../../MultiComp (VHDL Template)/Components/IO/OutLatch.vhd                                  ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd                                    ;         ;
; ../../MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd                          ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd                            ;         ;
; ../../MultiComp (VHDL Template)/Components/PS2KB/ps2_intf.vhd                               ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_intf.vhd                                 ;         ;
; ../../MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd    ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd      ;         ;
; ../../MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd          ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd            ;         ;
; ../../MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd           ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd             ;         ;
; ../../MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd              ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd                ;         ;
; ../../MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/CharRom.VHD                   ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/CharRom.VHD                     ;         ;
; ../../MultiComp (VHDL Template)/Components/ROMs/6502/CEGMON_ROM/CegmonRom_Patched_64x32.VHD ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/CEGMON_ROM/CegmonRom_Patched_64x32.VHD   ;         ;
; uk101_41kRAM.vhd                                                                            ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd                   ;         ;
; altsyncram.tdf                                                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                             ;         ;
; stratix_ram_block.inc                                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                      ;         ;
; lpm_mux.inc                                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                ;         ;
; lpm_decode.inc                                                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                             ;         ;
; aglobal211.inc                                                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                             ;         ;
; a_rdenreg.inc                                                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                              ;         ;
; altrom.inc                                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                                                 ;         ;
; altram.inc                                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                                                 ;         ;
; altdpram.inc                                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                               ;         ;
; db/altsyncram_6ed1.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/db/altsyncram_6ed1.tdf             ;         ;
; ../../MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BASIC.HEX              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BASIC.HEX                ;         ;
; altpll.tdf                                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                                                                 ;         ;
; stratix_pll.inc                                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                            ;         ;
; stratixii_pll.inc                                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                          ;         ;
; cycloneii_pll.inc                                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                          ;         ;
; db/videoclk_xvga_1024x768_altpll.v                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/db/videoclk_xvga_1024x768_altpll.v ;         ;
; db/altsyncram_i214.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/db/altsyncram_i214.tdf             ;         ;
; db/altsyncram_hik1.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/db/altsyncram_hik1.tdf             ;         ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1150           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1507           ;
;     -- 7 input functions                    ; 141            ;
;     -- 6 input functions                    ; 642            ;
;     -- 5 input functions                    ; 204            ;
;     -- 4 input functions                    ; 118            ;
;     -- <=3 input functions                  ; 402            ;
;                                             ;                ;
; Dedicated logic registers                   ; 359            ;
;                                             ;                ;
; I/O pins                                    ; 89             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 82176          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; T65:u1|Mux76~0 ;
; Maximum fan-out                             ; 257            ;
; Total fan-out                               ; 9116           ;
; Average fan-out                             ; 4.39           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Entity Name                   ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; |uk101_41kRAM                                           ; 1507 (111)          ; 359 (23)                  ; 82176             ; 0          ; 89   ; 0            ; |uk101_41kRAM                                                                                                            ; uk101_41kRAM                  ; work         ;
;    |BasicRom:u2|                                        ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |uk101_41kRAM|BasicRom:u2                                                                                                ; BasicRom                      ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |uk101_41kRAM|BasicRom:u2|altsyncram:altsyncram_component                                                                ; altsyncram                    ; work         ;
;          |altsyncram_6ed1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |uk101_41kRAM|BasicRom:u2|altsyncram:altsyncram_component|altsyncram_6ed1:auto_generated                                 ; altsyncram_6ed1               ; work         ;
;    |CegmonRom_Patched_64x32:u4|                         ; 330 (330)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101_41kRAM|CegmonRom_Patched_64x32:u4                                                                                 ; CegmonRom_Patched_64x32       ; work         ;
;    |Mem_Mapped_XVGA:vga|                                ; 292 (1)             ; 36 (0)                    ; 16384             ; 0          ; 0    ; 0            ; |uk101_41kRAM|Mem_Mapped_XVGA:vga                                                                                        ; Mem_Mapped_XVGA               ; work         ;
;       |DisplayRam2k:DisplayRAM|                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |uk101_41kRAM|Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM                                                                ; DisplayRam2k                  ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |uk101_41kRAM|Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component                                ; altsyncram                    ; work         ;
;             |altsyncram_i214:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |uk101_41kRAM|Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_i214:auto_generated ; altsyncram_i214               ; work         ;
;       |Video_XVGA_64x32:Video_XVGA_64x32|               ; 291 (291)           ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |uk101_41kRAM|Mem_Mapped_XVGA:vga|Video_XVGA_64x32:Video_XVGA_64x32                                                      ; Video_XVGA_64x32              ; work         ;
;    |OutLatch:u6|                                        ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101_41kRAM|OutLatch:u6                                                                                                ; OutLatch                      ; work         ;
;    |OutLatch:u7|                                        ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101_41kRAM|OutLatch:u7                                                                                                ; OutLatch                      ; work         ;
;    |T65:u1|                                             ; 565 (301)           ; 126 (126)                 ; 0                 ; 0          ; 0    ; 0            ; |uk101_41kRAM|T65:u1                                                                                                     ; T65                           ; work         ;
;       |T65_ALU:alu|                                     ; 115 (115)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101_41kRAM|T65:u1|T65_ALU:alu                                                                                         ; T65_ALU                       ; work         ;
;       |T65_MCode:mcode|                                 ; 149 (149)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101_41kRAM|T65:u1|T65_MCode:mcode                                                                                     ; T65_MCode                     ; work         ;
;    |UK101keyboard:u9|                                   ; 98 (82)             ; 86 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |uk101_41kRAM|UK101keyboard:u9                                                                                           ; UK101keyboard                 ; work         ;
;       |ps2_intf:ps2|                                    ; 16 (16)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |uk101_41kRAM|UK101keyboard:u9|ps2_intf:ps2                                                                              ; ps2_intf                      ; work         ;
;    |VideoClk_XVGA_1024x768:pll|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101_41kRAM|VideoClk_XVGA_1024x768:pll                                                                                 ; VideoClk_XVGA_1024x768        ; work         ;
;       |altpll:altpll_component|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101_41kRAM|VideoClk_XVGA_1024x768:pll|altpll:altpll_component                                                         ; altpll                        ; work         ;
;          |VideoClk_XVGA_1024x768_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101_41kRAM|VideoClk_XVGA_1024x768:pll|altpll:altpll_component|VideoClk_XVGA_1024x768_altpll:auto_generated            ; VideoClk_XVGA_1024x768_altpll ; work         ;
;    |bufferedUART:u5|                                    ; 111 (111)           ; 75 (75)                   ; 256               ; 0          ; 0    ; 0            ; |uk101_41kRAM|bufferedUART:u5                                                                                            ; bufferedUART                  ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |uk101_41kRAM|bufferedUART:u5|altsyncram:rxBuffer_rtl_0                                                                  ; altsyncram                    ; work         ;
;          |altsyncram_hik1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |uk101_41kRAM|bufferedUART:u5|altsyncram:rxBuffer_rtl_0|altsyncram_hik1:auto_generated                                   ; altsyncram_hik1               ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_6ed1:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; 8192         ; 8            ; --           ; --           ; 65536 ; BASIC.HEX ;
; Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_i214:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None      ;
; bufferedUART:u5|altsyncram:rxBuffer_rtl_0|altsyncram_hik1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256   ; None      ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |uk101_41kRAM|bufferedUART:u5|txState              ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |uk101_41kRAM|bufferedUART:u5|rxState              ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; kbRowSel[1]                                        ; process_2           ; yes                    ;
; kbRowSel[2]                                        ; process_2           ; yes                    ;
; kbRowSel[3]                                        ; process_2           ; yes                    ;
; kbRowSel[4]                                        ; process_2           ; yes                    ;
; kbRowSel[5]                                        ; process_2           ; yes                    ;
; kbRowSel[6]                                        ; process_2           ; yes                    ;
; kbRowSel[7]                                        ; process_2           ; yes                    ;
; kbRowSel[0]                                        ; process_2           ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; T65:u1|SO_n_o                          ; Lost fanout                            ;
; T65:u1|NMI_n_o                         ; Stuck at VCC due to stuck port data_in ;
; T65:u1|IRQ_n_o                         ; Stuck at VCC due to stuck port data_in ;
; T65:u1|Mode_r[0,1]                     ; Stuck at GND due to stuck port data_in ;
; T65:u1|NMIAct                          ; Stuck at GND due to stuck port data_in ;
; T65:u1|IRQCycle                        ; Stuck at GND due to stuck port data_in ;
; T65:u1|NMICycle                        ; Stuck at GND due to stuck port data_in ;
; T65:u1|P[5]                            ; Merged with T65:u1|P[4]                ;
; T65:u1|S[8..15]                        ; Lost fanout                            ;
; bufferedUART:u5|rxInPointer[5]         ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 18 ;                                        ;
+----------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                         ;
+----------------+---------------------------+----------------------------------------+
; Register name  ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------+---------------------------+----------------------------------------+
; T65:u1|NMI_n_o ; Stuck at VCC              ; T65:u1|NMIAct                          ;
;                ; due to stuck port data_in ;                                        ;
; T65:u1|IRQ_n_o ; Stuck at VCC              ; T65:u1|IRQCycle                        ;
;                ; due to stuck port data_in ;                                        ;
+----------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 359   ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 221   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 175   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Inverted Register Statistics                                            ;
+---------------------------------------------------------------+---------+
; Inverted Register                                             ; Fan out ;
+---------------------------------------------------------------+---------+
; T65:u1|ALU_Op_r[2]                                            ; 14      ;
; T65:u1|MCycle[0]                                              ; 36      ;
; T65:u1|R_W_n_i                                                ; 16      ;
; Mem_Mapped_XVGA:vga|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync ; 1       ;
; Mem_Mapped_XVGA:vga|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync ; 1       ;
; UK101keyboard:u9|keys[7][4]                                   ; 2       ;
; UK101keyboard:u9|keys[1][4]                                   ; 2       ;
; UK101keyboard:u9|keys[2][4]                                   ; 2       ;
; UK101keyboard:u9|keys[3][4]                                   ; 2       ;
; UK101keyboard:u9|keys[4][4]                                   ; 2       ;
; UK101keyboard:u9|keys[5][4]                                   ; 2       ;
; UK101keyboard:u9|keys[6][4]                                   ; 2       ;
; UK101keyboard:u9|keys[7][1]                                   ; 2       ;
; UK101keyboard:u9|keys[0][1]                                   ; 2       ;
; UK101keyboard:u9|keys[1][1]                                   ; 2       ;
; UK101keyboard:u9|keys[2][1]                                   ; 2       ;
; UK101keyboard:u9|keys[3][1]                                   ; 2       ;
; UK101keyboard:u9|keys[4][1]                                   ; 2       ;
; UK101keyboard:u9|keys[6][1]                                   ; 2       ;
; UK101keyboard:u9|keys[7][3]                                   ; 2       ;
; UK101keyboard:u9|keys[1][3]                                   ; 2       ;
; UK101keyboard:u9|keys[2][3]                                   ; 2       ;
; UK101keyboard:u9|keys[3][3]                                   ; 2       ;
; UK101keyboard:u9|keys[4][3]                                   ; 2       ;
; UK101keyboard:u9|keys[5][3]                                   ; 2       ;
; UK101keyboard:u9|keys[6][3]                                   ; 2       ;
; UK101keyboard:u9|keys[7][2]                                   ; 2       ;
; UK101keyboard:u9|keys[0][2]                                   ; 2       ;
; UK101keyboard:u9|keys[1][2]                                   ; 2       ;
; UK101keyboard:u9|keys[2][2]                                   ; 2       ;
; UK101keyboard:u9|keys[3][2]                                   ; 2       ;
; UK101keyboard:u9|keys[4][2]                                   ; 2       ;
; UK101keyboard:u9|keys[6][2]                                   ; 2       ;
; T65:u1|ALU_Op_r[3]                                            ; 23      ;
; T65:u1|RstCycle                                               ; 11      ;
; UK101keyboard:u9|keys[7][5]                                   ; 2       ;
; UK101keyboard:u9|keys[1][5]                                   ; 2       ;
; UK101keyboard:u9|keys[2][5]                                   ; 2       ;
; UK101keyboard:u9|keys[3][5]                                   ; 2       ;
; UK101keyboard:u9|keys[4][5]                                   ; 2       ;
; UK101keyboard:u9|keys[5][5]                                   ; 2       ;
; UK101keyboard:u9|keys[6][5]                                   ; 2       ;
; UK101keyboard:u9|keys[6][6]                                   ; 2       ;
; UK101keyboard:u9|keys[7][6]                                   ; 2       ;
; UK101keyboard:u9|keys[0][6]                                   ; 2       ;
; UK101keyboard:u9|keys[1][6]                                   ; 2       ;
; UK101keyboard:u9|keys[2][6]                                   ; 2       ;
; UK101keyboard:u9|keys[3][6]                                   ; 2       ;
; UK101keyboard:u9|keys[4][6]                                   ; 2       ;
; UK101keyboard:u9|keys[5][6]                                   ; 2       ;
; UK101keyboard:u9|keys[7][7]                                   ; 2       ;
; UK101keyboard:u9|keys[1][7]                                   ; 2       ;
; UK101keyboard:u9|keys[2][7]                                   ; 2       ;
; UK101keyboard:u9|keys[3][7]                                   ; 2       ;
; UK101keyboard:u9|keys[4][7]                                   ; 2       ;
; UK101keyboard:u9|keys[5][7]                                   ; 2       ;
; UK101keyboard:u9|keys[6][7]                                   ; 2       ;
; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in                      ; 4       ;
; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in                      ; 2       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                   ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                   ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                   ; 2       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]                   ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                   ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                   ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                   ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                   ; 3       ;
; Total number of inverted registers = 67                       ;         ;
+---------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |uk101_41kRAM|T65:u1|S[4]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |uk101_41kRAM|T65:u1|DL[7]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |uk101_41kRAM|Mem_Mapped_XVGA:vga|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |uk101_41kRAM|Mem_Mapped_XVGA:vga|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uk101_41kRAM|UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |uk101_41kRAM|T65:u1|PC[6]                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |uk101_41kRAM|T65:u1|BAH[5]                                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |uk101_41kRAM|bufferedUART:u5|rxClockCount[5]                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |uk101_41kRAM|T65:u1|BAL[3]                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uk101_41kRAM|T65:u1|BAL[0]                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |uk101_41kRAM|T65:u1|AD[3]                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |uk101_41kRAM|T65:u1|PC[15]                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |uk101_41kRAM|bufferedUART:u5|rxBitCount[2]                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |uk101_41kRAM|bufferedUART:u5|txBitCount[1]                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |uk101_41kRAM|bufferedUART:u5|txBuffer[0]                                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |uk101_41kRAM|bufferedUART:u5|txClockCount[2]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |uk101_41kRAM|sramAddress                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |uk101_41kRAM|sramAddress                                                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |uk101_41kRAM|T65:u1|Mux77                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |uk101_41kRAM|T65:u1|Mux49                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |uk101_41kRAM|cpuDataIn[1]                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |uk101_41kRAM|bufferedUART:u5|Selector37                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |uk101_41kRAM|bufferedUART:u5|Selector10                                           ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |uk101_41kRAM|T65:u1|T65_ALU:alu|Mux7                                              ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |uk101_41kRAM|T65:u1|T65_ALU:alu|Mux6                                              ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |uk101_41kRAM|T65:u1|T65_ALU:alu|Mux2                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for BasicRom:u2|altsyncram:altsyncram_component|altsyncram_6ed1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_i214:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:u5|altsyncram:rxBuffer_rtl_0|altsyncram_hik1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BasicRom:u2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Signed Integer               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer               ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; BASIC.HEX            ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_6ed1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: OutLatch:u6 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: OutLatch:u7 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoClk_XVGA_1024x768:pll|altpll:altpll_component ;
+-------------------------------+------------------------------------------+----------------------+
; Parameter Name                ; Value                                    ; Type                 ;
+-------------------------------+------------------------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                                   ; Untyped              ;
; PLL_TYPE                      ; AUTO                                     ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VideoClk_XVGA_1024x768 ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                                      ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                                     ; Untyped              ;
; SCAN_CHAIN                    ; LONG                                     ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                                   ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                    ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                                        ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                                       ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                                        ; Untyped              ;
; LOCK_HIGH                     ; 1                                        ; Untyped              ;
; LOCK_LOW                      ; 1                                        ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                                        ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                                        ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                      ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                      ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                      ; Untyped              ;
; SKIP_VCO                      ; OFF                                      ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                                        ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                                     ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                                  ; Untyped              ;
; BANDWIDTH                     ; 0                                        ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                                     ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                                        ; Untyped              ;
; DOWN_SPREAD                   ; 0                                        ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                      ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                      ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                                        ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                                        ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                                        ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                                        ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                                        ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                                        ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                                        ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                                        ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 1                                        ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 13                                       ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                                        ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                                        ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                                        ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                                        ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                                        ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                                        ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                                        ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                                        ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 50                                       ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 10                                       ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                                        ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                                        ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                                        ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                                        ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                                        ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                                        ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                                        ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                                        ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                                        ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                                        ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                                        ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                                        ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                                        ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                                        ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                                        ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                                        ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                                       ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                                       ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                                       ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                                       ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                                       ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                                       ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                                       ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                                       ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                                       ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                                       ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                                    ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                   ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                   ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                   ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                                        ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                                        ; Untyped              ;
; DPA_DIVIDER                   ; 0                                        ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                                        ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                                        ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                                        ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                                        ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                                        ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                                        ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                                        ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                                        ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                                        ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                                        ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                                        ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                                        ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                                        ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                                        ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                                        ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                                        ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                                       ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                                       ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                                       ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                                       ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                                        ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                                        ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                        ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                        ; Untyped              ;
; VCO_MIN                       ; 0                                        ; Untyped              ;
; VCO_MAX                       ; 0                                        ; Untyped              ;
; VCO_CENTER                    ; 0                                        ; Untyped              ;
; PFD_MIN                       ; 0                                        ; Untyped              ;
; PFD_MAX                       ; 0                                        ; Untyped              ;
; M_INITIAL                     ; 0                                        ; Untyped              ;
; M                             ; 0                                        ; Untyped              ;
; N                             ; 1                                        ; Untyped              ;
; M2                            ; 1                                        ; Untyped              ;
; N2                            ; 1                                        ; Untyped              ;
; SS                            ; 1                                        ; Untyped              ;
; C0_HIGH                       ; 0                                        ; Untyped              ;
; C1_HIGH                       ; 0                                        ; Untyped              ;
; C2_HIGH                       ; 0                                        ; Untyped              ;
; C3_HIGH                       ; 0                                        ; Untyped              ;
; C4_HIGH                       ; 0                                        ; Untyped              ;
; C5_HIGH                       ; 0                                        ; Untyped              ;
; C6_HIGH                       ; 0                                        ; Untyped              ;
; C7_HIGH                       ; 0                                        ; Untyped              ;
; C8_HIGH                       ; 0                                        ; Untyped              ;
; C9_HIGH                       ; 0                                        ; Untyped              ;
; C0_LOW                        ; 0                                        ; Untyped              ;
; C1_LOW                        ; 0                                        ; Untyped              ;
; C2_LOW                        ; 0                                        ; Untyped              ;
; C3_LOW                        ; 0                                        ; Untyped              ;
; C4_LOW                        ; 0                                        ; Untyped              ;
; C5_LOW                        ; 0                                        ; Untyped              ;
; C6_LOW                        ; 0                                        ; Untyped              ;
; C7_LOW                        ; 0                                        ; Untyped              ;
; C8_LOW                        ; 0                                        ; Untyped              ;
; C9_LOW                        ; 0                                        ; Untyped              ;
; C0_INITIAL                    ; 0                                        ; Untyped              ;
; C1_INITIAL                    ; 0                                        ; Untyped              ;
; C2_INITIAL                    ; 0                                        ; Untyped              ;
; C3_INITIAL                    ; 0                                        ; Untyped              ;
; C4_INITIAL                    ; 0                                        ; Untyped              ;
; C5_INITIAL                    ; 0                                        ; Untyped              ;
; C6_INITIAL                    ; 0                                        ; Untyped              ;
; C7_INITIAL                    ; 0                                        ; Untyped              ;
; C8_INITIAL                    ; 0                                        ; Untyped              ;
; C9_INITIAL                    ; 0                                        ; Untyped              ;
; C0_MODE                       ; BYPASS                                   ; Untyped              ;
; C1_MODE                       ; BYPASS                                   ; Untyped              ;
; C2_MODE                       ; BYPASS                                   ; Untyped              ;
; C3_MODE                       ; BYPASS                                   ; Untyped              ;
; C4_MODE                       ; BYPASS                                   ; Untyped              ;
; C5_MODE                       ; BYPASS                                   ; Untyped              ;
; C6_MODE                       ; BYPASS                                   ; Untyped              ;
; C7_MODE                       ; BYPASS                                   ; Untyped              ;
; C8_MODE                       ; BYPASS                                   ; Untyped              ;
; C9_MODE                       ; BYPASS                                   ; Untyped              ;
; C0_PH                         ; 0                                        ; Untyped              ;
; C1_PH                         ; 0                                        ; Untyped              ;
; C2_PH                         ; 0                                        ; Untyped              ;
; C3_PH                         ; 0                                        ; Untyped              ;
; C4_PH                         ; 0                                        ; Untyped              ;
; C5_PH                         ; 0                                        ; Untyped              ;
; C6_PH                         ; 0                                        ; Untyped              ;
; C7_PH                         ; 0                                        ; Untyped              ;
; C8_PH                         ; 0                                        ; Untyped              ;
; C9_PH                         ; 0                                        ; Untyped              ;
; L0_HIGH                       ; 1                                        ; Untyped              ;
; L1_HIGH                       ; 1                                        ; Untyped              ;
; G0_HIGH                       ; 1                                        ; Untyped              ;
; G1_HIGH                       ; 1                                        ; Untyped              ;
; G2_HIGH                       ; 1                                        ; Untyped              ;
; G3_HIGH                       ; 1                                        ; Untyped              ;
; E0_HIGH                       ; 1                                        ; Untyped              ;
; E1_HIGH                       ; 1                                        ; Untyped              ;
; E2_HIGH                       ; 1                                        ; Untyped              ;
; E3_HIGH                       ; 1                                        ; Untyped              ;
; L0_LOW                        ; 1                                        ; Untyped              ;
; L1_LOW                        ; 1                                        ; Untyped              ;
; G0_LOW                        ; 1                                        ; Untyped              ;
; G1_LOW                        ; 1                                        ; Untyped              ;
; G2_LOW                        ; 1                                        ; Untyped              ;
; G3_LOW                        ; 1                                        ; Untyped              ;
; E0_LOW                        ; 1                                        ; Untyped              ;
; E1_LOW                        ; 1                                        ; Untyped              ;
; E2_LOW                        ; 1                                        ; Untyped              ;
; E3_LOW                        ; 1                                        ; Untyped              ;
; L0_INITIAL                    ; 1                                        ; Untyped              ;
; L1_INITIAL                    ; 1                                        ; Untyped              ;
; G0_INITIAL                    ; 1                                        ; Untyped              ;
; G1_INITIAL                    ; 1                                        ; Untyped              ;
; G2_INITIAL                    ; 1                                        ; Untyped              ;
; G3_INITIAL                    ; 1                                        ; Untyped              ;
; E0_INITIAL                    ; 1                                        ; Untyped              ;
; E1_INITIAL                    ; 1                                        ; Untyped              ;
; E2_INITIAL                    ; 1                                        ; Untyped              ;
; E3_INITIAL                    ; 1                                        ; Untyped              ;
; L0_MODE                       ; BYPASS                                   ; Untyped              ;
; L1_MODE                       ; BYPASS                                   ; Untyped              ;
; G0_MODE                       ; BYPASS                                   ; Untyped              ;
; G1_MODE                       ; BYPASS                                   ; Untyped              ;
; G2_MODE                       ; BYPASS                                   ; Untyped              ;
; G3_MODE                       ; BYPASS                                   ; Untyped              ;
; E0_MODE                       ; BYPASS                                   ; Untyped              ;
; E1_MODE                       ; BYPASS                                   ; Untyped              ;
; E2_MODE                       ; BYPASS                                   ; Untyped              ;
; E3_MODE                       ; BYPASS                                   ; Untyped              ;
; L0_PH                         ; 0                                        ; Untyped              ;
; L1_PH                         ; 0                                        ; Untyped              ;
; G0_PH                         ; 0                                        ; Untyped              ;
; G1_PH                         ; 0                                        ; Untyped              ;
; G2_PH                         ; 0                                        ; Untyped              ;
; G3_PH                         ; 0                                        ; Untyped              ;
; E0_PH                         ; 0                                        ; Untyped              ;
; E1_PH                         ; 0                                        ; Untyped              ;
; E2_PH                         ; 0                                        ; Untyped              ;
; E3_PH                         ; 0                                        ; Untyped              ;
; M_PH                          ; 0                                        ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                                      ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                                      ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                                      ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                                      ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                                      ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                                      ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                                      ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                                      ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                                      ; Untyped              ;
; CLK0_COUNTER                  ; G0                                       ; Untyped              ;
; CLK1_COUNTER                  ; G0                                       ; Untyped              ;
; CLK2_COUNTER                  ; G0                                       ; Untyped              ;
; CLK3_COUNTER                  ; G0                                       ; Untyped              ;
; CLK4_COUNTER                  ; G0                                       ; Untyped              ;
; CLK5_COUNTER                  ; G0                                       ; Untyped              ;
; CLK6_COUNTER                  ; E0                                       ; Untyped              ;
; CLK7_COUNTER                  ; E1                                       ; Untyped              ;
; CLK8_COUNTER                  ; E2                                       ; Untyped              ;
; CLK9_COUNTER                  ; E3                                       ; Untyped              ;
; L0_TIME_DELAY                 ; 0                                        ; Untyped              ;
; L1_TIME_DELAY                 ; 0                                        ; Untyped              ;
; G0_TIME_DELAY                 ; 0                                        ; Untyped              ;
; G1_TIME_DELAY                 ; 0                                        ; Untyped              ;
; G2_TIME_DELAY                 ; 0                                        ; Untyped              ;
; G3_TIME_DELAY                 ; 0                                        ; Untyped              ;
; E0_TIME_DELAY                 ; 0                                        ; Untyped              ;
; E1_TIME_DELAY                 ; 0                                        ; Untyped              ;
; E2_TIME_DELAY                 ; 0                                        ; Untyped              ;
; E3_TIME_DELAY                 ; 0                                        ; Untyped              ;
; M_TIME_DELAY                  ; 0                                        ; Untyped              ;
; N_TIME_DELAY                  ; 0                                        ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                                       ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                                       ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                                       ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                                       ; Untyped              ;
; ENABLE0_COUNTER               ; L0                                       ; Untyped              ;
; ENABLE1_COUNTER               ; L0                                       ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                                        ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                                ; Untyped              ;
; LOOP_FILTER_C                 ; 5                                        ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                     ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                                     ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                                     ; Untyped              ;
; VCO_POST_SCALE                ; 0                                        ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                        ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                        ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                        ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                             ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                              ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                        ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                        ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                        ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                        ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                              ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                              ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                              ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                                ; Untyped              ;
; PORT_CLK1                     ; PORT_USED                                ; Untyped              ;
; PORT_CLK2                     ; PORT_USED                                ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                              ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                              ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                              ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                              ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                        ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                        ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                              ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                              ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                                ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                              ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                              ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                              ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED                              ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                              ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                              ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                              ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                              ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                              ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                        ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                        ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                                ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                              ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                        ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                              ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                              ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                              ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                              ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                              ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                        ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                        ; Untyped              ;
; M_TEST_SOURCE                 ; 5                                        ; Untyped              ;
; C0_TEST_SOURCE                ; 5                                        ; Untyped              ;
; C1_TEST_SOURCE                ; 5                                        ; Untyped              ;
; C2_TEST_SOURCE                ; 5                                        ; Untyped              ;
; C3_TEST_SOURCE                ; 5                                        ; Untyped              ;
; C4_TEST_SOURCE                ; 5                                        ; Untyped              ;
; C5_TEST_SOURCE                ; 5                                        ; Untyped              ;
; C6_TEST_SOURCE                ; 5                                        ; Untyped              ;
; C7_TEST_SOURCE                ; 5                                        ; Untyped              ;
; C8_TEST_SOURCE                ; 5                                        ; Untyped              ;
; C9_TEST_SOURCE                ; 5                                        ; Untyped              ;
; CBXI_PARAMETER                ; VideoClk_XVGA_1024x768_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                     ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                                        ; Untyped              ;
; WIDTH_CLOCK                   ; 5                                        ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                        ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                      ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone V                                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                   ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                      ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                                       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                                      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                                       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                      ; IGNORE_CASCADE       ;
+-------------------------------+------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                               ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                               ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_i214      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UK101keyboard:u9|ps2_intf:ps2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; filter_length  ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:u5|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Untyped                        ;
; WIDTHAD_A                          ; 5                    ; Untyped                        ;
; NUMWORDS_A                         ; 32                   ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Untyped                        ;
; WIDTHAD_B                          ; 5                    ; Untyped                        ;
; NUMWORDS_B                         ; 32                   ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_hik1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                           ;
; Entity Instance                           ; BasicRom:u2|altsyncram:altsyncram_component                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                      ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                      ;
;     -- WIDTH_B                            ; 8                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; bufferedUART:u5|altsyncram:rxBuffer_rtl_0                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 8                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                       ;
+-------------------------------+----------------------------------------------------+
; Name                          ; Value                                              ;
+-------------------------------+----------------------------------------------------+
; Number of entity instances    ; 1                                                  ;
; Entity Instance               ; VideoClk_XVGA_1024x768:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
+-------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UK101keyboard:u9|ps2_intf:ps2"                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                ;
; wren_b ; Input ; Info     ; Stuck at GND                                ;
+--------+-------+----------+---------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Mem_Mapped_XVGA:vga" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; ressel ; Input ; Info     ; Stuck at VCC        ;
+--------+-------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VideoClk_XVGA_1024x768:pll"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OutLatch:u7"                                                                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; latchout[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OutLatch:u6"                                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; latchout[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:u5"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T65:u1|T65_ALU:alu"                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; p_out[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T65:u1"                                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; mode      ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rdy       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; abort_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; irq_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nmi_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; so_n      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mf        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xf        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ml_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vp_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vda       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vpa       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 359                         ;
;     CLR               ; 120                         ;
;     CLR SLD           ; 3                           ;
;     ENA               ; 59                          ;
;     ENA CLR           ; 82                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 18                          ;
;     SCLR              ; 26                          ;
;     SLD               ; 1                           ;
;     plain             ; 34                          ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 1513                        ;
;     arith             ; 180                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 106                         ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 1                           ;
;         5 data inputs ; 15                          ;
;     extend            ; 141                         ;
;         7 data inputs ; 141                         ;
;     normal            ; 1180                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 70                          ;
;         3 data inputs ; 146                         ;
;         4 data inputs ; 118                         ;
;         5 data inputs ; 189                         ;
;         6 data inputs ; 642                         ;
;     shared            ; 12                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 10                          ;
; boundary_port         ; 89                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 13.80                       ;
; Average LUT depth     ; 6.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Wed Feb  9 08:36:36 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uk101_41kRAM -c uk101_41kRAM
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6502/t65_pack.vhd
    Info (12022): Found design unit 1: T65_Pack File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_Pack.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6502/t65_mcode.vhd
    Info (12022): Found design unit 1: T65_MCode-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_MCode.vhd Line: 104
    Info (12023): Found entity 1: T65_MCode File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_MCode.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6502/t65_alu.vhd
    Info (12022): Found design unit 1: T65_ALU-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_ALU.vhd Line: 76
    Info (12023): Found entity 1: T65_ALU File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_ALU.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6502/t65.vhd
    Info (12022): Found design unit 1: T65-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 97
    Info (12023): Found entity 1: T65 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/previous_revisions/buffereduart_gs_good.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_GS_good.vhd Line: 27
    Info (12023): Found entity 1: bufferedUART File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_GS_good.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/osi/monuk02rom.vhd
    Info (12022): Found design unit 1: MonUK02Rom-behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/MonUK02Rom.VHD Line: 15
    Info (12023): Found entity 1: MonUK02Rom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/MonUK02Rom.VHD Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/6502/uk101_basic_rom/basicrom.vhd
    Info (12022): Found design unit 1: basicrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BasicRom.vhd Line: 52
    Info (12023): Found entity 1: BasicRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BasicRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/io/outlatch.vhd
    Info (12022): Found design unit 1: OutLatch-behv File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd Line: 23
    Info (12023): Found entity 1: OutLatch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ps2kb/uk101keyboard.vhd
    Info (12022): Found design unit 1: UK101keyboard-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 59
    Info (12023): Found entity 1: UK101keyboard File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ps2kb/ps2_intf.vhd
    Info (12022): Found design unit 1: ps2_intf-ps2_intf_arch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_intf.vhd Line: 64
    Info (12023): Found entity 1: ps2_intf File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_intf.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/vga/mem_mapped_xga/videoclk_xvga_1024x768.vhd
    Info (12022): Found design unit 1: videoclk_xvga_1024x768-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 55
    Info (12023): Found entity 1: VideoClk_XVGA_1024x768 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/vga/mem_mapped_xga/video_xvga_64x32.vhd
    Info (12022): Found design unit 1: Video_XVGA_64x32-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd Line: 29
    Info (12023): Found entity 1: Video_XVGA_64x32 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/vga/mem_mapped_xga/mem_mapped_xvga.vhd
    Info (12022): Found design unit 1: Mem_Mapped_XVGA-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 23
    Info (12023): Found entity 1: Mem_Mapped_XVGA File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/vga/mem_mapped_xga/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd Line: 60
    Info (12023): Found entity 1: DisplayRam2k File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/vga/mem_mapped_xga/charrom.vhd
    Info (12022): Found design unit 1: CharRom-behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/CharRom.VHD Line: 14
    Info (12023): Found entity 1: CharRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/CharRom.VHD Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/6502/cegmon_rom/cegmonrom_patched_64x32.vhd
    Info (12022): Found design unit 1: CegmonRom_Patched_64x32-behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/CEGMON_ROM/CegmonRom_Patched_64x32.VHD Line: 61
    Info (12023): Found entity 1: CegmonRom_Patched_64x32 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/CEGMON_ROM/CegmonRom_Patched_64x32.VHD Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file uk101_41kram.vhd
    Info (12022): Found design unit 1: uk101_41kRAM-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 78
    Info (12023): Found entity 1: uk101_41kRAM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 30
Info (12127): Elaborating entity "uk101_41kRAM" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at uk101_41kRAM.vhd(56): used explicit default value for signal "n_sdRamCas" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 56
Warning (10540): VHDL Signal Declaration warning at uk101_41kRAM.vhd(57): used explicit default value for signal "n_sdRamRas" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 57
Warning (10540): VHDL Signal Declaration warning at uk101_41kRAM.vhd(58): used explicit default value for signal "n_sdRamWe" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 58
Warning (10540): VHDL Signal Declaration warning at uk101_41kRAM.vhd(59): used explicit default value for signal "n_sdRamCe" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 59
Warning (10540): VHDL Signal Declaration warning at uk101_41kRAM.vhd(60): used explicit default value for signal "sdRamClk" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 60
Warning (10540): VHDL Signal Declaration warning at uk101_41kRAM.vhd(61): used explicit default value for signal "sdRamClkEn" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 61
Warning (10540): VHDL Signal Declaration warning at uk101_41kRAM.vhd(62): used explicit default value for signal "sdRamAddr" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
Warning (10540): VHDL Signal Declaration warning at uk101_41kRAM.vhd(66): used explicit default value for signal "sdCS" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 66
Warning (10540): VHDL Signal Declaration warning at uk101_41kRAM.vhd(67): used explicit default value for signal "sdMOSI" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 67
Warning (10540): VHDL Signal Declaration warning at uk101_41kRAM.vhd(69): used explicit default value for signal "sdSCLK" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 69
Warning (10540): VHDL Signal Declaration warning at uk101_41kRAM.vhd(70): used explicit default value for signal "driveLED" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 70
Critical Warning (10920): VHDL Incomplete Partial Association warning at uk101_41kRAM.vhd(158): port or argument "A" has 8/24 unassociated elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 158
Warning (10492): VHDL Process Statement warning at uk101_41kRAM.vhd(302): signal "cpuDataOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 302
Warning (10631): VHDL Process Statement warning at uk101_41kRAM.vhd(299): inferring latch(es) for signal or variable "kbRowSel", which holds its previous value in one or more paths through the process File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 299
Info (10041): Inferred latch for "kbRowSel[0]" at uk101_41kRAM.vhd(299) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 299
Info (10041): Inferred latch for "kbRowSel[1]" at uk101_41kRAM.vhd(299) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 299
Info (10041): Inferred latch for "kbRowSel[2]" at uk101_41kRAM.vhd(299) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 299
Info (10041): Inferred latch for "kbRowSel[3]" at uk101_41kRAM.vhd(299) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 299
Info (10041): Inferred latch for "kbRowSel[4]" at uk101_41kRAM.vhd(299) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 299
Info (10041): Inferred latch for "kbRowSel[5]" at uk101_41kRAM.vhd(299) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 299
Info (10041): Inferred latch for "kbRowSel[6]" at uk101_41kRAM.vhd(299) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 299
Info (10041): Inferred latch for "kbRowSel[7]" at uk101_41kRAM.vhd(299) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 299
Info (12128): Elaborating entity "T65" for hierarchy "T65:u1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 158
Warning (10036): Verilog HDL or VHDL warning at T65.vhd(100): object "D" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 100
Warning (10036): Verilog HDL or VHDL warning at T65.vhd(125): object "B_o" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 125
Info (12128): Elaborating entity "T65_MCode" for hierarchy "T65:u1|T65_MCode:mcode" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 188
Info (12128): Elaborating entity "T65_ALU" for hierarchy "T65:u1|T65_ALU:alu" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 221
Info (12128): Elaborating entity "BasicRom" for hierarchy "BasicRom:u2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "BasicRom:u2|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BasicRom.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "BasicRom:u2|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BasicRom.vhd Line: 84
Info (12133): Instantiated megafunction "BasicRom:u2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BasicRom.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "BASIC.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ed1.tdf
    Info (12023): Found entity 1: altsyncram_6ed1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/db/altsyncram_6ed1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6ed1" for hierarchy "BasicRom:u2|altsyncram:altsyncram_component|altsyncram_6ed1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "BASIC.HEX" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BASIC.HEX Line: 1
    Warning (113009): Data at line (1) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BASIC.HEX Line: 1
    Warning (113009): Data at line (2) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BASIC.HEX Line: 2
    Warning (113009): Data at line (3) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BASIC.HEX Line: 3
    Warning (113009): Data at line (4) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BASIC.HEX Line: 4
    Warning (113009): Data at line (5) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BASIC.HEX Line: 5
    Warning (113009): Data at line (6) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BASIC.HEX Line: 6
    Warning (113009): Data at line (7) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BASIC.HEX Line: 7
    Warning (113009): Data at line (8) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BASIC.HEX Line: 8
    Warning (113009): Data at line (9) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BASIC.HEX Line: 9
    Warning (113009): Data at line (10) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6502/UK101_BASIC_ROM/BASIC.HEX Line: 10
Info (12128): Elaborating entity "CegmonRom_Patched_64x32" for hierarchy "CegmonRom_Patched_64x32:u4" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 183
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:u5" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 191
Info (12128): Elaborating entity "OutLatch" for hierarchy "OutLatch:u6" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 207
Info (12128): Elaborating entity "VideoClk_XVGA_1024x768" for hierarchy "VideoClk_XVGA_1024x768:pll" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 260
Info (12128): Elaborating entity "altpll" for hierarchy "VideoClk_XVGA_1024x768:pll|altpll:altpll_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 155
Info (12130): Elaborated megafunction instantiation "VideoClk_XVGA_1024x768:pll|altpll:altpll_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 155
Info (12133): Instantiated megafunction "VideoClk_XVGA_1024x768:pll|altpll:altpll_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 155
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VideoClk_XVGA_1024x768"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/videoclk_xvga_1024x768_altpll.v
    Info (12023): Found entity 1: VideoClk_XVGA_1024x768_altpll File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/db/videoclk_xvga_1024x768_altpll.v Line: 30
Info (12128): Elaborating entity "VideoClk_XVGA_1024x768_altpll" for hierarchy "VideoClk_XVGA_1024x768:pll|altpll:altpll_component|VideoClk_XVGA_1024x768_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Mem_Mapped_XVGA" for hierarchy "Mem_Mapped_XVGA:vga" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 273
Info (12128): Elaborating entity "Video_XVGA_64x32" for hierarchy "Mem_Mapped_XVGA:vga|Video_XVGA_64x32:Video_XVGA_64x32" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 36
Info (12128): Elaborating entity "DisplayRam2k" for hierarchy "Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd Line: 69
Info (12130): Elaborated megafunction instantiation "Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd Line: 69
Info (12133): Instantiated megafunction "Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd Line: 69
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i214.tdf
    Info (12023): Found entity 1: altsyncram_i214 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/db/altsyncram_i214.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i214" for hierarchy "Mem_Mapped_XVGA:vga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_i214:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "CharRom" for hierarchy "Mem_Mapped_XVGA:vga|CharRom:CharROM" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 65
Info (12128): Elaborating entity "UK101keyboard" for hierarchy "UK101keyboard:u9" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 289
Warning (10036): Verilog HDL or VHDL warning at UK101keyboard.vhd(83): object "keyb_error" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 83
Warning (10036): Verilog HDL or VHDL warning at UK101keyboard.vhd(89): object "extended" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at UK101keyboard.vhd(90): object "shiftPressed" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 90
Warning (10631): VHDL Process Statement warning at UK101keyboard.vhd(122): inferring latch(es) for signal or variable "keys", which holds its previous value in one or more paths through the process File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[0][3]" at UK101keyboard.vhd(122) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[0][4]" at UK101keyboard.vhd(122) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[0][5]" at UK101keyboard.vhd(122) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[0][7]" at UK101keyboard.vhd(122) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[1][0]" at UK101keyboard.vhd(122) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[2][0]" at UK101keyboard.vhd(122) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[3][0]" at UK101keyboard.vhd(122) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[4][0]" at UK101keyboard.vhd(122) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[5][0]" at UK101keyboard.vhd(122) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[5][1]" at UK101keyboard.vhd(122) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[5][2]" at UK101keyboard.vhd(122) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[6][0]" at UK101keyboard.vhd(122) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[7][0]" at UK101keyboard.vhd(122) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (12128): Elaborating entity "ps2_intf" for hierarchy "UK101keyboard:u9|ps2_intf:ps2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 93
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "VideoClk_XVGA_1024x768:pll|altpll:altpll_component|VideoClk_XVGA_1024x768_altpll:auto_generated|wire_generic_pll2_outclk" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/db/videoclk_xvga_1024x768_altpll.v Line: 77
        Warning (14320): Synthesized away node "VideoClk_XVGA_1024x768:pll|altpll:altpll_component|VideoClk_XVGA_1024x768_altpll:auto_generated|wire_generic_pll3_outclk" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/db/videoclk_xvga_1024x768_altpll.v Line: 91
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer T65:u1|Mux75 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[1] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|T65_MCode:mcode|Mux124 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_MCode.vhd Line: 206
    Warning (19017): Found clock multiplexer T65:u1|T65_MCode:mcode|Mux74 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65_MCode.vhd Line: 681
    Warning (19017): Found clock multiplexer T65:u1|Mux74 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[2] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux73 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[3] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux72 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[4] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux71 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[5] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux70 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[6] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux69 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[7] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux68 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux67 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux66 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux65 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux64 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux63 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux62 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux61 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 506
Warning (276027): Inferred dual-clock RAM node "bufferedUART:u5|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:u5|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "bufferedUART:u5|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "bufferedUART:u5|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hik1.tdf
    Info (12023): Found entity 1: altsyncram_hik1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/db/altsyncram_hik1.tdf Line: 28
Warning (13012): Latch kbRowSel[2] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 299
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[10] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 234
Warning (13012): Latch kbRowSel[3] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 299
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[11] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 234
Warning (13012): Latch kbRowSel[4] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 299
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[12] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 234
Warning (13012): Latch kbRowSel[5] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 299
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[13] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 234
Warning (13012): Latch kbRowSel[6] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 299
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[14] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 234
Warning (13012): Latch kbRowSel[7] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 299
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[15] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6502/T65.vhd Line: 234
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "n_sdRamCas" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 56
    Warning (13410): Pin "n_sdRamRas" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 57
    Warning (13410): Pin "n_sdRamWe" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 58
    Warning (13410): Pin "n_sdRamCe" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 59
    Warning (13410): Pin "sdRamClk" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 60
    Warning (13410): Pin "sdRamClkEn" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 61
    Warning (13410): Pin "sdRamAddr[0]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
    Warning (13410): Pin "sdRamAddr[1]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
    Warning (13410): Pin "sdRamAddr[2]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
    Warning (13410): Pin "sdRamAddr[3]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
    Warning (13410): Pin "sdRamAddr[4]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
    Warning (13410): Pin "sdRamAddr[5]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
    Warning (13410): Pin "sdRamAddr[6]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
    Warning (13410): Pin "sdRamAddr[7]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
    Warning (13410): Pin "sdRamAddr[8]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
    Warning (13410): Pin "sdRamAddr[9]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
    Warning (13410): Pin "sdRamAddr[10]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
    Warning (13410): Pin "sdRamAddr[11]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
    Warning (13410): Pin "sdRamAddr[12]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
    Warning (13410): Pin "sdRamAddr[13]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
    Warning (13410): Pin "sdRamAddr[14]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 62
    Warning (13410): Pin "sdCS" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 66
    Warning (13410): Pin "sdMOSI" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 67
    Warning (13410): Pin "sdSCLK" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 69
    Warning (13410): Pin "driveLED" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 70
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance VideoClk_XVGA_1024x768:pll|altpll:altpll_component|VideoClk_XVGA_1024x768_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/db/videoclk_xvga_1024x768_altpll.v Line: 63
    Info: Must be connected
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sdRamData[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdRamData[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdRamData[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdRamData[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdRamData[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdRamData[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdRamData[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdRamData[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdRamData[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdRamData[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdRamData[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdRamData[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdRamData[12]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdRamData[13]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdRamData[14]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdRamData[15]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 63
    Warning (15610): No output dependent on input pin "sdMISO" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V_InBox/UK101_41K/uk101_41kRAM.vhd Line: 68
Info (21057): Implemented 1728 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 58 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 1614 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings
    Info: Peak virtual memory: 4919 megabytes
    Info: Processing ended: Wed Feb  9 08:37:02 2022
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:52


