<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Program D\kyber\Gowin_PicoRV32\gowin_picorv32_V2\impl\gwsynthesis\gowin_picorv32.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Program D\kyber\Gowin_PicoRV32\gowin_picorv32_V2\src\picorv32.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Program D\kyber\Gowin_PicoRV32\gowin_picorv32_V2\src\picorv32.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 09 05:01:27 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>13431</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10715</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>111</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>375</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_in </td>
</tr>
<tr>
<td>ahbreg_demo_inst/n161_12</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/n161_s7/F </td>
</tr>
<tr>
<td>ahbreg_demo_inst/n321_10</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/n321_s5/F </td>
</tr>
<tr>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;">13.981(MHz)</td>
<td>76</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ahbreg_demo_inst/n161_12!</h4>
<h4>No timing paths to get frequency of ahbreg_demo_inst/n321_10!</h4>
<h4>No timing paths to get frequency of ahbreg_demo_inst/Y_RSA/n137_7!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>-1991.077</td>
<td>361</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ahbreg_demo_inst/n161_12</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ahbreg_demo_inst/n161_12</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ahbreg_demo_inst/n321_10</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ahbreg_demo_inst/n321_10</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-65.526</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/Y_RSA/a_10_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.286</td>
<td>70.742</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-65.398</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/Y_RSA/a_11_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.286</td>
<td>70.614</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-65.335</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/Y_RSA/a_4_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.286</td>
<td>70.551</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-65.253</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/Y_RSA/a_2_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.286</td>
<td>70.469</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-65.131</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/Y_RSA/a_5_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.286</td>
<td>70.347</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-65.080</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/Y_RSA/a_9_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.286</td>
<td>70.296</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-64.913</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/Y_RSA/a_3_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.286</td>
<td>70.129</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-64.544</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/Y_RSA/a_1_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.286</td>
<td>69.760</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-64.345</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/Y_RSA/a_8_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.286</td>
<td>69.561</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-64.203</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/Y_RSA/a_0_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.286</td>
<td>69.419</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-64.065</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/Y_RSA/a_7_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.286</td>
<td>69.281</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-64.037</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/Y_RSA/a_6_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.286</td>
<td>69.253</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-51.526</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[10]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>71.491</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-51.405</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[11]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>71.370</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-51.208</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[9]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>71.173</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-51.120</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[5]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>71.085</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-51.108</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>71.074</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-50.954</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[4]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>70.919</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-50.540</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[1]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>70.506</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-50.362</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[8]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>70.327</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-50.290</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>70.255</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-50.122</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>70.088</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-50.046</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[7]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>70.011</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-50.039</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[6]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>70.005</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-6.781</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_3_s0/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>16.723</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.074</td>
<td>ahbreg_demo_inst/reg_rsa_23_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[23]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>2</td>
<td>0.074</td>
<td>ahbreg_demo_inst/reg_rsa_22_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[22]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>3</td>
<td>0.074</td>
<td>ahbreg_demo_inst/reg_rsa_3_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>4</td>
<td>0.076</td>
<td>ahbreg_demo_inst/reg_rsa_6_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[6]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>5</td>
<td>0.198</td>
<td>ahbreg_demo_inst/reg_rsa_31_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[31]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>6</td>
<td>0.202</td>
<td>ahbreg_demo_inst/reg_rsa_20_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[20]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>7</td>
<td>0.202</td>
<td>ahbreg_demo_inst/reg_rsa_7_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[7]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>8</td>
<td>0.202</td>
<td>ahbreg_demo_inst/reg_rsa_5_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[5]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>9</td>
<td>0.202</td>
<td>ahbreg_demo_inst/reg_rsa_4_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[4]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>10</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_25_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[25]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>11</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_15_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[15]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>12</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_14_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[14]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>13</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_13_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[13]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>14</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_12_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[12]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>15</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_11_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[11]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>16</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_10_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[10]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>17</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_8_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[8]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>18</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_2_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>19</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_1_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[1]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>20</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_0_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>21</td>
<td>0.321</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/clk_en_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cmd_stop_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.332</td>
</tr>
<tr>
<td>22</td>
<td>0.324</td>
<td>ahbreg_demo_inst/reg_rsa_30_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[30]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>23</td>
<td>0.324</td>
<td>ahbreg_demo_inst/reg_rsa_9_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[9]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>24</td>
<td>0.324</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/tx_uart_reset_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_next_0_s0/SET</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>25</td>
<td>0.330</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_first_2_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/fifo[0]_fifo[0]_0_0_s0/WAD[2]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.342</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_1_s3/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>2</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_2_s3/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>3</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_7_s3/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>4</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/busy_s4/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>5</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>6</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/sda_oen_s1/PRESET</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>7</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/scl_oen_s1/PRESET</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>8</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_0_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>9</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_3_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>10</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_4_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>11</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_5_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>12</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_6_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>13</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_8_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>14</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_9_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>15</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_10_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>16</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_11_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>17</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_12_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>18</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_13_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>19</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_14_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>20</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_15_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>21</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_16_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>22</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_0_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>23</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_1_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>24</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
<tr>
<td>25</td>
<td>5.607</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.335</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.188</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/rptr_3_s0/Q</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Full_s0/PRESET</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.199</td>
</tr>
<tr>
<td>2</td>
<td>1.188</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/rptr_3_s0/Q</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/wfull_val1_s0/PRESET</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.199</td>
</tr>
<tr>
<td>3</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_debint_dfflr/qout_r_0_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>4</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_haltnot_dfflr/qout_r_0_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>5</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>6</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>7</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>8</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>9</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>10</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>11</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>12</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>13</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>14</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>15</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>16</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>17</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>18</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>19</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>20</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>21</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>22</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>23</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>24</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>25</td>
<td>1.223</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>rstdly_14_s1</td>
</tr>
<tr>
<td>2</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>rstdly_12_s1</td>
</tr>
<tr>
<td>3</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>rstdly_8_s1</td>
</tr>
<tr>
<td>4</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>rstdly_0_s1</td>
</tr>
<tr>
<td>5</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>ahbreg_demo_inst/addr_reg_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>ahbreg_demo_inst/reg_rsa_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>ahbreg_demo_inst/Y_RSA/temp_plaint_28_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_20_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[2]_10_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[18]_10_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.142</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.223</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C17[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s45/I1</td>
</tr>
<tr>
<td>69.772</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C17[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s45/F</td>
</tr>
<tr>
<td>69.946</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C18[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n125_s1/I0</td>
</tr>
<tr>
<td>70.463</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R48C18[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n125_s1/F</td>
</tr>
<tr>
<td>71.119</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n125_s0/I0</td>
</tr>
<tr>
<td>71.668</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C19[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n125_s0/F</td>
</tr>
<tr>
<td>71.668</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[1][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R47C14[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.212</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_10_s0/G</td>
</tr>
<tr>
<td>6.177</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_10_s0</td>
</tr>
<tr>
<td>6.142</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C19[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>76</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.997, 55.126%; route: 31.522, 44.560%; tC2Q: 0.223, 0.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.212, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.142</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.223</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C17[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s45/I1</td>
</tr>
<tr>
<td>69.740</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C17[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s45/F</td>
</tr>
<tr>
<td>70.163</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s1/I2</td>
</tr>
<tr>
<td>70.718</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C18[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s1/F</td>
</tr>
<tr>
<td>70.970</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s0/I0</td>
</tr>
<tr>
<td>71.540</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C18[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s0/F</td>
</tr>
<tr>
<td>71.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C18[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R47C14[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.212</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_11_s0/G</td>
</tr>
<tr>
<td>6.177</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_11_s0</td>
</tr>
<tr>
<td>6.142</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C18[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>76</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.024, 55.264%; route: 31.367, 44.421%; tC2Q: 0.223, 0.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.212, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.142</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.245</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/I1</td>
</tr>
<tr>
<td>69.698</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C16[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/F</td>
</tr>
<tr>
<td>70.139</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s2/I0</td>
</tr>
<tr>
<td>70.510</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C19[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s2/F</td>
</tr>
<tr>
<td>70.928</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s0/I2</td>
</tr>
<tr>
<td>71.477</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C19[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s0/F</td>
</tr>
<tr>
<td>71.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R47C14[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.212</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_4_s0/G</td>
</tr>
<tr>
<td>6.177</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_4_s0</td>
</tr>
<tr>
<td>6.142</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C19[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>76</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.740, 54.910%; route: 31.589, 44.774%; tC2Q: 0.223, 0.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.212, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.142</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.245</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/I1</td>
</tr>
<tr>
<td>69.698</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C16[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/F</td>
</tr>
<tr>
<td>70.284</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C17[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n133_s1/I0</td>
</tr>
<tr>
<td>70.655</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C17[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n133_s1/F</td>
</tr>
<tr>
<td>70.825</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n133_s0/I0</td>
</tr>
<tr>
<td>71.395</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C18[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n133_s0/F</td>
</tr>
<tr>
<td>71.395</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C18[0][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R47C14[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.212</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_2_s0/G</td>
</tr>
<tr>
<td>6.177</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_2_s0</td>
</tr>
<tr>
<td>6.142</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C18[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>76</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.761, 55.004%; route: 31.486, 44.680%; tC2Q: 0.223, 0.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.212, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.142</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.245</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/I1</td>
</tr>
<tr>
<td>69.698</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C16[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/F</td>
</tr>
<tr>
<td>70.134</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s2/I3</td>
</tr>
<tr>
<td>70.651</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C17[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s2/F</td>
</tr>
<tr>
<td>70.902</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C17[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s0/I2</td>
</tr>
<tr>
<td>71.273</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C17[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s0/F</td>
</tr>
<tr>
<td>71.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C17[1][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R47C14[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.212</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C17[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_5_s0/G</td>
</tr>
<tr>
<td>6.177</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_5_s0</td>
</tr>
<tr>
<td>6.142</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C17[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>76</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.708, 55.024%; route: 31.417, 44.659%; tC2Q: 0.223, 0.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.212, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.142</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.295</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C17[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s4/I0</td>
</tr>
<tr>
<td>69.757</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C17[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s4/F</td>
</tr>
<tr>
<td>69.758</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C17[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s1/I2</td>
</tr>
<tr>
<td>70.129</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C17[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s1/F</td>
</tr>
<tr>
<td>70.652</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s0/I0</td>
</tr>
<tr>
<td>71.222</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C19[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s0/F</td>
</tr>
<tr>
<td>71.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[1][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R47C14[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.212</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_9_s0/G</td>
</tr>
<tr>
<td>6.177</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_9_s0</td>
</tr>
<tr>
<td>6.142</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C19[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>76</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.770, 55.153%; route: 31.303, 44.531%; tC2Q: 0.223, 0.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.212, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-64.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.142</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.245</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/I1</td>
</tr>
<tr>
<td>69.698</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C16[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/F</td>
</tr>
<tr>
<td>69.716</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s2/I0</td>
</tr>
<tr>
<td>70.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C16[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s2/F</td>
</tr>
<tr>
<td>70.506</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C17[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s0/I2</td>
</tr>
<tr>
<td>71.055</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C17[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s0/F</td>
</tr>
<tr>
<td>71.055</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C17[1][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R47C14[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.212</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C17[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_3_s0/G</td>
</tr>
<tr>
<td>6.177</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_3_s0</td>
</tr>
<tr>
<td>6.142</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C17[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>76</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.740, 55.241%; route: 31.166, 44.441%; tC2Q: 0.223, 0.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.212, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-64.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.142</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.245</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I2</td>
</tr>
<tr>
<td>69.698</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C16[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>70.116</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C17[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s0/I2</td>
</tr>
<tr>
<td>70.686</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C17[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s0/F</td>
</tr>
<tr>
<td>70.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C17[1][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R47C14[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.212</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C17[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_1_s0/G</td>
</tr>
<tr>
<td>6.177</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_1_s0</td>
</tr>
<tr>
<td>6.142</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C17[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.390, 55.031%; route: 31.147, 44.649%; tC2Q: 0.223, 0.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.212, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-64.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.142</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.245</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n127_s4/I0</td>
</tr>
<tr>
<td>69.698</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C16[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n127_s4/F</td>
</tr>
<tr>
<td>70.116</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C17[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n127_s0/I0</td>
</tr>
<tr>
<td>70.487</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C17[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n127_s0/F</td>
</tr>
<tr>
<td>70.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C17[2][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R47C14[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.212</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C17[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_8_s0/G</td>
</tr>
<tr>
<td>6.177</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_8_s0</td>
</tr>
<tr>
<td>6.142</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C17[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.191, 54.903%; route: 31.147, 44.777%; tC2Q: 0.223, 0.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.212, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-64.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.142</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.245</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n135_s2/I2</td>
</tr>
<tr>
<td>69.707</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C16[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n135_s2/F</td>
</tr>
<tr>
<td>69.883</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n135_s0/I0</td>
</tr>
<tr>
<td>70.345</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C15[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n135_s0/F</td>
</tr>
<tr>
<td>70.345</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[2][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R47C14[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.212</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_0_s0/G</td>
</tr>
<tr>
<td>6.177</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_0_s0</td>
</tr>
<tr>
<td>6.142</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C15[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.291, 55.159%; route: 30.906, 44.520%; tC2Q: 0.223, 0.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.212, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-64.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.142</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.461</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s1/I1</td>
</tr>
<tr>
<td>69.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C16[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s1/F</td>
</tr>
<tr>
<td>69.836</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s0/I1</td>
</tr>
<tr>
<td>70.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C16[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s0/F</td>
</tr>
<tr>
<td>70.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R47C14[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.212</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_7_s0/G</td>
</tr>
<tr>
<td>6.177</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_7_s0</td>
</tr>
<tr>
<td>6.142</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C16[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.109, 55.006%; route: 30.950, 44.673%; tC2Q: 0.223, 0.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.212, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-64.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.142</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.595</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C18[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s1/I1</td>
</tr>
<tr>
<td>67.966</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R48C18[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s1/F</td>
</tr>
<tr>
<td>68.145</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s2/I3</td>
</tr>
<tr>
<td>68.700</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C18[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s2/F</td>
</tr>
<tr>
<td>68.947</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s1/I1</td>
</tr>
<tr>
<td>69.464</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C16[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s1/F</td>
</tr>
<tr>
<td>69.717</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s0/I0</td>
</tr>
<tr>
<td>70.179</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C14[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s0/F</td>
</tr>
<tr>
<td>70.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C14[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R47C14[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.212</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_6_s0/G</td>
</tr>
<tr>
<td>6.177</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_6_s0</td>
</tr>
<tr>
<td>6.142</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C14[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.264, 55.253%; route: 30.766, 44.426%; tC2Q: 0.223, 0.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.212, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.223</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C17[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s45/I1</td>
</tr>
<tr>
<td>69.740</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C17[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s45/F</td>
</tr>
<tr>
<td>70.163</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n125_s2/I2</td>
</tr>
<tr>
<td>70.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C18[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n125_s2/F</td>
</tr>
<tr>
<td>70.907</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_10_s0/I1</td>
</tr>
<tr>
<td>71.462</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_10_s0/F</td>
</tr>
<tr>
<td>72.417</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>76</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.024, 54.586%; route: 32.245, 45.103%; tC2Q: 0.223, 0.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.223</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C17[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s45/I1</td>
</tr>
<tr>
<td>69.740</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C17[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s45/F</td>
</tr>
<tr>
<td>70.163</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s1/I2</td>
</tr>
<tr>
<td>70.718</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C18[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s1/F</td>
</tr>
<tr>
<td>71.241</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C12[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_11_s0/I0</td>
</tr>
<tr>
<td>71.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C12[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_11_s0/F</td>
</tr>
<tr>
<td>72.296</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>76</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.825, 54.400%; route: 32.322, 45.288%; tC2Q: 0.223, 0.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.295</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C17[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s4/I0</td>
</tr>
<tr>
<td>69.757</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C17[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s4/F</td>
</tr>
<tr>
<td>69.758</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C17[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s1/I2</td>
</tr>
<tr>
<td>70.129</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C17[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s1/F</td>
</tr>
<tr>
<td>70.818</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C12[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_9_s0/I0</td>
</tr>
<tr>
<td>71.189</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C12[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_9_s0/F</td>
</tr>
<tr>
<td>72.099</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>76</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.571, 54.193%; route: 32.380, 45.494%; tC2Q: 0.223, 0.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.245</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/I1</td>
</tr>
<tr>
<td>69.698</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C16[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/F</td>
</tr>
<tr>
<td>70.134</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s2/I3</td>
</tr>
<tr>
<td>70.683</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C17[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s2/F</td>
</tr>
<tr>
<td>70.685</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C17[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_5_s0/I1</td>
</tr>
<tr>
<td>71.056</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C17[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_5_s0/F</td>
</tr>
<tr>
<td>72.011</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>76</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.740, 54.498%; route: 32.123, 45.189%; tC2Q: 0.223, 0.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.245</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/I1</td>
</tr>
<tr>
<td>69.698</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C16[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/F</td>
</tr>
<tr>
<td>69.716</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s2/I0</td>
</tr>
<tr>
<td>70.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C16[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s2/F</td>
</tr>
<tr>
<td>70.506</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s0/I1</td>
</tr>
<tr>
<td>71.061</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s0/F</td>
</tr>
<tr>
<td>72.000</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>76</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.746, 54.515%; route: 32.105, 45.171%; tC2Q: 0.223, 0.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-50.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.245</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/I1</td>
</tr>
<tr>
<td>69.698</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C16[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/F</td>
</tr>
<tr>
<td>70.139</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s2/I0</td>
</tr>
<tr>
<td>70.510</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C19[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s2/F</td>
</tr>
<tr>
<td>70.519</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_4_s0/I1</td>
</tr>
<tr>
<td>70.890</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_4_s0/F</td>
</tr>
<tr>
<td>71.845</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>76</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.562, 54.374%; route: 32.135, 45.312%; tC2Q: 0.223, 0.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-50.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.245</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I2</td>
</tr>
<tr>
<td>69.698</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C16[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>69.950</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_1_s0/I2</td>
</tr>
<tr>
<td>70.505</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C16[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_1_s0/F</td>
</tr>
<tr>
<td>71.432</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.375, 54.428%; route: 31.908, 45.256%; tC2Q: 0.223, 0.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-50.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.245</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n127_s4/I0</td>
</tr>
<tr>
<td>69.698</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C16[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n127_s4/F</td>
</tr>
<tr>
<td>70.193</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C12[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_8_s0/I0</td>
</tr>
<tr>
<td>70.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C12[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_8_s0/F</td>
</tr>
<tr>
<td>71.253</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.273, 54.421%; route: 31.831, 45.262%; tC2Q: 0.223, 0.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-50.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.245</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n135_s2/I2</td>
</tr>
<tr>
<td>69.698</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C16[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n135_s2/F</td>
</tr>
<tr>
<td>70.121</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C13[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_0_s0/I0</td>
</tr>
<tr>
<td>70.574</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C13[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_0_s0/F</td>
</tr>
<tr>
<td>71.181</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.273, 54.477%; route: 31.759, 45.206%; tC2Q: 0.223, 0.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-50.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.245</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/I1</td>
</tr>
<tr>
<td>69.698</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C16[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/F</td>
</tr>
<tr>
<td>69.716</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_2_s0/I0</td>
</tr>
<tr>
<td>70.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C16[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_2_s0/F</td>
</tr>
<tr>
<td>71.014</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.191, 54.490%; route: 31.674, 45.192%; tC2Q: 0.223, 0.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-50.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.600</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I1</td>
</tr>
<tr>
<td>68.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C18[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>68.475</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>69.030</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>69.245</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/I1</td>
</tr>
<tr>
<td>69.698</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C16[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s1/F</td>
</tr>
<tr>
<td>69.716</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s/I1</td>
</tr>
<tr>
<td>70.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C16[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s/F</td>
</tr>
<tr>
<td>70.937</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.191, 54.550%; route: 31.598, 45.132%; tC2Q: 0.223, 0.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-50.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R37[2]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R37[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[37]</td>
</tr>
<tr>
<td>1.843</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s781/I2</td>
</tr>
<tr>
<td>2.392</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s781/F</td>
</tr>
<tr>
<td>2.569</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s754/I3</td>
</tr>
<tr>
<td>3.124</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s754/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s877/I0</td>
</tr>
<tr>
<td>3.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C25[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s877/F</td>
</tr>
<tr>
<td>4.509</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s771/I2</td>
</tr>
<tr>
<td>5.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s771/F</td>
</tr>
<tr>
<td>5.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s739/I3</td>
</tr>
<tr>
<td>5.994</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s739/F</td>
</tr>
<tr>
<td>6.426</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s745/I2</td>
</tr>
<tr>
<td>6.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C26[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s745/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s705/I3</td>
</tr>
<tr>
<td>7.531</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C26[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s705/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s678/I0</td>
</tr>
<tr>
<td>8.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C28[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s678/F</td>
</tr>
<tr>
<td>8.983</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s664/I0</td>
</tr>
<tr>
<td>9.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s664/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C27[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s622/I3</td>
</tr>
<tr>
<td>10.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C27[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s622/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s617/I1</td>
</tr>
<tr>
<td>11.384</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C28[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s617/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s660/I0</td>
</tr>
<tr>
<td>12.381</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s660/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s650/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C29[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s650/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s613/I1</td>
</tr>
<tr>
<td>13.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C30[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s613/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C31[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s563/I0</td>
</tr>
<tr>
<td>14.775</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C31[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s563/F</td>
</tr>
<tr>
<td>14.957</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s628/I0</td>
</tr>
<tr>
<td>15.506</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C31[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s628/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s591/I3</td>
</tr>
<tr>
<td>16.237</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s591/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>17.790</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s529/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s529/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s480/I3</td>
</tr>
<tr>
<td>19.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s480/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s504/I1</td>
</tr>
<tr>
<td>19.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C33[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s504/F</td>
</tr>
<tr>
<td>20.635</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s456/I3</td>
</tr>
<tr>
<td>21.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C34[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s456/F</td>
</tr>
<tr>
<td>21.525</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s519/I1</td>
</tr>
<tr>
<td>22.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s519/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s469/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C32[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s469/F</td>
</tr>
<tr>
<td>23.357</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s446/I0</td>
</tr>
<tr>
<td>23.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C36[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s446/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s400/I1</td>
</tr>
<tr>
<td>24.617</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C36[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s400/F</td>
</tr>
<tr>
<td>25.049</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s438/I2</td>
</tr>
<tr>
<td>25.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s438/F</td>
</tr>
<tr>
<td>26.026</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C37[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s864/I1</td>
</tr>
<tr>
<td>26.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C37[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s864/F</td>
</tr>
<tr>
<td>26.775</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s390/I0</td>
</tr>
<tr>
<td>27.330</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R47C36[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s390/F</td>
</tr>
<tr>
<td>27.745</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s365/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C38[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s365/F</td>
</tr>
<tr>
<td>28.608</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s352/I0</td>
</tr>
<tr>
<td>29.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s352/F</td>
</tr>
<tr>
<td>29.856</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s344/I2</td>
</tr>
<tr>
<td>30.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s344/F</td>
</tr>
<tr>
<td>30.846</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s326/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C40[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s326/F</td>
</tr>
<tr>
<td>31.397</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s278/I2</td>
</tr>
<tr>
<td>31.952</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s278/F</td>
</tr>
<tr>
<td>32.380</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C42[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s288/I1</td>
</tr>
<tr>
<td>32.935</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C42[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s288/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C39[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s295/I2</td>
</tr>
<tr>
<td>34.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R47C39[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s295/F</td>
</tr>
<tr>
<td>34.571</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C40[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s287/I2</td>
</tr>
<tr>
<td>34.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C40[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s287/F</td>
</tr>
<tr>
<td>35.607</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s244/I0</td>
</tr>
<tr>
<td>36.124</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C43[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s244/F</td>
</tr>
<tr>
<td>36.555</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s201/I1</td>
</tr>
<tr>
<td>37.110</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R48C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s201/F</td>
</tr>
<tr>
<td>37.776</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s166/I1</td>
</tr>
<tr>
<td>38.229</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C45[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s166/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s210/I3</td>
</tr>
<tr>
<td>39.221</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s210/F</td>
</tr>
<tr>
<td>39.222</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s175/I2</td>
</tr>
<tr>
<td>39.777</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C44[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s175/F</td>
</tr>
<tr>
<td>40.208</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s160/I1</td>
</tr>
<tr>
<td>40.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s160/F</td>
</tr>
<tr>
<td>41.220</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s182/I0</td>
</tr>
<tr>
<td>41.790</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C46[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s182/F</td>
</tr>
<tr>
<td>41.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s142/I0</td>
</tr>
<tr>
<td>42.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C46[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s142/F</td>
</tr>
<tr>
<td>42.784</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s101/I3</td>
</tr>
<tr>
<td>43.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s101/F</td>
</tr>
<tr>
<td>43.787</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s124/I1</td>
</tr>
<tr>
<td>44.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s124/F</td>
</tr>
<tr>
<td>45.017</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s99/I2</td>
</tr>
<tr>
<td>45.534</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s99/F</td>
</tr>
<tr>
<td>45.791</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I1</td>
</tr>
<tr>
<td>46.346</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>46.775</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s82/I0</td>
</tr>
<tr>
<td>47.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s82/F</td>
</tr>
<tr>
<td>47.640</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s96/I1</td>
</tr>
<tr>
<td>48.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s96/F</td>
</tr>
<tr>
<td>48.861</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s77/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s77/F</td>
</tr>
<tr>
<td>50.091</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s50/I0</td>
</tr>
<tr>
<td>50.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s50/F</td>
</tr>
<tr>
<td>50.728</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s44/I2</td>
</tr>
<tr>
<td>51.099</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R45C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s44/F</td>
</tr>
<tr>
<td>51.778</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s42/I0</td>
</tr>
<tr>
<td>52.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s42/F</td>
</tr>
<tr>
<td>52.667</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/I1</td>
</tr>
<tr>
<td>53.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s23/F</td>
</tr>
<tr>
<td>54.184</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/I0</td>
</tr>
<tr>
<td>54.701</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C24[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s19/F</td>
</tr>
<tr>
<td>55.189</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s16/I3</td>
</tr>
<tr>
<td>55.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C23[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s16/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s12/I1</td>
</tr>
<tr>
<td>56.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s12/F</td>
</tr>
<tr>
<td>57.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s47/I0</td>
</tr>
<tr>
<td>57.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s47/F</td>
</tr>
<tr>
<td>58.276</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s22/I2</td>
</tr>
<tr>
<td>58.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C22[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s22/F</td>
</tr>
<tr>
<td>59.046</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s94/I0</td>
</tr>
<tr>
<td>59.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s94/F</td>
</tr>
<tr>
<td>60.028</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s18/I0</td>
</tr>
<tr>
<td>60.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C20[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s18/F</td>
</tr>
<tr>
<td>60.827</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s10/I1</td>
</tr>
<tr>
<td>61.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R50C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s10/F</td>
</tr>
<tr>
<td>62.051</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C19[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s4/I0</td>
</tr>
<tr>
<td>62.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C19[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s4/F</td>
</tr>
<tr>
<td>63.008</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s29/I0</td>
</tr>
<tr>
<td>63.379</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s29/F</td>
</tr>
<tr>
<td>63.829</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s18/I0</td>
</tr>
<tr>
<td>64.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s18/F</td>
</tr>
<tr>
<td>64.572</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s6/I2</td>
</tr>
<tr>
<td>65.127</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C19[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s6/F</td>
</tr>
<tr>
<td>65.665</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s8/I2</td>
</tr>
<tr>
<td>66.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s8/F</td>
</tr>
<tr>
<td>66.595</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s3/I1</td>
</tr>
<tr>
<td>67.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C17[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s3/F</td>
</tr>
<tr>
<td>67.595</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C18[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s1/I1</td>
</tr>
<tr>
<td>67.966</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R48C18[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s1/F</td>
</tr>
<tr>
<td>68.145</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s2/I3</td>
</tr>
<tr>
<td>68.700</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C18[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s2/F</td>
</tr>
<tr>
<td>68.947</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C16[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s1/I1</td>
</tr>
<tr>
<td>69.464</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C16[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s1/F</td>
</tr>
<tr>
<td>69.959</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_6_s0/I0</td>
</tr>
<tr>
<td>70.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_6_s0/F</td>
</tr>
<tr>
<td>70.930</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.255, 54.646%; route: 31.527, 45.036%; tC2Q: 0.223, 0.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.296</td>
<td>1.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>13.667</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C37[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.433</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.988</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.929</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.446</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.182</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>17.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>19.988</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/I2</td>
</tr>
<tr>
<td>20.543</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/F</td>
</tr>
<tr>
<td>21.746</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/I1</td>
</tr>
<tr>
<td>22.263</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/F</td>
</tr>
<tr>
<td>23.239</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5376_s2/I1</td>
</tr>
<tr>
<td>23.794</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C45[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5376_s2/F</td>
</tr>
<tr>
<td>24.500</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5712_s3/I0</td>
</tr>
<tr>
<td>25.017</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C39[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5712_s3/F</td>
</tr>
<tr>
<td>25.929</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5713_s1/I2</td>
</tr>
<tr>
<td>26.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C37[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5713_s1/F</td>
</tr>
<tr>
<td>27.123</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5713_s0/I0</td>
</tr>
<tr>
<td>27.672</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5713_s0/F</td>
</tr>
<tr>
<td>27.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/decoded_rs1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_3_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.617, 33.588%; route: 10.874, 65.025%; tC2Q: 0.232, 1.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][B]</td>
<td>ahbreg_demo_inst/reg_rsa_23_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C12[1][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_23_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>ahbreg_demo_inst/reg_rsa_22_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_22_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C11[0][B]</td>
<td>ahbreg_demo_inst/reg_rsa_3_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C11[0][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_3_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C11[2][A]</td>
<td>ahbreg_demo_inst/reg_rsa_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C11[2][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_6_s0/Q</td>
</tr>
<tr>
<td>1.185</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[0][A]</td>
<td>ahbreg_demo_inst/reg_rsa_31_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C11[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_31_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 54.832%; tC2Q: 0.202, 45.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[0][A]</td>
<td>ahbreg_demo_inst/reg_rsa_20_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C12[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_20_s0/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C11[2][B]</td>
<td>ahbreg_demo_inst/reg_rsa_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C11[2][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_7_s0/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C11[1][B]</td>
<td>ahbreg_demo_inst/reg_rsa_5_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C11[1][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_5_s0/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C11[1][A]</td>
<td>ahbreg_demo_inst/reg_rsa_4_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C11[1][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_4_s0/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[2][B]</td>
<td>ahbreg_demo_inst/reg_rsa_25_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C12[2][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_25_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[0][B]</td>
<td>ahbreg_demo_inst/reg_rsa_15_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R48C11[0][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_15_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[0][A]</td>
<td>ahbreg_demo_inst/reg_rsa_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R48C11[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_14_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C10[2][A]</td>
<td>ahbreg_demo_inst/reg_rsa_13_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C10[2][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_13_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C10[2][B]</td>
<td>ahbreg_demo_inst/reg_rsa_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C10[2][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_12_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C10[2][A]</td>
<td>ahbreg_demo_inst/reg_rsa_11_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C10[2][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_11_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C10[2][B]</td>
<td>ahbreg_demo_inst/reg_rsa_10_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C10[2][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_10_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][B]</td>
<td>ahbreg_demo_inst/reg_rsa_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_8_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>ahbreg_demo_inst/reg_rsa_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_2_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][B]</td>
<td>ahbreg_demo_inst/reg_rsa_1_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_1_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>ahbreg_demo_inst/reg_rsa_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_0_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/clk_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cmd_stop_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/clk_en_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C17[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/clk_en_s0/Q</td>
</tr>
<tr>
<td>1.191</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cmd_stop_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cmd_stop_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cmd_stop_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.130, 39.090%; tC2Q: 0.202, 60.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[0][B]</td>
<td>ahbreg_demo_inst/reg_rsa_30_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C11[0][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_30_s0/Q</td>
</tr>
<tr>
<td>1.433</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 64.759%; tC2Q: 0.202, 35.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>ahbreg_demo_inst/reg_rsa_9_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_9_s0/Q</td>
</tr>
<tr>
<td>1.433</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 64.759%; tC2Q: 0.202, 35.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/tx_uart_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_next_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/tx_uart_reset_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/tx_uart_reset_s0/Q</td>
</tr>
<tr>
<td>1.195</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_next_0_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_next_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_next_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.756%; tC2Q: 0.202, 60.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_first_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/fifo[0]_fifo[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_first_2_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_first_2_s0/Q</td>
</tr>
<tr>
<td>1.201</td>
<td>0.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/fifo[0]_fifo[0]_0_0_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/fifo[0]_fifo[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>0.872</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C4</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/fifo[0]_fifo[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 41.164%; tC2Q: 0.201, 58.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_1_s3/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_2_s3/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_7_s3/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/busy_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/busy_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/busy_s4/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/busy_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/sda_oen_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/sda_oen_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/sda_oen_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/sda_oen_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/scl_oen_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/scl_oen_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/scl_oen_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C17[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/scl_oen_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_0_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_3_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_4_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_5_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_6_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_8_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_9_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_10_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_11_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_12_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_13_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_14_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_15_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_16_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C16[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C16[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[1][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R42C32[1][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.302</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>13.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>906</td>
<td>R42C17[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.284</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C16[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 17.115%; route: 3.361, 77.534%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C6[1][B]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C6[1][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C6[2][B]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/wfull_val_s2/I3</td>
</tr>
<tr>
<td>1.410</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C6[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/OFIFO/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>1.413</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C6[0][A]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>1.797</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R49C6[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/OFIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.059</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[2][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/Full_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[2][A]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C7[2][A]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.616, 51.368%; route: 0.382, 31.870%; tC2Q: 0.201, 16.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C6[1][B]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C6[1][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C6[2][B]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/wfull_val_s2/I3</td>
</tr>
<tr>
<td>1.410</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C6[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/OFIFO/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>1.413</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C6[0][A]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>1.797</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R49C6[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/OFIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.059</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[2][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_inst/wfull_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[2][B]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C7[2][B]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.616, 51.368%; route: 0.382, 31.870%; tC2Q: 0.201, 16.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_debint_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/dm_debint_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_debint_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_debint_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_haltnot_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/dm_haltnot_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_haltnot_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_haltnot_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C6[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C14[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C14[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C14[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C15[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C15[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C15[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C9[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C4[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C4[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C4[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C6[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C5[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C5[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C5[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C8[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C8[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C8[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C14[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C9[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C6[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C6[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C4[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C4[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C4[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C4[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C4[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C4[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C8[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.094</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3816</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C17[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rstdly_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rstdly_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rstdly_14_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rstdly_12_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rstdly_12_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rstdly_12_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rstdly_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rstdly_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rstdly_8_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rstdly_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rstdly_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rstdly_0_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ahbreg_demo_inst/addr_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ahbreg_demo_inst/addr_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ahbreg_demo_inst/addr_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ahbreg_demo_inst/reg_rsa_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ahbreg_demo_inst/reg_rsa_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ahbreg_demo_inst/reg_rsa_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ahbreg_demo_inst/Y_RSA/temp_plaint_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ahbreg_demo_inst/Y_RSA/temp_plaint_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ahbreg_demo_inst/Y_RSA/temp_plaint_28_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_20_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[2]_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[2]_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[2]_10_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[18]_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[18]_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[18]_10_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>906</td>
<td>n624_10</td>
<td>0.848</td>
<td>2.010</td>
</tr>
<tr>
<td>545</td>
<td>decoded_rs[0]</td>
<td>6.743</td>
<td>3.844</td>
</tr>
<tr>
<td>289</td>
<td>decoded_rs[1]</td>
<td>6.792</td>
<td>4.300</td>
</tr>
<tr>
<td>184</td>
<td>cpu_state.cpu_state_ld_rs2</td>
<td>6.743</td>
<td>4.130</td>
</tr>
<tr>
<td>155</td>
<td>cpu_state.cpu_state_ld_rs1</td>
<td>14.490</td>
<td>3.581</td>
</tr>
<tr>
<td>146</td>
<td>mem_addr_Z[2]</td>
<td>0.764</td>
<td>2.457</td>
</tr>
<tr>
<td>129</td>
<td>decoded_rs[2]</td>
<td>7.886</td>
<td>2.560</td>
</tr>
<tr>
<td>115</td>
<td>mem_addr_Z[3]</td>
<td>-0.517</td>
<td>5.496</td>
</tr>
<tr>
<td>115</td>
<td>mem_addr_Z[4]</td>
<td>1.334</td>
<td>7.216</td>
</tr>
<tr>
<td>115</td>
<td>cpu_state.cpu_state_fetch</td>
<td>9.702</td>
<td>2.509</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C40</td>
<td>94.44%</td>
</tr>
<tr>
<td>R17C41</td>
<td>93.06%</td>
</tr>
<tr>
<td>R30C23</td>
<td>93.06%</td>
</tr>
<tr>
<td>R16C29</td>
<td>91.67%</td>
</tr>
<tr>
<td>R7C27</td>
<td>90.28%</td>
</tr>
<tr>
<td>R12C29</td>
<td>88.89%</td>
</tr>
<tr>
<td>R11C29</td>
<td>88.89%</td>
</tr>
<tr>
<td>R34C38</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C28</td>
<td>87.50%</td>
</tr>
<tr>
<td>R9C44</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_in -period 20 -waveform {0 10} [get_ports {clk_in}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
