$date
	Sat Oct 22 18:46:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#161555
b110 !
1"
#161558
b110 &
b110 %
1$
#161559
0"
#161562
b11 &
b11 %
#161566
b1010 &
b1010 %
#161570
b101 &
b101 %
#161574
b10000 &
b10000 %
#161578
b1000 &
b1000 %
#161582
b100 &
b100 %
#161586
b10 &
b10 %
#161590
b1 &
1#
b1 %
#161594
b0 &
b0 %
0#
0$
#1193735
b101 !
1"
#1193738
b101 &
b101 %
1$
#1193739
0"
#1193742
b10000 &
b10000 %
#1193746
b1000 &
b1000 %
#1193750
b100 &
b100 %
#1193754
b10 &
b10 %
#1193758
b1 &
1#
b1 %
#1193762
b0 &
b0 %
0#
0$
#2159068
b1001 !
1"
#2159070
b1001 &
b1001 %
1$
#2159071
0"
#2159074
b11100 &
b11100 %
#2159078
b1110 &
b1110 %
#2159082
b111 &
b111 %
#2159086
b10110 &
b10110 %
#2159090
b1011 &
b1011 %
#2159094
b100010 &
b100010 %
#2159098
b10001 &
b10001 %
#2159102
b110100 &
b110100 %
#2159106
b11010 &
b11010 %
#2159110
b1101 &
b1101 %
#2159114
b101000 &
b101000 %
#2159118
b10100 &
b10100 %
#2159122
b1010 &
b1010 %
#2159126
b101 &
b101 %
#2159130
b10000 &
b10000 %
#2159134
b1000 &
b1000 %
#2159138
b100 &
b100 %
#2159142
b10 &
b10 %
#2159146
b1 &
b1 %
1#
#2159150
b0 &
0#
b0 %
0$
#4500012
