Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date              : Sun Dec 19 12:41:46 2021
| Host              : DESKTOP-OELG8MS running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : system_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         17          
DPIR-2     Warning           Asynchronous driver check                           10          
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-16  Warning           Large setup violation                               7           
CLKC-40    Advisory          Substitute PLLE4 for MMCME4 check                   1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: system_i/divider_0/inst/clk_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/EOS (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.074      -14.200                     31                 2900        0.029        0.000                      0                 2900        0.900        0.000                       0                  1337  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_pl_0                         {0.000 5.000}        10.000          100.000         
clk_pl_1                         {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0         -1.074      -14.200                     31                 2766        0.029        0.000                      0                 2766        0.900        0.000                       0                  1336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_system_clk_wiz_0_0  clk_out1_system_clk_wiz_0_0        2.404        0.000                      0                  134        0.438        0.000                      0                  134  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           31  Failing Endpoints,  Worst Slack       -1.074ns,  Total Violation      -14.200ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.074ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 2.928ns (48.437%)  route 3.117ns (51.563%))
  Logic Levels:           19  (CARRY8=13 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 8.534 - 5.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.001ns, distribution 1.103ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.001ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.104     3.004    system_i/divider_0/inst/clk_in
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y216        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.120 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.334     3.454    system_i/divider_0/inst/counter[6]
    SLICE_X44Y216        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.686 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.716    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.794 r  system_i/divider_0/inst/counter1_carry__0/O[0]
                         net (fo=23, routed)          0.445     4.239    system_i/divider_0/inst/counter1[9]
    SLICE_X43Y215        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.464 r  system_i/divider_0/inst/counter0__1_carry__0_i_15/O
                         net (fo=1, routed)           0.022     4.486    system_i/divider_0/inst/counter0__1_carry__0_i_15_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.753 r  system_i/divider_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.783    system_i/divider_0/inst/counter0__1_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.861 r  system_i/divider_0/inst/counter0__1_carry__1/O[0]
                         net (fo=3, routed)           0.230     5.091    system_i/divider_0/inst/counter0__1_carry__1_n_15
    SLICE_X41Y218        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     5.175 r  system_i/divider_0/inst/counter0__181_carry__0_i_6/O
                         net (fo=1, routed)           0.311     5.486    system_i/divider_0/inst/counter0__181_carry__0_i_6_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.164     5.650 r  system_i/divider_0/inst/counter0__181_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.680    system_i/divider_0/inst/counter0__181_carry__0_n_0
    SLICE_X41Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.745 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     5.775    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.936 r  system_i/divider_0/inst/counter0__181_carry__2/O[5]
                         net (fo=12, routed)          0.214     6.150    system_i/divider_0/inst/counter0__181_carry__2_n_10
    SLICE_X41Y219        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     6.374 r  system_i/divider_0/inst/counter0__258_carry_i_7/O
                         net (fo=1, routed)           0.029     6.403    system_i/divider_0/inst/counter0__258_carry_i_7_n_0
    SLICE_X41Y219        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.641 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     6.671    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.749 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.255     7.004    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.060 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.015     7.075    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.255 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.265     7.520    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X43Y220        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     7.580 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     7.601    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X43Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.776 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.806    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X43Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.884 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.383     8.267    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[4])
                                                      0.233     8.500 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.388     8.888    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X44Y216        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.136     9.024 r  system_i/divider_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.025     9.049    system_i/divider_0/inst/counter0[8]
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.991     8.534    system_i/divider_0/inst/clk_in
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[8]/C
                         clock pessimism             -0.543     7.991    
                         clock uncertainty           -0.062     7.929    
    SLICE_X44Y216        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     7.975    system_i/divider_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 -1.074    

Slack (VIOLATED) :        -1.064ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 2.930ns (48.551%)  route 3.105ns (51.449%))
  Logic Levels:           19  (CARRY8=13 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 8.534 - 5.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.001ns, distribution 1.103ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.001ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.104     3.004    system_i/divider_0/inst/clk_in
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y216        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.120 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.334     3.454    system_i/divider_0/inst/counter[6]
    SLICE_X44Y216        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.686 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.716    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.794 r  system_i/divider_0/inst/counter1_carry__0/O[0]
                         net (fo=23, routed)          0.445     4.239    system_i/divider_0/inst/counter1[9]
    SLICE_X43Y215        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.464 r  system_i/divider_0/inst/counter0__1_carry__0_i_15/O
                         net (fo=1, routed)           0.022     4.486    system_i/divider_0/inst/counter0__1_carry__0_i_15_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.753 r  system_i/divider_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.783    system_i/divider_0/inst/counter0__1_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.861 r  system_i/divider_0/inst/counter0__1_carry__1/O[0]
                         net (fo=3, routed)           0.230     5.091    system_i/divider_0/inst/counter0__1_carry__1_n_15
    SLICE_X41Y218        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     5.175 r  system_i/divider_0/inst/counter0__181_carry__0_i_6/O
                         net (fo=1, routed)           0.311     5.486    system_i/divider_0/inst/counter0__181_carry__0_i_6_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.164     5.650 r  system_i/divider_0/inst/counter0__181_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.680    system_i/divider_0/inst/counter0__181_carry__0_n_0
    SLICE_X41Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.745 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     5.775    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.936 r  system_i/divider_0/inst/counter0__181_carry__2/O[5]
                         net (fo=12, routed)          0.214     6.150    system_i/divider_0/inst/counter0__181_carry__2_n_10
    SLICE_X41Y219        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     6.374 r  system_i/divider_0/inst/counter0__258_carry_i_7/O
                         net (fo=1, routed)           0.029     6.403    system_i/divider_0/inst/counter0__258_carry_i_7_n_0
    SLICE_X41Y219        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.641 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     6.671    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.749 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.255     7.004    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.060 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.015     7.075    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.255 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.265     7.520    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X43Y220        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     7.580 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     7.601    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X43Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.776 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.806    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X43Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.884 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.383     8.267    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[4])
                                                      0.233     8.500 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.374     8.874    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X44Y216        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.138     9.012 r  system_i/divider_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.027     9.039    system_i/divider_0/inst/counter0[6]
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.991     8.534    system_i/divider_0/inst/clk_in
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
                         clock pessimism             -0.543     7.991    
                         clock uncertainty           -0.062     7.929    
    SLICE_X44Y216        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     7.975    system_i/divider_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                 -1.064    

Slack (VIOLATED) :        -1.045ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 2.891ns (48.056%)  route 3.125ns (51.944%))
  Logic Levels:           19  (CARRY8=13 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 8.534 - 5.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.001ns, distribution 1.103ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.001ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.104     3.004    system_i/divider_0/inst/clk_in
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y216        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.120 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.334     3.454    system_i/divider_0/inst/counter[6]
    SLICE_X44Y216        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.686 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.716    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.794 r  system_i/divider_0/inst/counter1_carry__0/O[0]
                         net (fo=23, routed)          0.445     4.239    system_i/divider_0/inst/counter1[9]
    SLICE_X43Y215        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.464 r  system_i/divider_0/inst/counter0__1_carry__0_i_15/O
                         net (fo=1, routed)           0.022     4.486    system_i/divider_0/inst/counter0__1_carry__0_i_15_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.753 r  system_i/divider_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.783    system_i/divider_0/inst/counter0__1_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.861 r  system_i/divider_0/inst/counter0__1_carry__1/O[0]
                         net (fo=3, routed)           0.230     5.091    system_i/divider_0/inst/counter0__1_carry__1_n_15
    SLICE_X41Y218        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     5.175 r  system_i/divider_0/inst/counter0__181_carry__0_i_6/O
                         net (fo=1, routed)           0.311     5.486    system_i/divider_0/inst/counter0__181_carry__0_i_6_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.164     5.650 r  system_i/divider_0/inst/counter0__181_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.680    system_i/divider_0/inst/counter0__181_carry__0_n_0
    SLICE_X41Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.745 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     5.775    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.936 r  system_i/divider_0/inst/counter0__181_carry__2/O[5]
                         net (fo=12, routed)          0.214     6.150    system_i/divider_0/inst/counter0__181_carry__2_n_10
    SLICE_X41Y219        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     6.374 r  system_i/divider_0/inst/counter0__258_carry_i_7/O
                         net (fo=1, routed)           0.029     6.403    system_i/divider_0/inst/counter0__258_carry_i_7_n_0
    SLICE_X41Y219        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.641 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     6.671    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.749 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.255     7.004    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.060 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.015     7.075    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.255 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.265     7.520    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X43Y220        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     7.580 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     7.601    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X43Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.776 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.806    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X43Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.884 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.383     8.267    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[4])
                                                      0.233     8.500 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.390     8.890    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X44Y216        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.099     8.989 r  system_i/divider_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.031     9.020    system_i/divider_0/inst/counter0[7]
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.991     8.534    system_i/divider_0/inst/clk_in
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[7]/C
                         clock pessimism             -0.543     7.991    
                         clock uncertainty           -0.062     7.929    
    SLICE_X44Y216        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     7.975    system_i/divider_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                 -1.045    

Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 2.941ns (49.730%)  route 2.973ns (50.270%))
  Logic Levels:           19  (CARRY8=13 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 8.518 - 5.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.625ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.001ns, distribution 1.103ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.001ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.104     3.004    system_i/divider_0/inst/clk_in
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y216        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.120 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.334     3.454    system_i/divider_0/inst/counter[6]
    SLICE_X44Y216        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.686 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.716    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.794 r  system_i/divider_0/inst/counter1_carry__0/O[0]
                         net (fo=23, routed)          0.445     4.239    system_i/divider_0/inst/counter1[9]
    SLICE_X43Y215        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.464 r  system_i/divider_0/inst/counter0__1_carry__0_i_15/O
                         net (fo=1, routed)           0.022     4.486    system_i/divider_0/inst/counter0__1_carry__0_i_15_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.753 r  system_i/divider_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.783    system_i/divider_0/inst/counter0__1_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.861 r  system_i/divider_0/inst/counter0__1_carry__1/O[0]
                         net (fo=3, routed)           0.230     5.091    system_i/divider_0/inst/counter0__1_carry__1_n_15
    SLICE_X41Y218        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     5.175 r  system_i/divider_0/inst/counter0__181_carry__0_i_6/O
                         net (fo=1, routed)           0.311     5.486    system_i/divider_0/inst/counter0__181_carry__0_i_6_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.164     5.650 r  system_i/divider_0/inst/counter0__181_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.680    system_i/divider_0/inst/counter0__181_carry__0_n_0
    SLICE_X41Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.745 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     5.775    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.936 r  system_i/divider_0/inst/counter0__181_carry__2/O[5]
                         net (fo=12, routed)          0.214     6.150    system_i/divider_0/inst/counter0__181_carry__2_n_10
    SLICE_X41Y219        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     6.374 r  system_i/divider_0/inst/counter0__258_carry_i_7/O
                         net (fo=1, routed)           0.029     6.403    system_i/divider_0/inst/counter0__258_carry_i_7_n_0
    SLICE_X41Y219        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.641 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     6.671    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.749 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.255     7.004    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.060 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.015     7.075    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.255 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.265     7.520    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X43Y220        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     7.580 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     7.601    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X43Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.776 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.806    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X43Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.884 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.383     8.267    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[4])
                                                      0.233     8.500 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.174     8.674    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X43Y221        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     8.823 r  system_i/divider_0/inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.095     8.918    system_i/divider_0/inst/counter0[11]
    SLICE_X43Y221        FDCE                                         r  system_i/divider_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.975     8.518    system_i/divider_0/inst/clk_in
    SLICE_X43Y221        FDCE                                         r  system_i/divider_0/inst/counter_reg[11]/C
                         clock pessimism             -0.625     7.893    
                         clock uncertainty           -0.062     7.831    
    SLICE_X43Y221        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.043     7.874    system_i/divider_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 2.880ns (48.169%)  route 3.099ns (51.831%))
  Logic Levels:           19  (CARRY8=13 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 8.535 - 5.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.001ns, distribution 1.103ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.001ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.104     3.004    system_i/divider_0/inst/clk_in
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y216        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.120 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.334     3.454    system_i/divider_0/inst/counter[6]
    SLICE_X44Y216        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.686 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.716    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.794 r  system_i/divider_0/inst/counter1_carry__0/O[0]
                         net (fo=23, routed)          0.445     4.239    system_i/divider_0/inst/counter1[9]
    SLICE_X43Y215        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.464 r  system_i/divider_0/inst/counter0__1_carry__0_i_15/O
                         net (fo=1, routed)           0.022     4.486    system_i/divider_0/inst/counter0__1_carry__0_i_15_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.753 r  system_i/divider_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.783    system_i/divider_0/inst/counter0__1_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.861 r  system_i/divider_0/inst/counter0__1_carry__1/O[0]
                         net (fo=3, routed)           0.230     5.091    system_i/divider_0/inst/counter0__1_carry__1_n_15
    SLICE_X41Y218        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     5.175 r  system_i/divider_0/inst/counter0__181_carry__0_i_6/O
                         net (fo=1, routed)           0.311     5.486    system_i/divider_0/inst/counter0__181_carry__0_i_6_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.164     5.650 r  system_i/divider_0/inst/counter0__181_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.680    system_i/divider_0/inst/counter0__181_carry__0_n_0
    SLICE_X41Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.745 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     5.775    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.936 r  system_i/divider_0/inst/counter0__181_carry__2/O[5]
                         net (fo=12, routed)          0.214     6.150    system_i/divider_0/inst/counter0__181_carry__2_n_10
    SLICE_X41Y219        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     6.374 r  system_i/divider_0/inst/counter0__258_carry_i_7/O
                         net (fo=1, routed)           0.029     6.403    system_i/divider_0/inst/counter0__258_carry_i_7_n_0
    SLICE_X41Y219        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.641 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     6.671    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.749 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.255     7.004    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.060 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.015     7.075    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.255 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.265     7.520    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X43Y220        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     7.580 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     7.601    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X43Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.776 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.806    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X43Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.884 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.383     8.267    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[4])
                                                      0.233     8.500 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.372     8.872    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X44Y217        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.088     8.960 r  system_i/divider_0/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.023     8.983    system_i/divider_0/inst/counter0[9]
    SLICE_X44Y217        FDCE                                         r  system_i/divider_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.992     8.535    system_i/divider_0/inst/clk_in
    SLICE_X44Y217        FDCE                                         r  system_i/divider_0/inst/counter_reg[9]/C
                         clock pessimism             -0.571     7.964    
                         clock uncertainty           -0.062     7.902    
    SLICE_X44Y217        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     7.948    system_i/divider_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.012ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 2.876ns (48.912%)  route 3.004ns (51.088%))
  Logic Levels:           19  (CARRY8=13 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 8.515 - 5.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.625ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.001ns, distribution 1.103ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.001ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.104     3.004    system_i/divider_0/inst/clk_in
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y216        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.120 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.334     3.454    system_i/divider_0/inst/counter[6]
    SLICE_X44Y216        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.686 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.716    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.794 r  system_i/divider_0/inst/counter1_carry__0/O[0]
                         net (fo=23, routed)          0.445     4.239    system_i/divider_0/inst/counter1[9]
    SLICE_X43Y215        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.464 r  system_i/divider_0/inst/counter0__1_carry__0_i_15/O
                         net (fo=1, routed)           0.022     4.486    system_i/divider_0/inst/counter0__1_carry__0_i_15_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.753 r  system_i/divider_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.783    system_i/divider_0/inst/counter0__1_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.861 r  system_i/divider_0/inst/counter0__1_carry__1/O[0]
                         net (fo=3, routed)           0.230     5.091    system_i/divider_0/inst/counter0__1_carry__1_n_15
    SLICE_X41Y218        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     5.175 r  system_i/divider_0/inst/counter0__181_carry__0_i_6/O
                         net (fo=1, routed)           0.311     5.486    system_i/divider_0/inst/counter0__181_carry__0_i_6_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.164     5.650 r  system_i/divider_0/inst/counter0__181_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.680    system_i/divider_0/inst/counter0__181_carry__0_n_0
    SLICE_X41Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.745 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     5.775    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.936 r  system_i/divider_0/inst/counter0__181_carry__2/O[5]
                         net (fo=12, routed)          0.214     6.150    system_i/divider_0/inst/counter0__181_carry__2_n_10
    SLICE_X41Y219        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     6.374 r  system_i/divider_0/inst/counter0__258_carry_i_7/O
                         net (fo=1, routed)           0.029     6.403    system_i/divider_0/inst/counter0__258_carry_i_7_n_0
    SLICE_X41Y219        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.641 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     6.671    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.749 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.255     7.004    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.060 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.015     7.075    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.255 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.265     7.520    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X43Y220        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     7.580 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     7.601    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X43Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.776 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.806    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X43Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.884 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.383     8.267    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[4])
                                                      0.233     8.500 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.220     8.720    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X43Y218        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     8.804 r  system_i/divider_0/inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.080     8.884    system_i/divider_0/inst/counter0[14]
    SLICE_X43Y218        FDCE                                         r  system_i/divider_0/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.972     8.515    system_i/divider_0/inst/clk_in
    SLICE_X43Y218        FDCE                                         r  system_i/divider_0/inst/counter_reg[14]/C
                         clock pessimism             -0.625     7.890    
                         clock uncertainty           -0.062     7.828    
    SLICE_X43Y218        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.044     7.872    system_i/divider_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                 -1.012    

Slack (VIOLATED) :        -1.006ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 2.880ns (48.185%)  route 3.097ns (51.815%))
  Logic Levels:           19  (CARRY8=13 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 8.534 - 5.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.001ns, distribution 1.103ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.001ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.104     3.004    system_i/divider_0/inst/clk_in
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y216        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.120 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.334     3.454    system_i/divider_0/inst/counter[6]
    SLICE_X44Y216        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.686 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.716    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.794 r  system_i/divider_0/inst/counter1_carry__0/O[0]
                         net (fo=23, routed)          0.445     4.239    system_i/divider_0/inst/counter1[9]
    SLICE_X43Y215        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.464 r  system_i/divider_0/inst/counter0__1_carry__0_i_15/O
                         net (fo=1, routed)           0.022     4.486    system_i/divider_0/inst/counter0__1_carry__0_i_15_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.753 r  system_i/divider_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.783    system_i/divider_0/inst/counter0__1_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.861 r  system_i/divider_0/inst/counter0__1_carry__1/O[0]
                         net (fo=3, routed)           0.230     5.091    system_i/divider_0/inst/counter0__1_carry__1_n_15
    SLICE_X41Y218        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     5.175 r  system_i/divider_0/inst/counter0__181_carry__0_i_6/O
                         net (fo=1, routed)           0.311     5.486    system_i/divider_0/inst/counter0__181_carry__0_i_6_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.164     5.650 r  system_i/divider_0/inst/counter0__181_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.680    system_i/divider_0/inst/counter0__181_carry__0_n_0
    SLICE_X41Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.745 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     5.775    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.936 r  system_i/divider_0/inst/counter0__181_carry__2/O[5]
                         net (fo=12, routed)          0.214     6.150    system_i/divider_0/inst/counter0__181_carry__2_n_10
    SLICE_X41Y219        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     6.374 r  system_i/divider_0/inst/counter0__258_carry_i_7/O
                         net (fo=1, routed)           0.029     6.403    system_i/divider_0/inst/counter0__258_carry_i_7_n_0
    SLICE_X41Y219        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.641 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     6.671    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.749 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.255     7.004    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.060 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.015     7.075    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.255 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.265     7.520    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X43Y220        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     7.580 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     7.601    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X43Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.776 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.806    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X43Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.884 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.383     8.267    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[4])
                                                      0.233     8.500 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.370     8.870    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X44Y216        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.088     8.958 r  system_i/divider_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.023     8.981    system_i/divider_0/inst/counter0[5]
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.991     8.534    system_i/divider_0/inst/clk_in
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[5]/C
                         clock pessimism             -0.543     7.991    
                         clock uncertainty           -0.062     7.929    
    SLICE_X44Y216        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     7.975    system_i/divider_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                 -1.006    

Slack (VIOLATED) :        -0.980ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 2.850ns (48.702%)  route 3.002ns (51.298%))
  Logic Levels:           19  (CARRY8=13 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 8.519 - 5.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.625ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.001ns, distribution 1.103ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.001ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.104     3.004    system_i/divider_0/inst/clk_in
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y216        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.120 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.334     3.454    system_i/divider_0/inst/counter[6]
    SLICE_X44Y216        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.686 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.716    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.794 r  system_i/divider_0/inst/counter1_carry__0/O[0]
                         net (fo=23, routed)          0.445     4.239    system_i/divider_0/inst/counter1[9]
    SLICE_X43Y215        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.464 r  system_i/divider_0/inst/counter0__1_carry__0_i_15/O
                         net (fo=1, routed)           0.022     4.486    system_i/divider_0/inst/counter0__1_carry__0_i_15_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.753 r  system_i/divider_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.783    system_i/divider_0/inst/counter0__1_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.861 r  system_i/divider_0/inst/counter0__1_carry__1/O[0]
                         net (fo=3, routed)           0.230     5.091    system_i/divider_0/inst/counter0__1_carry__1_n_15
    SLICE_X41Y218        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     5.175 r  system_i/divider_0/inst/counter0__181_carry__0_i_6/O
                         net (fo=1, routed)           0.311     5.486    system_i/divider_0/inst/counter0__181_carry__0_i_6_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.164     5.650 r  system_i/divider_0/inst/counter0__181_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.680    system_i/divider_0/inst/counter0__181_carry__0_n_0
    SLICE_X41Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.745 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     5.775    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.936 r  system_i/divider_0/inst/counter0__181_carry__2/O[5]
                         net (fo=12, routed)          0.214     6.150    system_i/divider_0/inst/counter0__181_carry__2_n_10
    SLICE_X41Y219        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     6.374 r  system_i/divider_0/inst/counter0__258_carry_i_7/O
                         net (fo=1, routed)           0.029     6.403    system_i/divider_0/inst/counter0__258_carry_i_7_n_0
    SLICE_X41Y219        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.641 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     6.671    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.749 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.255     7.004    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.060 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.015     7.075    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.255 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.265     7.520    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X43Y220        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     7.580 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     7.601    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X43Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.776 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.806    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X43Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.884 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.383     8.267    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[4])
                                                      0.233     8.500 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.225     8.725    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X43Y222        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.058     8.783 r  system_i/divider_0/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.073     8.856    system_i/divider_0/inst/counter0[15]
    SLICE_X43Y222        FDCE                                         r  system_i/divider_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.976     8.519    system_i/divider_0/inst/clk_in
    SLICE_X43Y222        FDCE                                         r  system_i/divider_0/inst/counter_reg[15]/C
                         clock pessimism             -0.625     7.894    
                         clock uncertainty           -0.062     7.832    
    SLICE_X43Y222        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.044     7.876    system_i/divider_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          7.876    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                 -0.980    

Slack (VIOLATED) :        -0.963ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 2.882ns (49.409%)  route 2.951ns (50.591%))
  Logic Levels:           19  (CARRY8=13 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 8.515 - 5.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.625ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.001ns, distribution 1.103ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.001ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.104     3.004    system_i/divider_0/inst/clk_in
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y216        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.120 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.334     3.454    system_i/divider_0/inst/counter[6]
    SLICE_X44Y216        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.686 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.716    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.794 r  system_i/divider_0/inst/counter1_carry__0/O[0]
                         net (fo=23, routed)          0.445     4.239    system_i/divider_0/inst/counter1[9]
    SLICE_X43Y215        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.464 r  system_i/divider_0/inst/counter0__1_carry__0_i_15/O
                         net (fo=1, routed)           0.022     4.486    system_i/divider_0/inst/counter0__1_carry__0_i_15_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.753 r  system_i/divider_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.783    system_i/divider_0/inst/counter0__1_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.861 r  system_i/divider_0/inst/counter0__1_carry__1/O[0]
                         net (fo=3, routed)           0.230     5.091    system_i/divider_0/inst/counter0__1_carry__1_n_15
    SLICE_X41Y218        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     5.175 r  system_i/divider_0/inst/counter0__181_carry__0_i_6/O
                         net (fo=1, routed)           0.311     5.486    system_i/divider_0/inst/counter0__181_carry__0_i_6_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.164     5.650 r  system_i/divider_0/inst/counter0__181_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.680    system_i/divider_0/inst/counter0__181_carry__0_n_0
    SLICE_X41Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.745 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     5.775    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.936 r  system_i/divider_0/inst/counter0__181_carry__2/O[5]
                         net (fo=12, routed)          0.214     6.150    system_i/divider_0/inst/counter0__181_carry__2_n_10
    SLICE_X41Y219        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     6.374 r  system_i/divider_0/inst/counter0__258_carry_i_7/O
                         net (fo=1, routed)           0.029     6.403    system_i/divider_0/inst/counter0__258_carry_i_7_n_0
    SLICE_X41Y219        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.641 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     6.671    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.749 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.255     7.004    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.060 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.015     7.075    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.255 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.265     7.520    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X43Y220        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     7.580 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     7.601    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X43Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.776 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.806    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X43Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.884 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.383     8.267    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[4])
                                                      0.233     8.500 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.220     8.720    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X43Y218        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.090     8.810 r  system_i/divider_0/inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.027     8.837    system_i/divider_0/inst/counter0[10]
    SLICE_X43Y218        FDCE                                         r  system_i/divider_0/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.972     8.515    system_i/divider_0/inst/clk_in
    SLICE_X43Y218        FDCE                                         r  system_i/divider_0/inst/counter_reg[10]/C
                         clock pessimism             -0.625     7.890    
                         clock uncertainty           -0.062     7.828    
    SLICE_X43Y218        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     7.874    system_i/divider_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                 -0.963    

Slack (VIOLATED) :        -0.927ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 2.850ns (49.215%)  route 2.941ns (50.785%))
  Logic Levels:           19  (CARRY8=13 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 8.511 - 5.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.625ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.001ns, distribution 1.103ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.001ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.104     3.004    system_i/divider_0/inst/clk_in
    SLICE_X44Y216        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y216        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.120 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.334     3.454    system_i/divider_0/inst/counter[6]
    SLICE_X44Y216        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.686 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.716    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.794 r  system_i/divider_0/inst/counter1_carry__0/O[0]
                         net (fo=23, routed)          0.445     4.239    system_i/divider_0/inst/counter1[9]
    SLICE_X43Y215        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.464 r  system_i/divider_0/inst/counter0__1_carry__0_i_15/O
                         net (fo=1, routed)           0.022     4.486    system_i/divider_0/inst/counter0__1_carry__0_i_15_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.753 r  system_i/divider_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.783    system_i/divider_0/inst/counter0__1_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.861 r  system_i/divider_0/inst/counter0__1_carry__1/O[0]
                         net (fo=3, routed)           0.230     5.091    system_i/divider_0/inst/counter0__1_carry__1_n_15
    SLICE_X41Y218        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     5.175 r  system_i/divider_0/inst/counter0__181_carry__0_i_6/O
                         net (fo=1, routed)           0.311     5.486    system_i/divider_0/inst/counter0__181_carry__0_i_6_n_0
    SLICE_X41Y215        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.164     5.650 r  system_i/divider_0/inst/counter0__181_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.680    system_i/divider_0/inst/counter0__181_carry__0_n_0
    SLICE_X41Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.745 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     5.775    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X41Y217        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.936 r  system_i/divider_0/inst/counter0__181_carry__2/O[5]
                         net (fo=12, routed)          0.214     6.150    system_i/divider_0/inst/counter0__181_carry__2_n_10
    SLICE_X41Y219        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     6.374 r  system_i/divider_0/inst/counter0__258_carry_i_7/O
                         net (fo=1, routed)           0.029     6.403    system_i/divider_0/inst/counter0__258_carry_i_7_n_0
    SLICE_X41Y219        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.641 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     6.671    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.749 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.255     7.004    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.060 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.015     7.075    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.255 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.265     7.520    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X43Y220        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     7.580 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     7.601    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X43Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.776 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.806    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X43Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.884 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.383     8.267    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[4])
                                                      0.233     8.500 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.167     8.667    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X42Y218        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     8.725 r  system_i/divider_0/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.070     8.795    system_i/divider_0/inst/counter0[12]
    SLICE_X42Y218        FDCE                                         r  system_i/divider_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.968     8.511    system_i/divider_0/inst/clk_in
    SLICE_X42Y218        FDCE                                         r  system_i/divider_0/inst/counter_reg[12]/C
                         clock pessimism             -0.625     7.886    
                         clock uncertainty           -0.062     7.824    
    SLICE_X42Y218        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.044     7.868    system_i/divider_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.868    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -0.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.111ns (37.248%)  route 0.187ns (62.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Net Delay (Source):      1.068ns (routing 0.001ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.001ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.068     3.611    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X4Y195         FDRE                                         r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.722 r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.187     3.909    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X2Y193         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.248     3.148    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y193         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism              0.628     3.776    
    SLICE_X2Y193         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     3.880    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -3.880    
                         arrival time                           3.909    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.112ns (45.902%)  route 0.132ns (54.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Net Delay (Source):      1.091ns (routing 0.001ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.001ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.091     3.634    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y191         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y191         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     3.746 r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.132     3.878    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X2Y191         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.281     3.181    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X2Y191         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.556     3.737    
    SLICE_X2Y191         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     3.841    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -3.841    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[2].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[2].GEN_POS_EDGE_DETECT.irpt_dly2_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.112ns (54.634%)  route 0.093ns (45.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    3.542ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Net Delay (Source):      0.999ns (routing 0.001ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.001ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.999     3.542    system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X46Y214        FDSE                                         r  system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[2].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y214        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     3.654 r  system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[2].GEN_POS_EDGE_DETECT.irpt_dly1_reg/Q
                         net (fo=2, routed)           0.093     3.747    system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[2].GEN_POS_EDGE_DETECT.irpt_dly1_reg_n_0
    SLICE_X46Y213        FDSE                                         r  system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[2].GEN_POS_EDGE_DETECT.irpt_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.135     3.035    system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X46Y213        FDSE                                         r  system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[2].GEN_POS_EDGE_DETECT.irpt_dly2_reg/C
                         clock pessimism              0.570     3.605    
    SLICE_X46Y213        FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.708    system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[2].GEN_POS_EDGE_DETECT.irpt_dly2_reg
  -------------------------------------------------------------------
                         required time                         -3.708    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.115ns (58.376%)  route 0.082ns (41.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.151ns
    Source Clock Delay      (SCD):    3.622ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Net Delay (Source):      1.079ns (routing 0.001ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.001ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.079     3.622    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y190         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y190         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     3.737 r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.082     3.819    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X2Y189         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.251     3.151    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X2Y189         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism              0.565     3.716    
    SLICE_X2Y189         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.061     3.777    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -3.777    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.112ns (58.947%)  route 0.078ns (41.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Net Delay (Source):      1.032ns (routing 0.001ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.001ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.032     3.575    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X51Y213        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y213        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     3.687 r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[8]/Q
                         net (fo=1, routed)           0.078     3.765    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/D[2]
    SLICE_X51Y213        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.161     3.061    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X51Y213        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[2]/C
                         clock pessimism              0.559     3.620    
    SLICE_X51Y213        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.101     3.721    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.721    
                         arrival time                           3.765    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.112ns (45.902%)  route 0.132ns (54.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.130ns
    Source Clock Delay      (SCD):    3.621ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Net Delay (Source):      1.078ns (routing 0.001ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.001ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.078     3.621    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y198         FDRE                                         r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     3.733 r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.132     3.865    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X4Y196         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.230     3.130    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y196         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.628     3.758    
    SLICE_X4Y196         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.061     3.819    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -3.819    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.112ns (40.288%)  route 0.166ns (59.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Net Delay (Source):      1.072ns (routing 0.001ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.001ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.072     3.615    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y194         FDRE                                         r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y194         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     3.727 r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.166     3.893    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X2Y193         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.248     3.148    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y193         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism              0.628     3.776    
    SLICE_X2Y193         SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.070     3.846    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -3.846    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.112ns (54.106%)  route 0.095ns (45.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.151ns
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Net Delay (Source):      1.085ns (routing 0.001ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.001ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.085     3.628    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y190         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y190         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     3.740 r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]/Q
                         net (fo=1, routed)           0.095     3.835    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[16]
    SLICE_X2Y189         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.251     3.151    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X2Y189         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism              0.565     3.716    
    SLICE_X2Y189         SRLC32E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.070     3.786    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -3.786    
                         arrival time                           3.835    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.113ns (41.091%)  route 0.162ns (58.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns
    Source Clock Delay      (SCD):    3.622ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Net Delay (Source):      1.079ns (routing 0.001ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.001ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.079     3.622    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y197         FDRE                                         r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y197         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     3.735 r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.162     3.897    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X2Y195         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.247     3.147    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y195         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism              0.628     3.775    
    SLICE_X2Y195         SRLC32E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.070     3.845    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.169ns (65.251%)  route 0.090ns (34.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    3.601ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Net Delay (Source):      1.058ns (routing 0.001ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.001ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.058     3.601    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y206         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     3.715 r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[76]/Q
                         net (fo=1, routed)           0.073     3.788    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[76]
    SLICE_X4Y206         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.055     3.843 r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[76]_i_1/O
                         net (fo=1, routed)           0.017     3.860    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[76]
    SLICE_X4Y206         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.178     3.078    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y206         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]/C
                         clock pessimism              0.628     3.706    
    SLICE_X4Y206         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     3.808    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]
  -------------------------------------------------------------------
                         required time                         -3.808    
                         arrival time                           3.860    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK    n/a            4.000         5.000       1.000      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         5.000       2.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X20Y222  system_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X2Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X4Y194   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X4Y193   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X4Y193   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X4Y196   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X4Y194   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X4Y194   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X20Y222  system_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X20Y222  system_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X2Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X2Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X4Y194   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X4Y194   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X20Y222  system_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X20Y222  system_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X2Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X2Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X4Y194   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X4Y194   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.114ns (4.937%)  route 2.195ns (95.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 8.518 - 5.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.124ns (routing 0.001ns, distribution 1.123ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.001ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.124     3.024    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X20Y219        FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y219        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.138 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          2.195     5.333    system_i/divider_0/inst/rst
    SLICE_X43Y221        FDCE                                         f  system_i/divider_0/inst/counter_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.975     8.518    system_i/divider_0/inst/clk_in
    SLICE_X43Y221        FDCE                                         r  system_i/divider_0/inst/counter_reg[11]/C
                         clock pessimism             -0.626     7.892    
                         clock uncertainty           -0.062     7.830    
    SLICE_X43Y221        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093     7.737    system_i/divider_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.114ns (5.261%)  route 2.053ns (94.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 8.511 - 5.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.124ns (routing 0.001ns, distribution 1.123ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.001ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.124     3.024    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X20Y219        FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y219        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.138 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          2.053     5.191    system_i/divider_0/inst/rst
    SLICE_X42Y218        FDCE                                         f  system_i/divider_0/inst/counter_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.968     8.511    system_i/divider_0/inst/clk_in
    SLICE_X42Y218        FDCE                                         r  system_i/divider_0/inst/counter_reg[12]/C
                         clock pessimism             -0.626     7.885    
                         clock uncertainty           -0.062     7.823    
    SLICE_X42Y218        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093     7.730    system_i/divider_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -5.191    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.114ns (5.261%)  route 2.053ns (94.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 8.511 - 5.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.124ns (routing 0.001ns, distribution 1.123ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.001ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.124     3.024    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X20Y219        FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y219        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.138 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          2.053     5.191    system_i/divider_0/inst/rst
    SLICE_X42Y218        FDCE                                         f  system_i/divider_0/inst/counter_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.968     8.511    system_i/divider_0/inst/clk_in
    SLICE_X42Y218        FDCE                                         r  system_i/divider_0/inst/counter_reg[16]/C
                         clock pessimism             -0.626     7.885    
                         clock uncertainty           -0.062     7.823    
    SLICE_X42Y218        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.093     7.730    system_i/divider_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -5.191    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.114ns (5.244%)  route 2.060ns (94.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 8.519 - 5.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.124ns (routing 0.001ns, distribution 1.123ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.001ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.124     3.024    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X20Y219        FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y219        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.138 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          2.060     5.198    system_i/divider_0/inst/rst
    SLICE_X43Y222        FDCE                                         f  system_i/divider_0/inst/counter_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.976     8.519    system_i/divider_0/inst/clk_in
    SLICE_X43Y222        FDCE                                         r  system_i/divider_0/inst/counter_reg[15]/C
                         clock pessimism             -0.626     7.893    
                         clock uncertainty           -0.062     7.831    
    SLICE_X43Y222        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093     7.738    system_i/divider_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          7.738    
                         arrival time                          -5.198    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.114ns (5.499%)  route 1.959ns (94.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 8.515 - 5.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.124ns (routing 0.001ns, distribution 1.123ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.001ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.124     3.024    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X20Y219        FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y219        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.138 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          1.959     5.097    system_i/divider_0/inst/rst
    SLICE_X43Y218        FDCE                                         f  system_i/divider_0/inst/counter_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.972     8.515    system_i/divider_0/inst/clk_in
    SLICE_X43Y218        FDCE                                         r  system_i/divider_0/inst/counter_reg[10]/C
                         clock pessimism             -0.626     7.889    
                         clock uncertainty           -0.062     7.827    
    SLICE_X43Y218        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093     7.734    system_i/divider_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.114ns (5.499%)  route 1.959ns (94.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 8.515 - 5.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.124ns (routing 0.001ns, distribution 1.123ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.001ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.124     3.024    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X20Y219        FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y219        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.138 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          1.959     5.097    system_i/divider_0/inst/rst
    SLICE_X43Y218        FDCE                                         f  system_i/divider_0/inst/counter_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.972     8.515    system_i/divider_0/inst/clk_in
    SLICE_X43Y218        FDCE                                         r  system_i/divider_0/inst/counter_reg[14]/C
                         clock pessimism             -0.626     7.889    
                         clock uncertainty           -0.062     7.827    
    SLICE_X43Y218        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093     7.734    system_i/divider_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.250ns (11.666%)  route 1.893ns (88.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 8.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    -0.625ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.092ns (routing 0.001ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.001ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.092     2.992    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X43Y209        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y209        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.108 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=33, routed)          0.463     3.571    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X45Y207        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     3.705 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.430     5.135    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X50Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.028     8.571    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[2]/C
                         clock pessimism             -0.625     7.946    
                         clock uncertainty           -0.062     7.884    
    SLICE_X50Y214        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     7.791    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.250ns (11.666%)  route 1.893ns (88.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 8.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    -0.625ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.092ns (routing 0.001ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.001ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.092     2.992    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X43Y209        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y209        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.108 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=33, routed)          0.463     3.571    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X45Y207        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     3.705 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.430     5.135    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X50Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.028     8.571    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[8]/C
                         clock pessimism             -0.625     7.946    
                         clock uncertainty           -0.062     7.884    
    SLICE_X50Y214        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093     7.791    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.250ns (11.666%)  route 1.893ns (88.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 8.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    -0.625ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.092ns (routing 0.001ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.001ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.092     2.992    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X43Y209        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y209        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.108 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=33, routed)          0.463     3.571    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X45Y207        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     3.705 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.430     5.135    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X50Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.028     8.571    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[9]/C
                         clock pessimism             -0.625     7.946    
                         clock uncertainty           -0.062     7.884    
    SLICE_X50Y214        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093     7.791    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.250ns (11.682%)  route 1.890ns (88.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 8.568 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    -0.625ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.092ns (routing 0.001ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.001ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.092     2.992    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X43Y209        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y209        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.108 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=33, routed)          0.463     3.571    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X45Y207        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     3.705 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.427     5.132    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X50Y212        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        1.025     8.568    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y212        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]/C
                         clock pessimism             -0.625     7.943    
                         clock uncertainty           -0.062     7.881    
    SLICE_X50Y212        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     7.788    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                  2.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.914%)  route 0.280ns (60.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      0.598ns (routing 0.001ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.001ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.598     2.249    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X45Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y207        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.332 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.088     2.420    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X45Y207        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.103     2.523 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.192     2.715    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X48Y206        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.650     1.765    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X48Y206        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/C
                         clock pessimism              0.530     2.295    
    SLICE_X48Y206        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     2.277    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.914%)  route 0.280ns (60.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      0.598ns (routing 0.001ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.001ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.598     2.249    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X45Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y207        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.332 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.088     2.420    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X45Y207        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.103     2.523 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.192     2.715    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X48Y206        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.650     1.765    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X48Y206        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/C
                         clock pessimism              0.530     2.295    
    SLICE_X48Y206        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.018     2.277    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.914%)  route 0.280ns (60.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      0.598ns (routing 0.001ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.001ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.598     2.249    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X45Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y207        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.332 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.088     2.420    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X45Y207        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.103     2.523 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.192     2.715    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X48Y206        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.650     1.765    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X48Y206        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]/C
                         clock pessimism              0.530     2.295    
    SLICE_X48Y206        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.018     2.277    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.766%)  route 0.349ns (65.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      0.598ns (routing 0.001ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.598     2.249    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X45Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y207        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.332 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.088     2.420    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X45Y207        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.103     2.523 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.261     2.784    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X47Y210        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.644     1.759    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y210        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[10]/C
                         clock pessimism              0.530     2.289    
    SLICE_X47Y210        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     2.271    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.766%)  route 0.349ns (65.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      0.598ns (routing 0.001ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.598     2.249    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X45Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y207        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.332 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.088     2.420    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X45Y207        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.103     2.523 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.261     2.784    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X47Y210        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.644     1.759    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y210        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[11]/C
                         clock pessimism              0.530     2.289    
    SLICE_X47Y210        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.018     2.271    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.766%)  route 0.349ns (65.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      0.598ns (routing 0.001ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.598     2.249    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X45Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y207        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.332 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.088     2.420    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X45Y207        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.103     2.523 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.261     2.784    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X47Y210        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.644     1.759    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y210        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[4]/C
                         clock pessimism              0.530     2.289    
    SLICE_X47Y210        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     2.271    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.766%)  route 0.349ns (65.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      0.598ns (routing 0.001ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.598     2.249    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X45Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y207        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.332 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.088     2.420    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X45Y207        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.103     2.523 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.261     2.784    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X47Y210        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.644     1.759    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y210        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[5]/C
                         clock pessimism              0.530     2.289    
    SLICE_X47Y210        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     2.271    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.766%)  route 0.349ns (65.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      0.598ns (routing 0.001ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.598     2.249    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X45Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y207        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.332 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.088     2.420    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X45Y207        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.103     2.523 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.261     2.784    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X47Y210        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.644     1.759    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y210        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[6]/C
                         clock pessimism              0.530     2.289    
    SLICE_X47Y210        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.018     2.271    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.766%)  route 0.349ns (65.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      0.598ns (routing 0.001ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.598     2.249    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X45Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y207        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.332 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.088     2.420    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X45Y207        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.103     2.523 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.261     2.784    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X47Y210        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.644     1.759    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y210        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[7]/C
                         clock pessimism              0.530     2.289    
    SLICE_X47Y210        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.018     2.271    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.096%)  route 0.376ns (66.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      0.598ns (routing 0.001ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.598     2.249    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X45Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y207        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.332 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.088     2.420    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X45Y207        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.103     2.523 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.288     2.811    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X47Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1334, routed)        0.642     1.757    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[0]/C
                         clock pessimism              0.530     2.287    
    SLICE_X47Y214        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     2.269    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.542    





