@verdi rc file Version 1.0
[General]
VerdiVersion = Verdi3_K-2015.09-SP2-7
[KeyNote]
Line1 = Automatic Backup 0
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
powerDumped = 0
[Verdi_1]
workMode = hardwareDebug
[hb]
viewport = 0 229 1362 643 448 294 224 1360
activeNode = "test"
activeScope = "test"
activeFile = "Assertions_Test.sv"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 1
baMode = False
srcLineNum = True
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "test"
multipleSelection = 1 1 3 0 0
sdfCheckUndef = FALSE
[hb.sourceTab.1]
scope = test
File = /home/pkchirum/Desktop/praveen_Experiments/Assertions/Assertions_Test.sv
Line = 2
[imp.design1]
dbEnum =  oh
invokeDir = /home/pkchirum/Desktop/praveen_Experiments/Assertions
design = DebussyLib
hostCommand = hostCommand -cunit -usevcs -sverilog dut.sv Assertions_Test.sv verilog.dump
[wave.0]
viewPort = 395 33 967 513 553 65
Empty = /home/pkchirum/Desktop/praveen_Experiments/Assertions/verdiLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSync = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
