// Seed: 2156738846
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri0 id_4
);
  wire id_6;
  assign id_2 = id_4;
  assign id_2 = -1;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_4,
      id_2,
      id_0,
      id_4,
      id_3,
      id_4,
      id_0,
      id_4,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_0,
      id_4,
      id_2
  );
  assign modCall_1.id_9 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    output wire  id_2,
    input  tri   id_3
);
  nor primCall (id_2, id_3, id_1);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_2,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    output wire id_0,
    output wire id_1,
    input wor id_2,
    input wand id_3,
    output supply0 id_4,
    input tri0 id_5,
    input wand id_6,
    output tri1 id_7,
    input tri id_8,
    input uwire id_9,
    input wor id_10,
    output tri1 id_11,
    input wor id_12,
    output wor id_13,
    input tri0 id_14,
    input tri0 id_15,
    input supply0 id_16,
    input tri id_17,
    output tri id_18
);
  always @(posedge "" or posedge id_15);
endmodule
