Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Thu Aug 30 07:23:02 2018
| Host              : LAPTOP-EPOJV2QA running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file blinky_block_diag_wrapper_timing_summary_routed.rpt -pb blinky_block_diag_wrapper_timing_summary_routed.pb -rpx blinky_block_diag_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : blinky_block_diag_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: blinky_block_diag_i/blinky_0/inst/slow_clk_reg[21]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     82.268        0.000                      0                   22        0.026        0.000                      0                   22        4.550        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                       ------------       ----------      --------------
blinky_block_diag_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_blinky_block_diag_clk_wiz_0_0    {0.000 41.667}     83.333          12.000          
clk_pl_0                                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
blinky_block_diag_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    4.550        0.000                       0                     1  
  clk_out1_blinky_block_diag_clk_wiz_0_0         82.268        0.000                      0                   22        0.026        0.000                      0                   22       41.392        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  blinky_block_diag_i/clk_wiz_0/inst/clk_in1
  To Clock:  blinky_block_diag_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         blinky_block_diag_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blinky_block_diag_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE4_ADV/CLKIN  n/a            1.250         10.000      8.750      PLL_X0Y5  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN  n/a            0.450         5.000       4.550      PLL_X0Y5  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN  n/a            0.450         5.000       4.550      PLL_X0Y5  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN  n/a            0.450         5.000       4.550      PLL_X0Y5  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN  n/a            0.450         5.000       4.550      PLL_X0Y5  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_blinky_block_diag_clk_wiz_0_0
  To Clock:  clk_out1_blinky_block_diag_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       82.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.268ns  (required time - arrival time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@83.333ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.459ns (52.457%)  route 0.416ns (47.543%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.768ns = ( 87.101 - 83.333 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.201ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.934ns (routing 1.091ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.263     1.263    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.317 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.597    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.625 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          2.137     3.762    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.858 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/Q
                         net (fo=1, routed)           0.329     4.187    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[3]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.382 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.410    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.433 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.461    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_0
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.606 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.031     4.637    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1_n_10
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    83.333 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.122    84.455    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444    84.899 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    85.143    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.167 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.934    87.101    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[21]/C
                         clock pessimism             -0.099    87.002    
                         clock uncertainty           -0.124    86.878    
    SLICE_X15Y121        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    86.905    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[21]
  -------------------------------------------------------------------
                         required time                         86.905    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 82.268    

Slack (MET) :             82.304ns  (required time - arrival time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@83.333ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.418ns (50.060%)  route 0.417ns (49.940%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 87.097 - 83.333 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.201ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.930ns (routing 1.091ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.263     1.263    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.317 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.597    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.625 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          2.137     3.762    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.858 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/Q
                         net (fo=1, routed)           0.329     4.187    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[3]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.382 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.410    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.433 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.461    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_0
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.565 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.032     4.597    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1_n_12
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    83.333 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.122    84.455    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444    84.899 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    85.143    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.167 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.930    87.097    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[19]/C
                         clock pessimism             -0.099    86.998    
                         clock uncertainty           -0.124    86.874    
    SLICE_X15Y121        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    86.901    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[19]
  -------------------------------------------------------------------
                         required time                         86.901    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                 82.304    

Slack (MET) :             82.305ns  (required time - arrival time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@83.333ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.423ns (50.477%)  route 0.415ns (49.523%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.768ns = ( 87.101 - 83.333 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.201ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.934ns (routing 1.091ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.263     1.263    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.317 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.597    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.625 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          2.137     3.762    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.858 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/Q
                         net (fo=1, routed)           0.329     4.187    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[3]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.382 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.410    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.433 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.461    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_0
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.570 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.030     4.600    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1_n_11
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    83.333 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.122    84.455    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444    84.899 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    85.143    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.167 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.934    87.101    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[20]/C
                         clock pessimism             -0.099    87.002    
                         clock uncertainty           -0.124    86.878    
    SLICE_X15Y121        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    86.905    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[20]
  -------------------------------------------------------------------
                         required time                         86.905    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                 82.305    

Slack (MET) :             82.312ns  (required time - arrival time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@83.333ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.411ns (49.698%)  route 0.416ns (50.302%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 87.097 - 83.333 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.201ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.930ns (routing 1.091ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.263     1.263    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.317 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.597    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.625 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          2.137     3.762    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.858 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/Q
                         net (fo=1, routed)           0.329     4.187    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[3]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.382 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.410    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.433 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.461    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_0
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.558 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.031     4.589    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1_n_14
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    83.333 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.122    84.455    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444    84.899 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    85.143    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.167 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.930    87.097    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[17]/C
                         clock pessimism             -0.099    86.998    
                         clock uncertainty           -0.124    86.874    
    SLICE_X15Y121        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    86.901    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[17]
  -------------------------------------------------------------------
                         required time                         86.901    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                 82.312    

Slack (MET) :             82.318ns  (required time - arrival time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@83.333ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.437ns (52.970%)  route 0.388ns (47.030%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.768ns = ( 87.101 - 83.333 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.201ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.934ns (routing 1.091ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.263     1.263    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.317 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.597    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.625 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          2.137     3.762    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.858 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/Q
                         net (fo=1, routed)           0.329     4.187    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[3]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.382 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.410    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.556 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.031     4.587    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_8
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    83.333 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.122    84.455    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444    84.899 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    85.143    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.167 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.934    87.101    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[15]/C
                         clock pessimism             -0.099    87.002    
                         clock uncertainty           -0.124    86.878    
    SLICE_X15Y120        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    86.905    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[15]
  -------------------------------------------------------------------
                         required time                         86.905    
                         arrival time                          -4.587    
  -------------------------------------------------------------------
                         slack                                 82.318    

Slack (MET) :             82.319ns  (required time - arrival time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@83.333ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.436ns (52.913%)  route 0.388ns (47.087%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.768ns = ( 87.101 - 83.333 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.201ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.934ns (routing 1.091ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.263     1.263    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.317 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.597    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.625 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          2.137     3.762    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.858 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/Q
                         net (fo=1, routed)           0.329     4.187    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[3]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.382 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.410    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.555 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.031     4.586    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_10
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    83.333 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.122    84.455    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444    84.899 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    85.143    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.167 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.934    87.101    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[13]/C
                         clock pessimism             -0.099    87.002    
                         clock uncertainty           -0.124    86.878    
    SLICE_X15Y120        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    86.905    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[13]
  -------------------------------------------------------------------
                         required time                         86.905    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                 82.319    

Slack (MET) :             82.322ns  (required time - arrival time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@83.333ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.400ns (48.960%)  route 0.417ns (51.040%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 87.097 - 83.333 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.201ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.930ns (routing 1.091ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.263     1.263    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.317 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.597    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.625 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          2.137     3.762    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.858 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/Q
                         net (fo=1, routed)           0.329     4.187    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[3]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.382 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.410    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.433 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.461    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_0
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.547 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.032     4.579    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1_n_13
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    83.333 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.122    84.455    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444    84.899 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    85.143    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.167 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.930    87.097    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[18]/C
                         clock pessimism             -0.099    86.998    
                         clock uncertainty           -0.124    86.874    
    SLICE_X15Y121        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    86.901    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[18]
  -------------------------------------------------------------------
                         required time                         86.901    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 82.322    

Slack (MET) :             82.334ns  (required time - arrival time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@83.333ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.420ns (51.916%)  route 0.389ns (48.084%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.768ns = ( 87.101 - 83.333 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.201ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.934ns (routing 1.091ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.263     1.263    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.317 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.597    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.625 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          2.137     3.762    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.858 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/Q
                         net (fo=1, routed)           0.329     4.187    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[3]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.382 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.410    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.539 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/O[6]
                         net (fo=1, routed)           0.032     4.571    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_9
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    83.333 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.122    84.455    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444    84.899 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    85.143    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.167 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.934    87.101    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[14]/C
                         clock pessimism             -0.099    87.002    
                         clock uncertainty           -0.124    86.878    
    SLICE_X15Y120        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    86.905    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[14]
  -------------------------------------------------------------------
                         required time                         86.905    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                 82.334    

Slack (MET) :             82.338ns  (required time - arrival time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@83.333ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.386ns (48.190%)  route 0.415ns (51.810%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 87.097 - 83.333 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.201ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.930ns (routing 1.091ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.263     1.263    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.317 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.597    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.625 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          2.137     3.762    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.858 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/Q
                         net (fo=1, routed)           0.329     4.187    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[3]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.382 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.410    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.433 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.461    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_0
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.533 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.030     4.563    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1_n_15
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    83.333 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.122    84.455    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444    84.899 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    85.143    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.167 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.930    87.097    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]/C
                         clock pessimism             -0.099    86.998    
                         clock uncertainty           -0.124    86.874    
    SLICE_X15Y121        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    86.901    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]
  -------------------------------------------------------------------
                         required time                         86.901    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                 82.338    

Slack (MET) :             82.355ns  (required time - arrival time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@83.333ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.395ns (50.383%)  route 0.389ns (49.617%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 87.097 - 83.333 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.201ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.930ns (routing 1.091ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.263     1.263    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.317 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.597    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.625 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          2.137     3.762    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.858 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/Q
                         net (fo=1, routed)           0.329     4.187    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[3]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.382 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.410    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.514 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.032     4.546    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_12
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    83.333 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.122    84.455    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444    84.899 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    85.143    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    85.167 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.930    87.097    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[11]/C
                         clock pessimism             -0.099    86.998    
                         clock uncertainty           -0.124    86.874    
    SLICE_X15Y120        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    86.901    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         86.901    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                 82.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.113ns (66.864%)  route 0.056ns (33.136%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      1.083ns (routing 0.610ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.678ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.639     0.639    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.689 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.848    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.865 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.948    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.987 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/Q
                         net (fo=1, routed)           0.046     2.033    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[2]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     2.088 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.019     2.110 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.007     2.117    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_15
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.718     0.718    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.588 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.769    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.788 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.248     2.036    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]/C
                         clock pessimism              0.009     2.045    
    SLICE_X15Y120        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.118ns (67.816%)  route 0.056ns (32.184%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      1.083ns (routing 0.610ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.678ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.639     0.639    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.689 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.848    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.865 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.948    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.987 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/Q
                         net (fo=1, routed)           0.046     2.033    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[2]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     2.088 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.024     2.115 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.122    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_13
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.718     0.718    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.588 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.769    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.788 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.248     2.036    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[10]/C
                         clock pessimism              0.009     2.045    
    SLICE_X15Y120        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.129ns (69.730%)  route 0.056ns (30.270%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      1.083ns (routing 0.610ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.678ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.639     0.639    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.689 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.848    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.865 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.948    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.987 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/Q
                         net (fo=1, routed)           0.046     2.033    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[2]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     2.088 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.035     2.126 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.007     2.133    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_11
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.718     0.718    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.588 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.769    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.788 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.252     2.040    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[12]/C
                         clock pessimism              0.009     2.049    
    SLICE_X15Y120        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.095    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.125ns (69.061%)  route 0.056ns (30.939%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      1.083ns (routing 0.610ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.678ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.639     0.639    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.689 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.848    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.865 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.948    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.987 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/Q
                         net (fo=1, routed)           0.046     2.033    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[2]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     2.088 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.031     2.122 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.129    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_14
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.718     0.718    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.588 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.769    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.788 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.248     2.036    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[9]/C
                         clock pessimism              0.009     2.045    
    SLICE_X15Y120        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.127ns (69.399%)  route 0.056ns (30.601%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      1.083ns (routing 0.610ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.678ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.639     0.639    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.689 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.848    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.865 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.948    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.987 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/Q
                         net (fo=1, routed)           0.046     2.033    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[2]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     2.088 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.033     2.124 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.131    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_12
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.718     0.718    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.588 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.769    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.788 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.248     2.036    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[11]/C
                         clock pessimism              0.009     2.045    
    SLICE_X15Y120        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.135ns (70.681%)  route 0.056ns (29.319%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      1.083ns (routing 0.610ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.678ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.639     0.639    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.689 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.848    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.865 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.948    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.987 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/Q
                         net (fo=1, routed)           0.046     2.033    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[2]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     2.088 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.041     2.132 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/O[6]
                         net (fo=1, routed)           0.007     2.139    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_9
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.718     0.718    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.588 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.769    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.788 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.252     2.040    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[14]/C
                         clock pessimism              0.009     2.049    
    SLICE_X15Y120        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.095    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.130ns (68.783%)  route 0.059ns (31.217%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      1.083ns (routing 0.610ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.678ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.639     0.639    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.689 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.848    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.865 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.948    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.987 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/Q
                         net (fo=1, routed)           0.046     2.033    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[2]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     2.088 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     2.108 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.111    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_0
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.019     2.130 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.007     2.137    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1_n_15
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.718     0.718    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.588 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.769    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.788 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.248     2.036    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]/C
                         clock pessimism              0.009     2.045    
    SLICE_X15Y121        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.135ns (69.588%)  route 0.059ns (30.412%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      1.083ns (routing 0.610ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.678ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.639     0.639    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.689 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.848    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.865 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.948    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.987 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/Q
                         net (fo=1, routed)           0.046     2.033    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[2]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     2.088 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     2.108 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.111    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_0
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.024     2.135 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.142    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]_i_1_n_13
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.718     0.718    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.588 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.769    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.788 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.248     2.036    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y121        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[18]/C
                         clock pessimism              0.009     2.045    
    SLICE_X15Y121        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.145ns (72.139%)  route 0.056ns (27.861%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      1.083ns (routing 0.610ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.678ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.639     0.639    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.689 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.848    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.865 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.948    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.987 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/Q
                         net (fo=1, routed)           0.046     2.033    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[2]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     2.088 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.051     2.142 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.007     2.149    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_10
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.718     0.718    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.588 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.769    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.788 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.252     2.040    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[13]/C
                         clock pessimism              0.009     2.049    
    SLICE_X15Y120        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.095    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blinky_block_diag_i/blinky_0/inst/slow_clk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinky_block_diag_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_blinky_block_diag_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns - clk_out1_blinky_block_diag_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.145ns (72.139%)  route 0.056ns (27.861%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      1.083ns (routing 0.610ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.678ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.639     0.639    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.689 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.848    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.865 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.948    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y119        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.987 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/Q
                         net (fo=1, routed)           0.046     2.033    blinky_block_diag_i/blinky_0/inst/slow_clk_reg_n_0_[2]
    SLICE_X15Y119        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     2.088 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.003     2.091    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]_i_1_n_0
    SLICE_X15Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.051     2.142 r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.149    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[8]_i_1_n_8
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinky_block_diag_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  blinky_block_diag_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.718     0.718    blinky_block_diag_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.588 r  blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.769    blinky_block_diag_i/clk_wiz_0/inst/clk_out1_blinky_block_diag_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.788 r  blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=22, routed)          1.252     2.040    blinky_block_diag_i/blinky_0/inst/clk
    SLICE_X15Y120        FDRE                                         r  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[15]/C
                         clock pessimism              0.009     2.049    
    SLICE_X15Y120        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.095    blinky_block_diag_i/blinky_0/inst/slow_clk_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_blinky_block_diag_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         83.333      81.834     BUFGCE_X0Y50   blinky_block_diag_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE4_ADV/CLKOUT0  n/a            1.499         83.333      81.834     PLL_X0Y5       blinky_block_diag_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            0.550         83.333      82.783     SLICE_X15Y119  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         83.333      82.783     SLICE_X15Y120  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.550         83.333      82.783     SLICE_X15Y120  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.550         83.333      82.783     SLICE_X15Y120  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.550         83.333      82.783     SLICE_X15Y120  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.550         83.333      82.783     SLICE_X15Y120  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.550         83.333      82.783     SLICE_X15Y120  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[15]/C
Min Period        n/a     FDRE/C             n/a            0.550         83.333      82.783     SLICE_X15Y121  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y119  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y120  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y120  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y120  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y120  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y119  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y121  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y121  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y119  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y119  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y119  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y119  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y119  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y119  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y119  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y119  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y119  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y119  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y119  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         41.667      41.392     SLICE_X15Y120  blinky_block_diag_i/blinky_0/inst/slow_clk_reg[10]/C



