$date
	Sat Oct 22 16:28:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fir_direct $end
$var wire 1 ! clk $end
$var wire 1 " i_rst $end
$var wire 16 # i_x [15:0] $end
$var wire 18 $ o_y [17:0] $end
$var reg 32 % Mult_aux0 [31:0] $end
$var reg 32 & Mult_aux1 [31:0] $end
$var integer 32 ' idx [31:0] $end
$scope begin coefficient_load $end
$upscope $end
$scope begin registers $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 '
bx &
bx %
bx $
bz #
z"
z!
$end
#1
