// Seed: 3422100075
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  ;
  tri1 \id_7 = 1;
  wire id_8;
  always @(1 or posedge \id_7 or posedge id_2) begin : LABEL_0
    wait (id_6#(.id_2(1)));
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd55
) (
    input supply1 _id_0,
    input tri0 id_1
);
  logic [id_0 : -1] id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
