"C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/register.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v=work,System Verilog"
