SOURCE=verilog/tiny_scan.v
RUNDIR=/afs/ece.cmu.edu/usr/amort/Private/18-765/project5/et_project5/small_test/
