-- VHDL for IBM SMS ALD page 14.30.08.1
-- Title: ADDRESS MODIFY CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/29/2020 12:50:30 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_30_08_1_ADDRESS_MODIFY_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_SET_MODIFY_CTRL_LATCHES:	 in STD_LOGIC;
		PS_MINUS_ONE_28_LINE:	 in STD_LOGIC;
		MS_RESET_ADDR_MOD_CTRL_LATCH:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3_JRJ:	 in STD_LOGIC;
		PS_LOGIC_GATE_A_1:	 in STD_LOGIC;
		PS_ADDR_MOD_SET_TO_MINUS_ONE:	 in STD_LOGIC;
		PS_LOGIC_GATE_A_OR_R:	 in STD_LOGIC;
		PS_ADDR_MOD_SET_TO_1_STAR_1412_19:	 in STD_LOGIC;
		MY_1ST_CLOCK_PULSE:	 in STD_LOGIC;
		PY_RESET_ADDR_MOD_LATCHES:	 in STD_LOGIC;
		PS_BORROW_LATCH_ON:	 out STD_LOGIC;
		PY_MODIFY_BY_MINUS_ONE:	 out STD_LOGIC;
		MY_MODIFY_BY_MINUS_ONE:	 out STD_LOGIC;
		MS_MODIFY_BY_MINUS_ONE:	 out STD_LOGIC);
end ALD_14_30_08_1_ADDRESS_MODIFY_CONTROLS;

architecture behavioral of ALD_14_30_08_1_ADDRESS_MODIFY_CONTROLS is 

	signal OUT_5A_G: STD_LOGIC;
	signal OUT_4B_C: STD_LOGIC;
	signal OUT_3B_D: STD_LOGIC;
	signal OUT_3B_D_Latch: STD_LOGIC;
	signal OUT_2B_E: STD_LOGIC;
	signal OUT_2B_E_Latch: STD_LOGIC;
	signal OUT_4C_P: STD_LOGIC;
	signal OUT_4D_D: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_3F_F: STD_LOGIC;
	signal OUT_1F_R: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_4G_P: STD_LOGIC;
	signal OUT_4G_P_Latch: STD_LOGIC;
	signal OUT_3G_P: STD_LOGIC;
	signal OUT_3G_P_Latch: STD_LOGIC;
	signal OUT_5H_L: STD_LOGIC;
	signal OUT_2H_E: STD_LOGIC;
	signal OUT_3I_C: STD_LOGIC;
	signal OUT_DOT_2C: STD_LOGIC;

begin

	OUT_5A_G <= NOT(PS_MINUS_ONE_28_LINE );
	OUT_4B_C <= NOT(OUT_5A_G AND PS_2ND_CLOCK_PULSE_3_JRJ AND PS_SET_MODIFY_CTRL_LATCHES );
	OUT_3B_D_Latch <= NOT(OUT_4B_C AND OUT_DOT_2C AND MS_RESET_ADDR_MOD_CTRL_LATCH );
	OUT_2B_E_Latch <= NOT(OUT_3B_D AND OUT_4C_P AND OUT_4D_D );
	OUT_4C_P <= NOT(PS_2ND_CLOCK_PULSE_3_JRJ AND PS_MINUS_ONE_28_LINE );
	OUT_4D_D <= NOT(PS_2ND_CLOCK_PULSE_3_JRJ AND PS_LOGIC_GATE_A_1 AND PS_ADDR_MOD_SET_TO_MINUS_ONE );
	OUT_4F_D <= NOT(PS_2ND_CLOCK_PULSE_3_JRJ AND PS_LOGIC_GATE_A_OR_R AND PS_ADDR_MOD_SET_TO_1_STAR_1412_19 );
	OUT_3F_F <= NOT OUT_4F_D;
	OUT_1F_R <= NOT(OUT_2H_E );
	OUT_5G_C <= NOT(MY_1ST_CLOCK_PULSE OR OUT_DOT_2C );
	OUT_4G_P_Latch <= NOT(OUT_5G_C OR OUT_3G_P OR PY_RESET_ADDR_MOD_LATCHES );
	OUT_3G_P_Latch <= NOT(OUT_4G_P OR OUT_5H_L );
	OUT_5H_L <= NOT(OUT_3B_D OR MY_1ST_CLOCK_PULSE );
	OUT_2H_E <= OUT_3G_P;
	OUT_3I_C <= NOT(OUT_4G_P );
	OUT_DOT_2C <= OUT_2B_E OR OUT_3F_F;

	PS_BORROW_LATCH_ON <= OUT_1F_R;
	PY_MODIFY_BY_MINUS_ONE <= OUT_4G_P;
	MY_MODIFY_BY_MINUS_ONE <= OUT_2H_E;
	MS_MODIFY_BY_MINUS_ONE <= OUT_3I_C;

	Latch_3B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3B_D_Latch,
		Q => OUT_3B_D,
		QBar => OPEN );

	Latch_2B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2B_E_Latch,
		Q => OUT_2B_E,
		QBar => OPEN );

	Latch_4G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4G_P_Latch,
		Q => OUT_4G_P,
		QBar => OPEN );

	Latch_3G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3G_P_Latch,
		Q => OUT_3G_P,
		QBar => OPEN );


end;
