ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"ADC_theACLK.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.ADC_theACLK_Start,"ax",%progbits
  19              		.align	2
  20              		.global	ADC_theACLK_Start
  21              		.thumb
  22              		.thumb_func
  23              		.type	ADC_theACLK_Start, %function
  24              	ADC_theACLK_Start:
  25              	.LFB0:
  26              		.file 1 ".\\Generated_Source\\PSoC5\\ADC_theACLK.c"
   1:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/ADC_theACLK.c **** * File Name: ADC_theACLK.c
   3:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Version 2.20
   4:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
   5:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Description:
   6:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
   8:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Note:
   9:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  10:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/ADC_theACLK.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/ADC_theACLK.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/ADC_theACLK.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  17:.\Generated_Source\PSoC5/ADC_theACLK.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/ADC_theACLK.c **** #include "ADC_theACLK.h"
  19:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  20:.\Generated_Source\PSoC5/ADC_theACLK.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/ADC_theACLK.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/ADC_theACLK.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:.\Generated_Source\PSoC5/ADC_theACLK.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/ADC_theACLK.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/ADC_theACLK.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  27:.\Generated_Source\PSoC5/ADC_theACLK.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  29:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  30:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_Start
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 2


  32:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  34:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
  35:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  "Start on Reset" option is enabled in the DWR.
  37:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  38:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
  39:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
  40:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  41:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
  42:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
  43:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  44:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
  45:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_Start(void) 
  46:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
  27              		.loc 1 46 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 00AF     		add	r7, sp, #0
  36              		.cfi_def_cfa_register 7
  47:.\Generated_Source\PSoC5/ADC_theACLK.c ****     /* Set the bit to enable the clock. */
  48:.\Generated_Source\PSoC5/ADC_theACLK.c ****     ADC_theACLK_CLKEN |= ADC_theACLK_CLKEN_MASK;
  37              		.loc 1 48 0
  38 0004 094B     		ldr	r3, .L2
  39 0006 094A     		ldr	r2, .L2
  40 0008 1278     		ldrb	r2, [r2]
  41 000a D2B2     		uxtb	r2, r2
  42 000c 42F00102 		orr	r2, r2, #1
  43 0010 D2B2     		uxtb	r2, r2
  44 0012 1A70     		strb	r2, [r3]
  49:.\Generated_Source\PSoC5/ADC_theACLK.c **** 	ADC_theACLK_CLKSTBY |= ADC_theACLK_CLKSTBY_MASK;
  45              		.loc 1 49 0
  46 0014 064B     		ldr	r3, .L2+4
  47 0016 064A     		ldr	r2, .L2+4
  48 0018 1278     		ldrb	r2, [r2]
  49 001a D2B2     		uxtb	r2, r2
  50 001c 42F00102 		orr	r2, r2, #1
  51 0020 D2B2     		uxtb	r2, r2
  52 0022 1A70     		strb	r2, [r3]
  50:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
  53              		.loc 1 50 0
  54 0024 BD46     		mov	sp, r7
  55              		@ sp needed
  56 0026 5DF8047B 		ldr	r7, [sp], #4
  57 002a 7047     		bx	lr
  58              	.L3:
  59              		.align	2
  60              	.L2:
  61 002c A1430040 		.word	1073759137
  62 0030 B1430040 		.word	1073759153
  63              		.cfi_endproc
  64              	.LFE0:
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 3


  65              		.size	ADC_theACLK_Start, .-ADC_theACLK_Start
  66              		.section	.text.ADC_theACLK_Stop,"ax",%progbits
  67              		.align	2
  68              		.global	ADC_theACLK_Stop
  69              		.thumb
  70              		.thumb_func
  71              		.type	ADC_theACLK_Stop, %function
  72              	ADC_theACLK_Stop:
  73              	.LFB1:
  51:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  52:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  53:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
  54:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_Stop
  55:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
  56:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  57:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
  58:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Stops the clock and returns immediately. This API does not require the
  59:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  source clock to be running but may return before the hardware is actually
  60:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  disabled. If the settings of the clock are changed after calling this
  61:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  glitch, use the StopBlock function.
  63:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  64:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
  65:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
  66:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  67:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
  68:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
  69:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  70:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
  71:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_Stop(void) 
  72:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
  74              		.loc 1 72 0
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 1, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79 0000 80B4     		push	{r7}
  80              		.cfi_def_cfa_offset 4
  81              		.cfi_offset 7, -4
  82 0002 00AF     		add	r7, sp, #0
  83              		.cfi_def_cfa_register 7
  73:.\Generated_Source\PSoC5/ADC_theACLK.c ****     /* Clear the bit to disable the clock. */
  74:.\Generated_Source\PSoC5/ADC_theACLK.c ****     ADC_theACLK_CLKEN &= (uint8)(~ADC_theACLK_CLKEN_MASK);
  84              		.loc 1 74 0
  85 0004 094B     		ldr	r3, .L5
  86 0006 094A     		ldr	r2, .L5
  87 0008 1278     		ldrb	r2, [r2]
  88 000a D2B2     		uxtb	r2, r2
  89 000c 22F00102 		bic	r2, r2, #1
  90 0010 D2B2     		uxtb	r2, r2
  91 0012 1A70     		strb	r2, [r3]
  75:.\Generated_Source\PSoC5/ADC_theACLK.c **** 	ADC_theACLK_CLKSTBY &= (uint8)(~ADC_theACLK_CLKSTBY_MASK);
  92              		.loc 1 75 0
  93 0014 064B     		ldr	r3, .L5+4
  94 0016 064A     		ldr	r2, .L5+4
  95 0018 1278     		ldrb	r2, [r2]
  96 001a D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 4


  97 001c 22F00102 		bic	r2, r2, #1
  98 0020 D2B2     		uxtb	r2, r2
  99 0022 1A70     		strb	r2, [r3]
  76:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 100              		.loc 1 76 0
 101 0024 BD46     		mov	sp, r7
 102              		@ sp needed
 103 0026 5DF8047B 		ldr	r7, [sp], #4
 104 002a 7047     		bx	lr
 105              	.L6:
 106              		.align	2
 107              	.L5:
 108 002c A1430040 		.word	1073759137
 109 0030 B1430040 		.word	1073759153
 110              		.cfi_endproc
 111              	.LFE1:
 112              		.size	ADC_theACLK_Stop, .-ADC_theACLK_Stop
 113              		.section	.text.ADC_theACLK_StopBlock,"ax",%progbits
 114              		.align	2
 115              		.global	ADC_theACLK_StopBlock
 116              		.thumb
 117              		.thumb_func
 118              		.type	ADC_theACLK_StopBlock, %function
 119              	ADC_theACLK_StopBlock:
 120              	.LFB2:
  77:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  78:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  79:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  81:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
  82:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
  83:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_StopBlock
  84:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
  85:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  86:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
  87:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Note that the source clock must be running or this API will never return as
  91:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  a stopped clock cannot be disabled.
  92:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  93:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
  94:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
  95:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  96:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
  97:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
  98:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
  99:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 100:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_StopBlock(void) 
 101:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 121              		.loc 1 101 0
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 8
 124              		@ frame_needed = 1, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 126 0000 80B4     		push	{r7}
 127              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 5


 128              		.cfi_offset 7, -4
 129 0002 83B0     		sub	sp, sp, #12
 130              		.cfi_def_cfa_offset 16
 131 0004 00AF     		add	r7, sp, #0
 132              		.cfi_def_cfa_register 7
 102:.\Generated_Source\PSoC5/ADC_theACLK.c ****     if ((ADC_theACLK_CLKEN & ADC_theACLK_CLKEN_MASK) != 0u)
 133              		.loc 1 102 0
 134 0006 224B     		ldr	r3, .L10
 135 0008 1B78     		ldrb	r3, [r3]
 136 000a DBB2     		uxtb	r3, r3
 137 000c 03F00103 		and	r3, r3, #1
 138 0010 002B     		cmp	r3, #0
 139 0012 37D0     		beq	.L7
 140              	.LBB2:
 103:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 104:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 105:.\Generated_Source\PSoC5/ADC_theACLK.c ****         uint16 oldDivider;
 106:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 107:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_LD = 0u;
 141              		.loc 1 107 0
 142 0014 1F4B     		ldr	r3, .L10+4
 143 0016 0022     		movs	r2, #0
 144 0018 1A70     		strb	r2, [r3]
 108:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 109:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* Clear all the mask bits except ours. */
 110:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if defined(ADC_theACLK__CFG3)
 111:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_AMASK = ADC_theACLK_CLKEN_MASK;
 145              		.loc 1 111 0
 146 001a 1F4B     		ldr	r3, .L10+8
 147 001c 0122     		movs	r2, #1
 148 001e 1A70     		strb	r2, [r3]
 112:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_DMASK = 0x00u;
 149              		.loc 1 112 0
 150 0020 1E4B     		ldr	r3, .L10+12
 151 0022 0022     		movs	r2, #0
 152 0024 1A70     		strb	r2, [r3]
 113:.\Generated_Source\PSoC5/ADC_theACLK.c **** #else
 114:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_DMASK = ADC_theACLK_CLKEN_MASK;
 115:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_AMASK = 0x00u;
 116:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* ADC_theACLK__CFG3 */
 117:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 118:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* Clear mask of bus clock. */
 119:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 153              		.loc 1 119 0
 154 0026 1E4B     		ldr	r3, .L10+16
 155 0028 1D4A     		ldr	r2, .L10+16
 156 002a 1278     		ldrb	r2, [r2]
 157 002c D2B2     		uxtb	r2, r2
 158 002e 02F07F02 		and	r2, r2, #127
 159 0032 D2B2     		uxtb	r2, r2
 160 0034 1A70     		strb	r2, [r3]
 120:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 121:.\Generated_Source\PSoC5/ADC_theACLK.c ****         oldDivider = CY_GET_REG16(ADC_theACLK_DIV_PTR);
 161              		.loc 1 121 0
 162 0036 1B4B     		ldr	r3, .L10+20
 163 0038 1B88     		ldrh	r3, [r3]	@ movhi
 164 003a FB80     		strh	r3, [r7, #6]	@ movhi
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 6


 122:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 165              		.loc 1 122 0
 166 003c 1A4B     		ldr	r3, .L10+24
 167 003e FA88     		ldrh	r2, [r7, #6]	@ movhi
 168 0040 1A80     		strh	r2, [r3]	@ movhi
 123:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 169              		.loc 1 123 0
 170 0042 144B     		ldr	r3, .L10+4
 171 0044 0722     		movs	r2, #7
 172 0046 1A70     		strb	r2, [r3]
 124:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 125:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* Wait for clock to be disabled */
 126:.\Generated_Source\PSoC5/ADC_theACLK.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 173              		.loc 1 126 0
 174 0048 00BF     		nop
 175              	.L9:
 176              		.loc 1 126 0 is_stmt 0 discriminator 1
 177 004a 124B     		ldr	r3, .L10+4
 178 004c 1B78     		ldrb	r3, [r3]
 179 004e DBB2     		uxtb	r3, r3
 180 0050 03F00103 		and	r3, r3, #1
 181 0054 002B     		cmp	r3, #0
 182 0056 F8D1     		bne	.L9
 127:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 129:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* Clear the bit to disable the clock. */
 130:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_CLKEN &= (uint8)(~ADC_theACLK_CLKEN_MASK);
 183              		.loc 1 130 0 is_stmt 1
 184 0058 0D4B     		ldr	r3, .L10
 185 005a 0D4A     		ldr	r2, .L10
 186 005c 1278     		ldrb	r2, [r2]
 187 005e D2B2     		uxtb	r2, r2
 188 0060 22F00102 		bic	r2, r2, #1
 189 0064 D2B2     		uxtb	r2, r2
 190 0066 1A70     		strb	r2, [r3]
 131:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_CLKSTBY &= (uint8)(~ADC_theACLK_CLKSTBY_MASK);
 191              		.loc 1 131 0
 192 0068 104B     		ldr	r3, .L10+28
 193 006a 104A     		ldr	r2, .L10+28
 194 006c 1278     		ldrb	r2, [r2]
 195 006e D2B2     		uxtb	r2, r2
 196 0070 22F00102 		bic	r2, r2, #1
 197 0074 D2B2     		uxtb	r2, r2
 198 0076 1A70     		strb	r2, [r3]
 132:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 133:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 134:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* Clear the disable bit */
 135:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CLK_DIST_LD = 0x00u;
 199              		.loc 1 135 0
 200 0078 064B     		ldr	r3, .L10+4
 201 007a 0022     		movs	r2, #0
 202 007c 1A70     		strb	r2, [r3]
 136:.\Generated_Source\PSoC5/ADC_theACLK.c ****         CY_SET_REG16(ADC_theACLK_DIV_PTR, oldDivider);
 203              		.loc 1 136 0
 204 007e 094B     		ldr	r3, .L10+20
 205 0080 FA88     		ldrh	r2, [r7, #6]	@ movhi
 206 0082 1A80     		strh	r2, [r3]	@ movhi
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 7


 207              	.L7:
 208              	.LBE2:
 137:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 139:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 209              		.loc 1 139 0
 210 0084 0C37     		adds	r7, r7, #12
 211 0086 BD46     		mov	sp, r7
 212              		@ sp needed
 213 0088 5DF8047B 		ldr	r7, [sp], #4
 214 008c 7047     		bx	lr
 215              	.L11:
 216 008e 00BF     		.align	2
 217              	.L10:
 218 0090 A1430040 		.word	1073759137
 219 0094 01400040 		.word	1073758209
 220 0098 14400040 		.word	1073758228
 221 009c 10400040 		.word	1073758224
 222 00a0 08400040 		.word	1073758216
 223 00a4 00410040 		.word	1073758464
 224 00a8 02400040 		.word	1073758210
 225 00ac B1430040 		.word	1073759153
 226              		.cfi_endproc
 227              	.LFE2:
 228              		.size	ADC_theACLK_StopBlock, .-ADC_theACLK_StopBlock
 229              		.section	.text.ADC_theACLK_StandbyPower,"ax",%progbits
 230              		.align	2
 231              		.global	ADC_theACLK_StandbyPower
 232              		.thumb
 233              		.thumb_func
 234              		.type	ADC_theACLK_StandbyPower, %function
 235              	ADC_theACLK_StandbyPower:
 236              	.LFB3:
 140:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 142:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 143:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 144:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_StandbyPower
 145:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 146:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 147:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 148:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Sets whether the clock is active in standby mode.
 149:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 150:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 151:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 153:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 154:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 155:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 156:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 157:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_StandbyPower(uint8 state) 
 158:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 237              		.loc 1 158 0
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 8
 240              		@ frame_needed = 1, uses_anonymous_args = 0
 241              		@ link register save eliminated.
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 8


 242 0000 80B4     		push	{r7}
 243              		.cfi_def_cfa_offset 4
 244              		.cfi_offset 7, -4
 245 0002 83B0     		sub	sp, sp, #12
 246              		.cfi_def_cfa_offset 16
 247 0004 00AF     		add	r7, sp, #0
 248              		.cfi_def_cfa_register 7
 249 0006 0346     		mov	r3, r0
 250 0008 FB71     		strb	r3, [r7, #7]
 159:.\Generated_Source\PSoC5/ADC_theACLK.c ****     if(state == 0u)
 251              		.loc 1 159 0
 252 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 253 000c 002B     		cmp	r3, #0
 254 000e 08D1     		bne	.L13
 160:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 161:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_CLKSTBY &= (uint8)(~ADC_theACLK_CLKSTBY_MASK);
 255              		.loc 1 161 0
 256 0010 0A4B     		ldr	r3, .L15
 257 0012 0A4A     		ldr	r2, .L15
 258 0014 1278     		ldrb	r2, [r2]
 259 0016 D2B2     		uxtb	r2, r2
 260 0018 22F00102 		bic	r2, r2, #1
 261 001c D2B2     		uxtb	r2, r2
 262 001e 1A70     		strb	r2, [r3]
 263 0020 07E0     		b	.L12
 264              	.L13:
 162:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 163:.\Generated_Source\PSoC5/ADC_theACLK.c ****     else
 164:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 165:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_CLKSTBY |= ADC_theACLK_CLKSTBY_MASK;
 265              		.loc 1 165 0
 266 0022 064B     		ldr	r3, .L15
 267 0024 054A     		ldr	r2, .L15
 268 0026 1278     		ldrb	r2, [r2]
 269 0028 D2B2     		uxtb	r2, r2
 270 002a 42F00102 		orr	r2, r2, #1
 271 002e D2B2     		uxtb	r2, r2
 272 0030 1A70     		strb	r2, [r3]
 273              	.L12:
 166:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 167:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 274              		.loc 1 167 0
 275 0032 0C37     		adds	r7, r7, #12
 276 0034 BD46     		mov	sp, r7
 277              		@ sp needed
 278 0036 5DF8047B 		ldr	r7, [sp], #4
 279 003a 7047     		bx	lr
 280              	.L16:
 281              		.align	2
 282              	.L15:
 283 003c B1430040 		.word	1073759153
 284              		.cfi_endproc
 285              	.LFE3:
 286              		.size	ADC_theACLK_StandbyPower, .-ADC_theACLK_StandbyPower
 287              		.section	.text.ADC_theACLK_SetDividerRegister,"ax",%progbits
 288              		.align	2
 289              		.global	ADC_theACLK_SetDividerRegister
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 9


 290              		.thumb
 291              		.thumb_func
 292              		.type	ADC_theACLK_SetDividerRegister, %function
 293              	ADC_theACLK_SetDividerRegister:
 294              	.LFB4:
 168:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 169:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 170:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 171:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_SetDividerRegister
 172:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 173:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 174:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 175:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 180:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 181:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:.\Generated_Source\PSoC5/ADC_theACLK.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:.\Generated_Source\PSoC5/ADC_theACLK.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   cycle.
 188:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 189:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 190:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 191:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 192:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 193:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:.\Generated_Source\PSoC5/ADC_theACLK.c ****                                 
 195:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 295              		.loc 1 195 0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 16
 298              		@ frame_needed = 1, uses_anonymous_args = 0
 299 0000 80B5     		push	{r7, lr}
 300              		.cfi_def_cfa_offset 8
 301              		.cfi_offset 7, -8
 302              		.cfi_offset 14, -4
 303 0002 84B0     		sub	sp, sp, #16
 304              		.cfi_def_cfa_offset 24
 305 0004 00AF     		add	r7, sp, #0
 306              		.cfi_def_cfa_register 7
 307 0006 0246     		mov	r2, r0
 308 0008 0B46     		mov	r3, r1
 309 000a FA80     		strh	r2, [r7, #6]	@ movhi
 310 000c 7B71     		strb	r3, [r7, #5]
 196:.\Generated_Source\PSoC5/ADC_theACLK.c ****     uint8 enabled;
 197:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 198:.\Generated_Source\PSoC5/ADC_theACLK.c ****     uint8 currSrc = ADC_theACLK_GetSourceRegister();
 311              		.loc 1 198 0
 312 000e FFF7FEFF 		bl	ADC_theACLK_GetSourceRegister
 313 0012 0346     		mov	r3, r0
 314 0014 FB73     		strb	r3, [r7, #15]
 199:.\Generated_Source\PSoC5/ADC_theACLK.c ****     uint16 oldDivider = ADC_theACLK_GetDividerRegister();
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 10


 315              		.loc 1 199 0
 316 0016 FFF7FEFF 		bl	ADC_theACLK_GetDividerRegister
 317 001a 0346     		mov	r3, r0
 318 001c BB81     		strh	r3, [r7, #12]	@ movhi
 200:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 201:.\Generated_Source\PSoC5/ADC_theACLK.c ****     if (clkDivider != oldDivider)
 319              		.loc 1 201 0
 320 001e FA88     		ldrh	r2, [r7, #6]
 321 0020 BB89     		ldrh	r3, [r7, #12]
 322 0022 9A42     		cmp	r2, r3
 323 0024 00F08780 		beq	.L17
 202:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 203:.\Generated_Source\PSoC5/ADC_theACLK.c ****         enabled = ADC_theACLK_CLKEN & ADC_theACLK_CLKEN_MASK;
 324              		.loc 1 203 0
 325 0028 444B     		ldr	r3, .L30
 326 002a 1B78     		ldrb	r3, [r3]
 327 002c DBB2     		uxtb	r3, r3
 328 002e 03F00103 		and	r3, r3, #1
 329 0032 FB72     		strb	r3, [r7, #11]
 204:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 205:.\Generated_Source\PSoC5/ADC_theACLK.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 330              		.loc 1 205 0
 331 0034 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 332 0036 002B     		cmp	r3, #0
 333 0038 20D1     		bne	.L19
 334              		.loc 1 205 0 is_stmt 0 discriminator 1
 335 003a BB89     		ldrh	r3, [r7, #12]
 336 003c 002B     		cmp	r3, #0
 337 003e 02D0     		beq	.L20
 338 0040 FB88     		ldrh	r3, [r7, #6]
 339 0042 002B     		cmp	r3, #0
 340 0044 1AD1     		bne	.L19
 341              	.L20:
 206:.\Generated_Source\PSoC5/ADC_theACLK.c ****         {
 207:.\Generated_Source\PSoC5/ADC_theACLK.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:.\Generated_Source\PSoC5/ADC_theACLK.c ****             if (oldDivider == 0u)
 342              		.loc 1 208 0 is_stmt 1
 343 0046 BB89     		ldrh	r3, [r7, #12]
 344 0048 002B     		cmp	r3, #0
 345 004a 0BD1     		bne	.L21
 209:.\Generated_Source\PSoC5/ADC_theACLK.c ****             {
 210:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* divider is ignored while SSS is set.                                     */
 213:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CY_SET_REG16(ADC_theACLK_DIV_PTR, clkDivider);
 346              		.loc 1 213 0
 347 004c 3C4B     		ldr	r3, .L30+4
 348 004e FA88     		ldrh	r2, [r7, #6]	@ movhi
 349 0050 1A80     		strh	r2, [r3]	@ movhi
 214:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 ADC_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 350              		.loc 1 214 0
 351 0052 3C4B     		ldr	r3, .L30+8
 352 0054 3B4A     		ldr	r2, .L30+8
 353 0056 1278     		ldrb	r2, [r2]
 354 0058 D2B2     		uxtb	r2, r2
 355 005a 22F04002 		bic	r2, r2, #64
 356 005e D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 11


 357 0060 1A70     		strb	r2, [r3]
 208:.\Generated_Source\PSoC5/ADC_theACLK.c ****             if (oldDivider == 0u)
 358              		.loc 1 208 0
 359 0062 68E0     		b	.L17
 360              	.L21:
 215:.\Generated_Source\PSoC5/ADC_theACLK.c ****             }
 216:.\Generated_Source\PSoC5/ADC_theACLK.c ****             else
 217:.\Generated_Source\PSoC5/ADC_theACLK.c ****             {
 218:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* it without bothering with the shadow load.                               */
 220:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 ADC_theACLK_MOD_SRC |= CYCLK_SSS;
 361              		.loc 1 220 0
 362 0064 374B     		ldr	r3, .L30+8
 363 0066 374A     		ldr	r2, .L30+8
 364 0068 1278     		ldrb	r2, [r2]
 365 006a D2B2     		uxtb	r2, r2
 366 006c 42F04002 		orr	r2, r2, #64
 367 0070 D2B2     		uxtb	r2, r2
 368 0072 1A70     		strb	r2, [r3]
 221:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CY_SET_REG16(ADC_theACLK_DIV_PTR, clkDivider);
 369              		.loc 1 221 0
 370 0074 324B     		ldr	r3, .L30+4
 371 0076 FA88     		ldrh	r2, [r7, #6]	@ movhi
 372 0078 1A80     		strh	r2, [r3]	@ movhi
 208:.\Generated_Source\PSoC5/ADC_theACLK.c ****             if (oldDivider == 0u)
 373              		.loc 1 208 0
 374 007a 5CE0     		b	.L17
 375              	.L19:
 222:.\Generated_Source\PSoC5/ADC_theACLK.c ****             }
 223:.\Generated_Source\PSoC5/ADC_theACLK.c ****         }
 224:.\Generated_Source\PSoC5/ADC_theACLK.c ****         else
 225:.\Generated_Source\PSoC5/ADC_theACLK.c ****         {
 226:.\Generated_Source\PSoC5/ADC_theACLK.c **** 			
 227:.\Generated_Source\PSoC5/ADC_theACLK.c ****             if (enabled != 0u)
 376              		.loc 1 227 0
 377 007c FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 378 007e 002B     		cmp	r3, #0
 379 0080 33D0     		beq	.L23
 228:.\Generated_Source\PSoC5/ADC_theACLK.c ****             {
 229:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CLK_DIST_LD = 0x00u;
 380              		.loc 1 229 0
 381 0082 314B     		ldr	r3, .L30+12
 382 0084 0022     		movs	r2, #0
 383 0086 1A70     		strb	r2, [r3]
 230:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 231:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* Clear all the mask bits except ours. */
 232:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if defined(ADC_theACLK__CFG3)
 233:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CLK_DIST_AMASK = ADC_theACLK_CLKEN_MASK;
 384              		.loc 1 233 0
 385 0088 304B     		ldr	r3, .L30+16
 386 008a 0122     		movs	r2, #1
 387 008c 1A70     		strb	r2, [r3]
 234:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CLK_DIST_DMASK = 0x00u;
 388              		.loc 1 234 0
 389 008e 304B     		ldr	r3, .L30+20
 390 0090 0022     		movs	r2, #0
 391 0092 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 12


 235:.\Generated_Source\PSoC5/ADC_theACLK.c **** #else
 236:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CLK_DIST_DMASK = ADC_theACLK_CLKEN_MASK;
 237:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CLK_DIST_AMASK = 0x00u;
 238:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* ADC_theACLK__CFG3 */
 239:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* Clear mask of bus clock. */
 240:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 392              		.loc 1 240 0
 393 0094 2F4B     		ldr	r3, .L30+24
 394 0096 2F4A     		ldr	r2, .L30+24
 395 0098 1278     		ldrb	r2, [r2]
 396 009a D2B2     		uxtb	r2, r2
 397 009c 02F07F02 		and	r2, r2, #127
 398 00a0 D2B2     		uxtb	r2, r2
 399 00a2 1A70     		strb	r2, [r3]
 241:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 242:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 if (((ADC_theACLK_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 400              		.loc 1 243 0
 401 00a4 274B     		ldr	r3, .L30+8
 402 00a6 1B78     		ldrb	r3, [r3]
 403 00a8 DBB2     		uxtb	r3, r3
 404 00aa 03F00803 		and	r3, r3, #8
 405 00ae 002B     		cmp	r3, #0
 406 00b0 02D0     		beq	.L24
 407              		.loc 1 243 0 is_stmt 0 discriminator 1
 408 00b2 FB88     		ldrh	r3, [r7, #6]
 409 00b4 002B     		cmp	r3, #0
 410 00b6 18D1     		bne	.L23
 411              	.L24:
 244:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 {
 245:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 246:.\Generated_Source\PSoC5/ADC_theACLK.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 412              		.loc 1 246 0 is_stmt 1
 413 00b8 274B     		ldr	r3, .L30+28
 414 00ba BA89     		ldrh	r2, [r7, #12]	@ movhi
 415 00bc 1A80     		strh	r2, [r3]	@ movhi
 247:.\Generated_Source\PSoC5/ADC_theACLK.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 416              		.loc 1 247 0
 417 00be 224B     		ldr	r3, .L30+12
 418 00c0 0722     		movs	r2, #7
 419 00c2 1A70     		strb	r2, [r3]
 248:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 249:.\Generated_Source\PSoC5/ADC_theACLK.c ****                     /* Wait for clock to be disabled */
 250:.\Generated_Source\PSoC5/ADC_theACLK.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 420              		.loc 1 250 0
 421 00c4 00BF     		nop
 422              	.L25:
 423              		.loc 1 250 0 is_stmt 0 discriminator 1
 424 00c6 204B     		ldr	r3, .L30+12
 425 00c8 1B78     		ldrb	r3, [r3]
 426 00ca DBB2     		uxtb	r3, r3
 427 00cc 03F00103 		and	r3, r3, #1
 428 00d0 002B     		cmp	r3, #0
 429 00d2 F8D1     		bne	.L25
 251:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 253:.\Generated_Source\PSoC5/ADC_theACLK.c ****                     ADC_theACLK_CLKEN &= (uint8)(~ADC_theACLK_CLKEN_MASK);
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 13


 430              		.loc 1 253 0 is_stmt 1
 431 00d4 194B     		ldr	r3, .L30
 432 00d6 194A     		ldr	r2, .L30
 433 00d8 1278     		ldrb	r2, [r2]
 434 00da D2B2     		uxtb	r2, r2
 435 00dc 22F00102 		bic	r2, r2, #1
 436 00e0 D2B2     		uxtb	r2, r2
 437 00e2 1A70     		strb	r2, [r3]
 254:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 255:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 256:.\Generated_Source\PSoC5/ADC_theACLK.c ****                     /* Clear the disable bit */
 257:.\Generated_Source\PSoC5/ADC_theACLK.c ****                     CLK_DIST_LD = 0x00u;
 438              		.loc 1 257 0
 439 00e4 184B     		ldr	r3, .L30+12
 440 00e6 0022     		movs	r2, #0
 441 00e8 1A70     		strb	r2, [r3]
 442              	.L23:
 258:.\Generated_Source\PSoC5/ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 }
 260:.\Generated_Source\PSoC5/ADC_theACLK.c ****             }
 261:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 262:.\Generated_Source\PSoC5/ADC_theACLK.c ****             /* Load divide value. */
 263:.\Generated_Source\PSoC5/ADC_theACLK.c ****             if ((ADC_theACLK_CLKEN & ADC_theACLK_CLKEN_MASK) != 0u)
 443              		.loc 1 263 0
 444 00ea 144B     		ldr	r3, .L30
 445 00ec 1B78     		ldrb	r3, [r3]
 446 00ee DBB2     		uxtb	r3, r3
 447 00f0 03F00103 		and	r3, r3, #1
 448 00f4 002B     		cmp	r3, #0
 449 00f6 13D0     		beq	.L26
 264:.\Generated_Source\PSoC5/ADC_theACLK.c ****             {
 265:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 450              		.loc 1 266 0
 451 00f8 174B     		ldr	r3, .L30+28
 452 00fa FA88     		ldrh	r2, [r7, #6]	@ movhi
 453 00fc 1A80     		strh	r2, [r3]	@ movhi
 267:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 268:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 454              		.loc 1 268 0
 455 00fe 124A     		ldr	r2, .L30+12
 456 0100 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 457 0102 002B     		cmp	r3, #0
 458 0104 01D0     		beq	.L27
 459              		.loc 1 268 0 is_stmt 0 discriminator 1
 460 0106 0323     		movs	r3, #3
 461 0108 00E0     		b	.L28
 462              	.L27:
 463              		.loc 1 268 0 discriminator 2
 464 010a 0123     		movs	r3, #1
 465              	.L28:
 466              		.loc 1 268 0 discriminator 3
 467 010c 1370     		strb	r3, [r2]
 269:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 468              		.loc 1 269 0 is_stmt 1 discriminator 3
 469 010e 00BF     		nop
 470              	.L29:
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 14


 471              		.loc 1 269 0 is_stmt 0 discriminator 1
 472 0110 0D4B     		ldr	r3, .L30+12
 473 0112 1B78     		ldrb	r3, [r3]
 474 0114 DBB2     		uxtb	r3, r3
 475 0116 03F00103 		and	r3, r3, #1
 476 011a 002B     		cmp	r3, #0
 477 011c F8D1     		bne	.L29
 478 011e 0AE0     		b	.L17
 479              	.L26:
 270:.\Generated_Source\PSoC5/ADC_theACLK.c ****             }
 271:.\Generated_Source\PSoC5/ADC_theACLK.c ****             else
 272:.\Generated_Source\PSoC5/ADC_theACLK.c ****             {
 273:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 /* If the clock is disabled, set the divider directly */
 274:.\Generated_Source\PSoC5/ADC_theACLK.c ****                 CY_SET_REG16(ADC_theACLK_DIV_PTR, clkDivider);
 480              		.loc 1 274 0 is_stmt 1
 481 0120 074B     		ldr	r3, .L30+4
 482 0122 FA88     		ldrh	r2, [r7, #6]	@ movhi
 483 0124 1A80     		strh	r2, [r3]	@ movhi
 275:.\Generated_Source\PSoC5/ADC_theACLK.c **** 				ADC_theACLK_CLKEN |= enabled;
 484              		.loc 1 275 0
 485 0126 054B     		ldr	r3, .L30
 486 0128 044A     		ldr	r2, .L30
 487 012a 1278     		ldrb	r2, [r2]
 488 012c D1B2     		uxtb	r1, r2
 489 012e FA7A     		ldrb	r2, [r7, #11]
 490 0130 0A43     		orrs	r2, r2, r1
 491 0132 D2B2     		uxtb	r2, r2
 492 0134 1A70     		strb	r2, [r3]
 493              	.L17:
 276:.\Generated_Source\PSoC5/ADC_theACLK.c ****             }
 277:.\Generated_Source\PSoC5/ADC_theACLK.c ****         }
 278:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 279:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 494              		.loc 1 279 0
 495 0136 1037     		adds	r7, r7, #16
 496 0138 BD46     		mov	sp, r7
 497              		@ sp needed
 498 013a 80BD     		pop	{r7, pc}
 499              	.L31:
 500              		.align	2
 501              	.L30:
 502 013c A1430040 		.word	1073759137
 503 0140 00410040 		.word	1073758464
 504 0144 02410040 		.word	1073758466
 505 0148 01400040 		.word	1073758209
 506 014c 14400040 		.word	1073758228
 507 0150 10400040 		.word	1073758224
 508 0154 08400040 		.word	1073758216
 509 0158 02400040 		.word	1073758210
 510              		.cfi_endproc
 511              	.LFE4:
 512              		.size	ADC_theACLK_SetDividerRegister, .-ADC_theACLK_SetDividerRegister
 513              		.section	.text.ADC_theACLK_GetDividerRegister,"ax",%progbits
 514              		.align	2
 515              		.global	ADC_theACLK_GetDividerRegister
 516              		.thumb
 517              		.thumb_func
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 15


 518              		.type	ADC_theACLK_GetDividerRegister, %function
 519              	ADC_theACLK_GetDividerRegister:
 520              	.LFB5:
 280:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 281:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 282:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 283:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_GetDividerRegister
 284:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 285:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 286:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 287:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Gets the clock divider register value.
 288:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 289:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 290:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 291:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 292:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 293:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  divide by 2, the return value will be 1.
 295:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 296:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 297:.\Generated_Source\PSoC5/ADC_theACLK.c **** uint16 ADC_theACLK_GetDividerRegister(void) 
 298:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 521              		.loc 1 298 0
 522              		.cfi_startproc
 523              		@ args = 0, pretend = 0, frame = 0
 524              		@ frame_needed = 1, uses_anonymous_args = 0
 525              		@ link register save eliminated.
 526 0000 80B4     		push	{r7}
 527              		.cfi_def_cfa_offset 4
 528              		.cfi_offset 7, -4
 529 0002 00AF     		add	r7, sp, #0
 530              		.cfi_def_cfa_register 7
 299:.\Generated_Source\PSoC5/ADC_theACLK.c ****     return CY_GET_REG16(ADC_theACLK_DIV_PTR);
 531              		.loc 1 299 0
 532 0004 034B     		ldr	r3, .L34
 533 0006 1B88     		ldrh	r3, [r3]	@ movhi
 534 0008 9BB2     		uxth	r3, r3
 300:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 535              		.loc 1 300 0
 536 000a 1846     		mov	r0, r3
 537 000c BD46     		mov	sp, r7
 538              		@ sp needed
 539 000e 5DF8047B 		ldr	r7, [sp], #4
 540 0012 7047     		bx	lr
 541              	.L35:
 542              		.align	2
 543              	.L34:
 544 0014 00410040 		.word	1073758464
 545              		.cfi_endproc
 546              	.LFE5:
 547              		.size	ADC_theACLK_GetDividerRegister, .-ADC_theACLK_GetDividerRegister
 548              		.section	.text.ADC_theACLK_SetModeRegister,"ax",%progbits
 549              		.align	2
 550              		.global	ADC_theACLK_SetModeRegister
 551              		.thumb
 552              		.thumb_func
 553              		.type	ADC_theACLK_SetModeRegister, %function
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 16


 554              	ADC_theACLK_SetModeRegister:
 555              	.LFB6:
 301:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 302:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 303:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 304:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_SetModeRegister
 305:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 306:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 307:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 308:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  disabled before changing the mode.
 312:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 313:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 314:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 occur when the divider count reaches half of the divide
 318:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 value.
 319:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 is asserted for approximately half of its period. When
 321:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 322:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 source clock.
 323:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 be enabled for all synchronous clocks.
 325:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 328:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 329:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 330:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 331:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 332:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_SetModeRegister(uint8 modeBitMask) 
 333:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 556              		.loc 1 333 0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 8
 559              		@ frame_needed = 1, uses_anonymous_args = 0
 560              		@ link register save eliminated.
 561 0000 80B4     		push	{r7}
 562              		.cfi_def_cfa_offset 4
 563              		.cfi_offset 7, -4
 564 0002 83B0     		sub	sp, sp, #12
 565              		.cfi_def_cfa_offset 16
 566 0004 00AF     		add	r7, sp, #0
 567              		.cfi_def_cfa_register 7
 568 0006 0346     		mov	r3, r0
 569 0008 FB71     		strb	r3, [r7, #7]
 334:.\Generated_Source\PSoC5/ADC_theACLK.c ****     ADC_theACLK_MOD_SRC |= modeBitMask & (uint8)ADC_theACLK_MODE_MASK;
 570              		.loc 1 334 0
 571 000a 094B     		ldr	r3, .L37
 572 000c 084A     		ldr	r2, .L37
 573 000e 1278     		ldrb	r2, [r2]
 574 0010 D2B2     		uxtb	r2, r2
 575 0012 D1B2     		uxtb	r1, r2
 576 0014 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 17


 577 0016 22F00702 		bic	r2, r2, #7
 578 001a D2B2     		uxtb	r2, r2
 579 001c 0A43     		orrs	r2, r2, r1
 580 001e D2B2     		uxtb	r2, r2
 581 0020 D2B2     		uxtb	r2, r2
 582 0022 1A70     		strb	r2, [r3]
 335:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 583              		.loc 1 335 0
 584 0024 0C37     		adds	r7, r7, #12
 585 0026 BD46     		mov	sp, r7
 586              		@ sp needed
 587 0028 5DF8047B 		ldr	r7, [sp], #4
 588 002c 7047     		bx	lr
 589              	.L38:
 590 002e 00BF     		.align	2
 591              	.L37:
 592 0030 02410040 		.word	1073758466
 593              		.cfi_endproc
 594              	.LFE6:
 595              		.size	ADC_theACLK_SetModeRegister, .-ADC_theACLK_SetModeRegister
 596              		.section	.text.ADC_theACLK_ClearModeRegister,"ax",%progbits
 597              		.align	2
 598              		.global	ADC_theACLK_ClearModeRegister
 599              		.thumb
 600              		.thumb_func
 601              		.type	ADC_theACLK_ClearModeRegister, %function
 602              	ADC_theACLK_ClearModeRegister:
 603              	.LFB7:
 336:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 337:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 338:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 339:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_ClearModeRegister
 340:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 341:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 342:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 343:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Clears flags that control the operating mode of the clock. This function
 344:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  disabled before changing the mode.
 347:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 348:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 349:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 occur when the divider count reaches half of the divide
 353:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 value.
 354:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 is asserted for approximately half of its period. When
 356:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 357:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 source clock.
 358:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:.\Generated_Source\PSoC5/ADC_theACLK.c **** *                 be enabled for all synchronous clocks.
 360:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 363:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 364:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 18


 365:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 366:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 367:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_ClearModeRegister(uint8 modeBitMask) 
 368:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 604              		.loc 1 368 0
 605              		.cfi_startproc
 606              		@ args = 0, pretend = 0, frame = 8
 607              		@ frame_needed = 1, uses_anonymous_args = 0
 608              		@ link register save eliminated.
 609 0000 80B4     		push	{r7}
 610              		.cfi_def_cfa_offset 4
 611              		.cfi_offset 7, -4
 612 0002 83B0     		sub	sp, sp, #12
 613              		.cfi_def_cfa_offset 16
 614 0004 00AF     		add	r7, sp, #0
 615              		.cfi_def_cfa_register 7
 616 0006 0346     		mov	r3, r0
 617 0008 FB71     		strb	r3, [r7, #7]
 369:.\Generated_Source\PSoC5/ADC_theACLK.c ****     ADC_theACLK_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(ADC_theACLK_MODE_MASK));
 618              		.loc 1 369 0
 619 000a 094B     		ldr	r3, .L40
 620 000c 084A     		ldr	r2, .L40
 621 000e 1278     		ldrb	r2, [r2]
 622 0010 D1B2     		uxtb	r1, r2
 623 0012 FA79     		ldrb	r2, [r7, #7]
 624 0014 D243     		mvns	r2, r2
 625 0016 D2B2     		uxtb	r2, r2
 626 0018 42F00702 		orr	r2, r2, #7
 627 001c D2B2     		uxtb	r2, r2
 628 001e 0A40     		ands	r2, r2, r1
 629 0020 D2B2     		uxtb	r2, r2
 630 0022 1A70     		strb	r2, [r3]
 370:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 631              		.loc 1 370 0
 632 0024 0C37     		adds	r7, r7, #12
 633 0026 BD46     		mov	sp, r7
 634              		@ sp needed
 635 0028 5DF8047B 		ldr	r7, [sp], #4
 636 002c 7047     		bx	lr
 637              	.L41:
 638 002e 00BF     		.align	2
 639              	.L40:
 640 0030 02410040 		.word	1073758466
 641              		.cfi_endproc
 642              	.LFE7:
 643              		.size	ADC_theACLK_ClearModeRegister, .-ADC_theACLK_ClearModeRegister
 644              		.section	.text.ADC_theACLK_GetModeRegister,"ax",%progbits
 645              		.align	2
 646              		.global	ADC_theACLK_GetModeRegister
 647              		.thumb
 648              		.thumb_func
 649              		.type	ADC_theACLK_GetModeRegister, %function
 650              	ADC_theACLK_GetModeRegister:
 651              	.LFB8:
 371:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 372:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 373:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 19


 374:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_GetModeRegister
 375:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 376:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 377:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 378:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Gets the clock mode register value.
 379:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 380:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 381:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 382:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 383:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 384:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 387:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 388:.\Generated_Source\PSoC5/ADC_theACLK.c **** uint8 ADC_theACLK_GetModeRegister(void) 
 389:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 652              		.loc 1 389 0
 653              		.cfi_startproc
 654              		@ args = 0, pretend = 0, frame = 0
 655              		@ frame_needed = 1, uses_anonymous_args = 0
 656              		@ link register save eliminated.
 657 0000 80B4     		push	{r7}
 658              		.cfi_def_cfa_offset 4
 659              		.cfi_offset 7, -4
 660 0002 00AF     		add	r7, sp, #0
 661              		.cfi_def_cfa_register 7
 390:.\Generated_Source\PSoC5/ADC_theACLK.c ****     return ADC_theACLK_MOD_SRC & (uint8)(ADC_theACLK_MODE_MASK);
 662              		.loc 1 390 0
 663 0004 054B     		ldr	r3, .L44
 664 0006 1B78     		ldrb	r3, [r3]
 665 0008 DBB2     		uxtb	r3, r3
 666 000a 23F00703 		bic	r3, r3, #7
 667 000e DBB2     		uxtb	r3, r3
 391:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 668              		.loc 1 391 0
 669 0010 1846     		mov	r0, r3
 670 0012 BD46     		mov	sp, r7
 671              		@ sp needed
 672 0014 5DF8047B 		ldr	r7, [sp], #4
 673 0018 7047     		bx	lr
 674              	.L45:
 675 001a 00BF     		.align	2
 676              	.L44:
 677 001c 02410040 		.word	1073758466
 678              		.cfi_endproc
 679              	.LFE8:
 680              		.size	ADC_theACLK_GetModeRegister, .-ADC_theACLK_GetModeRegister
 681              		.section	.text.ADC_theACLK_SetSourceRegister,"ax",%progbits
 682              		.align	2
 683              		.global	ADC_theACLK_SetSourceRegister
 684              		.thumb
 685              		.thumb_func
 686              		.type	ADC_theACLK_SetSourceRegister, %function
 687              	ADC_theACLK_SetSourceRegister:
 688              	.LFB9:
 392:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 393:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 20


 394:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 395:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_SetSourceRegister
 396:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 397:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 398:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 399:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  changing the source. The old and new clock sources must be running.
 401:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 402:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 403:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   following input sources:
 405:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_IMO
 407:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_XTALM
 408:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_ILO
 409:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_PLL
 410:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_XTALK
 411:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   See the Technical Reference Manual for details on clock sources.
 414:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 415:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 416:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 417:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 418:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 419:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_SetSourceRegister(uint8 clkSource) 
 420:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 689              		.loc 1 420 0
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 16
 692              		@ frame_needed = 1, uses_anonymous_args = 0
 693 0000 80B5     		push	{r7, lr}
 694              		.cfi_def_cfa_offset 8
 695              		.cfi_offset 7, -8
 696              		.cfi_offset 14, -4
 697 0002 84B0     		sub	sp, sp, #16
 698              		.cfi_def_cfa_offset 24
 699 0004 00AF     		add	r7, sp, #0
 700              		.cfi_def_cfa_register 7
 701 0006 0346     		mov	r3, r0
 702 0008 FB71     		strb	r3, [r7, #7]
 421:.\Generated_Source\PSoC5/ADC_theACLK.c ****     uint16 currDiv = ADC_theACLK_GetDividerRegister();
 703              		.loc 1 421 0
 704 000a FFF7FEFF 		bl	ADC_theACLK_GetDividerRegister
 705 000e 0346     		mov	r3, r0
 706 0010 FB81     		strh	r3, [r7, #14]	@ movhi
 422:.\Generated_Source\PSoC5/ADC_theACLK.c ****     uint8 oldSrc = ADC_theACLK_GetSourceRegister();
 707              		.loc 1 422 0
 708 0012 FFF7FEFF 		bl	ADC_theACLK_GetSourceRegister
 709 0016 0346     		mov	r3, r0
 710 0018 7B73     		strb	r3, [r7, #13]
 423:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 424:.\Generated_Source\PSoC5/ADC_theACLK.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 711              		.loc 1 424 0
 712 001a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 713 001c 002B     		cmp	r3, #0
 714 001e 1BD0     		beq	.L47
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 21


 715              		.loc 1 424 0 is_stmt 0 discriminator 1
 716 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 717 0022 002B     		cmp	r3, #0
 718 0024 18D1     		bne	.L47
 425:.\Generated_Source\PSoC5/ADC_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 719              		.loc 1 425 0 is_stmt 1
 720 0026 FB89     		ldrh	r3, [r7, #14]
 721 0028 002B     		cmp	r3, #0
 722 002a 15D1     		bne	.L47
 426:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 427:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* then set the source so we are consistent.                                */
 429:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_MOD_SRC |= CYCLK_SSS;
 723              		.loc 1 429 0
 724 002c 224B     		ldr	r3, .L50
 725 002e 224A     		ldr	r2, .L50
 726 0030 1278     		ldrb	r2, [r2]
 727 0032 D2B2     		uxtb	r2, r2
 728 0034 42F04002 		orr	r2, r2, #64
 729 0038 D2B2     		uxtb	r2, r2
 730 003a 1A70     		strb	r2, [r3]
 430:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_MOD_SRC =
 731              		.loc 1 430 0
 732 003c 1E4B     		ldr	r3, .L50
 431:.\Generated_Source\PSoC5/ADC_theACLK.c ****             (ADC_theACLK_MOD_SRC & (uint8)(~ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 733              		.loc 1 431 0
 734 003e 1E4A     		ldr	r2, .L50
 735 0040 1278     		ldrb	r2, [r2]
 736 0042 D2B2     		uxtb	r2, r2
 430:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_MOD_SRC =
 737              		.loc 1 430 0
 738 0044 D2B2     		uxtb	r2, r2
 739 0046 22F00702 		bic	r2, r2, #7
 740 004a D1B2     		uxtb	r1, r2
 741 004c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 742 004e 0A43     		orrs	r2, r2, r1
 743 0050 D2B2     		uxtb	r2, r2
 744 0052 D2B2     		uxtb	r2, r2
 745 0054 1A70     		strb	r2, [r3]
 746 0056 2BE0     		b	.L46
 747              	.L47:
 432:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 433:.\Generated_Source\PSoC5/ADC_theACLK.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 748              		.loc 1 433 0
 749 0058 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 750 005a 002B     		cmp	r3, #0
 751 005c 1BD1     		bne	.L49
 752              		.loc 1 433 0 is_stmt 0 discriminator 1
 753 005e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 754 0060 002B     		cmp	r3, #0
 755 0062 18D0     		beq	.L49
 434:.\Generated_Source\PSoC5/ADC_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 756              		.loc 1 434 0 is_stmt 1
 757 0064 FB89     		ldrh	r3, [r7, #14]
 758 0066 002B     		cmp	r3, #0
 759 0068 15D1     		bne	.L49
 435:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 22


 436:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:.\Generated_Source\PSoC5/ADC_theACLK.c ****         /* lock when we clear SSS.                                                  */
 438:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_MOD_SRC =
 760              		.loc 1 438 0
 761 006a 134B     		ldr	r3, .L50
 439:.\Generated_Source\PSoC5/ADC_theACLK.c ****             (ADC_theACLK_MOD_SRC & (uint8)(~ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 762              		.loc 1 439 0
 763 006c 124A     		ldr	r2, .L50
 764 006e 1278     		ldrb	r2, [r2]
 765 0070 D2B2     		uxtb	r2, r2
 438:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_MOD_SRC =
 766              		.loc 1 438 0
 767 0072 D2B2     		uxtb	r2, r2
 768 0074 22F00702 		bic	r2, r2, #7
 769 0078 D1B2     		uxtb	r1, r2
 770 007a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 771 007c 0A43     		orrs	r2, r2, r1
 772 007e D2B2     		uxtb	r2, r2
 773 0080 D2B2     		uxtb	r2, r2
 774 0082 1A70     		strb	r2, [r3]
 440:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 775              		.loc 1 440 0
 776 0084 0C4B     		ldr	r3, .L50
 777 0086 0C4A     		ldr	r2, .L50
 778 0088 1278     		ldrb	r2, [r2]
 779 008a D2B2     		uxtb	r2, r2
 780 008c 22F04002 		bic	r2, r2, #64
 781 0090 D2B2     		uxtb	r2, r2
 782 0092 1A70     		strb	r2, [r3]
 783 0094 0CE0     		b	.L46
 784              	.L49:
 441:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 442:.\Generated_Source\PSoC5/ADC_theACLK.c ****     else
 443:.\Generated_Source\PSoC5/ADC_theACLK.c ****     {
 444:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_MOD_SRC =
 785              		.loc 1 444 0
 786 0096 084B     		ldr	r3, .L50
 445:.\Generated_Source\PSoC5/ADC_theACLK.c ****             (ADC_theACLK_MOD_SRC & (uint8)(~ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 787              		.loc 1 445 0
 788 0098 074A     		ldr	r2, .L50
 789 009a 1278     		ldrb	r2, [r2]
 790 009c D2B2     		uxtb	r2, r2
 444:.\Generated_Source\PSoC5/ADC_theACLK.c ****         ADC_theACLK_MOD_SRC =
 791              		.loc 1 444 0
 792 009e D2B2     		uxtb	r2, r2
 793 00a0 22F00702 		bic	r2, r2, #7
 794 00a4 D1B2     		uxtb	r1, r2
 795 00a6 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 796 00a8 0A43     		orrs	r2, r2, r1
 797 00aa D2B2     		uxtb	r2, r2
 798 00ac D2B2     		uxtb	r2, r2
 799 00ae 1A70     		strb	r2, [r3]
 800              	.L46:
 446:.\Generated_Source\PSoC5/ADC_theACLK.c ****     }
 447:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 801              		.loc 1 447 0
 802 00b0 1037     		adds	r7, r7, #16
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 23


 803 00b2 BD46     		mov	sp, r7
 804              		@ sp needed
 805 00b4 80BD     		pop	{r7, pc}
 806              	.L51:
 807 00b6 00BF     		.align	2
 808              	.L50:
 809 00b8 02410040 		.word	1073758466
 810              		.cfi_endproc
 811              	.LFE9:
 812              		.size	ADC_theACLK_SetSourceRegister, .-ADC_theACLK_SetSourceRegister
 813              		.section	.text.ADC_theACLK_GetSourceRegister,"ax",%progbits
 814              		.align	2
 815              		.global	ADC_theACLK_GetSourceRegister
 816              		.thumb
 817              		.thumb_func
 818              		.type	ADC_theACLK_GetSourceRegister, %function
 819              	ADC_theACLK_GetSourceRegister:
 820              	.LFB10:
 448:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 449:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 450:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 451:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_GetSourceRegister
 452:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 453:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 454:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 455:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Gets the input source of the clock.
 456:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 457:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 458:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 459:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 460:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 461:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 463:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 464:.\Generated_Source\PSoC5/ADC_theACLK.c **** uint8 ADC_theACLK_GetSourceRegister(void) 
 465:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 821              		.loc 1 465 0
 822              		.cfi_startproc
 823              		@ args = 0, pretend = 0, frame = 0
 824              		@ frame_needed = 1, uses_anonymous_args = 0
 825              		@ link register save eliminated.
 826 0000 80B4     		push	{r7}
 827              		.cfi_def_cfa_offset 4
 828              		.cfi_offset 7, -4
 829 0002 00AF     		add	r7, sp, #0
 830              		.cfi_def_cfa_register 7
 466:.\Generated_Source\PSoC5/ADC_theACLK.c ****     return ADC_theACLK_MOD_SRC & ADC_theACLK_SRC_SEL_MSK;
 831              		.loc 1 466 0
 832 0004 054B     		ldr	r3, .L54
 833 0006 1B78     		ldrb	r3, [r3]
 834 0008 DBB2     		uxtb	r3, r3
 835 000a 03F00703 		and	r3, r3, #7
 836 000e DBB2     		uxtb	r3, r3
 467:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 837              		.loc 1 467 0
 838 0010 1846     		mov	r0, r3
 839 0012 BD46     		mov	sp, r7
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 24


 840              		@ sp needed
 841 0014 5DF8047B 		ldr	r7, [sp], #4
 842 0018 7047     		bx	lr
 843              	.L55:
 844 001a 00BF     		.align	2
 845              	.L54:
 846 001c 02410040 		.word	1073758466
 847              		.cfi_endproc
 848              	.LFE10:
 849              		.size	ADC_theACLK_GetSourceRegister, .-ADC_theACLK_GetSourceRegister
 850              		.section	.text.ADC_theACLK_SetPhaseRegister,"ax",%progbits
 851              		.align	2
 852              		.global	ADC_theACLK_SetPhaseRegister
 853              		.thumb
 854              		.thumb_func
 855              		.type	ADC_theACLK_SetPhaseRegister, %function
 856              	ADC_theACLK_SetPhaseRegister:
 857              	.LFB11:
 468:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 469:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 470:.\Generated_Source\PSoC5/ADC_theACLK.c **** #if defined(ADC_theACLK__CFG3)
 471:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 472:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 473:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 474:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_SetPhaseRegister
 475:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 476:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 477:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 478:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Sets the phase delay of the analog clock. This function is only available
 479:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  for analog clocks. The clock must be disabled before changing the phase
 480:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  delay to avoid glitches.
 481:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 482:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 483:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 484:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 485:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 486:.\Generated_Source\PSoC5/ADC_theACLK.c **** *   produces a 10ns delay.
 487:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 488:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 489:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 490:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 491:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 492:.\Generated_Source\PSoC5/ADC_theACLK.c **** void ADC_theACLK_SetPhaseRegister(uint8 clkPhase) 
 493:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 858              		.loc 1 493 0
 859              		.cfi_startproc
 860              		@ args = 0, pretend = 0, frame = 8
 861              		@ frame_needed = 1, uses_anonymous_args = 0
 862              		@ link register save eliminated.
 863 0000 80B4     		push	{r7}
 864              		.cfi_def_cfa_offset 4
 865              		.cfi_offset 7, -4
 866 0002 83B0     		sub	sp, sp, #12
 867              		.cfi_def_cfa_offset 16
 868 0004 00AF     		add	r7, sp, #0
 869              		.cfi_def_cfa_register 7
 870 0006 0346     		mov	r3, r0
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 25


 871 0008 FB71     		strb	r3, [r7, #7]
 494:.\Generated_Source\PSoC5/ADC_theACLK.c ****     ADC_theACLK_PHASE = clkPhase & ADC_theACLK_PHASE_MASK;
 872              		.loc 1 494 0
 873 000a 054B     		ldr	r3, .L57
 874 000c FA79     		ldrb	r2, [r7, #7]
 875 000e 02F00F02 		and	r2, r2, #15
 876 0012 D2B2     		uxtb	r2, r2
 877 0014 1A70     		strb	r2, [r3]
 495:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 878              		.loc 1 495 0
 879 0016 0C37     		adds	r7, r7, #12
 880 0018 BD46     		mov	sp, r7
 881              		@ sp needed
 882 001a 5DF8047B 		ldr	r7, [sp], #4
 883 001e 7047     		bx	lr
 884              	.L58:
 885              		.align	2
 886              	.L57:
 887 0020 03410040 		.word	1073758467
 888              		.cfi_endproc
 889              	.LFE11:
 890              		.size	ADC_theACLK_SetPhaseRegister, .-ADC_theACLK_SetPhaseRegister
 891              		.section	.text.ADC_theACLK_GetPhaseRegister,"ax",%progbits
 892              		.align	2
 893              		.global	ADC_theACLK_GetPhaseRegister
 894              		.thumb
 895              		.thumb_func
 896              		.type	ADC_theACLK_GetPhaseRegister, %function
 897              	ADC_theACLK_GetPhaseRegister:
 898              	.LFB12:
 496:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 497:.\Generated_Source\PSoC5/ADC_theACLK.c **** 
 498:.\Generated_Source\PSoC5/ADC_theACLK.c **** /*******************************************************************************
 499:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Function Name: ADC_theACLK_GetPhase
 500:.\Generated_Source\PSoC5/ADC_theACLK.c **** ********************************************************************************
 501:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 502:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Summary:
 503:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Gets the phase delay of the analog clock. This function is only available
 504:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  for analog clocks.
 505:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 506:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Parameters:
 507:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  None
 508:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 509:.\Generated_Source\PSoC5/ADC_theACLK.c **** * Returns:
 510:.\Generated_Source\PSoC5/ADC_theACLK.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 511:.\Generated_Source\PSoC5/ADC_theACLK.c **** *
 512:.\Generated_Source\PSoC5/ADC_theACLK.c **** *******************************************************************************/
 513:.\Generated_Source\PSoC5/ADC_theACLK.c **** uint8 ADC_theACLK_GetPhaseRegister(void) 
 514:.\Generated_Source\PSoC5/ADC_theACLK.c **** {
 899              		.loc 1 514 0
 900              		.cfi_startproc
 901              		@ args = 0, pretend = 0, frame = 0
 902              		@ frame_needed = 1, uses_anonymous_args = 0
 903              		@ link register save eliminated.
 904 0000 80B4     		push	{r7}
 905              		.cfi_def_cfa_offset 4
 906              		.cfi_offset 7, -4
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 26


 907 0002 00AF     		add	r7, sp, #0
 908              		.cfi_def_cfa_register 7
 515:.\Generated_Source\PSoC5/ADC_theACLK.c ****     return ADC_theACLK_PHASE & ADC_theACLK_PHASE_MASK;
 909              		.loc 1 515 0
 910 0004 054B     		ldr	r3, .L61
 911 0006 1B78     		ldrb	r3, [r3]
 912 0008 DBB2     		uxtb	r3, r3
 913 000a 03F00F03 		and	r3, r3, #15
 914 000e DBB2     		uxtb	r3, r3
 516:.\Generated_Source\PSoC5/ADC_theACLK.c **** }
 915              		.loc 1 516 0
 916 0010 1846     		mov	r0, r3
 917 0012 BD46     		mov	sp, r7
 918              		@ sp needed
 919 0014 5DF8047B 		ldr	r7, [sp], #4
 920 0018 7047     		bx	lr
 921              	.L62:
 922 001a 00BF     		.align	2
 923              	.L61:
 924 001c 03410040 		.word	1073758467
 925              		.cfi_endproc
 926              	.LFE12:
 927              		.size	ADC_theACLK_GetPhaseRegister, .-ADC_theACLK_GetPhaseRegister
 928              		.text
 929              	.Letext0:
 930              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 931              		.section	.debug_info,"",%progbits
 932              	.Ldebug_info0:
 933 0000 91020000 		.4byte	0x291
 934 0004 0400     		.2byte	0x4
 935 0006 00000000 		.4byte	.Ldebug_abbrev0
 936 000a 04       		.byte	0x4
 937 000b 01       		.uleb128 0x1
 938 000c 2E000000 		.4byte	.LASF40
 939 0010 01       		.byte	0x1
 940 0011 82010000 		.4byte	.LASF41
 941 0015 96020000 		.4byte	.LASF42
 942 0019 00000000 		.4byte	.Ldebug_ranges0+0
 943 001d 00000000 		.4byte	0
 944 0021 00000000 		.4byte	.Ldebug_line0
 945 0025 02       		.uleb128 0x2
 946 0026 01       		.byte	0x1
 947 0027 06       		.byte	0x6
 948 0028 C3010000 		.4byte	.LASF0
 949 002c 02       		.uleb128 0x2
 950 002d 01       		.byte	0x1
 951 002e 08       		.byte	0x8
 952 002f A9010000 		.4byte	.LASF1
 953 0033 02       		.uleb128 0x2
 954 0034 02       		.byte	0x2
 955 0035 05       		.byte	0x5
 956 0036 24000000 		.4byte	.LASF2
 957 003a 02       		.uleb128 0x2
 958 003b 02       		.byte	0x2
 959 003c 07       		.byte	0x7
 960 003d 30020000 		.4byte	.LASF3
 961 0041 02       		.uleb128 0x2
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 27


 962 0042 04       		.byte	0x4
 963 0043 05       		.byte	0x5
 964 0044 3D010000 		.4byte	.LASF4
 965 0048 02       		.uleb128 0x2
 966 0049 04       		.byte	0x4
 967 004a 07       		.byte	0x7
 968 004b 15030000 		.4byte	.LASF5
 969 004f 02       		.uleb128 0x2
 970 0050 08       		.byte	0x8
 971 0051 05       		.byte	0x5
 972 0052 F5000000 		.4byte	.LASF6
 973 0056 02       		.uleb128 0x2
 974 0057 08       		.byte	0x8
 975 0058 07       		.byte	0x7
 976 0059 CF010000 		.4byte	.LASF7
 977 005d 03       		.uleb128 0x3
 978 005e 04       		.byte	0x4
 979 005f 05       		.byte	0x5
 980 0060 696E7400 		.ascii	"int\000"
 981 0064 02       		.uleb128 0x2
 982 0065 04       		.byte	0x4
 983 0066 07       		.byte	0x7
 984 0067 04020000 		.4byte	.LASF8
 985 006b 04       		.uleb128 0x4
 986 006c DE000000 		.4byte	.LASF9
 987 0070 02       		.byte	0x2
 988 0071 5B       		.byte	0x5b
 989 0072 2C000000 		.4byte	0x2c
 990 0076 04       		.uleb128 0x4
 991 0077 AA000000 		.4byte	.LASF10
 992 007b 02       		.byte	0x2
 993 007c 5C       		.byte	0x5c
 994 007d 3A000000 		.4byte	0x3a
 995 0081 02       		.uleb128 0x2
 996 0082 04       		.byte	0x4
 997 0083 04       		.byte	0x4
 998 0084 EF000000 		.4byte	.LASF11
 999 0088 02       		.uleb128 0x2
 1000 0089 08       		.byte	0x8
 1001 008a 04       		.byte	0x4
 1002 008b 27030000 		.4byte	.LASF12
 1003 008f 02       		.uleb128 0x2
 1004 0090 01       		.byte	0x1
 1005 0091 08       		.byte	0x8
 1006 0092 74020000 		.4byte	.LASF13
 1007 0096 04       		.uleb128 0x4
 1008 0097 10030000 		.4byte	.LASF14
 1009 009b 02       		.byte	0x2
 1010 009c F0       		.byte	0xf0
 1011 009d A1000000 		.4byte	0xa1
 1012 00a1 05       		.uleb128 0x5
 1013 00a2 6B000000 		.4byte	0x6b
 1014 00a6 04       		.uleb128 0x4
 1015 00a7 1E000000 		.4byte	.LASF15
 1016 00ab 02       		.byte	0x2
 1017 00ac F1       		.byte	0xf1
 1018 00ad B1000000 		.4byte	0xb1
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 28


 1019 00b1 05       		.uleb128 0x5
 1020 00b2 76000000 		.4byte	0x76
 1021 00b6 06       		.uleb128 0x6
 1022 00b7 43020000 		.4byte	.LASF16
 1023 00bb 01       		.byte	0x1
 1024 00bc 2D       		.byte	0x2d
 1025 00bd 00000000 		.4byte	.LFB0
 1026 00c1 34000000 		.4byte	.LFE0-.LFB0
 1027 00c5 01       		.uleb128 0x1
 1028 00c6 9C       		.byte	0x9c
 1029 00c7 06       		.uleb128 0x6
 1030 00c8 52030000 		.4byte	.LASF17
 1031 00cc 01       		.byte	0x1
 1032 00cd 47       		.byte	0x47
 1033 00ce 00000000 		.4byte	.LFB1
 1034 00d2 34000000 		.4byte	.LFE1-.LFB1
 1035 00d6 01       		.uleb128 0x1
 1036 00d7 9C       		.byte	0x9c
 1037 00d8 07       		.uleb128 0x7
 1038 00d9 00000000 		.4byte	.LASF18
 1039 00dd 01       		.byte	0x1
 1040 00de 64       		.byte	0x64
 1041 00df 00000000 		.4byte	.LFB2
 1042 00e3 B0000000 		.4byte	.LFE2-.LFB2
 1043 00e7 01       		.uleb128 0x1
 1044 00e8 9C       		.byte	0x9c
 1045 00e9 06010000 		.4byte	0x106
 1046 00ed 08       		.uleb128 0x8
 1047 00ee 14000000 		.4byte	.LBB2
 1048 00f2 70000000 		.4byte	.LBE2-.LBB2
 1049 00f6 09       		.uleb128 0x9
 1050 00f7 8B020000 		.4byte	.LASF24
 1051 00fb 01       		.byte	0x1
 1052 00fc 69       		.byte	0x69
 1053 00fd 76000000 		.4byte	0x76
 1054 0101 02       		.uleb128 0x2
 1055 0102 91       		.byte	0x91
 1056 0103 76       		.sleb128 -10
 1057 0104 00       		.byte	0
 1058 0105 00       		.byte	0
 1059 0106 07       		.uleb128 0x7
 1060 0107 69010000 		.4byte	.LASF19
 1061 010b 01       		.byte	0x1
 1062 010c 9D       		.byte	0x9d
 1063 010d 00000000 		.4byte	.LFB3
 1064 0111 40000000 		.4byte	.LFE3-.LFB3
 1065 0115 01       		.uleb128 0x1
 1066 0116 9C       		.byte	0x9c
 1067 0117 2A010000 		.4byte	0x12a
 1068 011b 0A       		.uleb128 0xa
 1069 011c 63010000 		.4byte	.LASF21
 1070 0120 01       		.byte	0x1
 1071 0121 9D       		.byte	0x9d
 1072 0122 6B000000 		.4byte	0x6b
 1073 0126 02       		.uleb128 0x2
 1074 0127 91       		.byte	0x91
 1075 0128 77       		.sleb128 -9
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 29


 1076 0129 00       		.byte	0
 1077 012a 0B       		.uleb128 0xb
 1078 012b 11020000 		.4byte	.LASF20
 1079 012f 01       		.byte	0x1
 1080 0130 C1       		.byte	0xc1
 1081 0131 00000000 		.4byte	.LFB4
 1082 0135 5C010000 		.4byte	.LFE4-.LFB4
 1083 0139 01       		.uleb128 0x1
 1084 013a 9C       		.byte	0x9c
 1085 013b 86010000 		.4byte	0x186
 1086 013f 0A       		.uleb128 0xa
 1087 0140 E4000000 		.4byte	.LASF22
 1088 0144 01       		.byte	0x1
 1089 0145 C1       		.byte	0xc1
 1090 0146 76000000 		.4byte	0x76
 1091 014a 02       		.uleb128 0x2
 1092 014b 91       		.byte	0x91
 1093 014c 6E       		.sleb128 -18
 1094 014d 0A       		.uleb128 0xa
 1095 014e B1000000 		.4byte	.LASF23
 1096 0152 01       		.byte	0x1
 1097 0153 C1       		.byte	0xc1
 1098 0154 6B000000 		.4byte	0x6b
 1099 0158 02       		.uleb128 0x2
 1100 0159 91       		.byte	0x91
 1101 015a 6D       		.sleb128 -19
 1102 015b 09       		.uleb128 0x9
 1103 015c 4A030000 		.4byte	.LASF25
 1104 0160 01       		.byte	0x1
 1105 0161 C4       		.byte	0xc4
 1106 0162 6B000000 		.4byte	0x6b
 1107 0166 02       		.uleb128 0x2
 1108 0167 91       		.byte	0x91
 1109 0168 73       		.sleb128 -13
 1110 0169 09       		.uleb128 0x9
 1111 016a 83020000 		.4byte	.LASF26
 1112 016e 01       		.byte	0x1
 1113 016f C6       		.byte	0xc6
 1114 0170 6B000000 		.4byte	0x6b
 1115 0174 02       		.uleb128 0x2
 1116 0175 91       		.byte	0x91
 1117 0176 77       		.sleb128 -9
 1118 0177 09       		.uleb128 0x9
 1119 0178 8B020000 		.4byte	.LASF24
 1120 017c 01       		.byte	0x1
 1121 017d C7       		.byte	0xc7
 1122 017e 76000000 		.4byte	0x76
 1123 0182 02       		.uleb128 0x2
 1124 0183 91       		.byte	0x91
 1125 0184 74       		.sleb128 -12
 1126 0185 00       		.byte	0
 1127 0186 0C       		.uleb128 0xc
 1128 0187 55020000 		.4byte	.LASF30
 1129 018b 01       		.byte	0x1
 1130 018c 2901     		.2byte	0x129
 1131 018e 76000000 		.4byte	0x76
 1132 0192 00000000 		.4byte	.LFB5
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 30


 1133 0196 18000000 		.4byte	.LFE5-.LFB5
 1134 019a 01       		.uleb128 0x1
 1135 019b 9C       		.byte	0x9c
 1136 019c 0D       		.uleb128 0xd
 1137 019d 21010000 		.4byte	.LASF27
 1138 01a1 01       		.byte	0x1
 1139 01a2 4C01     		.2byte	0x14c
 1140 01a4 00000000 		.4byte	.LFB6
 1141 01a8 34000000 		.4byte	.LFE6-.LFB6
 1142 01ac 01       		.uleb128 0x1
 1143 01ad 9C       		.byte	0x9c
 1144 01ae C2010000 		.4byte	0x1c2
 1145 01b2 0E       		.uleb128 0xe
 1146 01b3 B7010000 		.4byte	.LASF28
 1147 01b7 01       		.byte	0x1
 1148 01b8 4C01     		.2byte	0x14c
 1149 01ba 6B000000 		.4byte	0x6b
 1150 01be 02       		.uleb128 0x2
 1151 01bf 91       		.byte	0x91
 1152 01c0 77       		.sleb128 -9
 1153 01c1 00       		.byte	0
 1154 01c2 0D       		.uleb128 0xd
 1155 01c3 B9000000 		.4byte	.LASF29
 1156 01c7 01       		.byte	0x1
 1157 01c8 6F01     		.2byte	0x16f
 1158 01ca 00000000 		.4byte	.LFB7
 1159 01ce 34000000 		.4byte	.LFE7-.LFB7
 1160 01d2 01       		.uleb128 0x1
 1161 01d3 9C       		.byte	0x9c
 1162 01d4 E8010000 		.4byte	0x1e8
 1163 01d8 0E       		.uleb128 0xe
 1164 01d9 B7010000 		.4byte	.LASF28
 1165 01dd 01       		.byte	0x1
 1166 01de 6F01     		.2byte	0x16f
 1167 01e0 6B000000 		.4byte	0x6b
 1168 01e4 02       		.uleb128 0x2
 1169 01e5 91       		.byte	0x91
 1170 01e6 77       		.sleb128 -9
 1171 01e7 00       		.byte	0
 1172 01e8 0C       		.uleb128 0xc
 1173 01e9 2E030000 		.4byte	.LASF31
 1174 01ed 01       		.byte	0x1
 1175 01ee 8401     		.2byte	0x184
 1176 01f0 6B000000 		.4byte	0x6b
 1177 01f4 00000000 		.4byte	.LFB8
 1178 01f8 20000000 		.4byte	.LFE8-.LFB8
 1179 01fc 01       		.uleb128 0x1
 1180 01fd 9C       		.byte	0x9c
 1181 01fe 0F       		.uleb128 0xf
 1182 01ff E6010000 		.4byte	.LASF32
 1183 0203 01       		.byte	0x1
 1184 0204 A301     		.2byte	0x1a3
 1185 0206 00000000 		.4byte	.LFB9
 1186 020a BC000000 		.4byte	.LFE9-.LFB9
 1187 020e 01       		.uleb128 0x1
 1188 020f 9C       		.byte	0x9c
 1189 0210 42020000 		.4byte	0x242
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 31


 1190 0214 0E       		.uleb128 0xe
 1191 0215 79020000 		.4byte	.LASF33
 1192 0219 01       		.byte	0x1
 1193 021a A301     		.2byte	0x1a3
 1194 021c 6B000000 		.4byte	0x6b
 1195 0220 02       		.uleb128 0x2
 1196 0221 91       		.byte	0x91
 1197 0222 6F       		.sleb128 -17
 1198 0223 10       		.uleb128 0x10
 1199 0224 16000000 		.4byte	.LASF34
 1200 0228 01       		.byte	0x1
 1201 0229 A501     		.2byte	0x1a5
 1202 022b 76000000 		.4byte	0x76
 1203 022f 02       		.uleb128 0x2
 1204 0230 91       		.byte	0x91
 1205 0231 76       		.sleb128 -10
 1206 0232 10       		.uleb128 0x10
 1207 0233 D7000000 		.4byte	.LASF35
 1208 0237 01       		.byte	0x1
 1209 0238 A601     		.2byte	0x1a6
 1210 023a 6B000000 		.4byte	0x6b
 1211 023e 02       		.uleb128 0x2
 1212 023f 91       		.byte	0x91
 1213 0240 75       		.sleb128 -11
 1214 0241 00       		.byte	0
 1215 0242 0C       		.uleb128 0xc
 1216 0243 03010000 		.4byte	.LASF36
 1217 0247 01       		.byte	0x1
 1218 0248 D001     		.2byte	0x1d0
 1219 024a 6B000000 		.4byte	0x6b
 1220 024e 00000000 		.4byte	.LFB10
 1221 0252 20000000 		.4byte	.LFE10-.LFB10
 1222 0256 01       		.uleb128 0x1
 1223 0257 9C       		.byte	0x9c
 1224 0258 0D       		.uleb128 0xd
 1225 0259 6C030000 		.4byte	.LASF37
 1226 025d 01       		.byte	0x1
 1227 025e EC01     		.2byte	0x1ec
 1228 0260 00000000 		.4byte	.LFB11
 1229 0264 24000000 		.4byte	.LFE11-.LFB11
 1230 0268 01       		.uleb128 0x1
 1231 0269 9C       		.byte	0x9c
 1232 026a 7E020000 		.4byte	0x27e
 1233 026e 0E       		.uleb128 0xe
 1234 026f 63030000 		.4byte	.LASF38
 1235 0273 01       		.byte	0x1
 1236 0274 EC01     		.2byte	0x1ec
 1237 0276 6B000000 		.4byte	0x6b
 1238 027a 02       		.uleb128 0x2
 1239 027b 91       		.byte	0x91
 1240 027c 77       		.sleb128 -9
 1241 027d 00       		.byte	0
 1242 027e 0C       		.uleb128 0xc
 1243 027f 46010000 		.4byte	.LASF39
 1244 0283 01       		.byte	0x1
 1245 0284 0102     		.2byte	0x201
 1246 0286 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 32


 1247 028a 00000000 		.4byte	.LFB12
 1248 028e 20000000 		.4byte	.LFE12-.LFB12
 1249 0292 01       		.uleb128 0x1
 1250 0293 9C       		.byte	0x9c
 1251 0294 00       		.byte	0
 1252              		.section	.debug_abbrev,"",%progbits
 1253              	.Ldebug_abbrev0:
 1254 0000 01       		.uleb128 0x1
 1255 0001 11       		.uleb128 0x11
 1256 0002 01       		.byte	0x1
 1257 0003 25       		.uleb128 0x25
 1258 0004 0E       		.uleb128 0xe
 1259 0005 13       		.uleb128 0x13
 1260 0006 0B       		.uleb128 0xb
 1261 0007 03       		.uleb128 0x3
 1262 0008 0E       		.uleb128 0xe
 1263 0009 1B       		.uleb128 0x1b
 1264 000a 0E       		.uleb128 0xe
 1265 000b 55       		.uleb128 0x55
 1266 000c 17       		.uleb128 0x17
 1267 000d 11       		.uleb128 0x11
 1268 000e 01       		.uleb128 0x1
 1269 000f 10       		.uleb128 0x10
 1270 0010 17       		.uleb128 0x17
 1271 0011 00       		.byte	0
 1272 0012 00       		.byte	0
 1273 0013 02       		.uleb128 0x2
 1274 0014 24       		.uleb128 0x24
 1275 0015 00       		.byte	0
 1276 0016 0B       		.uleb128 0xb
 1277 0017 0B       		.uleb128 0xb
 1278 0018 3E       		.uleb128 0x3e
 1279 0019 0B       		.uleb128 0xb
 1280 001a 03       		.uleb128 0x3
 1281 001b 0E       		.uleb128 0xe
 1282 001c 00       		.byte	0
 1283 001d 00       		.byte	0
 1284 001e 03       		.uleb128 0x3
 1285 001f 24       		.uleb128 0x24
 1286 0020 00       		.byte	0
 1287 0021 0B       		.uleb128 0xb
 1288 0022 0B       		.uleb128 0xb
 1289 0023 3E       		.uleb128 0x3e
 1290 0024 0B       		.uleb128 0xb
 1291 0025 03       		.uleb128 0x3
 1292 0026 08       		.uleb128 0x8
 1293 0027 00       		.byte	0
 1294 0028 00       		.byte	0
 1295 0029 04       		.uleb128 0x4
 1296 002a 16       		.uleb128 0x16
 1297 002b 00       		.byte	0
 1298 002c 03       		.uleb128 0x3
 1299 002d 0E       		.uleb128 0xe
 1300 002e 3A       		.uleb128 0x3a
 1301 002f 0B       		.uleb128 0xb
 1302 0030 3B       		.uleb128 0x3b
 1303 0031 0B       		.uleb128 0xb
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 33


 1304 0032 49       		.uleb128 0x49
 1305 0033 13       		.uleb128 0x13
 1306 0034 00       		.byte	0
 1307 0035 00       		.byte	0
 1308 0036 05       		.uleb128 0x5
 1309 0037 35       		.uleb128 0x35
 1310 0038 00       		.byte	0
 1311 0039 49       		.uleb128 0x49
 1312 003a 13       		.uleb128 0x13
 1313 003b 00       		.byte	0
 1314 003c 00       		.byte	0
 1315 003d 06       		.uleb128 0x6
 1316 003e 2E       		.uleb128 0x2e
 1317 003f 00       		.byte	0
 1318 0040 3F       		.uleb128 0x3f
 1319 0041 19       		.uleb128 0x19
 1320 0042 03       		.uleb128 0x3
 1321 0043 0E       		.uleb128 0xe
 1322 0044 3A       		.uleb128 0x3a
 1323 0045 0B       		.uleb128 0xb
 1324 0046 3B       		.uleb128 0x3b
 1325 0047 0B       		.uleb128 0xb
 1326 0048 27       		.uleb128 0x27
 1327 0049 19       		.uleb128 0x19
 1328 004a 11       		.uleb128 0x11
 1329 004b 01       		.uleb128 0x1
 1330 004c 12       		.uleb128 0x12
 1331 004d 06       		.uleb128 0x6
 1332 004e 40       		.uleb128 0x40
 1333 004f 18       		.uleb128 0x18
 1334 0050 9742     		.uleb128 0x2117
 1335 0052 19       		.uleb128 0x19
 1336 0053 00       		.byte	0
 1337 0054 00       		.byte	0
 1338 0055 07       		.uleb128 0x7
 1339 0056 2E       		.uleb128 0x2e
 1340 0057 01       		.byte	0x1
 1341 0058 3F       		.uleb128 0x3f
 1342 0059 19       		.uleb128 0x19
 1343 005a 03       		.uleb128 0x3
 1344 005b 0E       		.uleb128 0xe
 1345 005c 3A       		.uleb128 0x3a
 1346 005d 0B       		.uleb128 0xb
 1347 005e 3B       		.uleb128 0x3b
 1348 005f 0B       		.uleb128 0xb
 1349 0060 27       		.uleb128 0x27
 1350 0061 19       		.uleb128 0x19
 1351 0062 11       		.uleb128 0x11
 1352 0063 01       		.uleb128 0x1
 1353 0064 12       		.uleb128 0x12
 1354 0065 06       		.uleb128 0x6
 1355 0066 40       		.uleb128 0x40
 1356 0067 18       		.uleb128 0x18
 1357 0068 9742     		.uleb128 0x2117
 1358 006a 19       		.uleb128 0x19
 1359 006b 01       		.uleb128 0x1
 1360 006c 13       		.uleb128 0x13
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 34


 1361 006d 00       		.byte	0
 1362 006e 00       		.byte	0
 1363 006f 08       		.uleb128 0x8
 1364 0070 0B       		.uleb128 0xb
 1365 0071 01       		.byte	0x1
 1366 0072 11       		.uleb128 0x11
 1367 0073 01       		.uleb128 0x1
 1368 0074 12       		.uleb128 0x12
 1369 0075 06       		.uleb128 0x6
 1370 0076 00       		.byte	0
 1371 0077 00       		.byte	0
 1372 0078 09       		.uleb128 0x9
 1373 0079 34       		.uleb128 0x34
 1374 007a 00       		.byte	0
 1375 007b 03       		.uleb128 0x3
 1376 007c 0E       		.uleb128 0xe
 1377 007d 3A       		.uleb128 0x3a
 1378 007e 0B       		.uleb128 0xb
 1379 007f 3B       		.uleb128 0x3b
 1380 0080 0B       		.uleb128 0xb
 1381 0081 49       		.uleb128 0x49
 1382 0082 13       		.uleb128 0x13
 1383 0083 02       		.uleb128 0x2
 1384 0084 18       		.uleb128 0x18
 1385 0085 00       		.byte	0
 1386 0086 00       		.byte	0
 1387 0087 0A       		.uleb128 0xa
 1388 0088 05       		.uleb128 0x5
 1389 0089 00       		.byte	0
 1390 008a 03       		.uleb128 0x3
 1391 008b 0E       		.uleb128 0xe
 1392 008c 3A       		.uleb128 0x3a
 1393 008d 0B       		.uleb128 0xb
 1394 008e 3B       		.uleb128 0x3b
 1395 008f 0B       		.uleb128 0xb
 1396 0090 49       		.uleb128 0x49
 1397 0091 13       		.uleb128 0x13
 1398 0092 02       		.uleb128 0x2
 1399 0093 18       		.uleb128 0x18
 1400 0094 00       		.byte	0
 1401 0095 00       		.byte	0
 1402 0096 0B       		.uleb128 0xb
 1403 0097 2E       		.uleb128 0x2e
 1404 0098 01       		.byte	0x1
 1405 0099 3F       		.uleb128 0x3f
 1406 009a 19       		.uleb128 0x19
 1407 009b 03       		.uleb128 0x3
 1408 009c 0E       		.uleb128 0xe
 1409 009d 3A       		.uleb128 0x3a
 1410 009e 0B       		.uleb128 0xb
 1411 009f 3B       		.uleb128 0x3b
 1412 00a0 0B       		.uleb128 0xb
 1413 00a1 27       		.uleb128 0x27
 1414 00a2 19       		.uleb128 0x19
 1415 00a3 11       		.uleb128 0x11
 1416 00a4 01       		.uleb128 0x1
 1417 00a5 12       		.uleb128 0x12
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 35


 1418 00a6 06       		.uleb128 0x6
 1419 00a7 40       		.uleb128 0x40
 1420 00a8 18       		.uleb128 0x18
 1421 00a9 9642     		.uleb128 0x2116
 1422 00ab 19       		.uleb128 0x19
 1423 00ac 01       		.uleb128 0x1
 1424 00ad 13       		.uleb128 0x13
 1425 00ae 00       		.byte	0
 1426 00af 00       		.byte	0
 1427 00b0 0C       		.uleb128 0xc
 1428 00b1 2E       		.uleb128 0x2e
 1429 00b2 00       		.byte	0
 1430 00b3 3F       		.uleb128 0x3f
 1431 00b4 19       		.uleb128 0x19
 1432 00b5 03       		.uleb128 0x3
 1433 00b6 0E       		.uleb128 0xe
 1434 00b7 3A       		.uleb128 0x3a
 1435 00b8 0B       		.uleb128 0xb
 1436 00b9 3B       		.uleb128 0x3b
 1437 00ba 05       		.uleb128 0x5
 1438 00bb 27       		.uleb128 0x27
 1439 00bc 19       		.uleb128 0x19
 1440 00bd 49       		.uleb128 0x49
 1441 00be 13       		.uleb128 0x13
 1442 00bf 11       		.uleb128 0x11
 1443 00c0 01       		.uleb128 0x1
 1444 00c1 12       		.uleb128 0x12
 1445 00c2 06       		.uleb128 0x6
 1446 00c3 40       		.uleb128 0x40
 1447 00c4 18       		.uleb128 0x18
 1448 00c5 9742     		.uleb128 0x2117
 1449 00c7 19       		.uleb128 0x19
 1450 00c8 00       		.byte	0
 1451 00c9 00       		.byte	0
 1452 00ca 0D       		.uleb128 0xd
 1453 00cb 2E       		.uleb128 0x2e
 1454 00cc 01       		.byte	0x1
 1455 00cd 3F       		.uleb128 0x3f
 1456 00ce 19       		.uleb128 0x19
 1457 00cf 03       		.uleb128 0x3
 1458 00d0 0E       		.uleb128 0xe
 1459 00d1 3A       		.uleb128 0x3a
 1460 00d2 0B       		.uleb128 0xb
 1461 00d3 3B       		.uleb128 0x3b
 1462 00d4 05       		.uleb128 0x5
 1463 00d5 27       		.uleb128 0x27
 1464 00d6 19       		.uleb128 0x19
 1465 00d7 11       		.uleb128 0x11
 1466 00d8 01       		.uleb128 0x1
 1467 00d9 12       		.uleb128 0x12
 1468 00da 06       		.uleb128 0x6
 1469 00db 40       		.uleb128 0x40
 1470 00dc 18       		.uleb128 0x18
 1471 00dd 9742     		.uleb128 0x2117
 1472 00df 19       		.uleb128 0x19
 1473 00e0 01       		.uleb128 0x1
 1474 00e1 13       		.uleb128 0x13
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 36


 1475 00e2 00       		.byte	0
 1476 00e3 00       		.byte	0
 1477 00e4 0E       		.uleb128 0xe
 1478 00e5 05       		.uleb128 0x5
 1479 00e6 00       		.byte	0
 1480 00e7 03       		.uleb128 0x3
 1481 00e8 0E       		.uleb128 0xe
 1482 00e9 3A       		.uleb128 0x3a
 1483 00ea 0B       		.uleb128 0xb
 1484 00eb 3B       		.uleb128 0x3b
 1485 00ec 05       		.uleb128 0x5
 1486 00ed 49       		.uleb128 0x49
 1487 00ee 13       		.uleb128 0x13
 1488 00ef 02       		.uleb128 0x2
 1489 00f0 18       		.uleb128 0x18
 1490 00f1 00       		.byte	0
 1491 00f2 00       		.byte	0
 1492 00f3 0F       		.uleb128 0xf
 1493 00f4 2E       		.uleb128 0x2e
 1494 00f5 01       		.byte	0x1
 1495 00f6 3F       		.uleb128 0x3f
 1496 00f7 19       		.uleb128 0x19
 1497 00f8 03       		.uleb128 0x3
 1498 00f9 0E       		.uleb128 0xe
 1499 00fa 3A       		.uleb128 0x3a
 1500 00fb 0B       		.uleb128 0xb
 1501 00fc 3B       		.uleb128 0x3b
 1502 00fd 05       		.uleb128 0x5
 1503 00fe 27       		.uleb128 0x27
 1504 00ff 19       		.uleb128 0x19
 1505 0100 11       		.uleb128 0x11
 1506 0101 01       		.uleb128 0x1
 1507 0102 12       		.uleb128 0x12
 1508 0103 06       		.uleb128 0x6
 1509 0104 40       		.uleb128 0x40
 1510 0105 18       		.uleb128 0x18
 1511 0106 9642     		.uleb128 0x2116
 1512 0108 19       		.uleb128 0x19
 1513 0109 01       		.uleb128 0x1
 1514 010a 13       		.uleb128 0x13
 1515 010b 00       		.byte	0
 1516 010c 00       		.byte	0
 1517 010d 10       		.uleb128 0x10
 1518 010e 34       		.uleb128 0x34
 1519 010f 00       		.byte	0
 1520 0110 03       		.uleb128 0x3
 1521 0111 0E       		.uleb128 0xe
 1522 0112 3A       		.uleb128 0x3a
 1523 0113 0B       		.uleb128 0xb
 1524 0114 3B       		.uleb128 0x3b
 1525 0115 05       		.uleb128 0x5
 1526 0116 49       		.uleb128 0x49
 1527 0117 13       		.uleb128 0x13
 1528 0118 02       		.uleb128 0x2
 1529 0119 18       		.uleb128 0x18
 1530 011a 00       		.byte	0
 1531 011b 00       		.byte	0
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 37


 1532 011c 00       		.byte	0
 1533              		.section	.debug_aranges,"",%progbits
 1534 0000 7C000000 		.4byte	0x7c
 1535 0004 0200     		.2byte	0x2
 1536 0006 00000000 		.4byte	.Ldebug_info0
 1537 000a 04       		.byte	0x4
 1538 000b 00       		.byte	0
 1539 000c 0000     		.2byte	0
 1540 000e 0000     		.2byte	0
 1541 0010 00000000 		.4byte	.LFB0
 1542 0014 34000000 		.4byte	.LFE0-.LFB0
 1543 0018 00000000 		.4byte	.LFB1
 1544 001c 34000000 		.4byte	.LFE1-.LFB1
 1545 0020 00000000 		.4byte	.LFB2
 1546 0024 B0000000 		.4byte	.LFE2-.LFB2
 1547 0028 00000000 		.4byte	.LFB3
 1548 002c 40000000 		.4byte	.LFE3-.LFB3
 1549 0030 00000000 		.4byte	.LFB4
 1550 0034 5C010000 		.4byte	.LFE4-.LFB4
 1551 0038 00000000 		.4byte	.LFB5
 1552 003c 18000000 		.4byte	.LFE5-.LFB5
 1553 0040 00000000 		.4byte	.LFB6
 1554 0044 34000000 		.4byte	.LFE6-.LFB6
 1555 0048 00000000 		.4byte	.LFB7
 1556 004c 34000000 		.4byte	.LFE7-.LFB7
 1557 0050 00000000 		.4byte	.LFB8
 1558 0054 20000000 		.4byte	.LFE8-.LFB8
 1559 0058 00000000 		.4byte	.LFB9
 1560 005c BC000000 		.4byte	.LFE9-.LFB9
 1561 0060 00000000 		.4byte	.LFB10
 1562 0064 20000000 		.4byte	.LFE10-.LFB10
 1563 0068 00000000 		.4byte	.LFB11
 1564 006c 24000000 		.4byte	.LFE11-.LFB11
 1565 0070 00000000 		.4byte	.LFB12
 1566 0074 20000000 		.4byte	.LFE12-.LFB12
 1567 0078 00000000 		.4byte	0
 1568 007c 00000000 		.4byte	0
 1569              		.section	.debug_ranges,"",%progbits
 1570              	.Ldebug_ranges0:
 1571 0000 00000000 		.4byte	.LFB0
 1572 0004 34000000 		.4byte	.LFE0
 1573 0008 00000000 		.4byte	.LFB1
 1574 000c 34000000 		.4byte	.LFE1
 1575 0010 00000000 		.4byte	.LFB2
 1576 0014 B0000000 		.4byte	.LFE2
 1577 0018 00000000 		.4byte	.LFB3
 1578 001c 40000000 		.4byte	.LFE3
 1579 0020 00000000 		.4byte	.LFB4
 1580 0024 5C010000 		.4byte	.LFE4
 1581 0028 00000000 		.4byte	.LFB5
 1582 002c 18000000 		.4byte	.LFE5
 1583 0030 00000000 		.4byte	.LFB6
 1584 0034 34000000 		.4byte	.LFE6
 1585 0038 00000000 		.4byte	.LFB7
 1586 003c 34000000 		.4byte	.LFE7
 1587 0040 00000000 		.4byte	.LFB8
 1588 0044 20000000 		.4byte	.LFE8
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 38


 1589 0048 00000000 		.4byte	.LFB9
 1590 004c BC000000 		.4byte	.LFE9
 1591 0050 00000000 		.4byte	.LFB10
 1592 0054 20000000 		.4byte	.LFE10
 1593 0058 00000000 		.4byte	.LFB11
 1594 005c 24000000 		.4byte	.LFE11
 1595 0060 00000000 		.4byte	.LFB12
 1596 0064 20000000 		.4byte	.LFE12
 1597 0068 00000000 		.4byte	0
 1598 006c 00000000 		.4byte	0
 1599              		.section	.debug_line,"",%progbits
 1600              	.Ldebug_line0:
 1601 0000 DA010000 		.section	.debug_str,"MS",%progbits,1
 1601      02006100 
 1601      00000201 
 1601      FB0E0D00 
 1601      01010101 
 1602              	.LASF18:
 1603 0000 4144435F 		.ascii	"ADC_theACLK_StopBlock\000"
 1603      74686541 
 1603      434C4B5F 
 1603      53746F70 
 1603      426C6F63 
 1604              	.LASF34:
 1605 0016 63757272 		.ascii	"currDiv\000"
 1605      44697600 
 1606              	.LASF15:
 1607 001e 72656731 		.ascii	"reg16\000"
 1607      3600
 1608              	.LASF2:
 1609 0024 73686F72 		.ascii	"short int\000"
 1609      7420696E 
 1609      7400
 1610              	.LASF40:
 1611 002e 474E5520 		.ascii	"GNU C 4.8.4 20140526 (release) [ARM/embedded-4_8-br"
 1611      4320342E 
 1611      382E3420 
 1611      32303134 
 1611      30353236 
 1612 0061 616E6368 		.ascii	"anch revision 211358] -mcpu=cortex-m3 -mthumb -g -O"
 1612      20726576 
 1612      6973696F 
 1612      6E203231 
 1612      31333538 
 1613 0094 30202D66 		.ascii	"0 -ffunction-sections\000"
 1613      66756E63 
 1613      74696F6E 
 1613      2D736563 
 1613      74696F6E 
 1614              	.LASF10:
 1615 00aa 75696E74 		.ascii	"uint16\000"
 1615      313600
 1616              	.LASF23:
 1617 00b1 72657374 		.ascii	"restart\000"
 1617      61727400 
 1618              	.LASF29:
 1619 00b9 4144435F 		.ascii	"ADC_theACLK_ClearModeRegister\000"
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 39


 1619      74686541 
 1619      434C4B5F 
 1619      436C6561 
 1619      724D6F64 
 1620              	.LASF35:
 1621 00d7 6F6C6453 		.ascii	"oldSrc\000"
 1621      726300
 1622              	.LASF9:
 1623 00de 75696E74 		.ascii	"uint8\000"
 1623      3800
 1624              	.LASF22:
 1625 00e4 636C6B44 		.ascii	"clkDivider\000"
 1625      69766964 
 1625      657200
 1626              	.LASF11:
 1627 00ef 666C6F61 		.ascii	"float\000"
 1627      7400
 1628              	.LASF6:
 1629 00f5 6C6F6E67 		.ascii	"long long int\000"
 1629      206C6F6E 
 1629      6720696E 
 1629      7400
 1630              	.LASF36:
 1631 0103 4144435F 		.ascii	"ADC_theACLK_GetSourceRegister\000"
 1631      74686541 
 1631      434C4B5F 
 1631      47657453 
 1631      6F757263 
 1632              	.LASF27:
 1633 0121 4144435F 		.ascii	"ADC_theACLK_SetModeRegister\000"
 1633      74686541 
 1633      434C4B5F 
 1633      5365744D 
 1633      6F646552 
 1634              	.LASF4:
 1635 013d 6C6F6E67 		.ascii	"long int\000"
 1635      20696E74 
 1635      00
 1636              	.LASF39:
 1637 0146 4144435F 		.ascii	"ADC_theACLK_GetPhaseRegister\000"
 1637      74686541 
 1637      434C4B5F 
 1637      47657450 
 1637      68617365 
 1638              	.LASF21:
 1639 0163 73746174 		.ascii	"state\000"
 1639      6500
 1640              	.LASF19:
 1641 0169 4144435F 		.ascii	"ADC_theACLK_StandbyPower\000"
 1641      74686541 
 1641      434C4B5F 
 1641      5374616E 
 1641      64627950 
 1642              	.LASF41:
 1643 0182 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\ADC_theACLK.c\000"
 1643      6E657261 
 1643      7465645F 
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 40


 1643      536F7572 
 1643      63655C50 
 1644              	.LASF1:
 1645 01a9 756E7369 		.ascii	"unsigned char\000"
 1645      676E6564 
 1645      20636861 
 1645      7200
 1646              	.LASF28:
 1647 01b7 6D6F6465 		.ascii	"modeBitMask\000"
 1647      4269744D 
 1647      61736B00 
 1648              	.LASF0:
 1649 01c3 7369676E 		.ascii	"signed char\000"
 1649      65642063 
 1649      68617200 
 1650              	.LASF7:
 1651 01cf 6C6F6E67 		.ascii	"long long unsigned int\000"
 1651      206C6F6E 
 1651      6720756E 
 1651      7369676E 
 1651      65642069 
 1652              	.LASF32:
 1653 01e6 4144435F 		.ascii	"ADC_theACLK_SetSourceRegister\000"
 1653      74686541 
 1653      434C4B5F 
 1653      53657453 
 1653      6F757263 
 1654              	.LASF8:
 1655 0204 756E7369 		.ascii	"unsigned int\000"
 1655      676E6564 
 1655      20696E74 
 1655      00
 1656              	.LASF20:
 1657 0211 4144435F 		.ascii	"ADC_theACLK_SetDividerRegister\000"
 1657      74686541 
 1657      434C4B5F 
 1657      53657444 
 1657      69766964 
 1658              	.LASF3:
 1659 0230 73686F72 		.ascii	"short unsigned int\000"
 1659      7420756E 
 1659      7369676E 
 1659      65642069 
 1659      6E7400
 1660              	.LASF16:
 1661 0243 4144435F 		.ascii	"ADC_theACLK_Start\000"
 1661      74686541 
 1661      434C4B5F 
 1661      53746172 
 1661      7400
 1662              	.LASF30:
 1663 0255 4144435F 		.ascii	"ADC_theACLK_GetDividerRegister\000"
 1663      74686541 
 1663      434C4B5F 
 1663      47657444 
 1663      69766964 
 1664              	.LASF13:
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 41


 1665 0274 63686172 		.ascii	"char\000"
 1665      00
 1666              	.LASF33:
 1667 0279 636C6B53 		.ascii	"clkSource\000"
 1667      6F757263 
 1667      6500
 1668              	.LASF26:
 1669 0283 63757272 		.ascii	"currSrc\000"
 1669      53726300 
 1670              	.LASF24:
 1671 028b 6F6C6444 		.ascii	"oldDivider\000"
 1671      69766964 
 1671      657200
 1672              	.LASF42:
 1673 0296 5C5C766D 		.ascii	"\\\\vmware-host\\Shared Folders\\scottcarlson On My"
 1673      77617265 
 1673      2D686F73 
 1673      745C5368 
 1673      61726564 
 1674 02c5 204D6163 		.ascii	" Mac\\Code\\repos\\MagField_LowFreq_Detector\\DelSi"
 1674      5C436F64 
 1674      655C7265 
 1674      706F735C 
 1674      4D616746 
 1675 02f4 675F3136 		.ascii	"g_16Channel-20bit-DMA.cydsn\000"
 1675      4368616E 
 1675      6E656C2D 
 1675      32306269 
 1675      742D444D 
 1676              	.LASF14:
 1677 0310 72656738 		.ascii	"reg8\000"
 1677      00
 1678              	.LASF5:
 1679 0315 6C6F6E67 		.ascii	"long unsigned int\000"
 1679      20756E73 
 1679      69676E65 
 1679      6420696E 
 1679      7400
 1680              	.LASF12:
 1681 0327 646F7562 		.ascii	"double\000"
 1681      6C6500
 1682              	.LASF31:
 1683 032e 4144435F 		.ascii	"ADC_theACLK_GetModeRegister\000"
 1683      74686541 
 1683      434C4B5F 
 1683      4765744D 
 1683      6F646552 
 1684              	.LASF25:
 1685 034a 656E6162 		.ascii	"enabled\000"
 1685      6C656400 
 1686              	.LASF17:
 1687 0352 4144435F 		.ascii	"ADC_theACLK_Stop\000"
 1687      74686541 
 1687      434C4B5F 
 1687      53746F70 
 1687      00
 1688              	.LASF38:
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccITHdm9.s 			page 42


 1689 0363 636C6B50 		.ascii	"clkPhase\000"
 1689      68617365 
 1689      00
 1690              	.LASF37:
 1691 036c 4144435F 		.ascii	"ADC_theACLK_SetPhaseRegister\000"
 1691      74686541 
 1691      434C4B5F 
 1691      53657450 
 1691      68617365 
 1692              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.4 20140526 (release) [ARM/embedded-4_8-br
