

================================================================
== Vivado HLS Report for 'pynq_filters_Block_proc208'
================================================================
* Date:           Thu Nov 28 03:42:38 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   38|   38|   38|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 39
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
* FSM state operations: 

 <State 1>: 4.38ns
ST_1: reduce_read [1/1] 4.38ns
entry:2  %reduce_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reduce)


 <State 2>: 6.28ns
ST_2: tmp_i [6/6] 6.28ns
entry:3  %tmp_i = sitofp i32 %reduce_read to double


 <State 3>: 6.28ns
ST_3: tmp_i [5/6] 6.28ns
entry:3  %tmp_i = sitofp i32 %reduce_read to double


 <State 4>: 6.28ns
ST_4: tmp_i [4/6] 6.28ns
entry:3  %tmp_i = sitofp i32 %reduce_read to double


 <State 5>: 6.28ns
ST_5: tmp_i [3/6] 6.28ns
entry:3  %tmp_i = sitofp i32 %reduce_read to double


 <State 6>: 6.28ns
ST_6: tmp_i [2/6] 6.28ns
entry:3  %tmp_i = sitofp i32 %reduce_read to double


 <State 7>: 6.28ns
ST_7: tmp_i [1/6] 6.28ns
entry:3  %tmp_i = sitofp i32 %reduce_read to double


 <State 8>: 8.62ns
ST_8: tmp_1_i [31/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 9>: 8.62ns
ST_9: tmp_1_i [30/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 10>: 8.62ns
ST_10: tmp_1_i [29/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 11>: 8.62ns
ST_11: tmp_1_i [28/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 12>: 8.62ns
ST_12: tmp_1_i [27/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 13>: 8.62ns
ST_13: tmp_1_i [26/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 14>: 8.62ns
ST_14: tmp_1_i [25/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 15>: 8.62ns
ST_15: tmp_1_i [24/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 16>: 8.62ns
ST_16: tmp_1_i [23/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 17>: 8.62ns
ST_17: tmp_1_i [22/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 18>: 8.62ns
ST_18: tmp_1_i [21/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 19>: 8.62ns
ST_19: tmp_1_i [20/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 20>: 8.62ns
ST_20: tmp_1_i [19/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 21>: 8.62ns
ST_21: tmp_1_i [18/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 22>: 8.62ns
ST_22: tmp_1_i [17/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 23>: 8.62ns
ST_23: tmp_1_i [16/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 24>: 8.62ns
ST_24: tmp_1_i [15/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 25>: 8.62ns
ST_25: tmp_1_i [14/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 26>: 8.62ns
ST_26: tmp_1_i [13/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 27>: 8.62ns
ST_27: tmp_1_i [12/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 28>: 8.62ns
ST_28: tmp_1_i [11/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 29>: 8.62ns
ST_29: tmp_1_i [10/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 30>: 8.62ns
ST_30: tmp_1_i [9/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 31>: 8.62ns
ST_31: tmp_1_i [8/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 32>: 8.62ns
ST_32: tmp_1_i [7/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 33>: 8.62ns
ST_33: tmp_1_i [6/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 34>: 8.62ns
ST_34: tmp_1_i [5/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 35>: 8.62ns
ST_35: tmp_1_i [4/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 36>: 8.62ns
ST_36: tmp_1_i [3/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 37>: 8.62ns
ST_37: tmp_1_i [2/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 38>: 8.62ns
ST_38: tmp_1_i [1/31] 8.62ns
entry:4  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02


 <State 39>: 4.38ns
ST_39: stg_78 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(double* %tmp_1_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_39: stg_79 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %reduce, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_39: stg_80 [1/1] 4.38ns
entry:5  call void @_ssdm_op_Write.ap_fifo.doubleP(double* %tmp_1_out_out, double %tmp_1_i)

ST_39: stg_81 [1/1] 0.00ns
entry:6  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
