--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml brainwars_secondary.twx brainwars_secondary.ncd -o
brainwars_secondary.twr brainwars_secondary.pcf -ucf brainwars_secondary.ucf

Design file:              brainwars_secondary.ncd
Physical constraint file: brainwars_secondary.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LCD_cs<0>   |         9.495(R)|      SLOW  |         5.125(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_cs<1>   |         9.137(R)|      SLOW  |         4.986(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<0> |        11.075(R)|      SLOW  |         6.159(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<1> |        10.640(R)|      SLOW  |         5.885(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<2> |        10.698(R)|      SLOW  |         5.930(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<3> |        10.687(R)|      SLOW  |         5.937(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<4> |        11.099(R)|      SLOW  |         6.128(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<5> |        10.553(R)|      SLOW  |         5.713(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<6> |        10.466(R)|      SLOW  |         5.732(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<7> |        10.292(R)|      SLOW  |         5.617(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_di      |        10.921(R)|      SLOW  |         6.030(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_en      |        10.747(R)|      SLOW  |         5.925(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_bck   |         6.916(R)|      SLOW  |         3.544(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_data  |         9.494(R)|      SLOW  |         4.385(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_ws    |         6.804(R)|      SLOW  |         3.496(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
control<0>  |         8.236(R)|      SLOW  |         4.325(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
control<1>  |         8.693(R)|      SLOW  |         4.525(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
control<2>  |         8.653(R)|      SLOW  |         4.525(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<0>  |        10.946(R)|      SLOW  |         4.854(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<7>  |        11.112(R)|      SLOW  |         4.866(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<8>  |        11.827(R)|      SLOW  |         5.347(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<9>  |        11.127(R)|      SLOW  |         5.007(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<10> |        10.933(R)|      SLOW  |         4.761(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<11> |        11.333(R)|      SLOW  |         4.937(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<12> |        10.599(R)|      SLOW  |         4.962(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<13> |        11.204(R)|      SLOW  |         4.846(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<14> |        11.158(R)|      SLOW  |         5.341(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.266|         |         |         |
note_in<0>     |         |    6.985|         |         |
note_in<1>     |         |    6.985|         |         |
note_in<2>     |         |    6.985|         |         |
note_in<3>     |         |    6.985|         |         |
note_in<4>     |         |    6.985|         |         |
note_in<5>     |         |    6.985|         |         |
rst_n          |   10.368|   10.368|         |         |
rst_n_in       |   10.998|   10.998|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.847|   -0.847|
note_in<1>     |         |         |   -0.649|   -0.649|
note_in<2>     |         |         |   -0.867|   -0.867|
note_in<3>     |         |         |   -1.257|   -1.257|
note_in<4>     |         |         |   -0.986|   -0.986|
note_in<5>     |         |         |   -1.016|   -1.016|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.724|   -0.724|
note_in<1>     |         |         |   -0.526|   -0.526|
note_in<2>     |         |         |   -0.744|   -0.744|
note_in<3>     |         |         |   -1.134|   -1.134|
note_in<4>     |         |         |   -0.863|   -0.863|
note_in<5>     |         |         |   -0.893|   -0.893|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.935|   -0.935|
note_in<1>     |         |         |   -0.737|   -0.737|
note_in<2>     |         |         |   -0.955|   -0.955|
note_in<3>     |         |         |   -1.345|   -1.345|
note_in<4>     |         |         |   -1.074|   -1.074|
note_in<5>     |         |         |   -1.104|   -1.104|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.266|   -0.266|
note_in<1>     |         |         |   -0.068|   -0.068|
note_in<2>     |         |         |   -0.286|   -0.286|
note_in<3>     |         |         |   -0.676|   -0.676|
note_in<4>     |         |         |   -0.405|   -0.405|
note_in<5>     |         |         |   -0.435|   -0.435|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.437|   -0.437|
note_in<1>     |         |         |   -0.239|   -0.239|
note_in<2>     |         |         |   -0.457|   -0.457|
note_in<3>     |         |         |   -0.847|   -0.847|
note_in<4>     |         |         |   -0.576|   -0.576|
note_in<5>     |         |         |   -0.606|   -0.606|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.502|   -0.502|
note_in<1>     |         |         |   -0.304|   -0.304|
note_in<2>     |         |         |   -0.522|   -0.522|
note_in<3>     |         |         |   -0.912|   -0.912|
note_in<4>     |         |         |   -0.641|   -0.641|
note_in<5>     |         |         |   -0.671|   -0.671|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rst_n          |         |         |    0.362|    0.362|
rst_n_in       |         |         |    1.267|    1.267|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_n_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rst_n          |         |         |   -0.314|   -0.314|
rst_n_in       |         |         |    0.408|    0.408|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |audio_sysclk   |    7.915|
rst_n          |LCD_rst        |   11.330|
rst_n          |rst_n_out      |    9.806|
rst_n_in       |LCD_rst        |   11.960|
---------------+---------------+---------+


Analysis completed Tue Jun 23 20:09:17 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



