/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [2:0] _01_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 3'h0;
    else _01_ <= { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_21z };
  assign out_data[34:32] = _01_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_0z = ^ in_data[76:72];
  assign celloutsig_0_6z = ^ { in_data[92:69], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_7z = ^ { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_8z = ^ { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_9z = ^ { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_10z = ^ { in_data[65:36], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_11z = ^ { in_data[43:40], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_12z = ^ { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_13z = ^ { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_14z = ^ { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_1z = ^ { in_data[42:40], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = ^ { in_data[6], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_17z = ^ { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_21z = ^ { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_0_2z = ^ { in_data[87:84], celloutsig_0_1z };
  assign celloutsig_0_25z = ^ { celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_1_0z = ^ in_data[185:167];
  assign celloutsig_1_1z = ^ in_data[164:162];
  assign celloutsig_1_2z = ^ in_data[138:129];
  assign celloutsig_1_3z = ^ in_data[114:106];
  assign celloutsig_1_4z = ^ { in_data[129:124], celloutsig_1_2z };
  assign celloutsig_1_5z = ^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = ^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_3z = ^ { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_7z = ^ { in_data[150:107], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = ^ { in_data[102:100], celloutsig_1_5z };
  assign celloutsig_1_11z = ^ { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_12z = ^ { in_data[114:111], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_4z = ^ in_data[52:47];
  assign celloutsig_1_18z = ^ { celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_11z, _00_, celloutsig_1_11z, _00_ };
  assign celloutsig_1_19z = ^ { in_data[123:104], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_11z };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z };
endmodule
