{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616026201061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616026201066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 17 18:10:00 2021 " "Processing started: Wed Mar 17 18:10:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616026201066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616026201066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top1project -c top1project " "Command: quartus_map --read_settings_files=on --write_settings_files=off top1project -c top1project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616026201066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616026201653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616026201653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/msm_0/desktop/quartus/or/orproject.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/msm_0/desktop/quartus/or/orproject.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orproject-arqorproject " "Found design unit 1: orproject-arqorproject" {  } { { "../or/orproject.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/or/orproject.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616026219163 ""} { "Info" "ISGN_ENTITY_NAME" "1 orproject " "Found entity 1: orproject" {  } { { "../or/orproject.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/or/orproject.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616026219163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616026219163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/msm_0/desktop/quartus/and/tarea3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/msm_0/desktop/quartus/and/tarea3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tarea3-arqtarea3 " "Found design unit 1: tarea3-arqtarea3" {  } { { "../and/tarea3.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/and/tarea3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616026219166 ""} { "Info" "ISGN_ENTITY_NAME" "1 tarea3 " "Found entity 1: tarea3" {  } { { "../and/tarea3.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/and/tarea3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616026219166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616026219166 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" top1project.vhd(6) " "VHDL syntax error at top1project.vhd(6) near text \"-\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "top1project.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/top1/top1project.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616026219169 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "top1project top1project.vhd(3) " "Ignored construct top1project at top1project.vhd(3) due to previous errors" {  } { { "top1project.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/top1/top1project.vhd" 3 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1616026219170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top1project.vhd 0 0 " "Found 0 design units, including 0 entities, in source file top1project.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616026219171 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616026219372 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 17 18:10:19 2021 " "Processing ended: Wed Mar 17 18:10:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616026219372 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616026219372 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616026219372 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616026219372 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616026220019 ""}
