 
****************************************
Report : area
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:25:15 2019
****************************************

Library(s) Used:

    NanGate_15nm_OCL (File: /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/nangate/NanGate_15nm_OCL_v0.1_2014_06.A/front_end/timing_power_noise/CCS/NanGate_15nm_OCL_slow_conditional_ccs.db)

Number of ports:                          282
Number of nets:                          7552
Number of cells:                         7378
Number of combinational cells:           6458
Number of sequential cells:               877
Number of macros/black boxes:               0
Number of buf/inv:                       1342
Number of references:                      72

Combinational area:               1637.597215
Buf/Inv area:                      203.538438
Noncombinational area:            1394.196440
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  3031.793655
Total area:                 undefined

Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                           Estimated  Perc. of
  Module   Implem.  Count       Area cell area
  -------- -------  ----- ---------- ---------
  DW01_add  pparch      2    73.0825      2.4%
  DW01_dec apparch      2    22.3150      0.7%
  DW01_inc apparch      2    36.9185      1.2%
  -------- -------  ----- ---------- ---------
  Total:                6   132.3160      4.4%

Total synthetic cell area:              132.3160  4.4%  (estimated)

1
