OpenROAD 79a46b62da64bbebc18f06b20c42211046de719a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/core_cells/runs/SUN3/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/core_cells/runs/SUN3/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/core_cells/runs/SUN3/tmp/routing/16-resizer_timing.def
[INFO ODB-0128] Design: core_cells
[INFO ODB-0130]     Created 10 pins.
[INFO ODB-0131]     Created 3359 components and 8061 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 8014 connections.
[INFO ODB-0133]     Created 25 nets and 47 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/core_cells/runs/SUN3/tmp/routing/16-resizer_timing.def
###############################################################################
# Created by write_sdc
# Sun May 22 08:40:26 2022
###############################################################################
current_design core_cells
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {enable}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out2}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out2}]
set_load -pin_load 0.0334 [get_ports {out1[3]}]
set_load -pin_load 0.0334 [get_ports {out1[2]}]
set_load -pin_load 0.0334 [get_ports {out1[1]}]
set_load -pin_load 0.0334 [get_ports {out1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {enable}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met5 and clock max routing layer to met5. 
-congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 4 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 4
[INFO GRT-0003] Macros: 2
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[INFO GRT-0004] Blockages: 44

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal     103680         53708          48.20%
met2       Vertical        77760         45913          40.96%
met3       Horizontal      51840         32844          36.64%
met4       Vertical        31104         19619          36.92%
met5       Horizontal      10368          5112          50.69%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 87
[INFO GRT-0198] Via related Steiner nodes: 1
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 115
[INFO GRT-0112] Final usage 3D: 1053

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1             53708           331            0.62%             0 /  0 /  0
met2             45913           327            0.71%             0 /  0 /  0
met3             32844            21            0.06%             0 /  0 /  0
met4             19619             0            0.00%             0 /  0 /  0
met5              5112            29            0.57%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           157196           708            0.45%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 5713 um
[INFO GRT-0006] Repairing antennas, iteration 1.
[WARNING GRT-0043] No OR_DEFAULT vias defined.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: 
disconnected net 17  net1
Notice 0: Split top of 2 T shapes.
Notice 0: 
disconnected net 20  net4
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
[INFO GRT-0012] Antenna violations: 9
[WARNING GRT-0054] Placement of diode ANTENNA_4 will be legalized by detailed placement.
[WARNING GRT-0054] Placement of diode ANTENNA_5 will be legalized by detailed placement.
[WARNING GRT-0054] Placement of diode ANTENNA_6 will be legalized by detailed placement.
[WARNING GRT-0054] Placement of diode ANTENNA_7 will be legalized by detailed placement.
[WARNING GRT-0054] Placement of diode ANTENNA_14 will be legalized by detailed placement.
[WARNING GRT-0054] Placement of diode ANTENNA_18 will be legalized by detailed placement.
[WARNING GRT-0054] Placement of diode ANTENNA_21 will be legalized by detailed placement.
[INFO GRT-0015] 22 diodes inserted.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 13
[INFO GRT-0003] Macros: 2
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vccd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[WARNING GRT-0040] Net vssd1 has wires outside die area.
[INFO GRT-0004] Blockages: 44
[INFO GRT-0009] rerouting 14 nets.
[INFO GRT-0006] Repairing antennas, iteration 2.
[WARNING GRT-0043] No OR_DEFAULT vias defined.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: 
disconnected net 17  net1
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: 
disconnected net 20  net4
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
[INFO GRT-0012] Antenna violations: 0
[INFO GRT-0014] Routed nets: 25
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.03    0.01    2.01 ^ reset (in)
     1    0.00                           reset (net)
                  0.03    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__clkbuf_4)
                  0.16    0.20    2.21 ^ input2/X (sky130_fd_sc_hd__clkbuf_4)
    12    0.05                           net2 (net)
                  0.16    0.01    2.22 ^ _3_/A_N (sky130_fd_sc_hd__and3b_1)
                  0.10    0.25    2.47 v _3_/X (sky130_fd_sc_hd__and3b_1)
     2    0.02                           _1_ (net)
                  0.10    0.00    2.47 v _4_/C (sky130_fd_sc_hd__and3_4)
                  0.08    0.24    2.71 v _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.08    0.01    2.72 v _5_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.11    2.83 v _5_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           _0_ (net)
                  0.05    0.00    2.83 v _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.16    0.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.51 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.51 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.76   clock uncertainty
                          0.00    0.76   clock reconvergence pessimism
                         -0.05    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -2.83   data arrival time
-----------------------------------------------------------------------------
                                  2.11   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.15    0.15 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.05    0.00    0.33 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13    0.46 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.46 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.07    0.34    0.80 v _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           net7 (net)
                  0.07    0.00    0.80 v output7/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.19    0.99 v output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.09    0.00    0.99 v out2 (out)
                                  0.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.16    0.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.51 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.51 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.41    0.92 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           net7 (net)
                  0.14    0.00    0.93 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.25    1.17 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.18    0.00    1.18 ^ out2 (out)
                                  1.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00    2.01 v input2/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.20    2.20 v input2/X (sky130_fd_sc_hd__clkbuf_4)
    12    0.05                           net2 (net)
                  0.11    0.01    2.21 v _3_/A_N (sky130_fd_sc_hd__and3b_1)
                  0.20    0.36    2.57 ^ _3_/X (sky130_fd_sc_hd__and3b_1)
     2    0.02                           _1_ (net)
                  0.20    0.00    2.57 ^ _4_/C (sky130_fd_sc_hd__and3_4)
                  0.14    0.31    2.88 ^ _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.15    0.01    2.89 ^ _5_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.14    3.04 ^ _5_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           _0_ (net)
                  0.09    0.00    3.04 ^ _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.04   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.22    0.15   10.15 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00   10.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18   10.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.05    0.00   10.33 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13   10.46 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.05    0.00   10.46 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   10.21   clock uncertainty
                          0.00   10.21   clock reconvergence pessimism
                         -0.07   10.14   library setup time
                                 10.14   data required time
-----------------------------------------------------------------------------
                                 10.14   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  7.11   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.16    0.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.51 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.51 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.41    0.92 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           net7 (net)
                  0.14    0.00    0.93 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.25    1.17 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.18    0.00    1.18 ^ out2 (out)
                                  1.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
input2/X                                  5     12     -7 (VIOLATED)


===========================================================================
max slew violation count 0
max fanout violation count 1
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 6.57

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 2.11
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.07e-06   1.37e-07   8.44e-12   4.21e-06   5.1%
Combinational          5.24e-05   2.60e-05   2.13e-09   7.84e-05  94.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.65e-05   2.61e-05   2.14e-09   8.26e-05 100.0%
                          68.4%      31.6%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 35946 u^2 15% utilization.
area_report_end
