// Copyright 2026 The Android Open Source Project
//
// This software is licensed under the terms of the GNU General Public
// License version 2, as published by the Free Software Foundation, and
// may be copied, distributed, and modified under those terms.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.

/**
 * @file
 * @brief QEMU QOM `SysBusDevice` shim for the legacy Goldfish Pipe v2 device (`GFSH0003`).
 */

#include "goldfish/legacy/goldfish_pipe_low_level.h"

#include <stdbool.h>
#include <stddef.h>
#include <stdint.h>
#include <string.h>

// clang-format off
// IWYU pragma: begin_keep
#include "qemu/osdep.h"
#include "qapi/error.h"
#include "hw/core/irq.h"
#include "hw/core/resettable.h"
#include "hw/core/sysbus.h"
#include "migration/blocker.h"
#include "system/memory.h"
#include "google/drivers/hw/acpi/goldfish_defs.h"
#include "google/system/aemu_func_defs.h"
// IWYU pragma: end_keep
// clang-format on

#include "goldfish/legacy/common/c/device_env.h"
#include "goldfish/legacy/common/c/mmio_core.h"
#include "goldfish_pipe.h"

/** @brief QOM type name for the Goldfish Pipe SysBus device. */
#define TYPE_GOLDFISH_PIPE "goldfish_pipe"
/** @brief Type-checked QOM cast macro to `struct GoldfishPipeState`. */
#define GOLDFISH_PIPE(obj) OBJECT_CHECK(struct GoldfishPipeState, (obj), TYPE_GOLDFISH_PIPE)

/**
 * @brief QOM instance state for the `"goldfish_pipe"` `SysBusDevice`.
 */
struct GoldfishPipeState {
    SysBusDevice parent_obj; /**< Base QEMU `SysBusDevice` instance. */

    MemoryRegion iomem; /**< `0x2000`-byte little-endian MMIO register region (`0xff001000`). */
    qemu_irq irq;       /**< SysBus interrupt line (x86 GSI 18 / ARM64 SPI 20). */
    Error* migration_blocker;     /**< Blocks live migration and snapshots in v1 (b/573994361). */
    struct GoldfishMmioCore core; /**< Function-pointer table and instance for C++ pipe core. */
};

static bool goldfish_pipe_guest_mem_read(void* opaque, uint64_t gpa, void* dst, size_t size) {
    (void)opaque;
    if (size == 0) {
        return true;
    }
    if (dst == NULL || gpa + size < gpa) {
        return false;
    }

    AddressSpace* as = get_qemu_system_address_space();
    assert(as != NULL);

    uint8_t stack_buf[256];
    uint8_t* staging = (size <= sizeof(stack_buf)) ? stack_buf : (uint8_t*)g_malloc(size);
    size_t offset = 0;

    while (offset < size) {
        hwaddr plen = (hwaddr)(size - offset);
        void* ptr =
                address_space_map(as, (hwaddr)(gpa + offset), &plen, false, MEMTXATTRS_UNSPECIFIED);
        if (ptr == NULL || plen == 0) {
            if (ptr != NULL) {
                address_space_unmap(as, ptr, plen, false, 0);
            }
            if (staging != stack_buf) {
                g_free(staging);
            }
            return false;
        }
        size_t chunk = (plen < (hwaddr)(size - offset)) ? (size_t)plen : (size - offset);
        memcpy(staging + offset, ptr, chunk);
        address_space_unmap(as, ptr, plen, false, (hwaddr)chunk);
        offset += chunk;
    }

    memcpy(dst, staging, size);
    if (staging != stack_buf) {
        g_free(staging);
    }
    return true;
}

static bool goldfish_pipe_guest_mem_write(void* opaque, uint64_t gpa, const void* src,
                                          size_t size) {
    (void)opaque;
    if (size == 0) {
        return true;
    }
    if (src == NULL || gpa + size < gpa) {
        return false;
    }

    AddressSpace* as = get_qemu_system_address_space();
    assert(as != NULL);

    const uint8_t* bytes = (const uint8_t*)src;
    size_t offset = 0;

    while (offset < size) {
        hwaddr plen = (hwaddr)(size - offset);
        void* ptr =
                address_space_map(as, (hwaddr)(gpa + offset), &plen, true, MEMTXATTRS_UNSPECIFIED);
        if (ptr == NULL || plen == 0) {
            if (ptr != NULL) {
                address_space_unmap(as, ptr, plen, true, 0);
            }
            return false;
        }
        size_t chunk = (plen < (hwaddr)(size - offset)) ? (size_t)plen : (size - offset);
        memcpy(ptr, bytes + offset, chunk);
        address_space_unmap(as, ptr, plen, true, (hwaddr)chunk);
        offset += chunk;
    }

    return true;
}

static void goldfish_pipe_irq_set_level(void* opaque, bool level) {
    struct GoldfishPipeState* s = (struct GoldfishPipeState*)opaque;
    qemu_set_irq(s->irq, level ? 1 : 0);
}

static uint64_t goldfish_pipe_mmio_read(void* opaque, hwaddr offset, unsigned size) {
    (void)size;
    struct GoldfishPipeState* s = (struct GoldfishPipeState*)opaque;
    assert(s->core.read != NULL);
    return s->core.read(s->core.core, (uint32_t)offset);
}

static void goldfish_pipe_mmio_write(void* opaque, hwaddr offset, uint64_t val, unsigned size) {
    (void)size;
    struct GoldfishPipeState* s = (struct GoldfishPipeState*)opaque;
    assert(s->core.write != NULL);
    s->core.write(s->core.core, (uint32_t)offset, (uint32_t)val);
}

static const MemoryRegionOps goldfish_pipe_iomem_ops = {
    .read = goldfish_pipe_mmio_read,
    .write = goldfish_pipe_mmio_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .impl.min_access_size = 4,
    .impl.max_access_size = 4,
};

static void goldfish_pipe_realize(DeviceState* dev, Error** errp) {
    SysBusDevice* sbdev = SYS_BUS_DEVICE(dev);
    struct GoldfishPipeState* s = GOLDFISH_PIPE(dev);

    error_setg(&s->migration_blocker, "%s does not support migration/snapshots in v1",
               TYPE_GOLDFISH_PIPE);
    if (migrate_add_blocker(&s->migration_blocker, errp) < 0) {
        return;
    }

    memory_region_init_io(&s->iomem, OBJECT(s), &goldfish_pipe_iomem_ops, s, TYPE_GOLDFISH_PIPE,
                          GOLDFISH_PIPE_IOMEM_SIZE);
    sysbus_init_mmio(sbdev, &s->iomem);
    sysbus_init_irq(sbdev, &s->irq);

    struct GoldfishDeviceEnv env;
    memset(&env, 0, sizeof(env));
    env.memory.opaque = s;
    env.memory.read = goldfish_pipe_guest_mem_read;
    env.memory.write = goldfish_pipe_guest_mem_write;
    env.irq.opaque = s;
    env.irq.set_level = goldfish_pipe_irq_set_level;

    s->core = GoldfishPipeCoreCreate(&env);
}

static void goldfish_pipe_unrealize(DeviceState* dev) {
    struct GoldfishPipeState* s = GOLDFISH_PIPE(dev);
    assert(s->core.destroy != NULL);
    s->core.destroy(s->core.core);
    memset(&s->core, 0, sizeof(s->core));
    if (s->migration_blocker != NULL) {
        migrate_del_blocker(&s->migration_blocker);
    }
}

static void goldfish_pipe_reset_hold(Object* obj, ResetType type) {
    (void)type;
    struct GoldfishPipeState* s = GOLDFISH_PIPE(obj);
    assert(s->core.reset != NULL);
    s->core.reset(s->core.core);
}

static void goldfish_pipe_class_init(ObjectClass* klass, const void* data) {
    (void)data;
    DeviceClass* dc = DEVICE_CLASS(klass);
    ResettableClass* rc = RESETTABLE_CLASS(klass);

    dc->realize = goldfish_pipe_realize;
    dc->unrealize = goldfish_pipe_unrealize;
    dc->desc = "goldfish pipe";
    rc->phases.hold = goldfish_pipe_reset_hold;
}

static const TypeInfo goldfish_pipe_info = {
    .name = TYPE_GOLDFISH_PIPE,
    .parent = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(struct GoldfishPipeState),
    .class_init = goldfish_pipe_class_init,
};

void goldfish_pipe_register_types(void) {
    type_register_static(&goldfish_pipe_info);
}
