// Seed: 3094825250
module module_0 #(
    parameter id_5 = 32'd21
) (
    input tri0 id_0
    , id_3,
    input tri0 id_1
);
  logic id_4 = 1;
  for (_id_5 = id_5; id_0; id_4 = id_5 == id_5) begin : LABEL_0
    for (id_6 = id_3; id_6; id_3 = id_4) begin : LABEL_1
      logic [1 'b0 : id_5] id_7;
      ;
    end
  end
  always @(*) id_3 = id_4;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input supply0 id_2
    , id_8,
    input tri0 id_3,
    input wor id_4,
    output tri0 id_5,
    input uwire id_6
);
  assign id_8 = 1 - 1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
