-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s is
port (
    ap_ready : OUT STD_LOGIC;
    x_0_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_1_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_2_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_3_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_4_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_5_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_6_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_7_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_8_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_9_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_10_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_11_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_V_offset : IN STD_LOGIC_VECTOR (4 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal zext_ln43_fu_138_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_1_fu_142_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_2_fu_146_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_3_fu_150_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_4_fu_154_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_5_fu_158_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_6_fu_162_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_7_fu_166_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_8_fu_170_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_9_fu_174_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_10_fu_178_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln43_11_fu_182_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_s_fu_186_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_fu_130_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln43_fu_216_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_15_fu_226_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_s_fu_186_p14 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_15_fu_226_p14 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_1_fu_260_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_1_fu_256_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_fu_264_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_17_fu_278_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_13_fu_284_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_270_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_12_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_25_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_24_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_12_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_24_fu_322_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_12_fu_330_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln45_fu_346_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_18_fu_356_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln43_1_fu_386_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_1_fu_396_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_18_fu_356_p14 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_1_fu_396_p14 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_2_fu_430_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_2_fu_426_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_1_fu_434_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_20_fu_448_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_15_fu_454_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_14_fu_440_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_13_fu_462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_27_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_26_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_13_fu_486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_26_fu_492_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_13_fu_500_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_21_fu_338_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_22_fu_508_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_fu_516_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_fu_520_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_2_fu_524_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_24_fu_538_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_17_fu_544_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_16_fu_530_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_28_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_582_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_fu_590_p3 : STD_LOGIC_VECTOR (17 downto 0);

    component myproject_mux_124_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        din4 : IN STD_LOGIC_VECTOR (17 downto 0);
        din5 : IN STD_LOGIC_VECTOR (17 downto 0);
        din6 : IN STD_LOGIC_VECTOR (17 downto 0);
        din7 : IN STD_LOGIC_VECTOR (17 downto 0);
        din8 : IN STD_LOGIC_VECTOR (17 downto 0);
        din9 : IN STD_LOGIC_VECTOR (17 downto 0);
        din10 : IN STD_LOGIC_VECTOR (17 downto 0);
        din11 : IN STD_LOGIC_VECTOR (17 downto 0);
        din12 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    myproject_mux_124_18_1_1_U1372 : component myproject_mux_124_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        din3_WIDTH => 18,
        din4_WIDTH => 18,
        din5_WIDTH => 18,
        din6_WIDTH => 18,
        din7_WIDTH => 18,
        din8_WIDTH => 18,
        din9_WIDTH => 18,
        din10_WIDTH => 18,
        din11_WIDTH => 18,
        din12_WIDTH => 4,
        dout_WIDTH => 18)
    port map (
        din0 => zext_ln43_fu_138_p1,
        din1 => zext_ln43_1_fu_142_p1,
        din2 => zext_ln43_2_fu_146_p1,
        din3 => zext_ln43_3_fu_150_p1,
        din4 => zext_ln43_4_fu_154_p1,
        din5 => zext_ln43_5_fu_158_p1,
        din6 => zext_ln43_6_fu_162_p1,
        din7 => zext_ln43_7_fu_166_p1,
        din8 => zext_ln43_8_fu_170_p1,
        din9 => zext_ln43_9_fu_174_p1,
        din10 => zext_ln43_10_fu_178_p1,
        din11 => zext_ln43_11_fu_182_p1,
        din12 => p_Val2_s_fu_186_p13,
        dout => p_Val2_s_fu_186_p14);

    myproject_mux_124_18_1_1_U1373 : component myproject_mux_124_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        din3_WIDTH => 18,
        din4_WIDTH => 18,
        din5_WIDTH => 18,
        din6_WIDTH => 18,
        din7_WIDTH => 18,
        din8_WIDTH => 18,
        din9_WIDTH => 18,
        din10_WIDTH => 18,
        din11_WIDTH => 18,
        din12_WIDTH => 4,
        dout_WIDTH => 18)
    port map (
        din0 => zext_ln43_fu_138_p1,
        din1 => zext_ln43_1_fu_142_p1,
        din2 => zext_ln43_2_fu_146_p1,
        din3 => zext_ln43_3_fu_150_p1,
        din4 => zext_ln43_4_fu_154_p1,
        din5 => zext_ln43_5_fu_158_p1,
        din6 => zext_ln43_6_fu_162_p1,
        din7 => zext_ln43_7_fu_166_p1,
        din8 => zext_ln43_8_fu_170_p1,
        din9 => zext_ln43_9_fu_174_p1,
        din10 => zext_ln43_10_fu_178_p1,
        din11 => zext_ln43_11_fu_182_p1,
        din12 => p_Val2_15_fu_226_p13,
        dout => p_Val2_15_fu_226_p14);

    myproject_mux_124_18_1_1_U1374 : component myproject_mux_124_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        din3_WIDTH => 18,
        din4_WIDTH => 18,
        din5_WIDTH => 18,
        din6_WIDTH => 18,
        din7_WIDTH => 18,
        din8_WIDTH => 18,
        din9_WIDTH => 18,
        din10_WIDTH => 18,
        din11_WIDTH => 18,
        din12_WIDTH => 4,
        dout_WIDTH => 18)
    port map (
        din0 => zext_ln43_fu_138_p1,
        din1 => zext_ln43_1_fu_142_p1,
        din2 => zext_ln43_2_fu_146_p1,
        din3 => zext_ln43_3_fu_150_p1,
        din4 => zext_ln43_4_fu_154_p1,
        din5 => zext_ln43_5_fu_158_p1,
        din6 => zext_ln43_6_fu_162_p1,
        din7 => zext_ln43_7_fu_166_p1,
        din8 => zext_ln43_8_fu_170_p1,
        din9 => zext_ln43_9_fu_174_p1,
        din10 => zext_ln43_10_fu_178_p1,
        din11 => zext_ln43_11_fu_182_p1,
        din12 => p_Val2_18_fu_356_p13,
        dout => p_Val2_18_fu_356_p14);

    myproject_mux_124_18_1_1_U1375 : component myproject_mux_124_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        din3_WIDTH => 18,
        din4_WIDTH => 18,
        din5_WIDTH => 18,
        din6_WIDTH => 18,
        din7_WIDTH => 18,
        din8_WIDTH => 18,
        din9_WIDTH => 18,
        din10_WIDTH => 18,
        din11_WIDTH => 18,
        din12_WIDTH => 4,
        dout_WIDTH => 18)
    port map (
        din0 => zext_ln43_fu_138_p1,
        din1 => zext_ln43_1_fu_142_p1,
        din2 => zext_ln43_2_fu_146_p1,
        din3 => zext_ln43_3_fu_150_p1,
        din4 => zext_ln43_4_fu_154_p1,
        din5 => zext_ln43_5_fu_158_p1,
        din6 => zext_ln43_6_fu_162_p1,
        din7 => zext_ln43_7_fu_166_p1,
        din8 => zext_ln43_8_fu_170_p1,
        din9 => zext_ln43_9_fu_174_p1,
        din10 => zext_ln43_10_fu_178_p1,
        din11 => zext_ln43_11_fu_182_p1,
        din12 => p_Val2_1_fu_396_p13,
        dout => p_Val2_1_fu_396_p14);




    add_ln43_1_fu_386_p2 <= std_logic_vector(unsigned(ap_const_lv3_3) + unsigned(empty_fu_130_p1));
    add_ln43_fu_216_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(empty_fu_130_p1));
    add_ln45_fu_346_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(empty_fu_130_p1));
    ap_ready <= ap_const_logic_1;
    ap_return <= 
        select_ln340_fu_582_p3 when (or_ln340_fu_576_p2(0) = '1') else 
        select_ln388_fu_590_p3;
    empty_fu_130_p1 <= x_V_offset(3 - 1 downto 0);
        lhs_V_1_fu_256_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_fu_186_p14),19));

        lhs_V_2_fu_426_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_18_fu_356_p14),19));

        lhs_V_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_21_fu_338_p3),19));

    or_ln340_12_fu_316_p2 <= (xor_ln340_25_fu_310_p2 or p_Result_13_fu_284_p3);
    or_ln340_13_fu_486_p2 <= (xor_ln340_27_fu_480_p2 or p_Result_15_fu_454_p3);
    or_ln340_fu_576_p2 <= (xor_ln340_fu_570_p2 or p_Result_17_fu_544_p3);
    p_Result_13_fu_284_p3 <= p_Val2_17_fu_278_p2(17 downto 17);
    p_Result_14_fu_440_p3 <= ret_V_1_fu_434_p2(18 downto 18);
    p_Result_15_fu_454_p3 <= p_Val2_20_fu_448_p2(17 downto 17);
    p_Result_16_fu_530_p3 <= ret_V_2_fu_524_p2(18 downto 18);
    p_Result_17_fu_544_p3 <= p_Val2_24_fu_538_p2(17 downto 17);
    p_Result_s_fu_270_p3 <= ret_V_fu_264_p2(18 downto 18);
    p_Val2_15_fu_226_p13 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_fu_216_p2),4));
    p_Val2_17_fu_278_p2 <= std_logic_vector(signed(p_Val2_s_fu_186_p14) + signed(p_Val2_15_fu_226_p14));
    p_Val2_18_fu_356_p13 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln45_fu_346_p2),4));
    p_Val2_1_fu_396_p13 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_1_fu_386_p2),4));
    p_Val2_20_fu_448_p2 <= std_logic_vector(signed(p_Val2_18_fu_356_p14) + signed(p_Val2_1_fu_396_p14));
    p_Val2_21_fu_338_p3 <= 
        select_ln340_24_fu_322_p3 when (or_ln340_12_fu_316_p2(0) = '1') else 
        select_ln388_12_fu_330_p3;
    p_Val2_22_fu_508_p3 <= 
        select_ln340_26_fu_492_p3 when (or_ln340_13_fu_486_p2(0) = '1') else 
        select_ln388_13_fu_500_p3;
    p_Val2_24_fu_538_p2 <= std_logic_vector(signed(p_Val2_22_fu_508_p3) + signed(p_Val2_21_fu_338_p3));
    p_Val2_s_fu_186_p13 <= x_V_offset(4 - 1 downto 0);
    ret_V_1_fu_434_p2 <= std_logic_vector(signed(rhs_V_2_fu_430_p1) + signed(lhs_V_2_fu_426_p1));
    ret_V_2_fu_524_p2 <= std_logic_vector(signed(lhs_V_fu_516_p1) + signed(rhs_V_fu_520_p1));
    ret_V_fu_264_p2 <= std_logic_vector(signed(rhs_V_1_fu_260_p1) + signed(lhs_V_1_fu_256_p1));
        rhs_V_1_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_15_fu_226_p14),19));

        rhs_V_2_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_396_p14),19));

        rhs_V_fu_520_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_22_fu_508_p3),19));

    select_ln340_24_fu_322_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_24_fu_304_p2(0) = '1') else 
        p_Val2_17_fu_278_p2;
    select_ln340_26_fu_492_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_26_fu_474_p2(0) = '1') else 
        p_Val2_20_fu_448_p2;
    select_ln340_fu_582_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_28_fu_564_p2(0) = '1') else 
        p_Val2_24_fu_538_p2;
    select_ln388_12_fu_330_p3 <= 
        ap_const_lv18_20000 when (underflow_fu_298_p2(0) = '1') else 
        p_Val2_17_fu_278_p2;
    select_ln388_13_fu_500_p3 <= 
        ap_const_lv18_20000 when (underflow_1_fu_468_p2(0) = '1') else 
        p_Val2_20_fu_448_p2;
    select_ln388_fu_590_p3 <= 
        ap_const_lv18_20000 when (underflow_2_fu_558_p2(0) = '1') else 
        p_Val2_24_fu_538_p2;
    underflow_1_fu_468_p2 <= (xor_ln786_13_fu_462_p2 and p_Result_14_fu_440_p3);
    underflow_2_fu_558_p2 <= (xor_ln786_fu_552_p2 and p_Result_16_fu_530_p3);
    underflow_fu_298_p2 <= (xor_ln786_12_fu_292_p2 and p_Result_s_fu_270_p3);
    xor_ln340_24_fu_304_p2 <= (p_Result_s_fu_270_p3 xor p_Result_13_fu_284_p3);
    xor_ln340_25_fu_310_p2 <= (p_Result_s_fu_270_p3 xor ap_const_lv1_1);
    xor_ln340_26_fu_474_p2 <= (p_Result_15_fu_454_p3 xor p_Result_14_fu_440_p3);
    xor_ln340_27_fu_480_p2 <= (p_Result_14_fu_440_p3 xor ap_const_lv1_1);
    xor_ln340_28_fu_564_p2 <= (p_Result_17_fu_544_p3 xor p_Result_16_fu_530_p3);
    xor_ln340_fu_570_p2 <= (p_Result_16_fu_530_p3 xor ap_const_lv1_1);
    xor_ln786_12_fu_292_p2 <= (p_Result_13_fu_284_p3 xor ap_const_lv1_1);
    xor_ln786_13_fu_462_p2 <= (p_Result_15_fu_454_p3 xor ap_const_lv1_1);
    xor_ln786_fu_552_p2 <= (p_Result_17_fu_544_p3 xor ap_const_lv1_1);
    zext_ln43_10_fu_178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_10_V),18));
    zext_ln43_11_fu_182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_11_V),18));
    zext_ln43_1_fu_142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_1_V),18));
    zext_ln43_2_fu_146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_2_V),18));
    zext_ln43_3_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_3_V),18));
    zext_ln43_4_fu_154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_4_V),18));
    zext_ln43_5_fu_158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_5_V),18));
    zext_ln43_6_fu_162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_6_V),18));
    zext_ln43_7_fu_166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_7_V),18));
    zext_ln43_8_fu_170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_8_V),18));
    zext_ln43_9_fu_174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_9_V),18));
    zext_ln43_fu_138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_0_V),18));
end behav;
