// Seed: 2976538425
module module_0;
  id_1 :
  assert property (@(posedge 1) -1'h0)
  else $signed(89);
  ;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input wire id_3,
    input supply0 id_4,
    output logic id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wire id_8,
    input wand id_9,
    input wand id_10,
    output wor id_11,
    input tri id_12,
    input tri id_13,
    output supply1 id_14,
    output logic id_15,
    input supply0 id_16,
    input tri0 id_17,
    output wire id_18,
    input tri0 id_19,
    output tri id_20,
    input supply0 id_21,
    input wor id_22
    , id_27,
    output uwire id_23,
    input wand id_24,
    input wire id_25
);
  always id_5 <= 1;
  always_comb @(posedge 1 or negedge {1{1'b0}}) begin : LABEL_0
    id_15 = {id_7, id_21};
  end
  module_0 modCall_1 ();
  assign id_18 = 1'b0 ? 1 : id_6;
endmodule
