// Seed: 158677594
module module_0 #(
    parameter id_2 = 32'd2,
    parameter id_4 = 32'd17,
    parameter id_7 = 32'd92
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  input wire id_3;
  inout wire _id_2;
  inout wand id_1;
  assign id_1 = -1;
  wire id_5;
  wire id_6;
  wire [id_4 : id_2] _id_7;
  wire [(  id_7  ) : -1] id_8;
  wire id_9;
endmodule
module module_1 #(
    parameter id_6 = 32'd75,
    parameter id_7 = 32'd9
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  parameter id_4 = 1;
  wire id_5;
  logic [-1 : 1] _id_6;
  parameter id_7 = id_4;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_3,
      id_7
  );
  logic id_8;
  ;
  parameter id_9 = 1;
  assign id_6 = id_1[!id_7==1];
  logic [id_6 : -1] id_10;
  ;
endmodule
