
---------- Begin Simulation Statistics ----------
final_tick                               171081240000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 280010                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682968                       # Number of bytes of host memory used
host_op_rate                                   280560                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   357.13                       # Real time elapsed on the host
host_tick_rate                              479044773                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.171081                       # Number of seconds simulated
sim_ticks                                171081240000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693316                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095390                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101836                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727620                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477714                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65345                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.710812                       # CPI: cycles per instruction
system.cpu.discardedOps                        190606                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610129                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402311                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001344                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        38289784                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.584518                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        171081240                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132791456                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       372490                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        749568                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          398                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          109                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       676094                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       303601                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1354833                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         303710                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 171081240000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             169577                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       281916                       # Transaction distribution
system.membus.trans_dist::CleanEvict            90467                       # Transaction distribution
system.membus.trans_dist::ReadExReq            207608                       # Transaction distribution
system.membus.trans_dist::ReadExResp           207607                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        169577                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1126752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1126752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     42182400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                42182400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            377185                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  377185    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              377185                       # Request fanout histogram
system.membus.respLayer1.occupancy         2058592250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1877232000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 171081240000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            406022                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       853930                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          100                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          423384                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272718                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272717                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           698                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       405324                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2032076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2033572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        51072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     80003456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               80054528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          601321                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18042688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1280061                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.237659                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.425849                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 975952     76.24%     76.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 304000     23.75%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    109      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1280061                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2499059000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2034125997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2094000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 171081240000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   37                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               301515                       # number of demand (read+write) hits
system.l2.demand_hits::total                   301552                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  37                       # number of overall hits
system.l2.overall_hits::.cpu.data              301515                       # number of overall hits
system.l2.overall_hits::total                  301552                       # number of overall hits
system.l2.demand_misses::.cpu.inst                661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             376527                       # number of demand (read+write) misses
system.l2.demand_misses::total                 377188                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               661                       # number of overall misses
system.l2.overall_misses::.cpu.data            376527                       # number of overall misses
system.l2.overall_misses::total                377188                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65033000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  40808617000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40873650000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65033000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  40808617000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40873650000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              698                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           678042                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               678740                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             698                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          678042                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              678740                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.946991                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.555315                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.555718                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.946991                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.555315                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.555718                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98385.779123                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108381.648594                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108364.131415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98385.779123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108381.648594                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108364.131415                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              281917                       # number of writebacks
system.l2.writebacks::total                    281917                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        376524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            377185                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       376524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           377185                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51813000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  33277909000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33329722000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51813000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  33277909000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33329722000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.946991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.555311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.555714                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.946991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.555311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.555714                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78385.779123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88381.906598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88364.388828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78385.779123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88381.906598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88364.388828                       # average overall mshr miss latency
system.l2.replacements                         601321                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       572013                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           572013                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       572013                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       572013                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           94                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               94                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           94                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           94                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        74773                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         74773                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             65110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 65110                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          207608                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              207608                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  22983180000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22983180000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.761255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.761255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110704.693461                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110704.693461                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       207608                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         207608                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  18831040000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18831040000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.761255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.761255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90704.789796                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90704.789796                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65033000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65033000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.946991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.946991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98385.779123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98385.779123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51813000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51813000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.946991                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.946991                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78385.779123                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78385.779123                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        236405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            236405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       168919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          168919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  17825437000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17825437000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       405324                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        405324                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.416751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.416751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105526.536387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105526.536387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       168916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       168916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  14446869000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14446869000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.416743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.416743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85526.942386                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85526.942386                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 171081240000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4049.323357                       # Cycle average of tags in use
system.l2.tags.total_refs                     1279658                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    605417                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.113680                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1015.938759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        11.419911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3021.964686                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.248032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.737784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988604                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          516                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1301                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3314287                       # Number of tag accesses
system.l2.tags.data_accesses                  3314287                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 171081240000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       24097472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24139776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18042624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18042624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          376523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              377184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       281916                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             281916                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            247274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         140853971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             141101245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       247274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           247274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105462317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105462317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105462317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           247274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        140853971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            246563562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    280426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    369451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018017514500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16530                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16530                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1044338                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             264336                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      377185                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     281916                       # Number of write requests accepted
system.mem_ctrls.readBursts                    377185                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   281916                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7073                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1490                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             27909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             21524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16684                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7031258000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1850560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13970858000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18997.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37747.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   160742                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  124302                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                377185                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               281916                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  307007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       365466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    113.916414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.482451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   156.340219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       287586     78.69%     78.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        49398     13.52%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7327      2.00%     94.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2958      0.81%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10023      2.74%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          861      0.24%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          523      0.14%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          464      0.13%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6326      1.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       365466                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.389655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.548810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.636871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          16311     98.68%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          183      1.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            4      0.02%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           10      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            5      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16530                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.963521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.930331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.067876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8852     53.55%     53.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              305      1.85%     55.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6505     39.35%     94.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              861      5.21%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16530                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               23687168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  452672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17946048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24139840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18042624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       138.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       104.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    141.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  171081196000                       # Total gap between requests
system.mem_ctrls.avgGap                     259567.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     23644864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17946048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 247274.335865229892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 138208397.367239087820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 104897813.459851011634                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          661                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       376524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       281916                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17875500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13952982500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4060504055750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27043.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37057.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14403240.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    43.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1229829300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            653654595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1269277800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          690470280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13504870080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      44713384380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      28041819840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        90103306275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.669705                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  72442577750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5712720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  92925942250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1379662200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            733288875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1373314740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          773254260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13504870080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      45892929270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      27048518880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        90705838305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        530.191611                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  69855370750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5712720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  95513149250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    171081240000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 171081240000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662821                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662821                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662821                       # number of overall hits
system.cpu.icache.overall_hits::total         9662821                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          698                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            698                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          698                       # number of overall misses
system.cpu.icache.overall_misses::total           698                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69335000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69335000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69335000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69335000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663519                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663519                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663519                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663519                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99333.810888                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99333.810888                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99333.810888                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99333.810888                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          100                       # number of writebacks
system.cpu.icache.writebacks::total               100                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          698                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          698                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          698                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          698                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67939000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67939000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67939000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67939000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97333.810888                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97333.810888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97333.810888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97333.810888                       # average overall mshr miss latency
system.cpu.icache.replacements                    100                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662821                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662821                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          698                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           698                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69335000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69335000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663519                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663519                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99333.810888                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99333.810888                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          698                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          698                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67939000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67939000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97333.810888                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97333.810888                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 171081240000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           499.874779                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663519                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               698                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13844.583095                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   499.874779                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.244079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.244079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          598                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          598                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.291992                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9664217                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9664217                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 171081240000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 171081240000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 171081240000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51350674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51350674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51351169                       # number of overall hits
system.cpu.dcache.overall_hits::total        51351169                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       722133                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         722133                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       730057                       # number of overall misses
system.cpu.dcache.overall_misses::total        730057                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  51386227999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51386227999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  51386227999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51386227999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52072807                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52072807                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52081226                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52081226                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013868                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013868                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014018                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014018                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71158.952712                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71158.952712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70386.597210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70386.597210                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       123159                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2941                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.876573                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       572013                       # number of writebacks
system.cpu.dcache.writebacks::total            572013                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52010                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52010                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52010                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52010                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       670123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       670123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       678042                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       678042                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  48417579000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48417579000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  49315191999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  49315191999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012869                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012869                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013019                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013019                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72251.779151                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72251.779151                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72731.765877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72731.765877                       # average overall mshr miss latency
system.cpu.dcache.replacements                 675993                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40724414                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40724414                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       398292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        398292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24026637000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24026637000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41122706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41122706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60324.176735                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60324.176735                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          830                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          830                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       397462                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       397462                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  23191262000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23191262000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009665                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009665                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58348.375442                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58348.375442                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10626260                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10626260                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       323841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       323841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27359590999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27359590999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84484.642152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84484.642152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51180                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51180                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272661                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272661                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25226317000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25226317000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92518.977778                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92518.977778                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          495                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           495                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7924                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7924                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941204                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941204                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7919                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7919                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    897612999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    897612999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.940611                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.940611                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 113349.286400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 113349.286400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 171081240000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2024.206952                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52029286                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            678041                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.734720                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2024.206952                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988382                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988382                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52759343                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52759343                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 171081240000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 171081240000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
