{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653060087186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653060087186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 17:21:26 2022 " "Processing started: Fri May 20 17:21:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653060087186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060087186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Conf_Control -c Conf_Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Conf_Control -c Conf_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060087186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653060087607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653060087607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_conf.v 1 1 " "Found 1 design units, including 1 entities, in source file regs_conf.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGS_CONF " "Found entity 1: REGS_CONF" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653060095871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095871 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REGS_CONF " "Elaborating entity \"REGS_CONF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653060095902 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rxdw REGS_CONF.v(27) " "Verilog HDL Always Construct warning at REGS_CONF.v(27): variable \"rxdw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653060095902 "|REGS_CONF"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_rx REGS_CONF.v(28) " "Verilog HDL Always Construct warning at REGS_CONF.v(28): variable \"reg_rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653060095902 "|REGS_CONF"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_rx REGS_CONF.v(31) " "Verilog HDL Always Construct warning at REGS_CONF.v(31): variable \"reg_rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653060095902 "|REGS_CONF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_rx REGS_CONF.v(23) " "Verilog HDL Always Construct warning at REGS_CONF.v(23): inferring latch(es) for variable \"reg_rx\", which holds its previous value in one or more paths through the always construct" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653060095902 "|REGS_CONF"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_rx REGS_CONF.v(38) " "Verilog HDL Always Construct warning at REGS_CONF.v(38): variable \"reg_rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653060095902 "|REGS_CONF"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_conf REGS_CONF.v(40) " "Verilog HDL Always Construct warning at REGS_CONF.v(40): variable \"reg_conf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653060095902 "|REGS_CONF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_conf REGS_CONF.v(35) " "Verilog HDL Always Construct warning at REGS_CONF.v(35): inferring latch(es) for variable \"reg_conf\", which holds its previous value in one or more paths through the always construct" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653060095902 "|REGS_CONF"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "load_txregs REGS_CONF.v(48) " "Verilog HDL Always Construct warning at REGS_CONF.v(48): variable \"load_txregs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653060095902 "|REGS_CONF"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_conf REGS_CONF.v(49) " "Verilog HDL Always Construct warning at REGS_CONF.v(49): variable \"reg_conf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653060095902 "|REGS_CONF"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_tx REGS_CONF.v(51) " "Verilog HDL Always Construct warning at REGS_CONF.v(51): variable \"reg_tx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653060095902 "|REGS_CONF"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_tx REGS_CONF.v(53) " "Verilog HDL Always Construct warning at REGS_CONF.v(53): variable \"reg_tx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653060095902 "|REGS_CONF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_tx REGS_CONF.v(46) " "Verilog HDL Always Construct warning at REGS_CONF.v(46): inferring latch(es) for variable \"reg_tx\", which holds its previous value in one or more paths through the always construct" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653060095902 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[0\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[0\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[1\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[1\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[2\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[2\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[3\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[3\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[4\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[4\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[5\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[5\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[6\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[6\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[7\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[7\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[8\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[8\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[9\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[9\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[10\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[10\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[11\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[11\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[12\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[12\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[13\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[13\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[14\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[14\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[15\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[15\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[16\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[16\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[17\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[17\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[18\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[18\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[19\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[19\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[20\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[20\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[21\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[21\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[22\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[22\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[23\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[23\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[24\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[24\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[25\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[25\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[26\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[26\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[27\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[27\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[28\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[28\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[29\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[29\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[30\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[30\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[31\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[31\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[32\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[32\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[33\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[33\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[34\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[34\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[35\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[35\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[36\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[36\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[37\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[37\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[38\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[38\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[39\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[39\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[40\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[40\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[41\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[41\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[42\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[42\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[43\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[43\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[44\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[44\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[45\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[45\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[46\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[46\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[47\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[47\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[48\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[48\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[49\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[49\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[50\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[50\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[51\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[51\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[52\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[52\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[53\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[53\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[54\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[54\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[55\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[55\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[56\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[56\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[57\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[57\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[58\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[58\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[59\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[59\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[60\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[60\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[61\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[61\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[62\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[62\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[63\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[63\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[64\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[64\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[65\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[65\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[66\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[66\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[67\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[67\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[68\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[68\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[69\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[69\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[70\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[70\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[71\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[71\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[72\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[72\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[73\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[73\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[74\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[74\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[75\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[75\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[76\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[76\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[77\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[77\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[78\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[78\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[79\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[79\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[80\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[80\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[81\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[81\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[82\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[82\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[83\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[83\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[84\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[84\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[85\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[85\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[86\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[86\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tx\[87\] REGS_CONF.v(46) " "Inferred latch for \"reg_tx\[87\]\" at REGS_CONF.v(46)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[0\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[0\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[1\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[1\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[2\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[2\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[3\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[3\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[4\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[4\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[5\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[5\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[6\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[6\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[7\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[7\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[8\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[8\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[9\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[9\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[10\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[10\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[11\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[11\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[12\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[12\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[13\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[13\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[14\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[14\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[15\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[15\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[16\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[16\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[17\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[17\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[18\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[18\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[19\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[19\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[20\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[20\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[21\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[21\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[22\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[22\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[23\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[23\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[24\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[24\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[25\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[25\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[26\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[26\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[27\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[27\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[28\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[28\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[29\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[29\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[30\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[30\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[31\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[31\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[32\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[32\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[33\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[33\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[34\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[34\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[35\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[35\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[36\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[36\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[37\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[37\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[38\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[38\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[39\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[39\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[40\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[40\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[41\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[41\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[42\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[42\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[43\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[43\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[44\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[44\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[45\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[45\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[46\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[46\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[47\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[47\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[48\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[48\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[49\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[49\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[50\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[50\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[51\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[51\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[52\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[52\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[53\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[53\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[54\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[54\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[55\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[55\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[56\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[56\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[57\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[57\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[58\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[58\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[59\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[59\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[60\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[60\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[61\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[61\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[62\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[62\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[63\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[63\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[64\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[64\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[65\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[65\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[66\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[66\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[67\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[67\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[68\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[68\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[69\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[69\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[70\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[70\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[71\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[71\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[72\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[72\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[73\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[73\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[74\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[74\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[75\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[75\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[76\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[76\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[77\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[77\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[78\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[78\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[79\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[79\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[80\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[80\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[81\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[81\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[82\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[82\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[83\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[83\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[84\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[84\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[85\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[85\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[86\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[86\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_conf\[87\] REGS_CONF.v(35) " "Inferred latch for \"reg_conf\[87\]\" at REGS_CONF.v(35)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[0\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[0\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[1\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[1\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[2\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[2\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[3\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[3\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[4\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[4\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[5\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[5\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[6\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[6\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[7\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[7\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[8\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[8\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[9\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[9\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[10\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[10\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[11\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[11\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[12\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[12\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[13\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[13\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[14\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[14\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[15\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[15\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[16\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[16\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[17\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[17\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[18\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[18\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[19\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[19\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[20\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[20\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[21\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[21\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[22\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[22\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[23\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[23\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[24\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[24\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[25\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[25\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[26\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[26\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[27\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[27\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[28\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[28\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[29\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[29\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[30\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[30\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[31\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[31\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[32\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[32\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[33\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[33\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[34\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[34\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[35\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[35\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[36\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[36\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[37\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[37\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[38\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[38\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[39\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[39\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[40\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[40\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[41\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[41\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[42\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[42\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[43\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[43\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[44\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[44\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[45\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[45\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[46\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[46\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[47\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[47\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[48\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[48\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[49\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[49\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[50\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[50\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[51\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[51\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[52\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[52\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[53\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[53\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[54\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[54\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[55\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[55\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[56\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[56\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[57\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[57\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[58\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[58\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[59\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[59\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[60\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[60\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[61\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[61\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[62\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[62\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[63\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[63\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[64\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[64\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[65\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[65\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[66\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[66\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[67\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[67\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095918 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[68\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[68\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[69\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[69\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[70\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[70\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[71\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[71\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[72\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[72\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[73\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[73\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[74\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[74\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[75\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[75\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[76\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[76\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[77\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[77\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[78\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[78\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[79\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[79\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[80\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[80\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[81\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[81\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[82\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[82\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[83\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[83\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[84\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[84\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[85\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[85\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[86\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[86\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rx\[87\] REGS_CONF.v(23) " "Inferred latch for \"reg_rx\[87\]\" at REGS_CONF.v(23)" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060095934 "|REGS_CONF"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "txdw\[0\] GND " "Pin \"txdw\[0\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|txdw[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "txdw\[1\] GND " "Pin \"txdw\[1\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|txdw[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "txdw\[2\] GND " "Pin \"txdw\[2\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|txdw[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "txdw\[3\] GND " "Pin \"txdw\[3\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|txdw[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "txdw\[4\] GND " "Pin \"txdw\[4\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|txdw[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "txdw\[5\] GND " "Pin \"txdw\[5\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|txdw[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "txdw\[6\] GND " "Pin \"txdw\[6\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|txdw[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "txdw\[7\] GND " "Pin \"txdw\[7\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|txdw[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[0\] GND " "Pin \"r_control\[0\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_control[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[1\] GND " "Pin \"r_control\[1\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_control[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[2\] GND " "Pin \"r_control\[2\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_control[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[3\] GND " "Pin \"r_control\[3\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_control[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[4\] GND " "Pin \"r_control\[4\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_control[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[5\] GND " "Pin \"r_control\[5\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_control[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[6\] GND " "Pin \"r_control\[6\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_control[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[7\] GND " "Pin \"r_control\[7\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_control[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[0\] GND " "Pin \"r_frec_mod\[0\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[1\] GND " "Pin \"r_frec_mod\[1\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[2\] GND " "Pin \"r_frec_mod\[2\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[3\] GND " "Pin \"r_frec_mod\[3\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[4\] GND " "Pin \"r_frec_mod\[4\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[5\] GND " "Pin \"r_frec_mod\[5\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[6\] GND " "Pin \"r_frec_mod\[6\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[7\] GND " "Pin \"r_frec_mod\[7\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[8\] GND " "Pin \"r_frec_mod\[8\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[9\] GND " "Pin \"r_frec_mod\[9\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[10\] GND " "Pin \"r_frec_mod\[10\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[11\] GND " "Pin \"r_frec_mod\[11\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[12\] GND " "Pin \"r_frec_mod\[12\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[13\] GND " "Pin \"r_frec_mod\[13\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[14\] GND " "Pin \"r_frec_mod\[14\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[15\] GND " "Pin \"r_frec_mod\[15\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[16\] GND " "Pin \"r_frec_mod\[16\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[17\] GND " "Pin \"r_frec_mod\[17\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[18\] GND " "Pin \"r_frec_mod\[18\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[19\] GND " "Pin \"r_frec_mod\[19\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[20\] GND " "Pin \"r_frec_mod\[20\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[21\] GND " "Pin \"r_frec_mod\[21\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[22\] GND " "Pin \"r_frec_mod\[22\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[23\] GND " "Pin \"r_frec_mod\[23\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_mod[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[0\] GND " "Pin \"r_frec_por\[0\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[1\] GND " "Pin \"r_frec_por\[1\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[2\] GND " "Pin \"r_frec_por\[2\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[3\] GND " "Pin \"r_frec_por\[3\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[4\] GND " "Pin \"r_frec_por\[4\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[5\] GND " "Pin \"r_frec_por\[5\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[6\] GND " "Pin \"r_frec_por\[6\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[7\] GND " "Pin \"r_frec_por\[7\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[8\] GND " "Pin \"r_frec_por\[8\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[9\] GND " "Pin \"r_frec_por\[9\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[10\] GND " "Pin \"r_frec_por\[10\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[11\] GND " "Pin \"r_frec_por\[11\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[12\] GND " "Pin \"r_frec_por\[12\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[13\] GND " "Pin \"r_frec_por\[13\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[14\] GND " "Pin \"r_frec_por\[14\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[15\] GND " "Pin \"r_frec_por\[15\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[16\] GND " "Pin \"r_frec_por\[16\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[17\] GND " "Pin \"r_frec_por\[17\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[18\] GND " "Pin \"r_frec_por\[18\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[19\] GND " "Pin \"r_frec_por\[19\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[20\] GND " "Pin \"r_frec_por\[20\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[21\] GND " "Pin \"r_frec_por\[21\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[22\] GND " "Pin \"r_frec_por\[22\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[23\] GND " "Pin \"r_frec_por\[23\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_frec_por[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[0\] GND " "Pin \"r_im_am\[0\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[1\] GND " "Pin \"r_im_am\[1\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[2\] GND " "Pin \"r_im_am\[2\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[3\] GND " "Pin \"r_im_am\[3\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[4\] GND " "Pin \"r_im_am\[4\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[5\] GND " "Pin \"r_im_am\[5\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[6\] GND " "Pin \"r_im_am\[6\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[7\] GND " "Pin \"r_im_am\[7\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[8\] GND " "Pin \"r_im_am\[8\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[9\] GND " "Pin \"r_im_am\[9\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[10\] GND " "Pin \"r_im_am\[10\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[11\] GND " "Pin \"r_im_am\[11\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[12\] GND " "Pin \"r_im_am\[12\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[13\] GND " "Pin \"r_im_am\[13\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[14\] GND " "Pin \"r_im_am\[14\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[15\] GND " "Pin \"r_im_am\[15\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_am[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[0\] GND " "Pin \"r_im_fm\[0\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[1\] GND " "Pin \"r_im_fm\[1\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[2\] GND " "Pin \"r_im_fm\[2\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[3\] GND " "Pin \"r_im_fm\[3\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[4\] GND " "Pin \"r_im_fm\[4\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[5\] GND " "Pin \"r_im_fm\[5\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[6\] GND " "Pin \"r_im_fm\[6\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[7\] GND " "Pin \"r_im_fm\[7\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[8\] GND " "Pin \"r_im_fm\[8\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[9\] GND " "Pin \"r_im_fm\[9\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[10\] GND " "Pin \"r_im_fm\[10\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[11\] GND " "Pin \"r_im_fm\[11\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[12\] GND " "Pin \"r_im_fm\[12\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[13\] GND " "Pin \"r_im_fm\[13\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[14\] GND " "Pin \"r_im_fm\[14\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[15\] GND " "Pin \"r_im_fm\[15\]\" is stuck at GND" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653060096215 "|REGS_CONF|r_im_fm[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653060096215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653060096324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653060096324 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxdw\[0\] " "No output dependent on input pin \"rxdw\[0\]\"" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653060096355 "|REGS_CONF|rxdw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxdw\[1\] " "No output dependent on input pin \"rxdw\[1\]\"" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653060096355 "|REGS_CONF|rxdw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxdw\[2\] " "No output dependent on input pin \"rxdw\[2\]\"" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653060096355 "|REGS_CONF|rxdw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxdw\[3\] " "No output dependent on input pin \"rxdw\[3\]\"" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653060096355 "|REGS_CONF|rxdw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxdw\[4\] " "No output dependent on input pin \"rxdw\[4\]\"" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653060096355 "|REGS_CONF|rxdw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxdw\[5\] " "No output dependent on input pin \"rxdw\[5\]\"" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653060096355 "|REGS_CONF|rxdw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxdw\[6\] " "No output dependent on input pin \"rxdw\[6\]\"" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653060096355 "|REGS_CONF|rxdw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxdw\[7\] " "No output dependent on input pin \"rxdw\[7\]\"" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653060096355 "|REGS_CONF|rxdw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653060096355 "|REGS_CONF|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load_confregs " "No output dependent on input pin \"load_confregs\"" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653060096355 "|REGS_CONF|load_confregs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shift_rxregs " "No output dependent on input pin \"shift_rxregs\"" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653060096355 "|REGS_CONF|shift_rxregs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load_txregs " "No output dependent on input pin \"load_txregs\"" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653060096355 "|REGS_CONF|load_txregs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shift_txregs " "No output dependent on input pin \"shift_txregs\"" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653060096355 "|REGS_CONF|shift_txregs"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653060096355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653060096355 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653060096355 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653060096355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653060096387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 17:21:36 2022 " "Processing ended: Fri May 20 17:21:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653060096387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653060096387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653060096387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653060096387 ""}
