Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: X:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_testbench_behav xil_defaultlib.fft_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leolo/Project/FPGA_projects/fft_32p_32bits_v2/butterfly/butterfly_32b.v" Line 1. Module butterfly_32b doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.butterfly_32b
Compiling module xil_defaultlib.fft_32p_32bits_default
Compiling module xil_defaultlib.fft_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_testbench_behav
