Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: procesor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "procesor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "procesor"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : procesor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.19\proc\reg.vhd" into library work
Parsing entity <reg>.
Parsing architecture <Behavioral> of entity <reg>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.19\proc\muc4vx1v.vhd" into library work
Parsing entity <muc4vx1v>.
Parsing architecture <Behavioral> of entity <muc4vx1v>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.19\proc\decoder.vhd" into library work
Parsing entity <decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.19\proc\cnt.vhd" into library work
Parsing entity <cnt>.
Parsing architecture <Behavioral> of entity <cnt>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.19\proc\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.19\proc\procesor.vhd" into library work
Parsing entity <procesor>.
Parsing architecture <RTL> of entity <procesor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <procesor> (architecture <RTL>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <decoder> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.19\proc\decoder.vhd" Line 50. Case statement is complete. others clause is never selected

Elaborating entity <muc4vx1v> (architecture <Behavioral>) from library <work>.

Elaborating entity <cnt> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <procesor>.
    Related source file is "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.19\proc\procesor.vhd".
    Summary:
	no macro.
Unit <procesor> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.19\proc\ALU.vhd".
    Found 5-bit adder for signal <sA[4]_GND_5_o_add_3_OUT> created at line 1241.
    Found 5-bit adder for signal <n0035> created at line 58.
    Found 5-bit adder for signal <sA[4]_GND_5_o_add_9_OUT> created at line 1241.
    Found 5-bit subtractor for signal <GND_5_o_GND_5_o_sub_3_OUT<4:0>> created at line 1308.
    Found 5-bit subtractor for signal <GND_5_o_GND_5_o_sub_7_OUT<4:0>> created at line 57.
    Found 5-bit subtractor for signal <GND_5_o_GND_5_o_sub_8_OUT<4:0>> created at line 1308.
    Found 5-bit 8-to-1 multiplexer for signal <sF> created at line 51.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.19\proc\decoder.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <decoder> synthesized.

Synthesizing Unit <muc4vx1v>.
    Related source file is "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.19\proc\muc4vx1v.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <oY> created at line 45.
    Summary:
	inferred   1 Multiplexer(s).
Unit <muc4vx1v> synthesized.

Synthesizing Unit <cnt>.
    Related source file is "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.19\proc\cnt.vhd".
    Found 2-bit register for signal <sQ>.
    Found 2-bit adder for signal <sQ[1]_GND_8_o_add_1_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_8_o_GND_8_o_sub_4_OUT<1:0>> created at line 1308.
    Found 2-bit comparator greater for signal <sQ[1]_PWR_10_o_LessThan_1_o> created at line 50
    Found 2-bit comparator greater for signal <GND_8_o_sQ[1]_LessThan_3_o> created at line 52
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <cnt> synthesized.

Synthesizing Unit <reg>.
    Related source file is "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.19\proc\reg.vhd".
    Found 4-bit register for signal <sQ>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 2-bit addsub                                          : 1
 5-bit adder                                           : 3
 5-bit subtractor                                      : 3
# Registers                                            : 8
 2-bit register                                        : 1
 4-bit register                                        : 7
# Comparators                                          : 2
 2-bit comparator greater                              : 2
# Multiplexers                                         : 6
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 3
 5-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cnt>.
The following registers are absorbed into counter <sQ>: 1 register on signal <sQ>.
Unit <cnt> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 5-bit adder                                           : 3
 5-bit subtractor                                      : 3
# Counters                                             : 1
 2-bit updown counter                                  : 1
# Registers                                            : 28
 Flip-Flops                                            : 28
# Comparators                                          : 2
 2-bit comparator greater                              : 2
# Multiplexers                                         : 6
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 3
 5-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <procesor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block procesor, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : procesor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 66
#      INV                         : 1
#      LUT2                        : 3
#      LUT3                        : 6
#      LUT4                        : 6
#      LUT5                        : 12
#      LUT6                        : 34
#      MUXF7                       : 4
# FlipFlops/Latches                : 30
#      FDR                         : 28
#      FDRE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 17
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  54576     0%  
 Number of Slice LUTs:                   62  out of  27288     0%  
    Number used as Logic:                62  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     81
   Number with an unused Flip Flop:      51  out of     81    62%  
   Number with an unused LUT:            19  out of     81    23%  
   Number of fully used LUT-FF pairs:    11  out of     81    13%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    358     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iCLK                               | BUFGP                  | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.359ns (Maximum Frequency: 157.257MHz)
   Minimum input arrival time before clock: 7.420ns
   Maximum output required time after clock: 10.336ns
   Maximum combinational path delay: 11.633ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iCLK'
  Clock period: 6.359ns (frequency: 157.257MHz)
  Total number of paths / destination ports: 3420 / 48
-------------------------------------------------------------------------
Delay:               6.359ns (Levels of Logic = 6)
  Source:            Inst30_reg/sQ_1 (FF)
  Destination:       Inst33_reg/sQ_3 (FF)
  Source Clock:      iCLK rising
  Destination Clock: iCLK rising

  Data Path: Inst30_reg/sQ_1 to Inst33_reg/sQ_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   1.137  Inst30_reg/sQ_1 (Inst30_reg/sQ_1)
     LUT6:I0->O            2   0.254   0.726  Inst1_muc4vx1v/Mmux_oY41 (Inst1_muc4vx1v/Mmux_oY4)
     LUT6:I5->O            4   0.254   0.912  Inst1_muc4vx1v/Mmux_oY42 (sB<1>)
     LUT5:I3->O            2   0.250   0.726  Inst_ALU/Mmux_sF531 (Inst_ALU/Mmux_sF53)
     LUT3:I2->O            2   0.254   0.834  Inst_ALU/Mmux_sF581 (Inst_ALU/Mmux_sF58)
     LUT6:I4->O            1   0.250   0.000  Inst_ALU/Mmux_sF56_F (N11)
     MUXF7:I0->O           8   0.163   0.000  Inst_ALU/Mmux_sF56 (oH_3_OBUF)
     FDR:D                     0.074          Inst33_reg/sQ_3
    ----------------------------------------
    Total                      6.359ns (2.024ns logic, 4.335ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iCLK'
  Total number of paths / destination ports: 2248 / 61
-------------------------------------------------------------------------
Offset:              7.420ns (Levels of Logic = 7)
  Source:            iSEL<4> (PAD)
  Destination:       Inst33_reg/sQ_3 (FF)
  Destination Clock: iCLK rising

  Data Path: iSEL<4> to Inst33_reg/sQ_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.328   1.469  iSEL_4_IBUF (oAMUX_SEL_1_OBUF)
     LUT6:I1->O            7   0.254   0.910  Inst0_muc4vx1v/Mmux_oY41 (Inst_ALU/Madd_sA[4]_GND_5_o_add_3_OUT_lut<3>)
     LUT2:I1->O            1   0.254   0.682  Inst_ALU/Mmux_sF51 (Inst_ALU/Mmux_sF5)
     LUT6:I5->O            1   0.254   0.790  Inst_ALU/Mmux_sF52 (Inst_ALU/Mmux_sF51)
     LUT6:I4->O            2   0.250   0.726  Inst_ALU/Mmux_sF54 (Inst_ALU/Mmux_sF56)
     LUT6:I5->O            1   0.254   0.000  Inst_ALU/Mmux_sF56_G (N12)
     MUXF7:I1->O           8   0.175   0.000  Inst_ALU/Mmux_sF56 (oH_3_OBUF)
     FDR:D                     0.074          Inst33_reg/sQ_3
    ----------------------------------------
    Total                      7.420ns (2.843ns logic, 4.577ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iCLK'
  Total number of paths / destination ports: 726 / 5
-------------------------------------------------------------------------
Offset:              10.336ns (Levels of Logic = 7)
  Source:            Inst0_reg/sQ_2 (FF)
  Destination:       oC (PAD)
  Source Clock:      iCLK rising

  Data Path: Inst0_reg/sQ_2 to oC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   0.994  Inst0_reg/sQ_2 (Inst0_reg/sQ_2)
     LUT6:I3->O           10   0.235   1.008  Inst0_muc4vx1v/Mmux_oY31 (Inst_ALU/Madd_sA[4]_GND_5_o_add_3_OUT_lut<2>)
     LUT6:I5->O            4   0.254   0.912  Inst_ALU/Msub_GND_5_o_GND_5_o_sub_7_OUT<4:0>_lut<2>1 (Inst_ALU/Msub_GND_5_o_GND_5_o_sub_7_OUT<4:0>_lut<2>)
     LUT6:I4->O            2   0.250   1.156  Inst_ALU/Mmux_sF591 (Inst_ALU/Mmux_sF591)
     LUT6:I1->O            2   0.254   0.726  Inst_ALU/Mmux_sF592 (Inst_ALU/Mmux_sF59)
     LUT5:I4->O            1   0.254   0.000  Inst_ALU/Mmux_sF13_G (N14)
     MUXF7:I1->O           1   0.175   0.681  Inst_ALU/Mmux_sF13 (oC_OBUF)
     OBUF:I->O                 2.912          oC_OBUF (oC)
    ----------------------------------------
    Total                     10.336ns (4.859ns logic, 5.477ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 463 / 17
-------------------------------------------------------------------------
Delay:               11.633ns (Levels of Logic = 8)
  Source:            iSEL<4> (PAD)
  Destination:       oC (PAD)

  Data Path: iSEL<4> to oC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.328   1.469  iSEL_4_IBUF (oAMUX_SEL_1_OBUF)
     LUT6:I1->O           10   0.254   1.008  Inst0_muc4vx1v/Mmux_oY31 (Inst_ALU/Madd_sA[4]_GND_5_o_add_3_OUT_lut<2>)
     LUT6:I5->O            4   0.254   0.912  Inst_ALU/Msub_GND_5_o_GND_5_o_sub_7_OUT<4:0>_lut<2>1 (Inst_ALU/Msub_GND_5_o_GND_5_o_sub_7_OUT<4:0>_lut<2>)
     LUT6:I4->O            2   0.250   1.156  Inst_ALU/Mmux_sF591 (Inst_ALU/Mmux_sF591)
     LUT6:I1->O            2   0.254   0.726  Inst_ALU/Mmux_sF592 (Inst_ALU/Mmux_sF59)
     LUT5:I4->O            1   0.254   0.000  Inst_ALU/Mmux_sF13_G (N14)
     MUXF7:I1->O           1   0.175   0.681  Inst_ALU/Mmux_sF13 (oC_OBUF)
     OBUF:I->O                 2.912          oC_OBUF (oC)
    ----------------------------------------
    Total                     11.633ns (5.681ns logic, 5.952ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    6.359|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.56 secs
 
--> 

Total memory usage is 259568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

