|==============================================================================|
|=========                       OpenRAM v1.2.9                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 05/06/2023 20:31:34
Technology: freepdk45
Total size: 8192 bits
Word size: 32
Words: 256
Banks: 1
RW ports: 0
R-only ports: 1
W-only ports: 1
Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only generating nominal corner timing.
Words per row: None
Output files are: 
/home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.lvs
/home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.sp
/home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.v
/home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.lib
/home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.py
/home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.html
/home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.log
/home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.lef
/home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.gds
** Submodules: 5.7 seconds
** Placement: 0.0 seconds
** Routing: 79.2 seconds
** Verification: 0.0 seconds
** SRAM creation: 84.9 seconds
SP: Writing to /home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.sp
** Spice writing: 0.6 seconds
GDS: Writing to /home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.gds
** GDS: 0.4 seconds
LEF: Writing to /home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.lef
** LEF: 0.1 seconds
LVS: Writing to /home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.lvs.sp
** LVS writing: 0.2 seconds
LIB: Characterizing... 
WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

** Characterization: 0.5 seconds
Config: Writing to /home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.py
** Config: 0.0 seconds
Datasheet: Writing to /home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.html
** Datasheet: 0.0 seconds
Verilog: Writing to /home/ecs-user/Desktop/OpenRAM/temp/freepdk45/256_words/DualPort/Ram_32_256/Ram_256_words.v
** Verilog: 0.0 seconds
** End: 86.8 seconds
