# Written by Synplify Pro version mapgw, Build 1450R. Synopsys Run ID: sid1597134450 
# Top Level Design Parameters 

# Clocks 
create_clock -period 4.806 -waveform {0.000 2.403} -name {gw_gao|I_phy1_rxc_c} [get_ports {I_phy1_rxc_c}] 
create_clock -period 6.231 -waveform {0.000 3.115} -name {gw_gao|gao_jtag_tck_inferred_clock} [get_pins {u_gw_jtag/tck_o}] 

# Virtual Clocks 

# Generated Clocks 

# Paths Between Clocks 

# Multicycle Constraints 

# Point-to-point Delay Constraints 

# False Path Constraints 

# Output Load Constraints 

# Driving Cell Constraints 

# Input Delay Constraints 

# Output Delay Constraints 

# Wire Loads 

# Other Constraints 

# syn_hier Attributes 

# set_case Attributes 

# Clock Delay Constraints 
set Autoconstr_clkgroup_0 [list gw_gao|I_phy1_rxc_c]
set Autoconstr_clkgroup_1 [list gw_gao|gao_jtag_tck_inferred_clock]
set_clock_groups -asynchronous -group $Autoconstr_clkgroup_0 -group $Autoconstr_clkgroup_1

# syn_mode Attributes 

# Cells 

# Port DRC Rules 

# Input Transition Constraints 

# Unused constraints (intentionally commented out) 

# Non-forward-annotatable constraints (intentionally commented out) 

# Block Path constraints 

