m255
cModel Technology
df:\pt8612\xilinx\vhdl\black_frame_test2
Eblack_frame
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
w1129728134
FF:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd
l0
L7
VD>TGU^R@7Ndj<<;Ae:4DC0
OX;C;5.8c;15
31
o-work work -O0
tExplicit T
Abehavioral
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
DE work black_frame D>TGU^R@7Ndj<<;Ae:4DC0
l72
L47
VnK:B3A7]2_aeQ=fM0;[z>1
OX;C;5.8c;15
31
M3 ieee std_logic_1164
M2 ieee std_logic_unsigned
M1 ieee std_logic_arith
o-work work -O0
tExplicit T
Eperiod_dual_count
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents =?kg<JI8:QN]3SNm5cDXK3
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
w1129725941
Fperiod_dual_count.vhd
l0
L10
V3:?G0<N8n05HmHB[;HXAa3
OX;C;5.8c;15
31
o-93 -explicit -O0
tExplicit T
Abehavioral
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents =?kg<JI8:QN]3SNm5cDXK3
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
DE work period_dual_count 3:?G0<N8n05HmHB[;HXAa3
l41
L28
VMLL;21AXc5B]4ZQz@:fBY3
OX;C;5.8c;15
31
M5 ieee std_logic_1164
M4 ieee std_logic_arith
M3 ieee std_logic_unsigned
M2 unisim vcomponents
M1 ieee vital_timing
o-93 -explicit -O0
tExplicit T
Esystem_parameters
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
w1129725953
Fsystem_parameters.vhd
l0
L7
V7Y<Pjzblaf<gjfGSX9jeX2
OX;C;5.8c;15
31
o-93 -explicit -O0
tExplicit T
Abehavioral
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
DE work system_parameters 7Y<Pjzblaf<gjfGSX9jeX2
l35
L32
VVOFdM^idi]W4FXP<=EMiL3
OX;C;5.8c;15
31
M3 ieee std_logic_1164
M2 ieee std_logic_arith
M1 ieee std_logic_unsigned
o-93 -explicit -O0
tExplicit T
Etestbench
DP modelsim_lib util _bK>6AVkWUOT1XJ?T2_F01
DP std textio K]Z^fghZ6B=BjnK5NomDT3
DP ieee std_logic_signed <9<Kcl:S52:oW`F]FQhb20
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
w1129726605
FF:/PT8612/Xilinx/vhdl/black_frame_test2/Testbench.vhd
l0
L33
VZYTg6^HQ;ORaGkRMU9Hh22
OX;C;5.8c;15
31
o-work work -O0
tExplicit T
Abehavioral
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents =?kg<JI8:QN]3SNm5cDXK3
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DE work black_frame D>TGU^R@7Ndj<<;Ae:4DC0
DE work period_dual_count 3:?G0<N8n05HmHB[;HXAa3
DE work system_parameters 7Y<Pjzblaf<gjfGSX9jeX2
DP modelsim_lib util _bK>6AVkWUOT1XJ?T2_F01
DP std textio K]Z^fghZ6B=BjnK5NomDT3
DP ieee std_logic_signed <9<Kcl:S52:oW`F]FQhb20
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
DE work testbench ZYTg6^HQ;ORaGkRMU9Hh22
l147
L36
VSI;;]PkdIIM1LKTmIVW^51
OX;C;5.8c;15
31
M8 ieee std_logic_1164
M7 ieee std_logic_arith
M6 ieee std_logic_signed
M5 std textio
M4 modelsim_lib util
M3 ieee std_logic_unsigned
M2 unisim vcomponents
M1 ieee vital_timing
o-work work -O0
tExplicit T
