// Seed: 59624894
module module_0 (
    input reg id_0,
    input id_1,
    input logic id_2
);
  initial begin
    if (1 == 1) begin
      id_3 <= id_0;
      id_3 <= id_0;
    end else if (id_1) begin
      if (1 & 1'h0) id_4 = (1 == 1);
    end else begin
      id_5 = 1;
    end
  end
endmodule
