$date
	Fri Oct 04 17:21:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Adder_tb $end
$var wire 32 ! test_res [31:0] $end
$var reg 32 " test_op1 [31:0] $end
$var reg 32 # test_op2 [31:0] $end
$scope module UUT $end
$var wire 32 $ op1 [31:0] $end
$var wire 32 % op2 [31:0] $end
$var reg 32 & res [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11001 &
b1010 %
b1111 $
b1010 #
b1111 "
b11001 !
$end
#100000
b111010110111100110100011010 !
b111010110111100110100011010 &
b111010110111100110100010101 #
b111010110111100110100010101 %
b101 "
b101 $
#200000
b1000010001110100011010111000110 !
b1000010001110100011010111000110 &
b111010110111100110100010110001 #
b111010110111100110100010110001 %
b111010110111100110100010101 "
b111010110111100110100010101 $
#300000
b0 !
b0 &
b1 #
b1 %
b11111111111111111111111111111111 "
b11111111111111111111111111111111 $
#400000
