

================================================================
== Vitis HLS Report for 'broadcaster_and_mac_request'
================================================================
* Date:           Wed Nov  3 14:22:45 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ETH_inserter_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  1.450 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      122|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       68|    -|
|Register             |        -|     -|      654|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      654|      190|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |and_ln1049_fu_157_p2              |       and|   0|  0|  32|          32|          32|
    |ap_condition_241                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_391                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op19_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op55_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_58_p6            |       and|   0|  0|   2|           1|           0|
    |icmp_ln1049_fu_163_p2             |      icmp|   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1049_fu_151_p2              |       xor|   0|  0|  32|          32|          32|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 122|         115|          84|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done                               |   9|          2|    1|          2|
    |arpTableRequest_V_TDATA_blk_n         |   9|          2|    1|          2|
    |arpTableRequest_V_TDATA_int_regslice  |  14|          3|   32|         96|
    |dataIn_TDATA_blk_n                    |   9|          2|    1|          2|
    |ip_header_out_blk_n                   |   9|          2|    1|          2|
    |no_ip_header_out_blk_n                |   9|          2|    1|          2|
    |real_start                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  68|         15|   38|        108|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |    1|   0|    1|          0|
    |ap_done_reg                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |    1|   0|    1|          0|
    |bmr_fsm_state                             |    1|   0|    1|          0|
    |bmr_fsm_state_load_reg_209                |    1|   0|    1|          0|
    |bmr_fsm_state_load_reg_209_pp0_iter1_reg  |    1|   0|    1|          0|
    |dst_ip_addr_V_reg_222                     |   32|   0|   32|          0|
    |icmp_ln1049_reg_232                       |    1|   0|    1|          0|
    |icmp_ln1049_reg_232_pp0_iter1_reg         |    1|   0|    1|          0|
    |lhs_V_1_reg_227                           |   32|   0|   32|          0|
    |reg_129                                   |  512|   0|  512|          0|
    |reg_133                                   |   64|   0|   64|          0|
    |start_once_reg                            |    1|   0|    1|          0|
    |tmp_27_reg_217                            |    1|   0|    1|          0|
    |tmp_28_reg_236                            |    1|   0|    1|          0|
    |tmp_reg_213                               |    1|   0|    1|          0|
    |tmp_reg_213_pp0_iter1_reg                 |    1|   0|    1|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  654|   0|  654|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+------+------------+-----------------------------+--------------+
|         RTL Ports        | Dir | Bits |  Protocol  |        Source Object        |    C Type    |
+--------------------------+-----+------+------------+-----------------------------+--------------+
|ap_clk                    |   in|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|ap_rst                    |   in|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|ap_start                  |   in|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|start_full_n              |   in|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|ap_done                   |  out|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|ap_continue               |   in|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|ap_idle                   |  out|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|ap_ready                  |  out|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|start_out                 |  out|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|start_write               |  out|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|dataIn_TVALID             |   in|     1|        axis|              dataIn_V_last_V|       pointer|
|dataIn_TREADY             |  out|     1|        axis|              dataIn_V_last_V|       pointer|
|dataIn_TLAST              |   in|     1|        axis|              dataIn_V_last_V|       pointer|
|arpTableRequest_V_TREADY  |   in|     1|        axis|            arpTableRequest_V|       pointer|
|arpTableRequest_V_TDATA   |  out|    32|        axis|            arpTableRequest_V|       pointer|
|arpTableRequest_V_TVALID  |  out|     1|        axis|            arpTableRequest_V|       pointer|
|ip_header_out_din         |  out|  1024|     ap_fifo|                ip_header_out|       pointer|
|ip_header_out_full_n      |   in|     1|     ap_fifo|                ip_header_out|       pointer|
|ip_header_out_write       |  out|     1|     ap_fifo|                ip_header_out|       pointer|
|no_ip_header_out_din      |  out|  1024|     ap_fifo|             no_ip_header_out|       pointer|
|no_ip_header_out_full_n   |   in|     1|     ap_fifo|             no_ip_header_out|       pointer|
|no_ip_header_out_write    |  out|     1|     ap_fifo|             no_ip_header_out|       pointer|
|dataIn_TDATA              |   in|   512|        axis|              dataIn_V_data_V|       pointer|
|dataIn_TKEEP              |   in|    64|        axis|              dataIn_V_keep_V|       pointer|
|dataIn_TSTRB              |   in|    64|        axis|              dataIn_V_strb_V|       pointer|
|regSubNetMask             |   in|    32|     ap_none|                regSubNetMask|       pointer|
|regDefaultGateway         |   in|    32|     ap_none|            regDefaultGateway|       pointer|
+--------------------------+-----+------+------------+-----------------------------+--------------+

