  166  vvp parameterized_dual_port_ram_tb 
  167  iverilog -g2005-sv -o parameterized_dual_port_ram_tb *.v
  168  vvp parameterized_dual_port_ram_tb 
  169  iverilog -g2005-sv -o parameterized_dual_port_ram_tb *.v
  170  vvp parameterized_dual_port_ram_tb 
  171  iverilog -g2005-sv -o parameterized_dual_port_ram_tb *.v
  172  vvp parameterized_dual_port_ram_tb 
  173  iverilog -g2005-sv -o parameterized_dual_port_ram_tb *.v
  174  vvp parameterized_dual_port_ram_tb 
  175  gtkwave parameterized_dual_port_ram_tb.vcd 
  176  iverilog -g2005-sv -o parameterized_dual_port_ram_tb *.v
  177  gtkwave parameterized_dual_port_ram_tb.vcd 
  178  vvp parameterized_dual_port_ram_tb 
  179  gtkwave parameterized_dual_port_ram_tb.vcd 
  180  iverilog -g2005-sv -o parameterized_dual_port_ram_tb *.v
  181  vvp parameterized_dual_port_ram_tb 
  182  iverilog -g2005-sv -o parameterized_dual_port_ram_tb *.v
  183  vvp parameterized_dual_port_ram_tb 
  184  gtkwave parameterized_dual_port_ram_tb.vcd 
  185  iverilog -g2005-sv -o parameterized_dual_port_ram_tb *.v
  186  gtkwave parameterized_dual_port_ram_tb.vcd 
  187  vvp parameterized_dual_port_ram_tb 
  188  iverilog -g2005-sv -o parameterized_dual_port_ram_tb *.v
  189  vvp parameterized_dual_port_ram_tb 
  190  iverilog -g2005-sv -o parameterized_dual_port_ram_tb *.v
  191  vvp parameterized_dual_port_ram_tb 
  192  iverilog -g2005-sv -o parameterized_dual_port_ram_tb *.v
  193  vvp parameterized_dual_port_ram_tb 
  194  iverilog -g2005-sv -o parameterized_dual_port_ram_tb *.v
  195  vvp parameterized_dual_port_ram_tb 
  196  iverilog -g2005-sv -o parameterized_dual_port_ram_tb *.v
  197  vvp parameterized_dual_port_ram_tb 
  198  cd ../
  199  make synth 
  200  cd hailmarry/
  201  iverilog -g2005-sv -o out *.v
  202  vvp out 
  203  iverilog -g2005-sv -o out *.v
  204  make synth 
  205  cd ../
  206  make synth 
  207  iverilog -g2005-sv -o single_port_counter_regfile_tb *.v
  208  make clean
  209  iverilog -g2005-sv -o single_port_counter_regfile_tb 
  210  iverilog -g2005-sv -o single_port_counter_regfile_tb *.v
  211  vvp single_port_counter_regfile
  212  vvp single_port_counter_regfile_tb
  213  iverilog -g2005-sv -o single_port_counter_regfile_tb *.v
  214  vvp single_port_counter_regfile_tb
  215  clear
  216  iverilog -g2005-sv -o single_port_counter_regfile_tb *.v
  217  vvp single_port_counter_regfile_tb
  218  iverilog -g2005-sv -o single_port_counter_regfile_tb *.v
  219  vvp single_port_counter_regfile_tb
  220  iverilog -g2005-sv -o single_port_counter_regfile_tb *.v
  221  vvp single_port_counter_regfile_tb
  222  iverilog -g2005-sv -o single_port_counter_regfile_tb *.v
  223  vvp single_port_counter_regfile_tb
  224  make synth 
  225  iverilog -g2005-sv -o single_port_counter_regfile_tb *.v
  226  vvp single_port_counter_regfile_tb
  227  iverilog -g2005-sv -o single_port_counter_regfile_tb *.v
  228  vvp single_port_counter_regfile_tb
  229  cd ../syn_scratch/
  230  iverilog [200~
  231  iverilog -g2005-sv *.v
  232  make synth 
  233  cd verilog_projects/
  234  cd reg_file_partitioned/
  235  make clean
  236  make sim
  237  make synth 
  238  kill %1
  239  make clean
  240  make sim
  241  make synth 
  242  yosys
  243  kill %1
  244  kill %2
  245  jobs
  246  cd ../reg_file
  247  make clean
  248  make all 
  249  make clean
  250  make all 
  251  make clean
  252  make 
  253  make clean
  254  make all 
  255  make clean
  256  make all 
  257  make synth 
  258  cd ../reg_file_inline/
  259  make synth 
  260  cd /home/juan/verilog_projects/single_reg
  261  iverilog -g2005-sv -o single_port_counter_regfile_tb single_port_counter_regfile.v single_port_counter_regfile_tb.v
  262  vvp single_port_counter_regfile_tb
  263  iverilog -g2005-sv -o single_port_counter_regfile_tb *.v
  264  vvp single_port_counter_regfile_tb
  265  make synth 
  266  make sim
  267  make synth 
  268  quitv
  269  ls
  270  jobs
  271  kill %1
  272  make clean
  273  make sim 
  274  make synth 
  275  yosys
  276  make sim 
  277  gtkwave sim.vcd 
  278  make sim 
  279  gtkwave sim.vcd 
  280  make synth 
  281  make sim 
  282  make synth 
  283  make sim 
  284  make clean
  285  make synth 
  286  make sim 
  287  make synth 
  288  make sim 
  289  make synth 
  290  gtkwave sim.vcd 
  291  make sim 
  292  make synth 
  293  gtkwave sim.vcd 
  294  make sim 
  295  gtkwave sim.vcd 
  296  make sim 
  297  make synth 
  298  make sim 
  299  make synth 
  300  gtkwave sim.vcd 
  301  make sim 
  302  make synth 
  303  make sim 
  304  gtkwave sim.vcd 
  305  make sim 
  306  gtkwave sim.vcd 
  307  make clean 
  308  make all
  309  gtkwave sim.vcd 
  310  make clean 
  311  make sim 
  312  pwd
  313  cd /home/juan/Downloads/FPGA_Dev_Take_Home_checker
  314  cd assignment/
  315  make all
  316  make clean
  317  make all
  318  clear
  319  cd ../hrt_project_sim/
  320  make clean
  321  iverilog -o out *.v
  322  iverilog -g2005-sv -o out *.v
  323  iverilog -g2005-sv -o out StreamingHistogram.v
  324  ls -l
  325  rm out 
  326  make synth 
  327  make sim 
  328  make clean
  329  make all
  330  make gatesim 
  331  make clean
  332  make all
  333  make gatesim 
  334  make clean 
  335  ls -l
  336  rm gsim.log 
  337  ls
  338  make all
  339  make clean 
  340  make all
  341  gtkwave gatesim.vcd 
  342  make gatesim 
  343  gtkwave gatesim.vcd 
  344  make gatesim 
  345  gtkwave gatesim.vcd 
  346  make clean 
  347  make all
  348  make clean
  349  make all
  350  make clean
  351  make all
  352  make gatesim 
  353  make all
  354  make clean
  355  make all
  356  make clean
  357  make all
  358  make SIM
  359  make sim
  360  make all
  361  make sim
  362  make all
  363  make sim
  364  make all
  365  make sim
  366  make all
  367  make sim 
  368  make gatesim 
  369  make sim 
  370  make clean 
  371  make sim 
  372  gtkwave sim.vcd 
  373  bg
  374  make sim 
  375  make clean
  376  make all
  377  make sim 
  378  bg
  379  gtkwave sim.vcd 
  380  bg
  381  make sim 
  382  ls
  383  make sim 
  384  make all
  385  kill %1
  386  cd verilog_projects/
  387  cd dual_port
  388  cd ../dual_port_again/
  389  make clean
  390  ls -l
  391  iverilog -o out *.v
  392  vvp out 
  393  iverilog -o out *.v
  394  make synth 
  395  iverilog -o out *.v
  396  vvp  out 
  397  make s
  398  make sim
  399  iverilog -o out *.v
  400  vvp  out &> sim.log
  401  iverilog -o out *.v
  402  vvp  out &> sim.log
  403  gtkwave frequency_counter_tb.vcd 
  404  iverilog -o out *.v
  405  vvp  out &> sim.log
  406  gtkwave frequency_counter_tb.vcd 
  407  iverilog -o out *.v
  408  vvp  out &> sim.log
  409  iverilog -o out *.v
  410  vvp  out &> sim.log
  411  iverilog -o out *.v
  412  make synth 
  413  vvp  out &> sim.log
  414  gtkwave frequency_counter_tb.vcd 
  415  iverilog -o out *.v
  416  vvp  out &> sim.log
  417  gtkwave frequency_counter_tb.vcd 
  418  vvp  out &> sim.log
  419  iverilog -o out *.v
  420  vvp  out &> sim.log
  421  gtkwave frequency_counter_tb.vcd 
  422  iverilog -o out *.v
  423  gtkwave frequency_counter_tb.vcd 
  424  iverilog -o out *.v
  425  vvp  out &> sim.log
  426  gtkwave out/.
  427  gtkwave out.vcd 
  428  iverilog -o out *.v
  429  vvp  out &> sim.log
  430  gtkwave out.vcd 
  431  vvp  out &> sim.log
  432  iverilog -o out *.v
  433  vvp  out &> sim.log
  434  gtkwave out.vcd 
  435  iverilog -o out *.v
  436  vvp  out &> sim.log
  437  gtkwave out.vcd 
  438  iverilog -o out *.v
  439  vvp  out &> sim.log
  440  iverilog -o out *.v
  441  vvp  out &> sim.log
  442  gtkwave out.vcd 
  443  iverilog -o out *.v
  444  gtkwave out.vcd 
  445  iverilog -o out *.v
  446  vvp  out &> sim.log
  447  gtkwave out.vcd 
  448  iverilog -o out *.v
  449  vvp  out &> sim.log
  450  gtkwave out.vcd 
  451  iverilog -o out *.v
  452  gtkwave out.vcd 
  453  vvp  out &> sim.log
  454  gtkwave out.vcd 
  455  bg
  456  ls
  457  jobs
  458  %1
  459  make clean
  460  make synth 
  461  vvp  out &> sim.log
  462  clear
  463  cd ../freq_counter/
  464  ls
  465  rm out
  466  make clean
  467  iverilog -g2005-sv -o sim *.v
  468  vvp sim 
  469  gtkwave out.vcd 
  470  vvp sim 
  471  iverilog -g2005-sv -o sim *.v
  472  vvp sim 
  473  jobs
  474  iverilog -g2005-sv -o sim *.v
  475  vvp sim 
  476  gtkwave out.vcd 
  477  clear
  478  iverilog -g2005-sv -o sim *.v
  479  vvp sim 
  480  iverilog -g2005-sv -o sim *.v
  481  vvp sim 
  482  iverilog -g2005-sv -o sim *.v
  483  vvp sim 
  484  iverilog -g2005-sv -o sim *.v
  485  vvp sim 
  486  iverilog -g2005-sv -o sim *.v
  487  vvp sim 
  488  iverilog -g2005-sv -o sim *.v
  489  vvp sim 
  490  vvp sim &> sim.v
  491  vvp sim &> sim.log
  492  iverilog -g2005-sv -o sim *.v
  493  vvp sim &> sim.log
  494  iverilog -g2005-sv -o sim *.v
  495  vvp sim &> sim.log
  496  iverilog -g2005-sv -o sim *.v
  497  vvp sim &> sim.log
  498  gtkwave out.vcd 
  499  ls
  500  clear
  501  iverilog -g2005-sv -o sim *.v
  502  vvp sim &> sim.log
  503  vvp sim 
  504  ls sim
  505  ls
  506  rm out.vcd 
  507  vvp sim &> sim.log 
  508  ls
  509  vvp s
  510  vvp sim
  511  ls
  512  iverilog -g2005-sv -o sim *.v
  513  vvp sim
  514  gtkwave out.vcd 
  515  bg
  516  iverilog -g2005-sv -o sim *.v
  517  vvp sim
  518  iverilog -g2005-sv -o sim *.v
  519  vvp sim
  520  [A
  521  iverilog -g2005-sv -o sim *.v
  522  vvp sim
  523  ls
  524  gtkwave out.vcd 
  525  iverilog -g2005-sv -o sim *.v
  526  vvp sim
  527  iverilog -g2005-sv -o sim *.v
  528  vvp sim
  529  gtkwave out.vcd 
  530  bg
  531  iverilog -g2005-sv -o sim *.v
  532  vvp sim
  533  iverilog -g2005-sv -o sim *.v
  534  vvp sim
  535  iverilog -g2005-sv -o sim *.v
  536  vvp sim
  537  iverilog -g2005-sv -o sim *.v
  538  vvp sim
  539  iverilog -g2005-sv -o sim *.v
  540  vvp sim
  541  iverilog -g2005-sv -o sim *.v
  542  vvp sim
  543  iverilog -g2005-sv -o sim *.v
  544  vvp sim
  545  iverilog -g2005-sv -o sim *.v
  546  vvp sim
  547  iverilog -g2005-sv -o sim *.v
  548  vvp sim
  549  iverilog -g2005-sv -o sim *.v
  550  vvp sim
  551  iverilog -g2005-sv -o sim *.v
  552  vvp sim
  553  iverilog -g2005-sv -o sim *.v
  554  make synth 
  555  cd ../freq_counter_rename/
  556  make synth 
  557  cd -
  558  iverilog -g2005-sv -o sim *.v
  559  vvp sim
  560  iverilog -g2005-sv -o sim *.v
  561  vvp sim
  562  iverilog -g2005-sv -o sim *.v
  563  vvp sim
  564  iverilog -g2005-sv -o sim *.v
  565  vvp sim
  566  iverilog -g2005-sv -o sim *.v
  567  vvp sim
  568  iverilog -g2005-sv -o sim *.v
  569  vvp sim
  570  iverilog -g2005-sv -o sim *.v
  571  vvp sim
  572  iverilog -g2005-sv -o sim *.v
  573  vvp sim
  574  iverilog -g2005-sv -o sim *.v
  575  vvp sim
  576  iverilog -g2005-sv -o sim *.v
  577  vvp sim
  578  iverilog -g2005-sv -o sim *.v
  579  vvp sim
  580  iverilog -g2005-sv -o sim *.v
  581  vvp sim
  582  iverilog -g2005-sv -o sim *.v
  583  vvp sim
  584  iverilog -g2005-sv -o sim *.v
  585  vvp sim
  586  iverilog -g2005-sv -o sim *.v
  587  vvp sim
  588  iverilog -g2005-sv -o sim *.v
  589  vvp sim
  590  iverilog -g2005-sv -o sim *.v
  591  vvp sim
  592  iverilog -g2005-sv -o sim *.v
  593  vvp sim
  594  iverilog -g2005-sv -o sim *.v
  595  vvp sim
  596  iverilog -g2005-sv -o sim *.v
  597  vvp sim
  598  iverilog -g2005-sv -o sim *.v
  599  vvp sim
  600  iverilog -g2005-sv -o sim *.v
  601  vvp sim
  602  iverilog -g2005-sv -o sim *.v
  603  vvp sim
  604  iverilog -g2005-sv -o sim *.v
  605  vvp sim
  606  iverilog -g2005-sv -o sim *.v
  607  vvp sim
  608  iverilog -g2005-sv -o sim *.v
  609  vvp sim
  610  iverilog -g2005-sv -o sim *.v
  611  vvp sim
  612  iverilog -g2005-sv -o sim *.v
  613  vvp sim
  614  iverilog -g2005-sv -o sim *.v
  615  clear
  616  ls
  617  iverilog -g2005-sv -o sim *.v
  618  vvp sim
  619  iverilog -g2005-sv -o sim *.v
  620  vvp sim
  621  iverilog -g2005-sv -o sim *.v
  622  vvp sim
  623  iverilog -g2005-sv -o sim *.v
  624  vvp sim
  625  iverilog -g2005-sv -o sim *.v
  626  vvp sim
  627  make synth 
  628  vvp sim
  629  iverilog -g2005-sv -o sim *.v
  630  rm frequency_counter.netlist.v 
  631  iverilog -g2005-sv -o sim *.v
  632  vvp sim
  633  iverilog -g2005-sv -o sim *.v
  634  vvp sim
  635  iverilog -g2005-sv -o sim *.v
  636  vvp sim
  637  iverilog -g2005-sv -o sim *.v
  638  vvp sim
  639  iverilog -g2005-sv -o sim *.v
  640  vvp sim
  641  iverilog -g2005-sv -o sim *.v
  642  vvp sim
  643  iverilog -g2005-sv -o sim *.v
  644  vvp sim
  645  iverilog -g2005-sv -o sim *.v
  646  vvp sim
  647  iverilog -g2005-sv -o sim *.v
  648  vvp sim
  649  iverilog -g2005-sv -o sim *.v
  650  vvp sim
  651  iverilog -g2005-sv -o sim *.v
  652  vvp sim
  653  iverilog -g2005-sv -o sim *.v
  654  vvp sim
  655  iverilog -g2005-sv -o sim *.v
  656  vvp sim
  657  iverilog -g2005-sv -o sim *.v
  658  vvp sim
  659  gtkwave out.vcd 
  660  bg
  661  iverilog -g2005-sv -o sim *.v
  662  gtkwave out.vcd 
  663  vvp sim
  664  iverilog -g2005-sv -o sim *.v
  665  vvp sim
  666  iverilog -g2005-sv -o sim *.v
  667  vvp sim
  668  iverilog -g2005-sv -o sim *.v
  669  vvp sim
  670  iverilog -g2005-sv -o sim *.v
  671  vvp sim
  672  terminal
  673  cd /home/juan/Downloads/FPGA_Dev_Take_Home_sanity/assignment
  674  ls
  675  make all
  676  make all
  677  make sim
  678  make all
  679  kill %2
  680  make sim
  681  gtkwave sim.vcd 
  682  bg
  683  kill %1
  684  make sim
  685  gtkwave sim.vcd 
  686  make sim
  687  gtkwave sim.vcd 
  688  make sim
  689  gtkwave sim.vcd 
  690  make sim
  691  clear
  692  make sim
  693  make sim &>sanity
  694  make sim
  695  make all
  696  make clean 
  697  make all
  698  make clean 
  699  make sim
  700  make all 
  701  mmake sim.
  702  make sim 
  703  gtkwave sim.vcd 
  704  bg
  705  make sim 
  706  make all
  707  make sim 
  708  make clean 
  709  make all 
  710  make synth 
  711  make all
  712  make clean 
  713  make all
  714  cd ../../FPGA_Dev_Take_Home_a0/assignment/
  715  ls -l
  716  make all
  717  make clean 
  718  make all
  719  make clean 
  720  make all
  721  exit
  722  jobs
  723  kill %1 %2
  724  make clean 
  725  make all
  726  kill %1
  727  make clean 
  728  make all
  729  make clean 
  730  make all
  731  cd ../../FPGA_Dev_Take_Home_template/
  732  cd assignment_200Mhz/
  733  ls
  734  cd ../assignment
  735  ls
  736  make all
  737  cd ../assignment_200Mhz_log2words_2/
  738  make all
  739  make clean 
  740  make all
  741  yosys --version
  742  cd 
  743  yosys --version
  744  verilog --version
  745  verilog -version
  746  verilog -v
  747  verilog -h
  748  iverilog -h
  749  iverilog -v
  750  iverilog -version
  751  iverilog -- e
  752  iverilog -- 
  753  iverilog
  754  make --verion
  755  make --versionc
  756  cd ../
  757  cd /home/juan/verilog_projects/freq_counter
  758  make sim 
  759  make sim 
  760  make sim &> sim_out.log
  761  cd ../assignment_200Mhz/
  762  make all 
  763  cd ../assignment_200Mhz_log2words_3/
  764  ls
  765  make clean 
  766  make all 
  767  cd ../assignment_200Mhz_worst_case_until_it_breaks/
  768  make all 
  769  make gatesim 
  770  code /home/juan/Downloads/FPGA_Dev_Take_Home_template
  771  code ../verilog_projects/
  772  pw
  773  pwd
  774  ls
  775  make sim 
  776  pwd
  777  make sim 
  778  jobs
  779  make sim 
  780  code ../../
  781  make all 
  782  code ../../../verilog_projects/
  783  code ../../
  784  cd ../../../Downloads/
  785  ls
  786  clear
  787  cd FPGA_Dev_Take_Home_sanity/
  788  ls
  789  cd assignment/
  790  ls
  791  cd ../
  792  ls
  793  cd ../FPGA_Dev_Take_Home_template/assignment
  794  ls
  795  gtkwave gatesim.vcd 
  796  ls
  797  cd verilog_projects/verilog_scratch/axi_stream_module/
  798  ls
  799  clear
  800  make synth 
  801  code ../../juan/Downloads/
  802  ls
  803  cd verilog_scratch/
  804  [200~touch .gitignore
  805  git status
  806  git add . 
  807  git commit -m "more"
  808  git push origin main
  809  ls
  810  touch .gitignore
  811  code .gitignore
  812  [200~git rm -r --cached XilinxUnisimLibrary
  813  git rm -r --cached XilinxUnisimLibrary
  814  git check-ignore -v **/XilinxUnisimLibrary
  815  cd axi_stream_module/
  816  clear
  817  make sim 
  818  ls
  819  git status
  820  git add . 
  821  git commit -m "Ignore xilinx dir"
  822  git push origin main
  823  git status
  824  git add . 
  825  git commit -m "Ignore xilinx dir"
  826  git add ../.gitignore 
  827  git commit -m "Ignore xilinx dir"
  828  git push origin main
  829  cd verilog_projects/verilog_scratch/axi_stream_module/
  830  gtkwave sim.vcd 
  831  bg
  832  gtkwave gatesim.vcd 
  833  bg
  834  make sim 
  835  bg
  836  make sim 
  837  git status
  838  git add .
  839  git commit -m "more"
  840  git push origin mian
  841  git push origin main
  842  kill %2
  843  make sim 
  844  clear
  845  make sim 
  846  clear
  847  make sim 
  848  clear
  849  make sim 
  850  clear
  851  make sim 
  852  clear
  853  make sim 
  854  make synth 
  855  make sim 
  856  clear
  857  make sim 
  858  make all
  859  gtkwave gatesim.vcd 
  860  make all
  861  gtkwave gatesim.vcd 
  862  bg
  863  make all
  864  cd verilog_scratch/axi_stream_module/
  865  make sim 
  866  make all
  867  git status
  868  git add .
  869  git commit -m "created successful template for TB"
  870  git push origin main
  871  clear
  872  git status
  873  git add .
  874  git commit -m "created successful template for TB and ignore"
  875  git add ../.gitignore 
  876  git commit -m "created successful template for TB and ignore"
  877  git push origin main
  878  git add .
  879  git commit -m " ignore syth"
  880  git push origin main
  881  git status
  882  make all 
  883  make synth 
  884  git clean
  885  ls
  886  make clean
  887  git all
  888  make all
  889  git status
  890  git add .
  891  git commit -m "changes to save not finished"
  892  git push origin main
  893  git status
  894  git push origin main
  895  git add .
  896  git commit -m "tb changes"
  897  git push origin main
  898  jobs
  899  git status
  900  git push origin main
  901  git add .
  902  git commit -m "tb changes again"
  903  git push origin main
  904  git add .
  905  git commit -m "closer to sol"
  906  git push origin main
  907  git add .
  908  git commit -m "closer to sol"
  909  git push origin main
  910  git commit -m "closer to sol again"
  911  git add .
  912  git commit -m "closer to sol again"
  913  git push origin main
  914  git add .
  915  git commit -m "closer to sol again f"
  916  git push origin main
  917  git pull origin main
  918  git add .
  919  git commit -m "cHANGE TO ASSIGN "
  920  git push origin main\
  921  /
  922  history
  923  history &> hist.log
  924  cd verilog_scratch/
  925  git status
  926  git diff
  927  git pull --rebase
  928  git reset --hard
  929  git pull --rebase
  930  git clone https://github.com/Rice-MECE-Capstone-Projects/SwitchMCU.git
  931  ls
  932  ls -l
  933  code .
  934  $ sudo apt-get install autoconf automake autotools-dev curl python3 python3-pip libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev ninja-build git cmake libglib2.0-dev libslirp-dev
  935  sudo apt-get install autoconf automake autotools-dev curl python3 python3-pip libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev ninja-build git cmake libglib2.0-dev libslirp-dev
  936  sudo apt install gcc-riscv64-unknown-elf-newlib
  937  cd /
  938  ls
  939  code 
  940  code  .
  941  ls opt/
  942  code ../
  943  cd ../
  944  pw
  945  cd -
  946  [200~sudo apt-get update
  947  sudo apt-get install git make autoconf g++ flex bison libfl2 libfl-dev zlib1g-dev
  948  sudo apt-get update
  949  sudo apt-get install git make autoconf g++ flex bison libfl2 libfl-dev zlib1g-dev
  950  cd ~
  951  ls
  952  ls ../
  953  ls ../../
  954  cd ~
  955  git clone https://github.com/verilator/verilator.git
  956  git config --global http.postBuffer 524288000
  957  git clone https://github.com/verilator/verilator.git
  958  ls
  959  cd veril
  960  cd verilator/
  961  git checkout stable
  962  autoconf
  963  ./configure
  964  make -j$(nproc)
  965  sudo make install
  966  verilator --version
  967  sudo apt install verilator
  968  verilator --version
  969  cd verilator_sanity/
  970  [200~verilator --cc --exe --build example.v
  971  verilator --cc --exe --build example.v
  972  ./obj_dir/Vexample
  973  [200~verilator --cc --exe --build adder.v adder_tb.cpp
  974  ~verilator --cc --exe --build adder.v adder_tb.cpp
  975  verilator --cc --exe --build adder.v adder_tb.cpp
  976  ./obj_dir/Vadder 
  977  pip3 install cocotb
  978  sudo apt install python3-pip
  979  pip3 install cocotb
  980  apt install
  981  apt install python3-cocotb
  982  sudo apt install python3-cocotb
  983  sudo pip3 install cocotb
  984  sudo apt install pipx
  985  pipx ensurepath
  986  pipx install cocotb
  987  code ~/.bashrc
  988  echo $path
  989  echo $PATH
  990  source ~/.bashrc
  991  echo $PATH
  992  ls ~/.local/bin
  993  echo $PATH
  994  ls $PATH
  995  cocotb-config --version
  996  cd ../cocotb_sanity/
  997  make
  998  pipx run cocotb-config
  999  pipx list
 1000  export PYTHONPATH=/home/juan/.local/share/pipx/venvs/cocotb/lib/python3.12/site-packages
 1001  make
 1002  make clean
 1003  make
 1004  make clean
 1005  make
 1006  make clean
 1007  make
 1008  make clean
 1009  make
 1010  cd /home/juan/verilog_projects/verilog_scratch/riscv32_gnu
 1011  ls
 1012  riscv32-unknown-elf-objcopy -O binary hello_world.elf hello_world.bin
 1013  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostartfiles -o hello_world.elf hello_world.c
 1014  riscv32-unknown-elf-gcc
 1015  pwd
 1016  cd riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostartfiles -o hello_world.elf hello_world.c
 1017  cd /home/juan/verilog_projects/verilog_scratch/riscv32_gnu
 1018  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostartfiles -o hello_world.elf hello_world.c
 1019  sudo apt install gcc-riscv64-unknown-elf
 1020  riscv64-unknown-elf-gcc -march=rv32i -mabi=ilp32 -o hello_world.elf hello_world.c
 1021  riscv64-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1022  riscv64-unknown-elf-as -o startup.o startup.S
 1023  riscv64-unknown-elf-ld -T link.ld -o program.elf program.o startup.o
 1024  riscv64-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1025  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1026  sudo apt install gcc-riscv32-unknown-elf
 1027  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1028  sudo apt install gcc-riscv32-unknown-elf
 1029  sudo apt install autoconf automake autotools-dev curl python3 libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev
 1030  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1031  ls
 1032* gcc
 1033  ls /opt/riscv/
 1034  ls /opt/riscv/riscv32-unknown-elf/
 1035  ls /opt/riscv/lib/
 1036  ls /opt/riscv/bin/
 1037  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1038  ls /opt/riscv/riscv32-unknown-elf/
 1039  ls /opt/riscv/riscv32-unknown-elf/lib/ldscripts/
 1040  ls /opt/riscv/bin/
 1041  #riscv32-unknown-elf-gcc
 1042  ls /opt/riscv/bin/
 1043  ls -lrt  /opt/riscv/bin/
 1044  ls -lrt  /opt/riscv/bin/riscv32-unknown-elf-gcc
 1045  ls -lrt  /opt/riscv/bin/riscv32-unknown-elf-gc
 1046  ls -lrt  /opt/riscv/bin/riscv32-unknown-elf-gcc
 1047  ls -lrt  /opt/riscv/bin/riscv32-unknown-elf-gcc/
 1048  cd verilog_scratch/
 1049  ls
 1050  cd riscv32_gnu/
 1051  ls
 1052  riscv32-unknown-elf-gcc --version
 1053  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1054  riscv32-unknown-elf-ld -T link.ld -o program.elf program.o startup.o
 1055  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1056  riscv32-unknown-elf-ld -T link.ld -o program.elf program.o startup.o
 1057  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1058  riscv32-unknown-elf-ld -T link.ld -o program.elf program.o startup.o
 1059  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1060  ls
 1061  riscv32-unknown-elf-ld -T link.ld -o program.elf program.o startup.o
 1062  ls -lrt  /opt/riscv/bin/
 1063  riscv32-unknown-elf-as
 1064  jobs
 1065  riscv32-unknown-elf-as -march=rv32i -o startup.o startup.S
 1066  riscv32-unknown-elf-ld -T link.ld -o program.elf program.o startup.o
 1067  riscv32-unknown-elf-objcopy -O binary program.elf program.bin
 1068  cd ../riscv32_gnu_a0/
 1069  clear
 1070  [200~riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1071  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1072  #riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1073  riscv32-unknown-elf-as -march=rv32i -o startup.o startup.S
 1074  riscv32-unknown-elf-ld -T link.ld -o program.elf program.o startup.o
 1075  riscv32-unknown-elf-as -march=rv32i -o startup.o startup.S
 1076  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1077  riscv32-unknown-elf-as -march=rv32i -o startup.o startup.S
 1078  riscv32-unknown-elf-ld -T link.ld -o program.elf program.o startup.o
 1079  cd -
 1080  history
 1081  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1082  riscv32-unknown-elf-ld -T link.ld -o program.elf program.o startup.o
 1083  cd -
 1084  riscv32-unknown-elf-ld -T link.ld -o program.elf program.o startup.o
 1085  riscv32-unknown-elf-readelf -l program.elf
 1086  riscv32-unknown-elf-objcopy -O binary program.elf program.bin
 1087  riscv32-unknown-elf-objdump -D program.elf
 1088  riscv32-unknown-elf-objdump -D program.elf &> instrictions.log
 1089  riscv32-unknown-elf-objcopy -O ihex program.elf program.hex
 1090  iverilog -o simv riscv_command_streamer.v riscv_command_streamer_tb.v 
 1091  cd ../riscv32_gnu/
 1092  iverilog -o simv riscv_command_streamer.v riscv_command_streamer_tb.v 
 1093  cd ../riscv32_gnu/
 1094  iverilog -o simv *.v
 1095  diff t1 riscv_command_streamer.v 
 1096  iverilog -o simv *.v
 1097  diff t1 riscv_command_streamer.v 
 1098  vvp simv 
 1099  iverilog -o simv *.v
 1100  vvp simv 
 1101  iverilog -o simv *.v
 1102  vvp simv 
 1103  riscv32-unknown-elf-objcopy -O ihex program.elf program.hex
 1104  iverilog -o simv *.v
 1105  vvp simv 
 1106  riscv32-unknown-elf-objcopy -O verilog program.elf program.hex
 1107  iverilog -o simv *.v
 1108  vvp simv 
 1109  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1110  riscv32-unknown-elf-as -march=rv32i -o startup.o startup.S
 1111  riscv32-unknown-elf-ld -T link.ld -o program.elf program.o startup.o
 1112  riscv32-unknown-elf-ld -T link.ld -o program.elf program.o startup.o 
 1113  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1114  riscv32-unknown-elf-as -march=rv32i -o startup.o startup.S
 1115  riscv32-unknown-elf-ld -T link.ld -o program.elf program.o startup.o
 1116  riscv32-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostdlib -o program.o -c program.c
 1117  riscv32-unknown-elf-as -march=rv32i -o startup.o startup.S
 1118  riscv32-unknown-elf-ld -T link.ld -o program.elf program.o startup.o
 1119  riscv32-unknown-elf-objcopy -O verilog program.elf program.hex
 1120  iverilog -o simv *.v
 1121  vvp simv 
 1122  riscv32-unknown-elf-objdump -D program.elf &> instrictions.log
 1123  iverilog -o simv *.v
 1124  vvp simv 
 1125  iverilog -o simv *.v
 1126  vvp simv 
 1127  iverilog -o simv *.v
 1128  vvp simv 
 1129  riscv32-unknown-elf-objcopy -O verilog program.elf program.hex
 1130  iverilog -o simv *.v
 1131  vvp simv 
 1132  riscv32-unknown-elf-objcopy -O verilog program.elf program.bin
 1133  iverilog -o simv *.v
 1134  vvp simv 
 1135  iverilog -o simv *.v
 1136  vvp simv 
 1137  iverilog -o simv *.v
 1138  vvp simv 
 1139  iverilog -o simv *.v
 1140  vvp simv 
 1141  iverilog -o simv *.v
 1142  vvp simv 
 1143  iverilog -o simv *.v
 1144  vvp simv 
 1145  iverilog -o simv *.v
 1146  vvp simv 
 1147  iverilog -o simv *.v
 1148  vvp simv 
 1149  iverilog -o simv *.v
 1150  vvp simv 
 1151  iverilog -o simv *.v
 1152  vvp simv 
 1153  riscv32-unknown-elf-objcopy -O verilog program.elf program.bin
 1154  riscv32-unknown-elf-objcopy -O binary program.elf program.bin
 1155  cd ../
 1156  python3 hex_formater.py 
 1157  riscv32-unknown-elf-objdump -D -b binary -m riscv:rv32 program.bin > program_disassembly.txt
 1158  cd ../
 1159  cd -
 1160  cd riscv32_gnu/
 1161  riscv32-unknown-elf-objdump -D -b binary -m riscv:rv32 program.bin > program_disassembly.txt
 1162  history &> hist
 1163  cd -
 1164  python3 hex_formater.py 
 1165  history &> hist.log
