and r0, r1, r2 
mvn r2, r1 
mov r3, r0 
bic r2, r2, r3 
