Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Jul 31 18:31:32 2018
| Host         : Vivado-dev running 64-bit Ubuntu 18.04 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      4 |            1 |
|      5 |            1 |
|      6 |            1 |
|      8 |            6 |
|     11 |            1 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              86 |           25 |
| No           | No                    | Yes                    |              38 |           12 |
| No           | Yes                   | No                     |              33 |           15 |
| Yes          | No                    | No                     |              48 |           13 |
| Yes          | No                    | Yes                    |              43 |           14 |
| Yes          | Yes                   | No                     |              14 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                        Enable Signal                                       |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG                                         |                                                                                            | cpu_reset                                                                                     |                1 |              1 |
|  program_rom/instantiate_loader.jtag_loader_6_inst/CLK       |                                                                                            |                                                                                               |                1 |              1 |
|  clk_BUFG                                                    | processor/flag_enable                                                                      | processor/I1                                                                                  |                2 |              2 |
|  program_rom/instantiate_loader.jtag_loader_6_inst/CLK       |                                                                                            | program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int[7]_i_1_n_0 |                1 |              4 |
|  clk_BUFG                                                    |                                                                                            | processor/active_interrupt                                                                    |                3 |              5 |
|  clk_BUFG                                                    |                                                                                            | processor/I1                                                                                  |                3 |              6 |
|  clk_BUFG                                                    | processor/buffer_write                                                                     |                                                                                               |                1 |              8 |
|  clk_BUFG                                                    | rcvr/I4                                                                                    |                                                                                               |                1 |              8 |
|  clk_BUFG                                                    | processor/spm_enable                                                                       |                                                                                               |                2 |              8 |
|  clk_BUFG                                                    | processor/seg7chars_reg[8][1]                                                              | cpu_reset                                                                                     |                2 |              8 |
|  clk_BUFG                                                    | processor/seg7chars_reg[8][0]                                                              | cpu_reset                                                                                     |                3 |              8 |
|  clk_BUFG                                                    |                                                                                            | program_rom/instruction[7]                                                                    |                3 |              8 |
|  clk_BUFG                                                    | displaydrv/load                                                                            | program_rom/instantiate_loader.jtag_loader_6_inst/AR[0]                                       |                3 |             11 |
|  clk_BUFG                                                    | processor/t_state_0                                                                        | processor/I1                                                                                  |                3 |             12 |
|  program_rom/instantiate_loader.jtag_loader_6_inst/shift_clk | program_rom/instantiate_loader.jtag_loader_6_inst/shift                                    |                                                                                               |                4 |             14 |
|  clk_BUFG                                                    | processor/register_enable                                                                  |                                                                                               |                2 |             16 |
|  clk_BUFG                                                    | processor/t_state_0                                                                        |                                                                                               |                2 |             16 |
|  clk_BUFG                                                    | makemsclk/pulseout                                                                         |                                                                                               |                4 |             16 |
|  clk_BUFG                                                    | processor/E[0]                                                                             | cpu_reset                                                                                     |                6 |             16 |
|  program_rom/instantiate_loader.jtag_loader_6_inst/shift_clk | program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.jtag_din_int[17]_i_1_n_0 |                                                                                               |                5 |             18 |
|  clk_BUFG                                                    |                                                                                            | program_rom/instantiate_loader.jtag_loader_6_inst/AR[0]                                       |               16 |             47 |
|  clk_BUFG                                                    |                                                                                            |                                                                                               |               24 |             85 |
+--------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+


