<profile>

<section name = "Vivado HLS Report for 'sunzilog_convert_to_zs'" level="0">
<item name = "Date">Thu Jul  2 18:09:55 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main</item>
<item name = "Solution">sol</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160t-fbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.328, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">24, 24, 24, 24, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 184, -</column>
<column name="Register">-, -, 33, -, -</column>
<specialColumn name="Available">650, 600, 202800, 101400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">121, 26, 1, 26</column>
<column name="up_curregs_address0">15, 3, 7, 21</column>
<column name="up_curregs_d0">33, 6, 32, 192</column>
<column name="up_port_ignore_status_mask">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">25, 0, 25, 0</column>
<column name="trunc_ln77_1_reg_146">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sunzilog_convert_to_zs, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sunzilog_convert_to_zs, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sunzilog_convert_to_zs, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sunzilog_convert_to_zs, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sunzilog_convert_to_zs, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sunzilog_convert_to_zs, return value</column>
<column name="up_curregs_address0">out, 7, ap_memory, up_curregs, array</column>
<column name="up_curregs_ce0">out, 1, ap_memory, up_curregs, array</column>
<column name="up_curregs_we0">out, 1, ap_memory, up_curregs, array</column>
<column name="up_curregs_d0">out, 32, ap_memory, up_curregs, array</column>
<column name="up_curregs_q0">in, 32, ap_memory, up_curregs, array</column>
<column name="up_parity_mask">out, 32, ap_vld, up_parity_mask, pointer</column>
<column name="up_parity_mask_ap_vld">out, 1, ap_vld, up_parity_mask, pointer</column>
<column name="up_port_read_status_mask">out, 32, ap_vld, up_port_read_status_mask, pointer</column>
<column name="up_port_read_status_mask_ap_vld">out, 1, ap_vld, up_port_read_status_mask, pointer</column>
<column name="up_port_ignore_status_mask">out, 32, ap_vld, up_port_ignore_status_mask, pointer</column>
<column name="up_port_ignore_status_mask_ap_vld">out, 1, ap_vld, up_port_ignore_status_mask, pointer</column>
<column name="cflag">in, 32, ap_none, cflag, scalar</column>
<column name="iflag">in, 32, ap_none, iflag, scalar</column>
<column name="brg">in, 32, ap_none, brg, scalar</column>
</table>
</item>
</section>
</profile>
