@W: CG532 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":173:0:173:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":104:2:104:9|Input LATCHINPUTVALUE on instance sbio_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":104:2:104:9|Input CLOCKENABLE on instance sbio_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":104:2:104:9|Input INPUTCLK on instance sbio_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":104:2:104:9|Input OUTPUTCLK on instance sbio_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":104:2:104:9|Input DOUT1 on instance sbio_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":113:2:113:9|Input LATCHINPUTVALUE on instance sbio_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":113:2:113:9|Input CLOCKENABLE on instance sbio_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":113:2:113:9|Input INPUTCLK on instance sbio_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":113:2:113:9|Input OUTPUTCLK on instance sbio_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":113:2:113:9|Input OUTPUTENABLE on instance sbio_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":113:2:113:9|Input DOUT1 on instance sbio_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":113:2:113:9|Input DOUT0 on instance sbio_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":114:16:114:25|An input port (port io_i2c_scl) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":122:2:122:6|Input FIFORST on instance I2C_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG133 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Object drvpat_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Object drvpat_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Object drvpat_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Object drvpat_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Object drvpat_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Object drvpat_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Object drvpat_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Some of the address location in the memory "drvpat" are not assigned.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning unused register i2c_dmrd[7:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Removing unused bit 7 of i2c_stat[7:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning unused bits 5 to 3 of i2c_stat[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning unused bits 1 to 0 of i2c_stat[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":122:2:122:6|Pruning unused register i2c_cmd_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":187:0:187:5|Pruning unused register drv_cnt[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":392:0:392:5|Pruning unused register PWM_duty[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":122:2:122:6|Pruning unused register i2c_cmd_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":122:2:122:6|Pruning unused register i2c_cmd_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning unused register i2c_cmd_cnt[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":392:0:392:5|Pruning unused register cmd_decoded. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":187:0:187:5|Pruning unused register drv_clk_counter[10:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":392:0:392:5|Pruning unused register motor_on. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":187:0:187:5|Pruning unused register PWM_cnt[7:0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning register bits 9 to 8 of hard_SBDATi[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning register bits 6 to 5 of hard_SBDATi[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning register bit 3 of hard_SBDATi[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning register bit 1 of hard_SBDATi[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL257 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Register bit 0 always 0, optimizing ...
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning unused register hard_SBDATi[0]. Make sure that there are no unused intermediate registers.

