{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "import os\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from pyverilog.vparser.parser import parse\n",
    "import pyverilog.vparser.ast as vast\n",
    "from tabulate import tabulate\n",
    "from graphviz import Digraph"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "VerilogScanDFT Class"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [],
   "source": [
    "class VerilogScanDFT:\n",
    "    def __init__(self, filepath):\n",
    "        self.filepath = filepath\n",
    "        self.modules = []\n",
    "        self.flipflops = []\n",
    "        self.scan_flops = []\n",
    "        self.gates = []\n",
    "        self.scan_chain = []\n",
    "        self.ast = None\n",
    "    \n",
    "    def parse_file(self):\n",
    "        self.ast, _ = parse([self.filepath])\n",
    "        print(\"Parsed netlist file successfully.\")\n",
    "    \n",
    "    def extract_design_info(self):\n",
    "        def visit(node):\n",
    "            if isinstance(node, vast.ModuleDef):\n",
    "                self.modules.append(node.name)\n",
    "\n",
    "            elif isinstance(node, vast.InstanceList):\n",
    "                for inst in node.instances:\n",
    "                    cell = node.module.lower()\n",
    "                    name = inst.name\n",
    "\n",
    "                    if \"sdff\" in cell:\n",
    "                        self.scan_flops.append((cell, name))\n",
    "                    elif \"dff\" in cell:\n",
    "                        self.flipflops.append((cell, name))\n",
    "                    elif any(gate in cell for gate in ['aoi', 'oai', 'and', 'or', 'nand', 'nor', 'xor', 'xnor', 'clkinv']):\n",
    "                        self.gates.append((cell, name))\n",
    "\n",
    "            for c in node.children():\n",
    "                visit(c)\n",
    "        \n",
    "        visit(self.ast)\n",
    "\n",
    "    def construct_scan_chain(self):\n",
    "        print(\"Building scan chain.\")\n",
    "        for idx, (cell, name) in enumerate(self.scan_flops):\n",
    "            scan_cell = {\n",
    "                'cell_type': cell,\n",
    "                'instance': name,\n",
    "                'SE': 'scan_enable',\n",
    "                'CK': 'clk',\n",
    "                'SI': f'scan_in' if idx == 0 else f'scan_out_{idx - 1}',\n",
    "                'SO': f'scan_out_{idx}'\n",
    "            }\n",
    "            self.scan_chain.append(scan_cell)\n",
    "\n",
    "    def display_summary(self):\n",
    "        print(\"\\n[ Flip-Flops ]\")\n",
    "        print(tabulate(self.flipflops, headers=[\"Cell\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Scan Flip-Flops ]\")\n",
    "        print(tabulate(self.scan_flops, headers=[\"Cell\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Logic Gates ]\")\n",
    "        print(tabulate(self.gates, headers=[\"Type\", \"Instance\"]) or \"None\")\n",
    "        \n",
    "        print(\"\\n[ Scan Chain Order ]\")\n",
    "        print(tabulate(self.scan_chain, headers=\"keys\") or \"None\")\n",
    "\n",
    "\n",
    "    def create_schematic(self, output_file=\"schematic\"):\n",
    "        dot = Digraph(comment=\"Netlist Schematic\")\n",
    "        # Add scan flip-flops as nodes\n",
    "        for idx, (cell, name) in enumerate(self.scan_flops):\n",
    "            dot.node(name, f\"{cell}\\n{name}\", shape=\"box\", style=\"filled\", color=\"lightblue\")\n",
    "        \n",
    "        # Add regular flip-flops\n",
    "        for cell, name in self.flipflops:\n",
    "            dot.node(name, f\"{cell}\\n{name}\", shape=\"box\", style=\"filled\", color=\"lightgrey\")\n",
    "        \n",
    "        # Add gates\n",
    "        for cell, name in self.gates:\n",
    "            dot.node(name, f\"{cell}\\n{name}\", shape=\"ellipse\", color=\"orange\")\n",
    "        \n",
    "        # Draw scan chain path\n",
    "        for idx in range(len(self.scan_flops) - 1):\n",
    "            from_name = self.scan_flops[idx][1]\n",
    "            to_name = self.scan_flops[idx + 1][1]\n",
    "            dot.edge(from_name, to_name, label=\"scan\")\n",
    "        \n",
    "        # Optionally, add logic connections if you have them\n",
    "        # (You'd need to parse net connections from the netlist for this)\n",
    "        \n",
    "        dot.render(output_file, view=True, format=\"pdf\")  # or format=\"png\"\n",
    "   \n",
    "    def run(self):\n",
    "        self.parse_file()\n",
    "        self.extract_design_info()\n",
    "        self.construct_scan_chain()\n",
    "        self.display_summary()\n",
    "        self.create_schematic()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "if __name__ == \"__main__\":\n",
    "    analyzer = VerilogScanDFT(\"./net.v\")\n",
    "    analyzer.run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "analyzer.modules"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "analyzer.gates"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Learning about parser"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pyverilog.vparser.parser import parse\n",
    "\n",
    "ast, directives = parse([\"./net.v\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "ast.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pyverilog.vparser.ast as vast\n",
    "\n",
    "def visit(node, indent = 0):\n",
    "    print(\"  \" * indent + str(type(node)))\n",
    "    for attr in vars(node):\n",
    "        if attr in ['children']:\n",
    "            for child in node.children():\n",
    "                visit(child, indent + 1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "visit(ast)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Extracting module names"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "for defn in ast.description.definitions:\n",
    "    if isinstance(defn, vast.ModuleDef):\n",
    "        module = defn\n",
    "        print(\"Module name: \", module.name)\n",
    "        print(dir(module.portlist.ports))\n",
    "        for item in module.items:\n",
    "            print(\"Item: \", item)\n",
    "\n",
    "        for port in module.portlist.ports:\n",
    "            print(\"Port name: \", port.name)\n",
    "            if isinstance(port, vast.Ioport):\n",
    "                print(\"Port direction: \", port.first.name)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "ast.description.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "vast.Decl.show(ast.description.definitions[0].items[0])\n",
    "vast.Decl.show(ast.description.definitions[0].items[1])\n",
    "vast.Decl.show(ast.description.definitions[0].items[2])\n",
    "vast.Decl.show(ast.description.definitions[1])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "class VerilogScanDFT:\n",
    "    def __init__(self, filepath):\n",
    "        self.filepath = filepath\n",
    "        self.modules = []\n",
    "        self.flipflops = []\n",
    "        self.scan_flops = []\n",
    "        self.gates = []\n",
    "        self.scan_chain = []\n",
    "        self.module_io = {}  # New: Store inputs/outputs count\n",
    "        self.ast = None\n",
    "\n",
    "    def parse_file(self):\n",
    "        self.ast, _ = parse([self.filepath])\n",
    "        print(\"Parsed netlist file successfully.\")\n",
    "    \n",
    "    def extract_design_info(self):\n",
    "        def visit(node):\n",
    "            if isinstance(node, vast.ModuleDef):\n",
    "                self.modules.append(node.name)\n",
    "                input_count = 0\n",
    "                output_count = 0\n",
    "\n",
    "                for item in node.children():\n",
    "                    if isinstance(item, vast.Decl):\n",
    "                        for decl in item.list:\n",
    "                            if isinstance(decl, vast.Input):\n",
    "                                input_count += 1\n",
    "                            elif isinstance(decl, vast.Output):\n",
    "                                output_count += 1\n",
    "\n",
    "                self.module_io[node.name] = {\n",
    "                    'inputs': input_count,\n",
    "                    'outputs': output_count\n",
    "                }\n",
    "\n",
    "            elif isinstance(node, vast.InstanceList):\n",
    "                for inst in node.instances:\n",
    "                    cell = node.module.lower()\n",
    "                    name = inst.name\n",
    "\n",
    "                    if \"sdff\" in cell:\n",
    "                        self.scan_flops.append((cell, name))\n",
    "                    elif \"dff\" in cell:\n",
    "                        self.flipflops.append((cell, name))\n",
    "                    elif any(gate in cell for gate in ['aoi', 'oai', 'and', 'or', 'nand', 'nor', 'xor', 'xnor', 'clkinv']):\n",
    "                        self.gates.append((cell, name))\n",
    "\n",
    "            for c in node.children():\n",
    "                visit(c)\n",
    "\n",
    "        visit(self.ast)\n",
    "\n",
    "    def construct_scan_chain(self):\n",
    "        print(\"Building scan chain.\")\n",
    "        for idx, (cell, name) in enumerate(self.scan_flops):\n",
    "            scan_cell = {\n",
    "                'cell_type': cell,\n",
    "                'instance': name,\n",
    "                'SE': 'scan_enable',\n",
    "                'CK': 'clk',\n",
    "                'SI': f'scan_in' if idx == 0 else f'scan_out_{idx - 1}',\n",
    "                'SO': f'scan_out_{idx}'\n",
    "            }\n",
    "            self.scan_chain.append(scan_cell)\n",
    "\n",
    "\n",
    "    def display_summary(self):\n",
    "        print(\"\\n[ Flip-Flops ]\")\n",
    "        print(tabulate(self.flipflops, headers=[\"Cell\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Scan Flip-Flops ]\")\n",
    "        print(tabulate(self.scan_flops, headers=[\"Cell\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Logic Gates ]\")\n",
    "        print(tabulate(self.gates, headers=[\"Type\", \"Instance\"]) or \"None\")\n",
    "        \n",
    "        print(\"\\n[ Scan Chain Order ]\")\n",
    "        print(tabulate(self.scan_chain, headers=\"keys\") or \"None\")\n",
    "\n",
    "        print(\"\\n[ Module I/O Summary ]\")\n",
    "        summary_table = [(mod, io['inputs'], io['outputs']) for mod, io in self.module_io.items()]\n",
    "        print(tabulate(summary_table, headers=[\"Module\", \"Inputs\", \"Outputs\"]) or \"None\")\n",
    "\n",
    "\n",
    "    def create_schematic(self, output_file=\"schematic\"):\n",
    "        dot = Digraph(comment=\"Netlist Schematic\")\n",
    "        # Add scan flip-flops as nodes\n",
    "        for idx, (cell, name) in enumerate(self.scan_flops):\n",
    "            dot.node(name, f\"{cell}\\n{name}\", shape=\"box\", style=\"filled\", color=\"lightblue\")\n",
    "        \n",
    "        # Add regular flip-flops\n",
    "        for cell, name in self.flipflops:\n",
    "            dot.node(name, f\"{cell}\\n{name}\", shape=\"box\", style=\"filled\", color=\"lightgrey\")\n",
    "        \n",
    "        # Add gates\n",
    "        for cell, name in self.gates:\n",
    "            dot.node(name, f\"{cell}\\n{name}\", shape=\"ellipse\", color=\"orange\")\n",
    "        \n",
    "        # Draw scan chain path\n",
    "        for idx in range(len(self.scan_flops) - 1):\n",
    "            from_name = self.scan_flops[idx][1]\n",
    "            to_name = self.scan_flops[idx + 1][1]\n",
    "            dot.edge(from_name, to_name, label=\"scan\")\n",
    "        \n",
    "        # Optionally, add logic connections if you have them\n",
    "        # (You'd need to parse net connections from the netlist for this)\n",
    "        \n",
    "        dot.render(output_file, view=True, format=\"pdf\")  # or format=\"png\"\n",
    "   \n",
    "    def run(self):\n",
    "        self.parse_file()\n",
    "        self.extract_design_info()\n",
    "        self.construct_scan_chain()\n",
    "        self.display_summary()\n",
    "        self.create_schematic()\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Generating LALR tables\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parsed netlist file successfully.\n",
      "Building scan chain.\n",
      "\n",
      "[ Flip-Flops ]\n",
      "Cell    Instance\n",
      "------  -------------\n",
      "dffrx1  \\count_reg[0]\n",
      "\n",
      "[ Scan Flip-Flops ]\n",
      "Cell     Instance\n",
      "-------  -------------\n",
      "sdffrx1  \\count_reg[3]\n",
      "sdffrx1  \\count_reg[2]\n",
      "sdffrx1  \\count_reg[1]\n",
      "\n",
      "[ Logic Gates ]\n",
      "Type       Instance\n",
      "---------  ----------\n",
      "oai2bb2xl  g372_2398\n",
      "aoi21xl    g374_5107\n",
      "nand2xl    g375_6260\n",
      "aoi2bb1xl  g377_4319\n",
      "oai2bb2xl  g378_8428\n",
      "and2xl     g379_5526\n",
      "clkinvx1   g380\n",
      "\n",
      "[ Scan Chain Order ]\n",
      "cell_type    instance       SE           CK    SI          SO\n",
      "-----------  -------------  -----------  ----  ----------  ----------\n",
      "sdffrx1      \\count_reg[3]  scan_enable  clk   scan_in     scan_out_0\n",
      "sdffrx1      \\count_reg[2]  scan_enable  clk   scan_out_0  scan_out_1\n",
      "sdffrx1      \\count_reg[1]  scan_enable  clk   scan_out_1  scan_out_2\n",
      "\n",
      "[ Module I/O Summary ]\n",
      "Module      Inputs    Outputs\n",
      "--------  --------  ---------\n",
      "counter          4          1\n",
      "top              4          1\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING: 183 shift/reduce conflicts\n"
     ]
    }
   ],
   "source": [
    "if __name__ == \"__main__\":\n",
    "    analyzer = VerilogScanDFT(\"./net.v\")\n",
    "    analyzer.run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "class VerilogScanDFT:\n",
    "    def __init__(self, filepath):\n",
    "        self.filepath = filepath\n",
    "        self.modules = []\n",
    "        self.flipflops = []\n",
    "        self.scan_flops = []\n",
    "        self.gates = []\n",
    "        self.scan_chain = []\n",
    "        self.module_io = {}  # Updated: now includes signal names\n",
    "        self.ast = None\n",
    "        self.wbc_cells = []\n",
    "\n",
    "    def parse_file(self):\n",
    "        self.ast, _ = parse([self.filepath])\n",
    "        print(\"Parsed netlist file successfully.\")\n",
    "    \n",
    "\n",
    "    def extract_design_info(self):\n",
    "        def visit(node):\n",
    "            if isinstance(node, vast.ModuleDef):\n",
    "                self.modules.append(node.name)\n",
    "                input_names = []\n",
    "                output_names = []\n",
    "\n",
    "                for item in node.children():\n",
    "                    if isinstance(item, vast.Decl):\n",
    "                        for decl in item.list:\n",
    "                            if isinstance(decl, vast.Input) or isinstance(decl, vast.Output):\n",
    "                                signal_base = decl.name if isinstance(decl.name, str) else decl.name.name\n",
    "                                width = decl.width\n",
    "\n",
    "                                if width is None:\n",
    "                                    # Scalar signal\n",
    "                                    if isinstance(decl, vast.Input):\n",
    "                                        input_names.append(signal_base)\n",
    "                                    else:\n",
    "                                        output_names.append(signal_base)\n",
    "                                else:\n",
    "                                    # Vector signal\n",
    "                                    msb = int(width.msb.value)\n",
    "                                    lsb = int(width.lsb.value)\n",
    "                                    bit_range = range(msb, lsb - 1, -1) if msb >= lsb else range(msb, lsb + 1)\n",
    "\n",
    "                                    expanded = [f\"{signal_base}{i}\" for i in bit_range]\n",
    "\n",
    "                                    if isinstance(decl, vast.Input):\n",
    "                                        input_names.extend(expanded)\n",
    "                                    else:\n",
    "                                        output_names.extend(expanded)\n",
    "\n",
    "                self.module_io[node.name] = {\n",
    "                    'input_count': len(input_names),\n",
    "                    'output_count': len(output_names),\n",
    "                    'input_names': input_names,\n",
    "                    'output_names': output_names\n",
    "                }\n",
    "\n",
    "            elif isinstance(node, vast.InstanceList):\n",
    "                for inst in node.instances:\n",
    "                    cell = node.module.lower()\n",
    "                    name = inst.name\n",
    "\n",
    "                    if \"sdff\" in cell:\n",
    "                        self.scan_flops.append((cell, name))\n",
    "                    elif \"dff\" in cell:\n",
    "                        self.flipflops.append((cell, name))\n",
    "                    elif any(gate in cell for gate in ['aoi', 'oai', 'and', 'or', 'nand', 'nor', 'xor', 'xnor', 'clkinv']):\n",
    "                        self.gates.append((cell, name))\n",
    "\n",
    "            for c in node.children():\n",
    "                visit(c)\n",
    "\n",
    "        visit(self.ast)\n",
    "        # Add Wrapper Boundary Cells for I/Os\n",
    "        excluded_inputs = {'clk', 'reset', 'en'}\n",
    "        wbc_inputs = ['CFI', 'WINT', 'WEXT', 'WRCK', 'DFT_sdi']\n",
    "        wbc_outputs = ['CFO', 'DFT_sdo']\n",
    "\n",
    "        for mod, io in self.module_io.items():\n",
    "            for name in io['input_names']:\n",
    "                if name not in excluded_inputs:\n",
    "                    self.wbc_cells.append({\n",
    "                        'cell_type': 'WBC',\n",
    "                        'instance': f'WBC_{name}',\n",
    "                        'direction': 'input',\n",
    "                        'signal': name,\n",
    "                        'inputs': wbc_inputs,\n",
    "                        'outputs': wbc_outputs\n",
    "                    })\n",
    "\n",
    "            for name in io['output_names']:\n",
    "                self.wbc_cells.append({\n",
    "                    'cell_type': 'WBC',\n",
    "                    'instance': f'WBC_{name}',\n",
    "                    'direction': 'output',\n",
    "                    'signal': name,\n",
    "                    'inputs': wbc_inputs,\n",
    "                    'outputs': wbc_outputs\n",
    "                })\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "    def construct_scan_chain(self):\n",
    "        print(\"Building scan chain.\")\n",
    "        for idx, (cell, name) in enumerate(self.scan_flops):\n",
    "            scan_cell = {\n",
    "                'cell_type': cell,\n",
    "                'instance': name,\n",
    "                'SE': 'scan_enable',\n",
    "                'CK': 'clk',\n",
    "                'SI': f'scan_in' if idx == 0 else f'scan_out_{idx - 1}',\n",
    "                'SO': f'scan_out_{idx}'\n",
    "            }\n",
    "            self.scan_chain.append(scan_cell)\n",
    "\n",
    "    def display_summary(self):\n",
    "        print(\"\\n[ Flip-Flops ]\")\n",
    "        print(tabulate(self.flipflops, headers=[\"Cell\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Scan Flip-Flops ]\")\n",
    "        print(tabulate(self.scan_flops, headers=[\"Cell\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Logic Gates ]\")\n",
    "        print(tabulate(self.gates, headers=[\"Type\", \"Instance\"]) or \"None\")\n",
    "        \n",
    "        print(\"\\n[ Scan Chain Order ]\")\n",
    "        print(tabulate(self.scan_chain, headers=\"keys\") or \"None\")\n",
    "\n",
    "        print(\"\\n[ Module I/O Summary ]\")\n",
    "        for mod, io in self.module_io.items():\n",
    "            print(f\"\\nModule: {mod}\")\n",
    "            print(f\"Inputs ({io['input_count']}): {', '.join(io['input_names']) or 'None'}\")\n",
    "            print(f\"Outputs ({io['output_count']}): {', '.join(io['output_names']) or 'None'}\")\n",
    "        print(\"\\n[ Wrapper Boundary Cells (WBCs) ]\")\n",
    "        print(tabulate(\n",
    "            [\n",
    "                (w['instance'], w['direction'], w['signal'],\n",
    "                ', '.join(w['inputs']), ', '.join(w['outputs']))\n",
    "                for w in self.wbc_cells\n",
    "            ],\n",
    "            headers=[\"Instance\", \"Direction\", \"Signal\", \"Inputs\", \"Outputs\"]\n",
    "        ) or \"None\")\n",
    "\n",
    "\n",
    "\n",
    "    def create_schematic(self, output_file=\"schematic\"):\n",
    "        dot = Digraph(comment=\"Netlist Schematic\")\n",
    "        # Add scan flip-flops as nodes\n",
    "        for idx, (cell, name) in enumerate(self.scan_flops):\n",
    "            dot.node(name, f\"{cell}\\n{name}\", shape=\"box\", style=\"filled\", color=\"lightblue\")\n",
    "        \n",
    "        # Add regular flip-flops\n",
    "        for cell, name in self.flipflops:\n",
    "            dot.node(name, f\"{cell}\\n{name}\", shape=\"box\", style=\"filled\", color=\"lightgrey\")\n",
    "        \n",
    "        # Add gates\n",
    "        for cell, name in self.gates:\n",
    "            dot.node(name, f\"{cell}\\n{name}\", shape=\"ellipse\", color=\"orange\")\n",
    "        \n",
    "        # Draw scan chain path\n",
    "        for idx in range(len(self.scan_flops) - 1):\n",
    "            from_name = self.scan_flops[idx][1]\n",
    "            to_name = self.scan_flops[idx + 1][1]\n",
    "            dot.edge(from_name, to_name, label=\"scan\")\n",
    "        \n",
    "        # Optionally, add logic connections if you have them\n",
    "        # (You'd need to parse net connections from the netlist for this)\n",
    "        \n",
    "        \n",
    "        # Add WBCs to schematic\n",
    "        for w in self.wbc_cells:\n",
    "            input_ports = ', '.join(w['inputs'])\n",
    "            output_ports = ', '.join(w['outputs'])\n",
    "            label = (\n",
    "                f\"{w['cell_type']}\\n{w['instance']}\\nSignal: {w['signal']}\\n\"\n",
    "                f\"IN: {input_ports}\\nOUT: {output_ports}\"\n",
    "            )\n",
    "            dot.node(\n",
    "                w['instance'],\n",
    "                label,\n",
    "                shape=\"octagon\",\n",
    "                style=\"filled\",\n",
    "                color=\"yellow\"\n",
    "            )\n",
    "        dot.render(output_file, view=True, format=\"pdf\")  # or format=\"png\"\n",
    "   \n",
    "    def run(self):\n",
    "        self.parse_file()\n",
    "        self.extract_design_info()\n",
    "        self.construct_scan_chain()\n",
    "        self.display_summary()\n",
    "        self.create_schematic()\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Generating LALR tables\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parsed netlist file successfully.\n",
      "Building scan chain.\n",
      "\n",
      "[ Flip-Flops ]\n",
      "Cell    Instance\n",
      "------  -------------\n",
      "dffrx1  \\count_reg[0]\n",
      "\n",
      "[ Scan Flip-Flops ]\n",
      "Cell     Instance\n",
      "-------  -------------\n",
      "sdffrx1  \\count_reg[3]\n",
      "sdffrx1  \\count_reg[2]\n",
      "sdffrx1  \\count_reg[1]\n",
      "\n",
      "[ Logic Gates ]\n",
      "Type       Instance\n",
      "---------  ----------\n",
      "oai2bb2xl  g372_2398\n",
      "aoi21xl    g374_5107\n",
      "nand2xl    g375_6260\n",
      "aoi2bb1xl  g377_4319\n",
      "oai2bb2xl  g378_8428\n",
      "and2xl     g379_5526\n",
      "clkinvx1   g380\n",
      "\n",
      "[ Scan Chain Order ]\n",
      "cell_type    instance       SE           CK    SI          SO\n",
      "-----------  -------------  -----------  ----  ----------  ----------\n",
      "sdffrx1      \\count_reg[3]  scan_enable  clk   scan_in     scan_out_0\n",
      "sdffrx1      \\count_reg[2]  scan_enable  clk   scan_out_0  scan_out_1\n",
      "sdffrx1      \\count_reg[1]  scan_enable  clk   scan_out_1  scan_out_2\n",
      "\n",
      "[ Module I/O Summary ]\n",
      "\n",
      "Module: counter\n",
      "Inputs (7): clk, reset, en, in3, in2, in1, in0\n",
      "Outputs (4): out3, out2, out1, out0\n",
      "\n",
      "Module: top\n",
      "Inputs (7): clk, reset, en, in3, in2, in1, in0\n",
      "Outputs (4): out3, out2, out1, out0\n",
      "\n",
      "[ Wrapper Boundary Cells (WBCs) ]\n",
      "Instance    Direction    Signal    Inputs                          Outputs\n",
      "----------  -----------  --------  ------------------------------  ------------\n",
      "WBC_in3     input        in3       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in2     input        in2       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in1     input        in1       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in0     input        in0       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out3    output       out3      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out2    output       out2      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out1    output       out1      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out0    output       out0      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in3     input        in3       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in2     input        in2       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in1     input        in1       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in0     input        in0       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out3    output       out3      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out2    output       out2      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out1    output       out1      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out0    output       out0      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING: 183 shift/reduce conflicts\n"
     ]
    }
   ],
   "source": [
    "if __name__ == \"__main__\":\n",
    "    analyzer = VerilogScanDFT(\"./net.v\")\n",
    "    analyzer.run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Generating LALR tables\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parsed netlist file successfully.\n",
      "Building scan chain.\n",
      "\n",
      "[ Flip-Flops ]\n",
      "Cell    Instance\n",
      "------  -------------\n",
      "dffrx1  \\count_reg[0]\n",
      "\n",
      "[ Scan Flip-Flops ]\n",
      "Cell     Instance\n",
      "-------  -------------\n",
      "sdffrx1  \\count_reg[3]\n",
      "sdffrx1  \\count_reg[2]\n",
      "sdffrx1  \\count_reg[1]\n",
      "\n",
      "[ Logic Gates ]\n",
      "Type       Instance\n",
      "---------  ----------\n",
      "oai2bb2xl  g372_2398\n",
      "aoi21xl    g374_5107\n",
      "nand2xl    g375_6260\n",
      "aoi2bb1xl  g377_4319\n",
      "oai2bb2xl  g378_8428\n",
      "and2xl     g379_5526\n",
      "clkinvx1   g380\n",
      "\n",
      "[ Scan Chain Order ]\n",
      "cell_type    instance       SE           CK    SI          SO\n",
      "-----------  -------------  -----------  ----  ----------  ----------\n",
      "sdffrx1      \\count_reg[3]  scan_enable  clk   scan_in     scan_out_0\n",
      "sdffrx1      \\count_reg[2]  scan_enable  clk   scan_out_0  scan_out_1\n",
      "sdffrx1      \\count_reg[1]  scan_enable  clk   scan_out_1  scan_out_2\n",
      "\n",
      "[ Module I/O Summary ]\n",
      "\n",
      "Module: counter\n",
      "Inputs (7): clk, reset, en, in3, in2, in1, in0\n",
      "Outputs (4): out3, out2, out1, out0\n",
      "\n",
      "Module: top\n",
      "Inputs (7): clk, reset, en, in3, in2, in1, in0\n",
      "Outputs (4): out3, out2, out1, out0\n",
      "\n",
      "[ Wrapper Boundary Cells (WBCs) ]\n",
      "Instance    Direction    Signal    Inputs                          Outputs\n",
      "----------  -----------  --------  ------------------------------  ------------\n",
      "WBC_in3     input        in3       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in2     input        in2       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in1     input        in1       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in0     input        in0       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out3    output       out3      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out2    output       out2      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out1    output       out1      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out0    output       out0      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in3     input        in3       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in2     input        in2       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in1     input        in1       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in0     input        in0       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out3    output       out3      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out2    output       out2      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out1    output       out1      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out0    output       out0      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING: 183 shift/reduce conflicts\n"
     ]
    }
   ],
   "source": [
    "import re\n",
    "import os\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from pyverilog.vparser.parser import parse\n",
    "import pyverilog.vparser.ast as vast\n",
    "from tabulate import tabulate\n",
    "from graphviz import Digraph\n",
    "\n",
    "class VerilogScanDFT:\n",
    "    def __init__(self, filepath):\n",
    "        self.filepath = filepath\n",
    "        self.modules = []\n",
    "        self.flipflops = []\n",
    "        self.scan_flops = []\n",
    "        self.gates = []\n",
    "        self.scan_chain = []\n",
    "        self.module_io = {}\n",
    "        self.wbc_cells = []\n",
    "        self.ast = None\n",
    "\n",
    "    def parse_file(self):\n",
    "        self.ast, _ = parse([self.filepath])\n",
    "        print(\"Parsed netlist file successfully.\")\n",
    "    \n",
    "    def extract_design_info(self):\n",
    "        def visit(node):\n",
    "            if isinstance(node, vast.ModuleDef):\n",
    "                self.modules.append(node.name)\n",
    "                input_names = []\n",
    "                output_names = []\n",
    "\n",
    "                for item in node.children():\n",
    "                    if isinstance(item, vast.Decl):\n",
    "                        for decl in item.list:\n",
    "                            if isinstance(decl, vast.Input) or isinstance(decl, vast.Output):\n",
    "                                signal_base = decl.name if isinstance(decl.name, str) else decl.name.name\n",
    "                                width = decl.width\n",
    "\n",
    "                                if width is None:\n",
    "                                    # Scalar signal\n",
    "                                    if isinstance(decl, vast.Input):\n",
    "                                        input_names.append(signal_base)\n",
    "                                    else:\n",
    "                                        output_names.append(signal_base)\n",
    "                                else:\n",
    "                                    # Vector signal: expand each bit\n",
    "                                    msb = int(width.msb.value)\n",
    "                                    lsb = int(width.lsb.value)\n",
    "                                    bit_range = range(msb, lsb - 1, -1) if msb >= lsb else range(msb, lsb + 1)\n",
    "                                    expanded = [f\"{signal_base}{i}\" for i in bit_range]\n",
    "                                    if isinstance(decl, vast.Input):\n",
    "                                        input_names.extend(expanded)\n",
    "                                    else:\n",
    "                                        output_names.extend(expanded)\n",
    "\n",
    "                self.module_io[node.name] = {\n",
    "                    'input_count': len(input_names),\n",
    "                    'output_count': len(output_names),\n",
    "                    'input_names': input_names,\n",
    "                    'output_names': output_names\n",
    "                }\n",
    "\n",
    "            elif isinstance(node, vast.InstanceList):\n",
    "                for inst in node.instances:\n",
    "                    cell = node.module.lower()\n",
    "                    name = inst.name\n",
    "\n",
    "                    if \"sdff\" in cell:\n",
    "                        self.scan_flops.append((cell, name))\n",
    "                    elif \"dff\" in cell:\n",
    "                        self.flipflops.append((cell, name))\n",
    "                    elif any(gate in cell for gate in ['aoi', 'oai', 'and', 'or', 'nand', 'nor', 'xor', 'xnor', 'clkinv']):\n",
    "                        self.gates.append((cell, name))\n",
    "\n",
    "            for c in node.children():\n",
    "                visit(c)\n",
    "\n",
    "        visit(self.ast)\n",
    "\n",
    "        # Add Wrapper Boundary Cells for I/Os\n",
    "        excluded_inputs = {'clk', 'reset', 'en'}\n",
    "        wbc_inputs = ['CFI', 'WINT', 'WEXT', 'WRCK', 'DFT_sdi']\n",
    "        wbc_outputs = ['CFO', 'DFT_sdo']\n",
    "\n",
    "        for mod, io in self.module_io.items():\n",
    "            for name in io['input_names']:\n",
    "                if name not in excluded_inputs:\n",
    "                    self.wbc_cells.append({\n",
    "                        'cell_type': 'WBC',\n",
    "                        'instance': f'WBC_{name}',\n",
    "                        'direction': 'input',\n",
    "                        'signal': name,\n",
    "                        'inputs': wbc_inputs,\n",
    "                        'outputs': wbc_outputs\n",
    "                    })\n",
    "\n",
    "            for name in io['output_names']:\n",
    "                self.wbc_cells.append({\n",
    "                    'cell_type': 'WBC',\n",
    "                    'instance': f'WBC_{name}',\n",
    "                    'direction': 'output',\n",
    "                    'signal': name,\n",
    "                    'inputs': wbc_inputs,\n",
    "                    'outputs': wbc_outputs\n",
    "                })\n",
    "\n",
    "    def construct_scan_chain(self):\n",
    "        print(\"Building scan chain.\")\n",
    "        for idx, (cell, name) in enumerate(self.scan_flops):\n",
    "            scan_cell = {\n",
    "                'cell_type': cell,\n",
    "                'instance': name,\n",
    "                'SE': 'scan_enable',\n",
    "                'CK': 'clk',\n",
    "                'SI': f'scan_in' if idx == 0 else f'scan_out_{idx - 1}',\n",
    "                'SO': f'scan_out_{idx}'\n",
    "            }\n",
    "            self.scan_chain.append(scan_cell)\n",
    "\n",
    "    def display_summary(self):\n",
    "        print(\"\\n[ Flip-Flops ]\")\n",
    "        print(tabulate(self.flipflops, headers=[\"Cell\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Scan Flip-Flops ]\")\n",
    "        print(tabulate(self.scan_flops, headers=[\"Cell\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Logic Gates ]\")\n",
    "        print(tabulate(self.gates, headers=[\"Type\", \"Instance\"]) or \"None\")\n",
    "        \n",
    "        print(\"\\n[ Scan Chain Order ]\")\n",
    "        print(tabulate(self.scan_chain, headers=\"keys\") or \"None\")\n",
    "\n",
    "        print(\"\\n[ Module I/O Summary ]\")\n",
    "        for mod, io in self.module_io.items():\n",
    "            print(f\"\\nModule: {mod}\")\n",
    "            print(f\"Inputs ({io['input_count']}): {', '.join(io['input_names']) or 'None'}\")\n",
    "            print(f\"Outputs ({io['output_count']}): {', '.join(io['output_names']) or 'None'}\")\n",
    "\n",
    "        print(\"\\n[ Wrapper Boundary Cells (WBCs) ]\")\n",
    "        print(tabulate(\n",
    "            [\n",
    "                (w['instance'], w['direction'], w['signal'],\n",
    "                 ', '.join(w['inputs']), ', '.join(w['outputs']))\n",
    "                for w in self.wbc_cells\n",
    "            ],\n",
    "            headers=[\"Instance\", \"Direction\", \"Signal\", \"Inputs\", \"Outputs\"]\n",
    "        ) or \"None\")\n",
    "\n",
    "    def create_schematic(self, output_file=\"schematic\"):\n",
    "        dot = Digraph(comment=\"Netlist Schematic\")\n",
    "\n",
    "        # Flip-flop port definitions\n",
    "        ff_inputs = ['RN', 'CK', 'D', 'SI', 'SE']\n",
    "        ff_outputs = ['Q', 'QN']\n",
    "\n",
    "        # Add scan flip-flops (SDFFs)\n",
    "        for cell, name in self.scan_flops:\n",
    "            label = (\n",
    "                f\"{cell}\\n{name}\\n\"\n",
    "                f\"IN: {', '.join(ff_inputs)}\\n\"\n",
    "                f\"OUT: {', '.join(ff_outputs)}\"\n",
    "            )\n",
    "            dot.node(name, label, shape=\"box\", style=\"filled\", color=\"lightblue\")\n",
    "\n",
    "        # Add regular flip-flops (DFFs)\n",
    "        for cell, name in self.flipflops:\n",
    "            label = (\n",
    "                f\"{cell}\\n{name}\\n\"\n",
    "                f\"IN: {', '.join(ff_inputs)}\\n\"\n",
    "                f\"OUT: {', '.join(ff_outputs)}\"\n",
    "            )\n",
    "            dot.node(name, label, shape=\"box\", style=\"filled\", color=\"lightgrey\")\n",
    "\n",
    "        # Add gates\n",
    "        for cell, name in self.gates:\n",
    "            dot.node(name, f\"{cell}\\n{name}\", shape=\"ellipse\", color=\"orange\")\n",
    "\n",
    "        # Add WBCs\n",
    "        for w in self.wbc_cells:\n",
    "            input_ports = ', '.join(w['inputs'])\n",
    "            output_ports = ', '.join(w['outputs'])\n",
    "            label = (\n",
    "                f\"{w['cell_type']}\\n{w['instance']}\\nSignal: {w['signal']}\\n\"\n",
    "                f\"IN: {input_ports}\\nOUT: {output_ports}\"\n",
    "            )\n",
    "            dot.node(w['instance'], label, shape=\"octagon\", style=\"filled\", color=\"yellow\")\n",
    "\n",
    "        # Draw scan chain path\n",
    "        for idx in range(len(self.scan_flops) - 1):\n",
    "            from_name = self.scan_flops[idx][1]\n",
    "            to_name = self.scan_flops[idx + 1][1]\n",
    "            dot.edge(from_name, to_name, label=\"scan\")\n",
    "\n",
    "        dot.render(output_file, view=True, format=\"pdf\")\n",
    "\n",
    "    def run(self):\n",
    "        self.parse_file()\n",
    "        self.extract_design_info()\n",
    "        self.construct_scan_chain()\n",
    "        self.display_summary()\n",
    "        self.create_schematic()\n",
    "\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    analyzer = VerilogScanDFT(\"./net.v\")\n",
    "    analyzer.run()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Generating LALR tables\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parsed netlist file successfully.\n",
      "Top-level module identified: top\n",
      "Building scan chain.\n",
      "\n",
      "[ Flip-Flops ]\n",
      "Cell    Instance\n",
      "------  -------------\n",
      "dffrx1  \\count_reg[0]\n",
      "\n",
      "[ Scan Flip-Flops ]\n",
      "Cell     Instance\n",
      "-------  -------------\n",
      "sdffrx1  \\count_reg[3]\n",
      "sdffrx1  \\count_reg[2]\n",
      "sdffrx1  \\count_reg[1]\n",
      "\n",
      "[ Logic Gates ]\n",
      "Type       Instance\n",
      "---------  ----------\n",
      "oai2bb2xl  g372_2398\n",
      "aoi21xl    g374_5107\n",
      "nand2xl    g375_6260\n",
      "aoi2bb1xl  g377_4319\n",
      "oai2bb2xl  g378_8428\n",
      "and2xl     g379_5526\n",
      "clkinvx1   g380\n",
      "\n",
      "[ Scan Chain Order ]\n",
      "cell_type    instance       SE           CK    SI          SO\n",
      "-----------  -------------  -----------  ----  ----------  ----------\n",
      "sdffrx1      \\count_reg[3]  scan_enable  clk   scan_in     scan_out_0\n",
      "sdffrx1      \\count_reg[2]  scan_enable  clk   scan_out_0  scan_out_1\n",
      "sdffrx1      \\count_reg[1]  scan_enable  clk   scan_out_1  scan_out_2\n",
      "\n",
      "[ Module I/O Summary ]\n",
      "\n",
      "Module: counter\n",
      "Inputs (7): clk, reset, en, in3, in2, in1, in0\n",
      "Outputs (4): out3, out2, out1, out0\n",
      "\n",
      "Module: top\n",
      "Inputs (7): clk, reset, en, in3, in2, in1, in0\n",
      "Outputs (4): out3, out2, out1, out0\n",
      "\n",
      "[ Wrapper Boundary Cells (WBCs) ]\n",
      "Instance    Direction    Signal    Inputs                          Outputs\n",
      "----------  -----------  --------  ------------------------------  ------------\n",
      "WBC_in3     input        in3       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in2     input        in2       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in1     input        in1       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in0     input        in0       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out3    output       out3      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out2    output       out2      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out1    output       out1      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out0    output       out0      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING: 183 shift/reduce conflicts\n"
     ]
    }
   ],
   "source": [
    "import re\n",
    "import os\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from pyverilog.vparser.parser import parse\n",
    "import pyverilog.vparser.ast as vast\n",
    "from tabulate import tabulate\n",
    "from graphviz import Digraph\n",
    "\n",
    "class VerilogScanDFT:\n",
    "    def __init__(self, filepath):\n",
    "        self.filepath = filepath\n",
    "        self.modules = []\n",
    "        self.flipflops = []\n",
    "        self.scan_flops = []\n",
    "        self.gates = []\n",
    "        self.scan_chain = []\n",
    "        self.module_io = {}\n",
    "        self.wbc_cells = []\n",
    "        self.ast = None\n",
    "\n",
    "    def parse_file(self):\n",
    "        self.ast, _ = parse([self.filepath])\n",
    "        print(\"Parsed netlist file successfully.\")\n",
    "\n",
    "    def extract_design_info(self):\n",
    "        module_defs = set()\n",
    "        instantiated_modules = set()\n",
    "\n",
    "        def visit(node):\n",
    "            if isinstance(node, vast.ModuleDef):\n",
    "                module_defs.add(node.name)\n",
    "                self.modules.append(node.name)\n",
    "                input_names = []\n",
    "                output_names = []\n",
    "\n",
    "                for item in node.children():\n",
    "                    if isinstance(item, vast.Decl):\n",
    "                        for decl in item.list:\n",
    "                            signal_base = decl.name if isinstance(decl.name, str) else decl.name.name\n",
    "                            width = decl.width\n",
    "\n",
    "                            if width is None:\n",
    "                                if isinstance(decl, vast.Input):\n",
    "                                    input_names.append(signal_base)\n",
    "                                elif isinstance(decl, vast.Output):\n",
    "                                    output_names.append(signal_base)\n",
    "                            else:\n",
    "                                msb = int(width.msb.value)\n",
    "                                lsb = int(width.lsb.value)\n",
    "                                bit_range = range(msb, lsb - 1, -1) if msb >= lsb else range(msb, lsb + 1)\n",
    "                                expanded = [f\"{signal_base}{i}\" for i in bit_range]\n",
    "                                if isinstance(decl, vast.Input):\n",
    "                                    input_names.extend(expanded)\n",
    "                                elif isinstance(decl, vast.Output):\n",
    "                                    output_names.extend(expanded)\n",
    "\n",
    "                self.module_io[node.name] = {\n",
    "                    'input_count': len(input_names),\n",
    "                    'output_count': len(output_names),\n",
    "                    'input_names': input_names,\n",
    "                    'output_names': output_names\n",
    "                }\n",
    "\n",
    "            elif isinstance(node, vast.InstanceList):\n",
    "                instantiated_modules.add(node.module)\n",
    "\n",
    "                for inst in node.instances:\n",
    "                    cell = node.module.lower()\n",
    "                    name = inst.name\n",
    "\n",
    "                    if \"sdff\" in cell:\n",
    "                        self.scan_flops.append((cell, name))\n",
    "                    elif \"dff\" in cell:\n",
    "                        self.flipflops.append((cell, name))\n",
    "                    elif any(gate in cell for gate in ['aoi', 'oai', 'and', 'or', 'nand', 'nor', 'xor', 'xnor', 'clkinv']):\n",
    "                        self.gates.append((cell, name))\n",
    "\n",
    "            for c in node.children():\n",
    "                visit(c)\n",
    "\n",
    "        visit(self.ast)\n",
    "\n",
    "        # Determine top-level module (defined but never instantiated)\n",
    "        top_candidates = module_defs - instantiated_modules\n",
    "        top_module = next(iter(top_candidates), None)\n",
    "\n",
    "        # Add Wrapper Boundary Cells for top-level module only\n",
    "        excluded_inputs = {'clk', 'reset', 'en'}\n",
    "        wbc_inputs = ['CFI', 'WINT', 'WEXT', 'WRCK', 'DFT_sdi']\n",
    "        wbc_outputs = ['CFO', 'DFT_sdo']\n",
    "\n",
    "        if top_module and top_module in self.module_io:\n",
    "            print(f\"Top-level module identified: {top_module}\")\n",
    "            io = self.module_io[top_module]\n",
    "\n",
    "            for name in io['input_names']:\n",
    "                if name not in excluded_inputs:\n",
    "                    self.wbc_cells.append({\n",
    "                        'cell_type': 'WBC',\n",
    "                        'instance': f'WBC_{name}',\n",
    "                        'direction': 'input',\n",
    "                        'signal': name,\n",
    "                        'inputs': wbc_inputs,\n",
    "                        'outputs': wbc_outputs\n",
    "                    })\n",
    "\n",
    "            for name in io['output_names']:\n",
    "                self.wbc_cells.append({\n",
    "                    'cell_type': 'WBC',\n",
    "                    'instance': f'WBC_{name}',\n",
    "                    'direction': 'output',\n",
    "                    'signal': name,\n",
    "                    'inputs': wbc_inputs,\n",
    "                    'outputs': wbc_outputs\n",
    "                })\n",
    "\n",
    "    def construct_scan_chain(self):\n",
    "        print(\"Building scan chain.\")\n",
    "        for idx, (cell, name) in enumerate(self.scan_flops):\n",
    "            scan_cell = {\n",
    "                'cell_type': cell,\n",
    "                'instance': name,\n",
    "                'SE': 'scan_enable',\n",
    "                'CK': 'clk',\n",
    "                'SI': f'scan_in' if idx == 0 else f'scan_out_{idx - 1}',\n",
    "                'SO': f'scan_out_{idx}'\n",
    "            }\n",
    "            self.scan_chain.append(scan_cell)\n",
    "\n",
    "    def display_summary(self):\n",
    "        print(\"\\n[ Flip-Flops ]\")\n",
    "        print(tabulate(self.flipflops, headers=[\"Cell\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Scan Flip-Flops ]\")\n",
    "        print(tabulate(self.scan_flops, headers=[\"Cell\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Logic Gates ]\")\n",
    "        print(tabulate(self.gates, headers=[\"Type\", \"Instance\"]) or \"None\")\n",
    "        \n",
    "        print(\"\\n[ Scan Chain Order ]\")\n",
    "        print(tabulate(self.scan_chain, headers=\"keys\") or \"None\")\n",
    "\n",
    "        print(\"\\n[ Module I/O Summary ]\")\n",
    "        for mod, io in self.module_io.items():\n",
    "            print(f\"\\nModule: {mod}\")\n",
    "            print(f\"Inputs ({io['input_count']}): {', '.join(io['input_names']) or 'None'}\")\n",
    "            print(f\"Outputs ({io['output_count']}): {', '.join(io['output_names']) or 'None'}\")\n",
    "\n",
    "        print(\"\\n[ Wrapper Boundary Cells (WBCs) ]\")\n",
    "        print(tabulate(\n",
    "            [\n",
    "                (w['instance'], w['direction'], w['signal'],\n",
    "                 ', '.join(w['inputs']), ', '.join(w['outputs']))\n",
    "                for w in self.wbc_cells\n",
    "            ],\n",
    "            headers=[\"Instance\", \"Direction\", \"Signal\", \"Inputs\", \"Outputs\"]\n",
    "        ) or \"None\")\n",
    "\n",
    "    def create_schematic(self, output_file=\"schematic\"):\n",
    "        dot = Digraph(comment=\"Netlist Schematic\")\n",
    "\n",
    "        # Flip-flop port definitions\n",
    "        ff_inputs = ['RN', 'CK', 'D', 'SI', 'SE']\n",
    "        ff_outputs = ['Q', 'QN']\n",
    "\n",
    "        # Add scan flip-flops\n",
    "        for cell, name in self.scan_flops:\n",
    "            label = (\n",
    "                f\"{cell}\\n{name}\\n\"\n",
    "                f\"IN: {', '.join(ff_inputs)}\\n\"\n",
    "                f\"OUT: {', '.join(ff_outputs)}\"\n",
    "            )\n",
    "            dot.node(name, label, shape=\"box\", style=\"filled\", color=\"lightblue\")\n",
    "\n",
    "        # Add regular flip-flops\n",
    "        for cell, name in self.flipflops:\n",
    "            label = (\n",
    "                f\"{cell}\\n{name}\\n\"\n",
    "                f\"IN: {', '.join(ff_inputs)}\\n\"\n",
    "                f\"OUT: {', '.join(ff_outputs)}\"\n",
    "            )\n",
    "            dot.node(name, label, shape=\"box\", style=\"filled\", color=\"lightgrey\")\n",
    "\n",
    "        # Add gates\n",
    "        for cell, name in self.gates:\n",
    "            dot.node(name, f\"{cell}\\n{name}\", shape=\"ellipse\", color=\"orange\")\n",
    "\n",
    "        # Add WBCs\n",
    "        for w in self.wbc_cells:\n",
    "            input_ports = ', '.join(w['inputs'])\n",
    "            output_ports = ', '.join(w['outputs'])\n",
    "            label = (\n",
    "                f\"{w['cell_type']}\\n{w['instance']}\\nSignal: {w['signal']}\\n\"\n",
    "                f\"IN: {input_ports}\\nOUT: {output_ports}\"\n",
    "            )\n",
    "            dot.node(w['instance'], label, shape=\"octagon\", style=\"filled\", color=\"yellow\")\n",
    "\n",
    "        # Draw scan chain\n",
    "        for idx in range(len(self.scan_flops) - 1):\n",
    "            from_name = self.scan_flops[idx][1]\n",
    "            to_name = self.scan_flops[idx + 1][1]\n",
    "            dot.edge(from_name, to_name, label=\"scan\")\n",
    "\n",
    "        dot.render(output_file, view=True, format=\"pdf\")\n",
    "\n",
    "    def run(self):\n",
    "        self.parse_file()\n",
    "        self.extract_design_info()\n",
    "        self.construct_scan_chain()\n",
    "        self.display_summary()\n",
    "        self.create_schematic()\n",
    "\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    analyzer = VerilogScanDFT(\"./net.v\")\n",
    "    analyzer.run()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Generating LALR tables\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parsed netlist file successfully.\n",
      "Top-level module identified: top\n",
      "Building extended scan chain.\n",
      "\n",
      "[ Flip-Flops ]\n",
      "Cell    Instance\n",
      "------  -------------\n",
      "dffrx1  \\count_reg[0]\n",
      "\n",
      "[ Scan Flip-Flops ]\n",
      "Cell     Instance\n",
      "-------  -------------\n",
      "sdffrx1  \\count_reg[3]\n",
      "sdffrx1  \\count_reg[2]\n",
      "sdffrx1  \\count_reg[1]\n",
      "\n",
      "[ Logic Gates ]\n",
      "Type       Instance\n",
      "---------  ----------\n",
      "oai2bb2xl  g372_2398\n",
      "aoi21xl    g374_5107\n",
      "nand2xl    g375_6260\n",
      "aoi2bb1xl  g377_4319\n",
      "oai2bb2xl  g378_8428\n",
      "and2xl     g379_5526\n",
      "clkinvx1   g380\n",
      "\n",
      "[ Extended Scan Chain Order ]\n",
      "cell_type    instance       SI          SO\n",
      "-----------  -------------  ----------  -----------\n",
      "WBC          WBC_in0        scan_in     scan_out_0\n",
      "WBC          WBC_in1        scan_out_0  scan_out_1\n",
      "WBC          WBC_in2        scan_out_1  scan_out_2\n",
      "WBC          WBC_in3        scan_out_2  scan_out_3\n",
      "sdffrx1      \\count_reg[3]  scan_out_3  scan_out_4\n",
      "sdffrx1      \\count_reg[2]  scan_out_4  scan_out_5\n",
      "sdffrx1      \\count_reg[1]  scan_out_5  scan_out_6\n",
      "WBC          WBC_out0       scan_out_6  scan_out_7\n",
      "WBC          WBC_out1       scan_out_7  scan_out_8\n",
      "WBC          WBC_out2       scan_out_8  scan_out_9\n",
      "WBC          WBC_out3       scan_out_9  scan_out_10\n",
      "\n",
      "[ Module I/O Summary ]\n",
      "\n",
      "Module: counter\n",
      "Inputs (7): clk, reset, en, in3, in2, in1, in0\n",
      "Outputs (4): out3, out2, out1, out0\n",
      "\n",
      "Module: top\n",
      "Inputs (7): clk, reset, en, in3, in2, in1, in0\n",
      "Outputs (4): out3, out2, out1, out0\n",
      "\n",
      "[ Wrapper Boundary Cells (WBCs) ]\n",
      "Instance    Direction    Signal    Inputs                          Outputs\n",
      "----------  -----------  --------  ------------------------------  ------------\n",
      "WBC_in0     input        in0       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in1     input        in1       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in2     input        in2       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_in3     input        in3       CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out0    output       out0      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out1    output       out1      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out2    output       out2      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n",
      "WBC_out3    output       out3      CFI, WINT, WEXT, WRCK, DFT_sdi  CFO, DFT_sdo\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING: 183 shift/reduce conflicts\n"
     ]
    }
   ],
   "source": [
    "import re\n",
    "import os\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from pyverilog.vparser.parser import parse\n",
    "import pyverilog.vparser.ast as vast\n",
    "from tabulate import tabulate\n",
    "from graphviz import Digraph\n",
    "\n",
    "class VerilogScanDFT:\n",
    "    def __init__(self, filepath):\n",
    "        self.filepath = filepath\n",
    "        self.modules = []\n",
    "        self.flipflops = []\n",
    "        self.scan_flops = []\n",
    "        self.gates = []\n",
    "        self.scan_chain = []\n",
    "        self.module_io = {}\n",
    "        self.wbc_cells = []\n",
    "        self.ast = None\n",
    "\n",
    "    def parse_file(self):\n",
    "        self.ast, _ = parse([self.filepath])\n",
    "        print(\"Parsed netlist file successfully.\")\n",
    "\n",
    "    def extract_design_info(self):\n",
    "        module_defs = set()\n",
    "        instantiated_modules = set()\n",
    "\n",
    "        def visit(node):\n",
    "            if isinstance(node, vast.ModuleDef):\n",
    "                module_defs.add(node.name)\n",
    "                self.modules.append(node.name)\n",
    "                input_names = []\n",
    "                output_names = []\n",
    "\n",
    "                for item in node.children():\n",
    "                    if isinstance(item, vast.Decl):\n",
    "                        for decl in item.list:\n",
    "                            signal_base = decl.name if isinstance(decl.name, str) else decl.name.name\n",
    "                            width = decl.width\n",
    "\n",
    "                            if width is None:\n",
    "                                if isinstance(decl, vast.Input):\n",
    "                                    input_names.append(signal_base)\n",
    "                                elif isinstance(decl, vast.Output):\n",
    "                                    output_names.append(signal_base)\n",
    "                            else:\n",
    "                                msb = int(width.msb.value)\n",
    "                                lsb = int(width.lsb.value)\n",
    "                                bit_range = range(msb, lsb - 1, -1) if msb >= lsb else range(msb, lsb + 1)\n",
    "                                expanded = [f\"{signal_base}{i}\" for i in bit_range]\n",
    "                                if isinstance(decl, vast.Input):\n",
    "                                    input_names.extend(expanded)\n",
    "                                elif isinstance(decl, vast.Output):\n",
    "                                    output_names.extend(expanded)\n",
    "\n",
    "                self.module_io[node.name] = {\n",
    "                    'input_count': len(input_names),\n",
    "                    'output_count': len(output_names),\n",
    "                    'input_names': input_names,\n",
    "                    'output_names': output_names\n",
    "                }\n",
    "\n",
    "            elif isinstance(node, vast.InstanceList):\n",
    "                instantiated_modules.add(node.module)\n",
    "\n",
    "                for inst in node.instances:\n",
    "                    cell = node.module.lower()\n",
    "                    name = inst.name\n",
    "\n",
    "                    if \"sdff\" in cell:\n",
    "                        self.scan_flops.append((cell, name))\n",
    "                    elif \"dff\" in cell:\n",
    "                        self.flipflops.append((cell, name))\n",
    "                    elif any(gate in cell for gate in ['aoi', 'oai', 'and', 'or', 'nand', 'nor', 'xor', 'xnor', 'clkinv']):\n",
    "                        self.gates.append((cell, name))\n",
    "\n",
    "            for c in node.children():\n",
    "                visit(c)\n",
    "\n",
    "        visit(self.ast)\n",
    "\n",
    "        # Determine top-level module (defined but never instantiated)\n",
    "        top_candidates = module_defs - instantiated_modules\n",
    "        top_module = next(iter(top_candidates), None)\n",
    "\n",
    "        # Add Wrapper Boundary Cells for top-level module only\n",
    "        excluded_inputs = {'clk', 'reset', 'en'}\n",
    "        wbc_inputs = ['CFI', 'WINT', 'WEXT', 'WRCK', 'DFT_sdi']\n",
    "        wbc_outputs = ['CFO', 'DFT_sdo']\n",
    "\n",
    "        if top_module and top_module in self.module_io:\n",
    "            print(f\"Top-level module identified: {top_module}\")\n",
    "            io = self.module_io[top_module]\n",
    "\n",
    "            for name in sorted(io['input_names']):\n",
    "                if name not in excluded_inputs:\n",
    "                    self.wbc_cells.append({\n",
    "                        'cell_type': 'WBC',\n",
    "                        'instance': f'WBC_{name}',\n",
    "                        'direction': 'input',\n",
    "                        'signal': name,\n",
    "                        'inputs': wbc_inputs,\n",
    "                        'outputs': wbc_outputs\n",
    "                    })\n",
    "\n",
    "            for name in sorted(io['output_names']):\n",
    "                self.wbc_cells.append({\n",
    "                    'cell_type': 'WBC',\n",
    "                    'instance': f'WBC_{name}',\n",
    "                    'direction': 'output',\n",
    "                    'signal': name,\n",
    "                    'inputs': wbc_inputs,\n",
    "                    'outputs': wbc_outputs\n",
    "                })\n",
    "\n",
    "    def construct_scan_chain(self):\n",
    "        print(\"Building extended scan chain.\")\n",
    "\n",
    "        # Separate and sort WBCs for consistent order\n",
    "        input_wbcs = sorted(\n",
    "            [w for w in self.wbc_cells if w['direction'] == 'input'],\n",
    "            key=lambda x: x['instance']\n",
    "        )\n",
    "        output_wbcs = sorted(\n",
    "            [w for w in self.wbc_cells if w['direction'] == 'output'],\n",
    "            key=lambda x: x['instance']\n",
    "        )\n",
    "\n",
    "        # Combine full scan chain: inputs → internal scan FFs → outputs\n",
    "        full_chain = input_wbcs + [\n",
    "            {'cell_type': cell, 'instance': name}\n",
    "            for cell, name in self.scan_flops\n",
    "        ] + output_wbcs\n",
    "\n",
    "        self.scan_chain = []\n",
    "\n",
    "        for idx, element in enumerate(full_chain):\n",
    "            scan_cell = {\n",
    "                'cell_type': element['cell_type'],\n",
    "                'instance': element['instance'],\n",
    "                'SI': 'scan_in' if idx == 0 else f'scan_out_{idx - 1}',\n",
    "                'SO': f'scan_out_{idx}'\n",
    "            }\n",
    "            self.scan_chain.append(scan_cell)\n",
    "\n",
    "    def display_summary(self):\n",
    "        print(\"\\n[ Flip-Flops ]\")\n",
    "        print(tabulate(self.flipflops, headers=[\"Cell\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Scan Flip-Flops ]\")\n",
    "        print(tabulate(self.scan_flops, headers=[\"Cell\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Logic Gates ]\")\n",
    "        print(tabulate(self.gates, headers=[\"Type\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Extended Scan Chain Order ]\")\n",
    "        print(tabulate(self.scan_chain, headers=\"keys\") or \"None\")\n",
    "\n",
    "        print(\"\\n[ Module I/O Summary ]\")\n",
    "        for mod, io in self.module_io.items():\n",
    "            print(f\"\\nModule: {mod}\")\n",
    "            print(f\"Inputs ({io['input_count']}): {', '.join(io['input_names']) or 'None'}\")\n",
    "            print(f\"Outputs ({io['output_count']}): {', '.join(io['output_names']) or 'None'}\")\n",
    "\n",
    "        print(\"\\n[ Wrapper Boundary Cells (WBCs) ]\")\n",
    "        print(tabulate(\n",
    "            [\n",
    "                (w['instance'], w['direction'], w['signal'],\n",
    "                 ', '.join(w['inputs']), ', '.join(w['outputs']))\n",
    "                for w in self.wbc_cells\n",
    "            ],\n",
    "            headers=[\"Instance\", \"Direction\", \"Signal\", \"Inputs\", \"Outputs\"]\n",
    "        ) or \"None\")\n",
    "\n",
    "    def create_schematic(self, output_file=\"schematic\"):\n",
    "        dot = Digraph(comment=\"Netlist Schematic\")\n",
    "\n",
    "        # Flip-flop port definitions\n",
    "        ff_inputs = ['RN', 'CK', 'D', 'SI', 'SE']\n",
    "        ff_outputs = ['Q', 'QN']\n",
    "\n",
    "        # Add scan flip-flops\n",
    "        for cell, name in self.scan_flops:\n",
    "            label = (\n",
    "                f\"{cell}\\n{name}\\n\"\n",
    "                f\"IN: {', '.join(ff_inputs)}\\n\"\n",
    "                f\"OUT: {', '.join(ff_outputs)}\"\n",
    "            )\n",
    "            dot.node(name, label, shape=\"box\", style=\"filled\", color=\"lightblue\")\n",
    "\n",
    "        # Add regular flip-flops\n",
    "        for cell, name in self.flipflops:\n",
    "            label = (\n",
    "                f\"{cell}\\n{name}\\n\"\n",
    "                f\"IN: {', '.join(ff_inputs)}\\n\"\n",
    "                f\"OUT: {', '.join(ff_outputs)}\"\n",
    "            )\n",
    "            dot.node(name, label, shape=\"box\", style=\"filled\", color=\"lightgrey\")\n",
    "\n",
    "        # Add gates\n",
    "        for cell, name in self.gates:\n",
    "            dot.node(name, f\"{cell}\\n{name}\", shape=\"ellipse\", color=\"orange\")\n",
    "\n",
    "        # Add WBCs\n",
    "        for w in self.wbc_cells:\n",
    "            input_ports = ', '.join(w['inputs'])\n",
    "            output_ports = ', '.join(w['outputs'])\n",
    "            label = (\n",
    "                f\"{w['cell_type']}\\n{w['instance']}\\nSignal: {w['signal']}\\n\"\n",
    "                f\"IN: {input_ports}\\nOUT: {output_ports}\"\n",
    "            )\n",
    "            dot.node(w['instance'], label, shape=\"octagon\", style=\"filled\", color=\"yellow\")\n",
    "\n",
    "        # Draw extended scan chain path\n",
    "        for idx in range(len(self.scan_chain) - 1):\n",
    "            from_name = self.scan_chain[idx]['instance']\n",
    "            to_name = self.scan_chain[idx + 1]['instance']\n",
    "            dot.edge(from_name, to_name, label=\"scan\")\n",
    "\n",
    "        dot.render(output_file, view=True, format=\"pdf\")\n",
    "\n",
    "    def run(self):\n",
    "        self.parse_file()\n",
    "        self.extract_design_info()\n",
    "        self.construct_scan_chain()\n",
    "        self.display_summary()\n",
    "        self.create_schematic()\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    analyzer = VerilogScanDFT(\"./net.v\")\n",
    "    analyzer.run()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "import os\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from pyverilog.vparser.parser import parse\n",
    "import pyverilog.vparser.ast as vast\n",
    "from tabulate import tabulate\n",
    "from graphviz import Digraph\n",
    "\n",
    "class VerilogScanDFT:\n",
    "    def __init__(self, filepath):\n",
    "        self.filepath = filepath\n",
    "        self.modules = []\n",
    "        self.flipflops = []\n",
    "        self.scan_flops = []\n",
    "        self.gates = []\n",
    "        self.scan_chain = []\n",
    "        self.module_io = {}\n",
    "        self.wbc_cells = []\n",
    "        self.ast = None\n",
    "\n",
    "    def parse_file(self):\n",
    "        self.ast, _ = parse([self.filepath])\n",
    "        print(\"Parsed netlist file successfully.\")\n",
    "\n",
    "    def extract_design_info(self):\n",
    "        module_defs = set()\n",
    "        instantiated_modules = set()\n",
    "\n",
    "        def visit(node):\n",
    "            if isinstance(node, vast.ModuleDef):\n",
    "                module_defs.add(node.name)\n",
    "                self.modules.append(node.name)\n",
    "                input_names = []\n",
    "                output_names = []\n",
    "\n",
    "                for item in node.children():\n",
    "                    if isinstance(item, vast.Decl):\n",
    "                        for decl in item.list:\n",
    "                            signal_base = decl.name if isinstance(decl.name, str) else decl.name.name\n",
    "                            width = decl.width\n",
    "\n",
    "                            if width is None:\n",
    "                                if isinstance(decl, vast.Input):\n",
    "                                    input_names.append(signal_base)\n",
    "                                elif isinstance(decl, vast.Output):\n",
    "                                    output_names.append(signal_base)\n",
    "                            else:\n",
    "                                msb = int(width.msb.value)\n",
    "                                lsb = int(width.lsb.value)\n",
    "                                bit_range = range(msb, lsb - 1, -1) if msb >= lsb else range(msb, lsb + 1)\n",
    "                                expanded = [f\"{signal_base}{i}\" for i in bit_range]\n",
    "                                if isinstance(decl, vast.Input):\n",
    "                                    input_names.extend(expanded)\n",
    "                                elif isinstance(decl, vast.Output):\n",
    "                                    output_names.extend(expanded)\n",
    "\n",
    "                self.module_io[node.name] = {\n",
    "                    'input_count': len(input_names),\n",
    "                    'output_count': len(output_names),\n",
    "                    'input_names': input_names,\n",
    "                    'output_names': output_names\n",
    "                }\n",
    "\n",
    "            elif isinstance(node, vast.InstanceList):\n",
    "                instantiated_modules.add(node.module)\n",
    "\n",
    "                for inst in node.instances:\n",
    "                    cell = node.module.lower()\n",
    "                    name = inst.name\n",
    "\n",
    "                    if \"sdff\" in cell:\n",
    "                        self.scan_flops.append((cell, name))\n",
    "                    elif \"dff\" in cell:\n",
    "                        self.flipflops.append((cell, name))\n",
    "                    elif any(gate in cell for gate in ['aoi', 'oai', 'and', 'or', 'nand', 'nor', 'xor', 'xnor', 'clkinv']):\n",
    "                        self.gates.append((cell, name))\n",
    "\n",
    "            for c in node.children():\n",
    "                visit(c)\n",
    "\n",
    "        visit(self.ast)\n",
    "\n",
    "        # Determine top-level module\n",
    "        top_candidates = module_defs - instantiated_modules\n",
    "        top_module = next(iter(top_candidates), None)\n",
    "\n",
    "        excluded_inputs = {'clk', 'reset', 'en'}\n",
    "        wbc_inputs = ['CFI', 'WINT', 'WEXT', 'WRCK', 'DFT_sdi']\n",
    "        wbc_outputs = ['CFO', 'DFT_sdo']\n",
    "\n",
    "        if top_module and top_module in self.module_io:\n",
    "            print(f\"Top-level module identified: {top_module}\")\n",
    "            io = self.module_io[top_module]\n",
    "\n",
    "            for name in sorted(io['input_names']):\n",
    "                if name not in excluded_inputs:\n",
    "                    self.wbc_cells.append({\n",
    "                        'cell_type': 'WBC',\n",
    "                        'instance': f'WBC_{name}',\n",
    "                        'direction': 'input',\n",
    "                        'signal': name,\n",
    "                        'inputs': wbc_inputs,\n",
    "                        'outputs': wbc_outputs\n",
    "                    })\n",
    "\n",
    "            for name in sorted(io['output_names']):\n",
    "                self.wbc_cells.append({\n",
    "                    'cell_type': 'WBC',\n",
    "                    'instance': f'WBC_{name}',\n",
    "                    'direction': 'output',\n",
    "                    'signal': name,\n",
    "                    'inputs': wbc_inputs,\n",
    "                    'outputs': wbc_outputs\n",
    "                })\n",
    "\n",
    "    def construct_scan_chain(self):\n",
    "        print(\"Building extended scan chain.\")\n",
    "        input_wbcs = sorted([w for w in self.wbc_cells if w['direction'] == 'input'], key=lambda x: x['instance'])\n",
    "        output_wbcs = sorted([w for w in self.wbc_cells if w['direction'] == 'output'], key=lambda x: x['instance'])\n",
    "\n",
    "        full_chain = input_wbcs + [{'cell_type': cell, 'instance': name} for cell, name in self.scan_flops] + output_wbcs\n",
    "\n",
    "        self.scan_chain = []\n",
    "        for idx, element in enumerate(full_chain):\n",
    "            scan_cell = {\n",
    "                'cell_type': element['cell_type'],\n",
    "                'instance': element['instance'],\n",
    "                'SI': 'scan_in' if idx == 0 else f'conn_{idx}',\n",
    "                'SO': f'conn_{idx + 1}' if idx < len(full_chain) - 1 else 'scan_out'\n",
    "            }\n",
    "            self.scan_chain.append(scan_cell)\n",
    "\n",
    "    def display_summary(self):\n",
    "        print(\"\\n[ Flip-Flops ]\")\n",
    "        print(tabulate(self.flipflops, headers=[\"Cell\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Scan Flip-Flops ]\")\n",
    "        print(tabulate(self.scan_flops, headers=[\"Cell\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Logic Gates ]\")\n",
    "        print(tabulate(self.gates, headers=[\"Type\", \"Instance\"]) or \"None\")\n",
    "\n",
    "        print(\"\\n[ Extended Scan Chain Order ]\")\n",
    "        print(tabulate(self.scan_chain, headers=\"keys\") or \"None\")\n",
    "\n",
    "        print(\"\\n[ Module I/O Summary ]\")\n",
    "        for mod, io in self.module_io.items():\n",
    "            print(f\"\\nModule: {mod}\")\n",
    "            print(f\"Inputs ({io['input_count']}): {', '.join(io['input_names']) or 'None'}\")\n",
    "            print(f\"Outputs ({io['output_count']}): {', '.join(io['output_names']) or 'None'}\")\n",
    "\n",
    "        print(\"\\n[ Wrapper Boundary Cells (WBCs) ]\")\n",
    "        print(tabulate(\n",
    "            [\n",
    "                (w['instance'], w['direction'], w['signal'],\n",
    "                 ', '.join(w['inputs']), ', '.join(w['outputs']))\n",
    "                for w in self.wbc_cells\n",
    "            ],\n",
    "            headers=[\"Instance\", \"Direction\", \"Signal\", \"Inputs\", \"Outputs\"]\n",
    "        ) or \"None\")\n",
    "\n",
    "    def create_schematic(self, output_file=\"schematic\"):\n",
    "        dot = Digraph(comment=\"Netlist Schematic\")\n",
    "\n",
    "        ff_inputs = ['RN', 'CK', 'D', 'SI', 'SE']\n",
    "        ff_outputs = ['Q', 'QN']\n",
    "\n",
    "        for cell, name in self.scan_flops:\n",
    "            label = f\"{cell}\\n{name}\\nIN: {', '.join(ff_inputs)}\\nOUT: {', '.join(ff_outputs)}\"\n",
    "            dot.node(name, label, shape=\"box\", style=\"filled\", color=\"lightblue\")\n",
    "\n",
    "        for cell, name in self.flipflops:\n",
    "            label = f\"{cell}\\n{name}\\nIN: {', '.join(ff_inputs)}\\nOUT: {', '.join(ff_outputs)}\"\n",
    "            dot.node(name, label, shape=\"box\", style=\"filled\", color=\"lightgrey\")\n",
    "\n",
    "        for cell, name in self.gates:\n",
    "            dot.node(name, f\"{cell}\\n{name}\", shape=\"ellipse\", color=\"orange\")\n",
    "\n",
    "        for w in self.wbc_cells:\n",
    "            label = f\"{w['cell_type']}\\n{w['instance']}\\nSignal: {w['signal']}\\nIN: {', '.join(w['inputs'])}\\nOUT: {', '.join(w['outputs'])}\"\n",
    "            dot.node(w['instance'], label, shape=\"octagon\", style=\"filled\", color=\"yellow\")\n",
    "\n",
    "        for idx in range(len(self.scan_chain) - 1):\n",
    "            from_name = self.scan_chain[idx]['instance']\n",
    "            to_name = self.scan_chain[idx + 1]['instance']\n",
    "            dot.edge(from_name, to_name, label=\"scan\")\n",
    "\n",
    "        dot.render(output_file, view=True, format=\"pdf\")\n",
    "\n",
    "    def export_scan_chain_to_verilog(self, filename=\"scan_chain.v\"):\n",
    "        lines = []\n",
    "        lines.append(\"// Auto-generated scan chain\")\n",
    "        lines.append(\"module scan_chain_wrapper(\")\n",
    "        lines.append(\"    input scan_enable,\")\n",
    "        lines.append(\"    input clk,\")\n",
    "        lines.append(\"    input scan_in,\")\n",
    "        lines.append(\"    output scan_out\")\n",
    "        lines.append(\");\")\n",
    "        lines.append(\"\")\n",
    "\n",
    "        for idx in range(1, len(self.scan_chain)):\n",
    "            lines.append(f\"  wire conn_{idx};\")\n",
    "        lines.append(\"\")\n",
    "\n",
    "        for idx, cell in enumerate(self.scan_chain):\n",
    "            inst = cell['instance']\n",
    "            cell_type = cell['cell_type']\n",
    "            prev_conn = cell['SI']\n",
    "            next_conn = cell['SO']\n",
    "\n",
    "            if cell_type.lower() == 'wbc':\n",
    "                lines.append(f\"  {cell_type} {inst} (\")\n",
    "                lines.append(f\"    .DFT_sdi({prev_conn}),\")\n",
    "                lines.append(f\"    .DFT_sdo({next_conn}),\")\n",
    "                lines.append(f\"    .CFI(), .CFO(), .WINT(), .WEXT(), .WRCK()\");\n",
    "                lines.append(\"  );\")\n",
    "            else:\n",
    "                lines.append(f\"  {cell_type} {inst} (\")\n",
    "                lines.append(f\"    .SI({prev_conn}),\")\n",
    "                lines.append(f\"    .SO({next_conn}),\")\n",
    "                lines.append(f\"    .SE(scan_enable),\")\n",
    "                lines.append(f\"    .CK(clk),\")\n",
    "                lines.append(f\"    .D(), .RN(), .Q({next_conn}), .QN()\");\n",
    "                lines.append(\"  );\")\n",
    "\n",
    "        lines.append(\"\")\n",
    "        lines.append(\"endmodule\")\n",
    "\n",
    "        with open(filename, \"w\") as f:\n",
    "            f.write('\\n'.join(lines))\n",
    "        print(f\"Scan chain written to {filename}\")\n",
    "\n",
    "    def run(self):\n",
    "        self.parse_file()\n",
    "        self.extract_design_info()\n",
    "        self.construct_scan_chain()\n",
    "        self.display_summary()\n",
    "        self.create_schematic()\n",
    "        self.export_scan_chain_to_verilog()\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    analyzer = VerilogScanDFT(\"./net.v\")\n",
    "    analyzer.run()\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
