

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4'
================================================================
* Date:           Mon May 20 14:15:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.380 us|  0.380 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_3_VITIS_LOOP_28_4  |       36|       36|         7|          2|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.16>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 11 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body41.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [kalman_hls/kalman.cpp:27]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.36ns)   --->   "%icmp_ln27 = icmp_eq  i5 %indvar_flatten_load, i5 16" [kalman_hls/kalman.cpp:27]   --->   Operation 19 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.78ns)   --->   "%add_ln27_1 = add i5 %indvar_flatten_load, i5 1" [kalman_hls/kalman.cpp:27]   --->   Operation 20 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.cond.cleanup40.i, void %for.body83.i.preheader.exitStub" [kalman_hls/kalman.cpp:27]   --->   Operation 21 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [kalman_hls/kalman.cpp:28]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.13ns)   --->   "%icmp_ln28 = icmp_eq  i3 %j_load, i3 4" [kalman_hls/kalman.cpp:28]   --->   Operation 23 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.98ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i3 0, i3 %j_load" [kalman_hls/kalman.cpp:27]   --->   Operation 24 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_cast = zext i3 %select_ln27" [kalman_hls/kalman.cpp:27]   --->   Operation 25 'zext' 'j_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i3 %select_ln27"   --->   Operation 26 'zext' 'zext_ln1273' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%P_init_V_addr = getelementptr i32 %P_init_V, i64 0, i64 %j_cast"   --->   Operation 27 'getelementptr' 'P_init_V_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln1273 = add i4 %zext_ln1273, i4 4"   --->   Operation 28 'add' 'add_ln1273' <Predicate = (!icmp_ln27)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1273_8 = zext i4 %add_ln1273"   --->   Operation 29 'zext' 'zext_ln1273_8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%P_init_V_addr_1 = getelementptr i32 %P_init_V, i64 0, i64 %zext_ln1273_8"   --->   Operation 30 'getelementptr' 'P_init_V_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%P_init_V_load = load i4 %P_init_V_addr"   --->   Operation 31 'load' 'P_init_V_load' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%P_init_V_load_1 = load i4 %P_init_V_addr_1"   --->   Operation 32 'load' 'P_init_V_load_1' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln28 = store i5 %add_ln27_1, i5 %indvar_flatten" [kalman_hls/kalman.cpp:28]   --->   Operation 33 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_1_load = load i3 %i_1" [kalman_hls/kalman.cpp:27]   --->   Operation 34 'load' 'i_1_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%add_ln27 = add i3 %i_1_load, i3 1" [kalman_hls/kalman.cpp:27]   --->   Operation 35 'add' 'add_ln27' <Predicate = (!icmp_ln27 & icmp_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.98ns)   --->   "%select_ln27_1 = select i1 %icmp_ln28, i3 %add_ln27, i3 %i_1_load" [kalman_hls/kalman.cpp:27]   --->   Operation 36 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i3 %select_ln27_1" [kalman_hls/kalman.cpp:29]   --->   Operation 37 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_14_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %select_ln27"   --->   Operation 38 'bitconcatenate' 'tmp_14_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1273_9 = zext i4 %tmp_14_cast"   --->   Operation 39 'zext' 'zext_ln1273_9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%P_init_V_addr_2 = getelementptr i32 %P_init_V, i64 0, i64 %zext_ln1273_9"   --->   Operation 40 'getelementptr' 'P_init_V_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.96ns)   --->   "%xor_ln1273 = xor i3 %select_ln27, i3 4"   --->   Operation 41 'xor' 'xor_ln1273' <Predicate = (!icmp_ln27)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i3 %xor_ln1273"   --->   Operation 42 'sext' 'sext_ln1273' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1273_10 = zext i4 %sext_ln1273"   --->   Operation 43 'zext' 'zext_ln1273_10' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%P_init_V_addr_3 = getelementptr i32 %P_init_V, i64 0, i64 %zext_ln1273_10"   --->   Operation 44 'getelementptr' 'P_init_V_addr_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.82ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 65536, i32 0, i32 0, i32 0, i2 %trunc_ln29"   --->   Operation 45 'mux' 'tmp_4' <Predicate = (!icmp_ln27)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/2] (2.32ns)   --->   "%P_init_V_load = load i4 %P_init_V_addr"   --->   Operation 46 'load' 'P_init_V_load' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 47 [1/1] (1.82ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 65536, i32 0, i32 0, i2 %trunc_ln29"   --->   Operation 47 'mux' 'tmp_5' <Predicate = (!icmp_ln27)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/2] (2.32ns)   --->   "%P_init_V_load_1 = load i4 %P_init_V_addr_1"   --->   Operation 48 'load' 'P_init_V_load_1' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%P_init_V_load_2 = load i4 %P_init_V_addr_2"   --->   Operation 49 'load' 'P_init_V_load_2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%P_init_V_load_3 = load i4 %P_init_V_addr_3"   --->   Operation 50 'load' 'P_init_V_load_3' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 51 [1/1] (1.65ns)   --->   "%add_ln28 = add i3 %select_ln27, i3 1" [kalman_hls/kalman.cpp:28]   --->   Operation 51 'add' 'add_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln28 = store i3 %select_ln27_1, i3 %i_1" [kalman_hls/kalman.cpp:28]   --->   Operation 52 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln28 = store i3 %add_ln28, i3 %j" [kalman_hls/kalman.cpp:28]   --->   Operation 53 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln29, i2 0" [kalman_hls/kalman.cpp:29]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln29 = add i4 %tmp_s, i4 %zext_ln1273" [kalman_hls/kalman.cpp:29]   --->   Operation 55 'add' 'add_ln29' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i32 %tmp_4"   --->   Operation 56 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i32 %P_init_V_load"   --->   Operation 57 'sext' 'sext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (6.91ns)   --->   "%mul_ln1273 = mul i48 %sext_ln1273_3, i48 %zext_ln1273_4"   --->   Operation 58 'mul' 'mul_ln1273' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i32 %tmp_5"   --->   Operation 59 'zext' 'zext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i32 %P_init_V_load_1"   --->   Operation 60 'sext' 'sext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (6.91ns)   --->   "%mul_ln1273_3 = mul i48 %sext_ln1273_4, i48 %zext_ln1273_5"   --->   Operation 61 'mul' 'mul_ln1273_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.82ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 65536, i32 0, i32 65536, i32 0, i2 %trunc_ln29"   --->   Operation 62 'mux' 'tmp_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/2] (2.32ns)   --->   "%P_init_V_load_2 = load i4 %P_init_V_addr_2"   --->   Operation 63 'load' 'P_init_V_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 64 [1/1] (1.82ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 65536, i32 0, i32 65536, i2 %trunc_ln29"   --->   Operation 64 'mux' 'tmp_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/2] (2.32ns)   --->   "%P_init_V_load_3 = load i4 %P_init_V_addr_3"   --->   Operation 65 'load' 'P_init_V_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 66 [1/2] (6.91ns)   --->   "%mul_ln1273 = mul i48 %sext_ln1273_3, i48 %zext_ln1273_4"   --->   Operation 66 'mul' 'mul_ln1273' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/2] (6.91ns)   --->   "%mul_ln1273_3 = mul i48 %sext_ln1273_4, i48 %zext_ln1273_5"   --->   Operation 67 'mul' 'mul_ln1273_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %mul_ln1273, i32 16, i32 47"   --->   Operation 68 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i32 %tmp_6"   --->   Operation 69 'zext' 'zext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i32 %P_init_V_load_2"   --->   Operation 70 'sext' 'sext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (6.91ns)   --->   "%mul_ln1273_4 = mul i48 %sext_ln1273_5, i48 %zext_ln1273_6"   --->   Operation 71 'mul' 'mul_ln1273_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i32 %tmp_7"   --->   Operation 72 'zext' 'zext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i32 %P_init_V_load_3"   --->   Operation 73 'sext' 'sext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (6.91ns)   --->   "%mul_ln1273_5 = mul i48 %sext_ln1273_6, i48 %zext_ln1273_7"   --->   Operation 74 'mul' 'mul_ln1273_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln838_7 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_8, i16 0"   --->   Operation 75 'bitconcatenate' 'shl_ln838_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (3.10ns)   --->   "%add_ln1347_3 = add i48 %shl_ln838_7, i48 %mul_ln1273_3"   --->   Operation 76 'add' 'add_ln1347_3' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/2] (6.91ns)   --->   "%mul_ln1273_4 = mul i48 %sext_ln1273_5, i48 %zext_ln1273_6"   --->   Operation 77 'mul' 'mul_ln1273_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_3, i32 16, i32 47"   --->   Operation 78 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/2] (6.91ns)   --->   "%mul_ln1273_5 = mul i48 %sext_ln1273_6, i48 %zext_ln1273_7"   --->   Operation 79 'mul' 'mul_ln1273_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.20>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln838_8 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_9, i16 0"   --->   Operation 80 'bitconcatenate' 'shl_ln838_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (3.10ns)   --->   "%add_ln1347 = add i48 %shl_ln838_8, i48 %mul_ln1273_4"   --->   Operation 81 'add' 'add_ln1347' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347, i32 16, i32 47"   --->   Operation 82 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln838_9 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_10, i16 0"   --->   Operation 83 'bitconcatenate' 'shl_ln838_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (3.10ns)   --->   "%add_ln1347_4 = add i48 %shl_ln838_9, i48 %mul_ln1273_5"   --->   Operation 84 'add' 'add_ln1347_4' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_4, i32 16, i32 47"   --->   Operation 85 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_3_VITIS_LOOP_28_4_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 87 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %add_ln29" [kalman_hls/kalman.cpp:29]   --->   Operation 89 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%P_prior_V_addr = getelementptr i32 %P_prior_V, i64 0, i64 %zext_ln29" [kalman_hls/kalman.cpp:29]   --->   Operation 90 'getelementptr' 'P_prior_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [kalman_hls/kalman.cpp:28]   --->   Operation 91 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln1420 = store i32 %trunc_ln818_s, i4 %P_prior_V_addr"   --->   Operation 92 'store' 'store_ln1420' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body41.i" [kalman_hls/kalman.cpp:28]   --->   Operation 93 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.17ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j_load', kalman_hls/kalman.cpp:28) on local variable 'j' [17]  (0 ns)
	'icmp' operation ('icmp_ln28', kalman_hls/kalman.cpp:28) [22]  (1.13 ns)
	'select' operation ('select_ln27', kalman_hls/kalman.cpp:27) [23]  (0.98 ns)
	'add' operation ('add_ln1273') [31]  (1.74 ns)
	'getelementptr' operation ('P_init_V_addr_1') [33]  (0 ns)
	'load' operation ('P_init_V_load_1') on array 'P_init_V' [52]  (2.32 ns)

 <State 2>: 4.46ns
The critical path consists of the following:
	'load' operation ('i_1_load', kalman_hls/kalman.cpp:27) on local variable 'i' [18]  (0 ns)
	'add' operation ('add_ln27', kalman_hls/kalman.cpp:27) [19]  (1.65 ns)
	'select' operation ('select_ln27_1', kalman_hls/kalman.cpp:27) [24]  (0.98 ns)
	'mux' operation ('tmp_4') [45]  (1.83 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1273') [49]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1273') [49]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1273_4') [62]  (6.91 ns)

 <State 6>: 6.21ns
The critical path consists of the following:
	'add' operation ('add_ln1347') [65]  (3.1 ns)
	'add' operation ('add_ln1347_4') [73]  (3.1 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('P_prior_V_addr', kalman_hls/kalman.cpp:29) [43]  (0 ns)
	'store' operation ('store_ln1420') of variable 'trunc_ln818_s' on array 'P_prior_V' [75]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
