// Seed: 2611692129
module module_0;
  tri1 id_1, id_2;
  assign id_2 = 1'b0;
  wire id_3;
  wire id_4;
  wire id_5;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    output supply0 id_1,
    output uwire id_2,
    input supply0 id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri id_6,
    input supply1 id_7,
    output wand id_8,
    input wire id_9,
    output wor id_10,
    input uwire id_11,
    output supply1 id_12,
    output wand id_13,
    output wor id_14,
    input supply0 id_15
);
endmodule
module module_3 (
    input wor id_0,
    output wor id_1,
    input wire id_2,
    output supply0 id_3,
    input wor id_4,
    output wor id_5,
    input supply0 id_6,
    output logic id_7,
    input tri0 id_8,
    input wand id_9,
    input wor id_10,
    output tri0 id_11,
    output tri0 id_12,
    input tri0 id_13,
    input wand id_14
);
  initial id_7 <= 1;
  module_2 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_4,
      id_1,
      id_4,
      id_0,
      id_4,
      id_1,
      id_9,
      id_1,
      id_10,
      id_3,
      id_12,
      id_1,
      id_14
  );
  assign modCall_1.type_3 = 0;
endmodule
