#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x561e7d8f7e00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v0x561e7d93b120_0 .var/i "__vunit_check_count", 31 0;
v0x561e7d9222a0_0 .var/str "__vunit_current_test";
v0x561e7d922a10_0 .var/i "__vunit_fail_count", 31 0;
v0x561e7d925240_0 .var/i "__vunit_test_done", 31 0;
S_0x561e7d8f5bf0 .scope autotask, "__vunit_print_summary" "__vunit_print_summary" 3 48, 3 48 0, S_0x561e7d8f7e00;
 .timescale 0 0;
TD_$unit.__vunit_print_summary ;
    %vpi_call/w 3 49 "$display", "\000" {0 0 0};
    %vpi_call/w 3 50 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 51 "$display", "                     TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 52 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 53 "$display", "  Total Checks : %0d", v0x561e7d93b120_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "  Failures     : %0d", v0x561e7d922a10_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 57 "$display", "  RESULT: *** PASSED ***" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 59 "$display", "  RESULT: *** FAILED ***" {0 0 0};
T_0.1 ;
    %vpi_call/w 3 61 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 62 "$display", "\000" {0 0 0};
    %end;
S_0x561e7d8a90b0 .scope autotask, "__vunit_write_result" "__vunit_write_result" 3 35, 3 35 0, S_0x561e7d8f7e00;
 .timescale 0 0;
v0x561e7d948b20_0 .var/i "failed", 31 0;
v0x561e7d93ad10_0 .var/i "fd", 31 0;
TD_$unit.__vunit_write_result ;
    %vpi_func 3 37 "$fopen" 32, "vunit_exit_code.txt", "w" {0 0 0};
    %store/vec4 v0x561e7d93ad10_0, 0, 32;
    %load/vec4 v0x561e7d93ad10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x561e7d948b20_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %vpi_call/w 3 39 "$fdisplay", v0x561e7d93ad10_0, "%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 40 "$fclose", v0x561e7d93ad10_0 {0 0 0};
T_1.2 ;
    %end;
S_0x561e7d8f7620 .scope module, "async_fifo_empty_timing_tb" "async_fifo_empty_timing_tb" 4 15;
 .timescale -12 -12;
P_0x561e7d9018b0 .param/l "ADDR_WIDTH" 1 4 19, +C4<00000000000000000000000000000100>;
P_0x561e7d9018f0 .param/l "DATA_WIDTH" 1 4 18, +C4<00000000000000000000000000001000>;
P_0x561e7d901930 .param/l "DEPTH" 1 4 20, +C4<00000000000000000000000000010000>;
v0x561e7d9807d0_0 .net "empty", 0 0, L_0x561e7d981a20;  1 drivers
v0x561e7d980870_0 .var/i "empty_assert_cycles", 31 0;
v0x561e7d980930_0 .var "empty_assert_time", 63 0;
v0x561e7d980a20_0 .var/i "empty_deassert_cycles", 31 0;
v0x561e7d980b00_0 .var "empty_deassert_time", 63 0;
v0x561e7d980c30_0 .net "full", 0 0, L_0x561e7d993120;  1 drivers
v0x561e7d980cd0_0 .net "has_data", 0 0, L_0x561e7d981d30;  1 drivers
v0x561e7d980da0_0 .var "rd_clk", 0 0;
v0x561e7d980e90_0 .net "rd_data", 7 0, v0x561e7d97e2c0_0;  1 drivers
v0x561e7d980fc0_0 .var "rd_en", 0 0;
v0x561e7d981090_0 .var "read_time", 63 0;
v0x561e7d981130_0 .var "rst", 0 0;
v0x561e7d9811d0_0 .var "wr_clk", 0 0;
v0x561e7d981270_0 .var "wr_data", 7 0;
v0x561e7d981310_0 .var "wr_en", 0 0;
v0x561e7d9813e0_0 .var "write_time", 63 0;
S_0x561e7d9695b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 183, 4 183 0, S_0x561e7d8f7620;
 .timescale -12 -12;
v0x561e7d925550_0 .var/2s "i", 31 0;
E_0x561e7d88faa0 .event posedge, v0x561e7d96aa40_0;
E_0x561e7d891570 .event posedge, v0x561e7d96b3e0_0;
S_0x561e7d969870 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 261, 4 261 0, S_0x561e7d8f7620;
 .timescale -12 -12;
v0x561e7d969a70_0 .var/2s "i", 31 0;
S_0x561e7d969b50 .scope begin, "$unm_blk_87" "$unm_blk_87" 4 292, 4 292 0, S_0x561e7d8f7620;
 .timescale -12 -12;
v0x561e7d96a010 .array/i "deassert_times", 2 0, 31 0;
S_0x561e7d969d30 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 298, 4 298 0, S_0x561e7d969b50;
 .timescale -12 -12;
v0x561e7d969f10_0 .var/2s "trial", 31 0;
S_0x561e7d96a0f0 .scope module, "DUT" "async_fifo" 4 47, 5 11 0, S_0x561e7d8f7620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 8 "rd_data";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "has_data";
P_0x561e7d902a00 .param/l "ADDR_WIDTH" 0 5 13, +C4<00000000000000000000000000000100>;
P_0x561e7d902a40 .param/l "DATA_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
P_0x561e7d902a80 .param/l "DEPTH" 1 5 43, +C4<00000000000000000000000000010000>;
P_0x561e7d902ac0 .param/str "RAM_TYPE" 1 5 45, "DISTRIBUTED";
P_0x561e7d902b00 .param/l "RESERVE" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x561e7d93b000 .functor NOT 1, v0x561e7d97eb20_0, C4<0>, C4<0>, C4<0>;
L_0x561e7d992480 .functor XOR 1, L_0x561e7d9929c0, L_0x561e7d992af0, C4<0>, C4<0>;
L_0x561e7d922100 .functor AND 1, L_0x561e7d9927f0, L_0x561e7d992480, C4<1>, C4<1>;
L_0x561e7d9228f0 .functor OR 1, v0x561e7d96dd60_0, v0x561e7d97f8d0_0, C4<0>, C4<0>;
L_0x561e7d9250a0 .functor NOT 1, L_0x561e7d992d20, C4<0>, C4<0>, C4<0>;
L_0x561e7d9253f0 .functor AND 1, v0x561e7d981310_0, L_0x561e7d9250a0, C4<1>, C4<1>;
L_0x561e7d993590 .functor AND 1, v0x561e7d980fc0_0, L_0x561e7d9934f0, C4<1>, C4<1>;
L_0x7f1e6aab3018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561e7d96c300_0 .net/2u *"_ivl_10", 0 0, L_0x7f1e6aab3018;  1 drivers
v0x561e7d96c400_0 .net *"_ivl_14", 0 0, L_0x561e7d981bf0;  1 drivers
L_0x7f1e6aab3060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561e7d96c4c0_0 .net/2u *"_ivl_16", 0 0, L_0x7f1e6aab3060;  1 drivers
v0x561e7d96c5b0_0 .net *"_ivl_18", 0 0, L_0x561e7d93b000;  1 drivers
L_0x7f1e6aab30a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x561e7d96c690_0 .net/2u *"_ivl_24", 31 0, L_0x7f1e6aab30a8;  1 drivers
L_0x7f1e6aab30f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561e7d96c7c0_0 .net/2u *"_ivl_26", 0 0, L_0x7f1e6aab30f0;  1 drivers
v0x561e7d96c8a0_0 .net *"_ivl_28", 5 0, L_0x561e7d992060;  1 drivers
v0x561e7d96c980_0 .net *"_ivl_30", 31 0, L_0x561e7d992200;  1 drivers
L_0x7f1e6aab3138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561e7d96ca60_0 .net *"_ivl_33", 25 0, L_0x7f1e6aab3138;  1 drivers
v0x561e7d96cb40_0 .net *"_ivl_34", 31 0, L_0x561e7d992340;  1 drivers
v0x561e7d96cc20_0 .net *"_ivl_39", 3 0, L_0x561e7d9925e0;  1 drivers
v0x561e7d96cd00_0 .net *"_ivl_41", 3 0, L_0x561e7d992700;  1 drivers
v0x561e7d96cde0_0 .net *"_ivl_42", 0 0, L_0x561e7d9927f0;  1 drivers
v0x561e7d96cea0_0 .net *"_ivl_45", 0 0, L_0x561e7d9929c0;  1 drivers
v0x561e7d96cf80_0 .net *"_ivl_47", 0 0, L_0x561e7d992af0;  1 drivers
v0x561e7d96d060_0 .net *"_ivl_48", 0 0, L_0x561e7d992480;  1 drivers
v0x561e7d96d120_0 .net *"_ivl_51", 0 0, L_0x561e7d922100;  1 drivers
L_0x7f1e6aab3180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561e7d96d1e0_0 .net/2u *"_ivl_52", 0 0, L_0x7f1e6aab3180;  1 drivers
L_0x7f1e6aab31c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561e7d96d2c0_0 .net/2u *"_ivl_54", 0 0, L_0x7f1e6aab31c8;  1 drivers
v0x561e7d96d3a0_0 .net *"_ivl_58", 31 0, L_0x561e7d992eb0;  1 drivers
L_0x7f1e6aab3210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561e7d96d480_0 .net *"_ivl_61", 25 0, L_0x7f1e6aab3210;  1 drivers
L_0x7f1e6aab3258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561e7d96d560_0 .net/2u *"_ivl_62", 31 0, L_0x7f1e6aab3258;  1 drivers
v0x561e7d96d640_0 .net *"_ivl_64", 0 0, L_0x561e7d992b90;  1 drivers
L_0x7f1e6aab32a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561e7d96d700_0 .net/2u *"_ivl_66", 0 0, L_0x7f1e6aab32a0;  1 drivers
v0x561e7d96d7e0_0 .net *"_ivl_68", 0 0, L_0x561e7d9228f0;  1 drivers
v0x561e7d96d8c0_0 .net *"_ivl_72", 0 0, L_0x561e7d9250a0;  1 drivers
v0x561e7d96d9a0_0 .net *"_ivl_77", 0 0, L_0x561e7d9934f0;  1 drivers
v0x561e7d96da60_0 .net *"_ivl_8", 0 0, L_0x561e7d9818d0;  1 drivers
v0x561e7d96db20_0 .net "empty", 0 0, L_0x561e7d981a20;  alias, 1 drivers
v0x561e7d96dbe0_0 .net "full", 0 0, L_0x561e7d993120;  alias, 1 drivers
v0x561e7d96dca0_0 .net "full_i", 0 0, L_0x561e7d992d20;  1 drivers
v0x561e7d96dd60_0 .var "full_reg", 0 0;
v0x561e7d96de20_0 .net "has_data", 0 0, L_0x561e7d981d30;  alias, 1 drivers
v0x561e7d96dee0_0 .net "occup", 4 0, L_0x561e7d981f60;  1 drivers
v0x561e7d96dfc0 .array "ram", 0 15, 7 0;
v0x561e7d97e220_0 .net "rd_clk", 0 0, v0x561e7d980da0_0;  1 drivers
v0x561e7d97e2c0_0 .var "rd_data", 7 0;
v0x561e7d97e380_0 .net "rd_en", 0 0, v0x561e7d980fc0_0;  1 drivers
v0x561e7d97e440_0 .net "rd_en_i", 0 0, L_0x561e7d993590;  1 drivers
v0x561e7d97e500_0 .var "rd_ptr", 4 0;
v0x561e7d97e5e0_0 .net "rd_ptr_dec", 4 0, L_0x561e7d9817a0;  1 drivers
v0x561e7d97e6c0_0 .net "rd_ptr_gray", 4 0, L_0x561e7d9815a0;  1 drivers
v0x561e7d97e7a0_0 .var "rd_ptr_gray_r", 4 0;
v0x561e7d97e880_0 .var "rd_ptr_s1", 4 0;
v0x561e7d97e960_0 .var "rd_ptr_s2", 4 0;
v0x561e7d97ea40_0 .var "rd_ptr_sync", 4 0;
v0x561e7d97eb20_0 .var "rd_rst", 0 0;
v0x561e7d97ebe0_0 .var "rd_rst_cnt", 2 0;
v0x561e7d97ecc0_0 .net "rst", 0 0, v0x561e7d981130_0;  1 drivers
v0x561e7d97ed60_0 .net "rst_sr", 0 0, v0x561e7d96ac00_0;  1 drivers
v0x561e7d97ee30_0 .net "rst_sw", 0 0, v0x561e7d96b5d0_0;  1 drivers
v0x561e7d97ef00_0 .net "space", 5 0, L_0x561e7d9924f0;  1 drivers
v0x561e7d97efa0_0 .net "wr_clk", 0 0, v0x561e7d9811d0_0;  1 drivers
v0x561e7d97f070_0 .net "wr_data", 7 0, v0x561e7d981270_0;  1 drivers
v0x561e7d97f130_0 .net "wr_en", 0 0, v0x561e7d981310_0;  1 drivers
v0x561e7d97f1f0_0 .net "wr_en_i", 0 0, L_0x561e7d9253f0;  1 drivers
v0x561e7d97f2b0_0 .var "wr_ptr", 4 0;
v0x561e7d97f390_0 .net "wr_ptr_dec", 4 0, L_0x561e7d9816a0;  1 drivers
v0x561e7d97f470_0 .net "wr_ptr_gray", 4 0, L_0x561e7d981480;  1 drivers
v0x561e7d97f550_0 .var "wr_ptr_gray_r", 4 0;
v0x561e7d97f630_0 .var "wr_ptr_s1", 4 0;
v0x561e7d97f710_0 .var "wr_ptr_s2", 4 0;
v0x561e7d97f7f0_0 .var "wr_ptr_sync", 4 0;
v0x561e7d97f8d0_0 .var "wr_rst", 0 0;
v0x561e7d97f990_0 .var "wr_rst_cnt", 2 0;
L_0x561e7d981480 .ufunc/vec4 TD_async_fifo_empty_timing_tb.DUT.binary2gray, 5, v0x561e7d97f2b0_0 (v0x561e7d96bd60_0) S_0x561e7d96b9c0;
L_0x561e7d9815a0 .ufunc/vec4 TD_async_fifo_empty_timing_tb.DUT.binary2gray, 5, v0x561e7d97e500_0 (v0x561e7d96bd60_0) S_0x561e7d96b9c0;
L_0x561e7d9816a0 .ufunc/vec4 TD_async_fifo_empty_timing_tb.DUT.gray2binary, 5, v0x561e7d97f710_0 (v0x561e7d96c210_0) S_0x561e7d96be50;
L_0x561e7d9817a0 .ufunc/vec4 TD_async_fifo_empty_timing_tb.DUT.gray2binary, 5, v0x561e7d97e960_0 (v0x561e7d96c210_0) S_0x561e7d96be50;
L_0x561e7d9818d0 .cmp/eq 5, v0x561e7d97e500_0, v0x561e7d97f7f0_0;
L_0x561e7d981a20 .functor MUXZ 1, v0x561e7d97eb20_0, L_0x7f1e6aab3018, L_0x561e7d9818d0, C4<>;
L_0x561e7d981bf0 .cmp/eq 5, v0x561e7d97e500_0, v0x561e7d97f7f0_0;
L_0x561e7d981d30 .functor MUXZ 1, L_0x561e7d93b000, L_0x7f1e6aab3060, L_0x561e7d981bf0, C4<>;
L_0x561e7d981f60 .arith/sub 5, v0x561e7d97f2b0_0, v0x561e7d97ea40_0;
L_0x561e7d992060 .concat [ 5 1 0 0], L_0x561e7d981f60, L_0x7f1e6aab30f0;
L_0x561e7d992200 .concat [ 6 26 0 0], L_0x561e7d992060, L_0x7f1e6aab3138;
L_0x561e7d992340 .arith/sub 32, L_0x7f1e6aab30a8, L_0x561e7d992200;
L_0x561e7d9924f0 .part L_0x561e7d992340, 0, 6;
L_0x561e7d9925e0 .part v0x561e7d97f2b0_0, 0, 4;
L_0x561e7d992700 .part v0x561e7d97ea40_0, 0, 4;
L_0x561e7d9927f0 .cmp/eq 4, L_0x561e7d9925e0, L_0x561e7d992700;
L_0x561e7d9929c0 .part v0x561e7d97f2b0_0, 4, 1;
L_0x561e7d992af0 .part v0x561e7d97ea40_0, 4, 1;
L_0x561e7d992d20 .functor MUXZ 1, L_0x7f1e6aab31c8, L_0x7f1e6aab3180, L_0x561e7d922100, C4<>;
L_0x561e7d992eb0 .concat [ 6 26 0 0], L_0x561e7d9924f0, L_0x7f1e6aab3210;
L_0x561e7d992b90 .cmp/ge 32, L_0x7f1e6aab3258, L_0x561e7d992eb0;
L_0x561e7d993120 .functor MUXZ 1, L_0x561e7d9228f0, L_0x7f1e6aab32a0, L_0x561e7d992b90, C4<>;
L_0x561e7d9934f0 .reduce/nor L_0x561e7d981a20;
S_0x561e7d96a640 .scope module, "SYNC_RR" "sync_reg" 5 38, 6 7 0, S_0x561e7d96a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x561e7d8fc120 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x561e7d8fc160 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x561e7d96aa40_0 .net "clk", 0 0, v0x561e7d980da0_0;  alias, 1 drivers
v0x561e7d96ab20_0 .net "din", 0 0, v0x561e7d981130_0;  alias, 1 drivers
v0x561e7d96ac00_0 .var "dout", 0 0;
v0x561e7d96acf0_0 .net "rst", 0 0, v0x561e7d981130_0;  alias, 1 drivers
v0x561e7d96adc0_0 .var "sync_r1", 0 0;
v0x561e7d96aed0_0 .var "sync_r2", 0 0;
E_0x561e7d890fe0 .event posedge, v0x561e7d96ab20_0, v0x561e7d96aa40_0;
S_0x561e7d96b030 .scope module, "SYNC_WR" "sync_reg" 5 32, 6 7 0, S_0x561e7d96a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x561e7d96a890 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x561e7d96a8d0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x561e7d96b3e0_0 .net "clk", 0 0, v0x561e7d9811d0_0;  alias, 1 drivers
v0x561e7d96b4c0_0 .net "din", 0 0, v0x561e7d981130_0;  alias, 1 drivers
v0x561e7d96b5d0_0 .var "dout", 0 0;
v0x561e7d96b690_0 .net "rst", 0 0, v0x561e7d981130_0;  alias, 1 drivers
v0x561e7d96b730_0 .var "sync_r1", 0 0;
v0x561e7d96b860_0 .var "sync_r2", 0 0;
E_0x561e7d891fd0 .event posedge, v0x561e7d96ab20_0, v0x561e7d96b3e0_0;
S_0x561e7d96b9c0 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 83, 5 83 0, S_0x561e7d96a0f0;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x561e7d96b9c0
v0x561e7d96bc80_0 .var/i "i", 31 0;
v0x561e7d96bd60_0 .var "input_value", 4 0;
TD_async_fifo_empty_timing_tb.DUT.binary2gray ;
    %load/vec4 v0x561e7d96bd60_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e7d96bc80_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x561e7d96bc80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x561e7d96bd60_0;
    %load/vec4 v0x561e7d96bc80_0;
    %part/s 1;
    %load/vec4 v0x561e7d96bd60_0;
    %load/vec4 v0x561e7d96bc80_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x561e7d96bc80_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x561e7d96bc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d96bc80_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x561e7d96be50 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 93, 5 93 0, S_0x561e7d96a0f0;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x561e7d96be50
v0x561e7d96c130_0 .var/i "i", 31 0;
v0x561e7d96c210_0 .var "input_value", 4 0;
TD_async_fifo_empty_timing_tb.DUT.gray2binary ;
    %load/vec4 v0x561e7d96c210_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561e7d96c130_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x561e7d96c130_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x561e7d96c210_0;
    %load/vec4 v0x561e7d96c130_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x561e7d96c130_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x561e7d96c130_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x561e7d96c130_0;
    %subi 1, 0, 32;
    %store/vec4 v0x561e7d96c130_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x561e7d980020 .scope begin, "__vunit_watchdog_block" "__vunit_watchdog_block" 4 347, 4 347 0, S_0x561e7d8f7620;
 .timescale -12 -12;
S_0x561e7d9801b0 .scope begin, "completion_thread" "completion_thread" 4 362, 4 362 0, S_0x561e7d980020;
 .timescale -12 -12;
E_0x561e7d893ba0 .event anyedge, v0x561e7d925240_0;
S_0x561e7d9803f0 .scope begin, "timeout_thread" "timeout_thread" 4 349, 4 349 0, S_0x561e7d980020;
 .timescale -12 -12;
S_0x561e7d9805f0 .scope autotask, "wait_reset_complete" "wait_reset_complete" 4 61, 4 61 0, S_0x561e7d8f7620;
 .timescale -12 -12;
TD_async_fifo_empty_timing_tb.wait_reset_complete ;
T_4.10 ;
    %load/vec4 v0x561e7d97f8d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.12, 8;
    %load/vec4 v0x561e7d97eb20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.12;
    %jmp/0xz T_4.11, 8;
    %wait E_0x561e7d891570;
    %jmp T_4.10;
T_4.11 ;
    %pushi/vec4 5, 0, 32;
T_4.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.14, 5;
    %jmp/1 T_4.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561e7d891570;
    %jmp T_4.13;
T_4.14 ;
    %pop/vec4 1;
    %end;
    .scope S_0x561e7d8f7e00;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e7d925240_0, 0, 32;
    %pushi/str "";
    %store/str v0x561e7d9222a0_0;
    %end;
    .thread T_5, $init;
    .scope S_0x561e7d96b030;
T_6 ;
    %wait E_0x561e7d891fd0;
    %load/vec4 v0x561e7d96b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d96b730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d96b860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d96b5d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x561e7d96b4c0_0;
    %assign/vec4 v0x561e7d96b730_0, 0;
    %load/vec4 v0x561e7d96b730_0;
    %assign/vec4 v0x561e7d96b860_0, 0;
    %load/vec4 v0x561e7d96b860_0;
    %assign/vec4 v0x561e7d96b5d0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561e7d96a640;
T_7 ;
    %wait E_0x561e7d890fe0;
    %load/vec4 v0x561e7d96acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d96adc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d96aed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d96ac00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x561e7d96ab20_0;
    %assign/vec4 v0x561e7d96adc0_0, 0;
    %load/vec4 v0x561e7d96adc0_0;
    %assign/vec4 v0x561e7d96aed0_0, 0;
    %load/vec4 v0x561e7d96aed0_0;
    %assign/vec4 v0x561e7d96ac00_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561e7d96a0f0;
T_8 ;
    %wait E_0x561e7d88faa0;
    %load/vec4 v0x561e7d97eb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561e7d97f630_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561e7d97f710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561e7d97f7f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561e7d97e7a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x561e7d97e6c0_0;
    %assign/vec4 v0x561e7d97e7a0_0, 0;
    %load/vec4 v0x561e7d97f550_0;
    %assign/vec4 v0x561e7d97f630_0, 0;
    %load/vec4 v0x561e7d97f630_0;
    %assign/vec4 v0x561e7d97f710_0, 0;
    %load/vec4 v0x561e7d97f390_0;
    %assign/vec4 v0x561e7d97f7f0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561e7d96a0f0;
T_9 ;
    %wait E_0x561e7d891570;
    %load/vec4 v0x561e7d97f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561e7d97e880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561e7d97e960_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561e7d97ea40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561e7d97f550_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x561e7d97f470_0;
    %assign/vec4 v0x561e7d97f550_0, 0;
    %load/vec4 v0x561e7d97e7a0_0;
    %assign/vec4 v0x561e7d97e880_0, 0;
    %load/vec4 v0x561e7d97e880_0;
    %assign/vec4 v0x561e7d97e960_0, 0;
    %load/vec4 v0x561e7d97e5e0_0;
    %assign/vec4 v0x561e7d97ea40_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561e7d96a0f0;
T_10 ;
    %wait E_0x561e7d891570;
    %load/vec4 v0x561e7d97f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d96dd60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d96dd60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561e7d96a0f0;
T_11 ;
    %wait E_0x561e7d891570;
    %load/vec4 v0x561e7d97ee30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x561e7d97f990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d97f8d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x561e7d97f990_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x561e7d97f990_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x561e7d97f990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d97f8d0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d97f8d0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x561e7d96a0f0;
T_12 ;
    %wait E_0x561e7d891570;
    %load/vec4 v0x561e7d97f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561e7d97f2b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x561e7d97f130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x561e7d96dca0_0;
    %nor/r;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x561e7d97f2b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x561e7d97f2b0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x561e7d96a0f0;
T_13 ;
    %wait E_0x561e7d891570;
    %load/vec4 v0x561e7d97f1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x561e7d97f070_0;
    %load/vec4 v0x561e7d97f2b0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561e7d96dfc0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x561e7d96a0f0;
T_14 ;
    %wait E_0x561e7d88faa0;
    %load/vec4 v0x561e7d97ed60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x561e7d97ebe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d97eb20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x561e7d97ebe0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x561e7d97ebe0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x561e7d97ebe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d97eb20_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d97eb20_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x561e7d96a0f0;
T_15 ;
    %wait E_0x561e7d88faa0;
    %load/vec4 v0x561e7d97eb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561e7d97e500_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x561e7d97e380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0x561e7d96db20_0;
    %nor/r;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x561e7d97e500_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x561e7d97e500_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x561e7d96a0f0;
T_16 ;
    %wait E_0x561e7d88faa0;
    %load/vec4 v0x561e7d97e440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x561e7d97e500_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561e7d96dfc0, 4;
    %assign/vec4 v0x561e7d97e2c0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x561e7d8f7620;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e7d9811d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e7d980da0_0, 0, 1;
    %end;
    .thread T_17, $init;
    .scope S_0x561e7d8f7620;
T_18 ;
    %delay 10000, 0;
    %load/vec4 v0x561e7d9811d0_0;
    %nor/r;
    %assign/vec4 v0x561e7d9811d0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x561e7d8f7620;
T_19 ;
    %delay 10000, 0;
    %load/vec4 v0x561e7d980da0_0;
    %nor/r;
    %assign/vec4 v0x561e7d980da0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x561e7d8f7620;
T_20 ;
    %pushi/str "Empty-Deassert-Timing";
    %store/str v0x561e7d9222a0_0;
    %vpi_call/w 4 73 "$display", "\000" {0 0 0};
    %vpi_call/w 4 74 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 75 "$display", "  TEST CASE: %s", "Empty-Deassert-Timing" {0 0 0};
    %vpi_call/w 4 76 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 77 "$display", "\000" {0 0 0};
    %vpi_call/w 4 72 "$display", "Testing: Empty flag deassertion timing after write" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d981130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d980fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561e7d981270_0, 0;
    %pushi/vec4 20, 0, 32;
T_20.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.1, 5;
    %jmp/1 T_20.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561e7d891570;
    %jmp T_20.0;
T_20.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981130_0, 0;
    %alloc S_0x561e7d9805f0;
    %fork TD_async_fifo_empty_timing_tb.wait_reset_complete, S_0x561e7d9805f0;
    %join;
    %free S_0x561e7d9805f0;
    %pushi/vec4 5, 0, 32;
T_20.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.3, 5;
    %jmp/1 T_20.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561e7d88faa0;
    %jmp T_20.2;
T_20.3 ;
    %pop/vec4 1;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d9807d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.4, 6;
    %vpi_call/w 4 90 "$display", "\000" {0 0 0};
    %vpi_call/w 4 91 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 92 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000001010110 {0 0 0};
    %vpi_call/w 4 93 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 94 "$display", "  Expected: %0d (0x%0h)", v0x561e7d9807d0_0, v0x561e7d9807d0_0 {0 0 0};
    %vpi_call/w 4 95 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 96 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d980cd0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_20.6, 6;
    %vpi_call/w 4 91 "$display", "\000" {0 0 0};
    %vpi_call/w 4 92 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 93 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000001010111 {0 0 0};
    %vpi_call/w 4 94 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 95 "$display", "  Expected: %0d (0x%0h)", v0x561e7d980cd0_0, v0x561e7d980cd0_0 {0 0 0};
    %vpi_call/w 4 96 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 97 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.6 ;
    %wait E_0x561e7d891570;
    %vpi_func 4 91 "$time" 64 {0 0 0};
    %store/vec4 v0x561e7d9813e0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v0x561e7d981270_0, 0;
    %wait E_0x561e7d891570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e7d980a20_0, 0, 32;
T_20.8 ;
    %load/vec4 v0x561e7d9807d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.10, 9;
    %load/vec4 v0x561e7d980a20_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.10;
    %flag_set/vec4 8;
    %jmp/0xz T_20.9, 8;
    %wait E_0x561e7d88faa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561e7d980a20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561e7d980a20_0, 0, 32;
    %jmp T_20.8;
T_20.9 ;
    %vpi_func 4 103 "$time" 64 {0 0 0};
    %store/vec4 v0x561e7d980b00_0, 0, 64;
    %vpi_call/w 4 105 "$display", "  Write at time: %0t", v0x561e7d9813e0_0 {0 0 0};
    %vpi_call/w 4 106 "$display", "  Empty deasserted at time: %0t", v0x561e7d980b00_0 {0 0 0};
    %vpi_call/w 4 107 "$display", "  Cycles until empty deassert: %0d rd_clk cycles", v0x561e7d980a20_0 {0 0 0};
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d980a20_0;
    %cmpi/s 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_20.13, 5;
    %load/vec4 v0x561e7d980a20_0;
    %cmpi/s 6, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_20.13;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %vpi_call/w 4 114 "$display", "\000" {0 0 0};
    %vpi_call/w 4 115 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 116 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000001101110 {0 0 0};
    %vpi_call/w 4 117 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 119 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.11 ;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d9807d0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_20.14, 6;
    %vpi_call/w 4 115 "$display", "\000" {0 0 0};
    %vpi_call/w 4 116 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 117 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000001101111 {0 0 0};
    %vpi_call/w 4 118 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "  Expected: %0d (0x%0h)", v0x561e7d9807d0_0, v0x561e7d9807d0_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 121 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.14 ;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d980cd0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.16, 6;
    %vpi_call/w 4 116 "$display", "\000" {0 0 0};
    %vpi_call/w 4 117 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 118 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000001110000 {0 0 0};
    %vpi_call/w 4 119 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "  Expected: %0d (0x%0h)", v0x561e7d980cd0_0, v0x561e7d980cd0_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 122 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.16 ;
    %vpi_call/w 4 114 "$display", "  PASS: Empty deassert timing correct" {0 0 0};
    %pushi/str "Empty-Assert-Timing";
    %store/str v0x561e7d9222a0_0;
    %vpi_call/w 4 122 "$display", "\000" {0 0 0};
    %vpi_call/w 4 123 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 124 "$display", "  TEST CASE: %s", "Empty-Assert-Timing" {0 0 0};
    %vpi_call/w 4 125 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 126 "$display", "\000" {0 0 0};
    %vpi_call/w 4 121 "$display", "Testing: Empty flag assertion timing after last read" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d981130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d980fc0_0, 0;
    %pushi/vec4 20, 0, 32;
T_20.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.19, 5;
    %jmp/1 T_20.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561e7d891570;
    %jmp T_20.18;
T_20.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981130_0, 0;
    %alloc S_0x561e7d9805f0;
    %fork TD_async_fifo_empty_timing_tb.wait_reset_complete, S_0x561e7d9805f0;
    %join;
    %free S_0x561e7d9805f0;
    %wait E_0x561e7d891570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
    %pushi/vec4 205, 0, 8;
    %assign/vec4 v0x561e7d981270_0, 0;
    %wait E_0x561e7d891570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
T_20.20 ;
    %load/vec4 v0x561e7d9807d0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_20.21, 8;
    %wait E_0x561e7d88faa0;
    %jmp T_20.20;
T_20.21 ;
    %wait E_0x561e7d88faa0;
    %vpi_func 4 143 "$time" 64 {0 0 0};
    %store/vec4 v0x561e7d981090_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d980fc0_0, 0;
    %wait E_0x561e7d88faa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d980fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e7d980870_0, 0, 32;
T_20.22 ;
    %load/vec4 v0x561e7d9807d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.24, 9;
    %load/vec4 v0x561e7d980870_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.24;
    %flag_set/vec4 8;
    %jmp/0xz T_20.23, 8;
    %wait E_0x561e7d88faa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561e7d980870_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561e7d980870_0, 0, 32;
    %jmp T_20.22;
T_20.23 ;
    %vpi_func 4 154 "$time" 64 {0 0 0};
    %store/vec4 v0x561e7d980930_0, 0, 64;
    %vpi_call/w 4 156 "$display", "  Read at time: %0t", v0x561e7d981090_0 {0 0 0};
    %vpi_call/w 4 157 "$display", "  Empty asserted at time: %0t", v0x561e7d980930_0 {0 0 0};
    %vpi_call/w 4 158 "$display", "  Cycles until empty assert: %0d rd_clk cycles", v0x561e7d980870_0 {0 0 0};
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d980870_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_20.27, 5;
    %load/vec4 v0x561e7d980870_0;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_20.27;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.25, 8;
    %vpi_call/w 4 165 "$display", "\000" {0 0 0};
    %vpi_call/w 4 166 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 167 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000010100001 {0 0 0};
    %vpi_call/w 4 168 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 169 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 170 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.25 ;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d9807d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.28, 6;
    %vpi_call/w 4 166 "$display", "\000" {0 0 0};
    %vpi_call/w 4 167 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 168 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000010100010 {0 0 0};
    %vpi_call/w 4 169 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 170 "$display", "  Expected: %0d (0x%0h)", v0x561e7d9807d0_0, v0x561e7d9807d0_0 {0 0 0};
    %vpi_call/w 4 171 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 172 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.28 ;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d980cd0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_20.30, 6;
    %vpi_call/w 4 167 "$display", "\000" {0 0 0};
    %vpi_call/w 4 168 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 169 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000010100011 {0 0 0};
    %vpi_call/w 4 170 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 171 "$display", "  Expected: %0d (0x%0h)", v0x561e7d980cd0_0, v0x561e7d980cd0_0 {0 0 0};
    %vpi_call/w 4 172 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 173 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.30 ;
    %vpi_call/w 4 165 "$display", "  PASS: Empty assert timing correct" {0 0 0};
    %pushi/str "Single-Entry-Empty";
    %store/str v0x561e7d9222a0_0;
    %vpi_call/w 4 173 "$display", "\000" {0 0 0};
    %vpi_call/w 4 174 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 175 "$display", "  TEST CASE: %s", "Single-Entry-Empty" {0 0 0};
    %vpi_call/w 4 176 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 177 "$display", "\000" {0 0 0};
    %vpi_call/w 4 172 "$display", "Testing: Empty behavior with single entry operations" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d981130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d980fc0_0, 0;
    %pushi/vec4 20, 0, 32;
T_20.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.33, 5;
    %jmp/1 T_20.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561e7d891570;
    %jmp T_20.32;
T_20.33 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981130_0, 0;
    %alloc S_0x561e7d9805f0;
    %fork TD_async_fifo_empty_timing_tb.wait_reset_complete, S_0x561e7d9805f0;
    %join;
    %free S_0x561e7d9805f0;
    %fork t_1, S_0x561e7d9695b0;
    %jmp t_0;
    .scope S_0x561e7d9695b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e7d925550_0, 0, 32;
T_20.34 ;
    %load/vec4 v0x561e7d925550_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_20.35, 5;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d9807d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.36, 6;
    %vpi_call/w 4 189 "$display", "\000" {0 0 0};
    %vpi_call/w 4 190 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 191 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000010111001 {0 0 0};
    %vpi_call/w 4 192 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 193 "$display", "  Expected: %0d (0x%0h)", v0x561e7d9807d0_0, v0x561e7d9807d0_0 {0 0 0};
    %vpi_call/w 4 194 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 195 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.36 ;
    %wait E_0x561e7d891570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
    %load/vec4 v0x561e7d925550_0;
    %pad/s 8;
    %assign/vec4 v0x561e7d981270_0, 0;
    %wait E_0x561e7d891570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
T_20.38 ;
    %load/vec4 v0x561e7d9807d0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_20.39, 8;
    %wait E_0x561e7d88faa0;
    %jmp T_20.38;
T_20.39 ;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d980cd0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.40, 6;
    %vpi_call/w 4 200 "$display", "\000" {0 0 0};
    %vpi_call/w 4 201 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 202 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000011000100 {0 0 0};
    %vpi_call/w 4 203 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 204 "$display", "  Expected: %0d (0x%0h)", v0x561e7d980cd0_0, v0x561e7d980cd0_0 {0 0 0};
    %vpi_call/w 4 205 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 206 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.40 ;
    %wait E_0x561e7d88faa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d980fc0_0, 0;
    %wait E_0x561e7d88faa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d980fc0_0, 0;
    %pushi/vec4 3, 0, 32;
T_20.42 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.43, 5;
    %jmp/1 T_20.43, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561e7d88faa0;
    %jmp T_20.42;
T_20.43 ;
    %pop/vec4 1;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d9807d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.44, 6;
    %vpi_call/w 4 212 "$display", "\000" {0 0 0};
    %vpi_call/w 4 213 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 214 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000011010000 {0 0 0};
    %vpi_call/w 4 215 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 216 "$display", "  Expected: %0d (0x%0h)", v0x561e7d9807d0_0, v0x561e7d9807d0_0 {0 0 0};
    %vpi_call/w 4 217 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 218 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.44 ;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d980cd0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_20.46, 6;
    %vpi_call/w 4 213 "$display", "\000" {0 0 0};
    %vpi_call/w 4 214 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 215 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000011010001 {0 0 0};
    %vpi_call/w 4 216 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 217 "$display", "  Expected: %0d (0x%0h)", v0x561e7d980cd0_0, v0x561e7d980cd0_0 {0 0 0};
    %vpi_call/w 4 218 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 219 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.46 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561e7d925550_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x561e7d925550_0, 0, 32;
    %jmp T_20.34;
T_20.35 ;
    %end;
    .scope S_0x561e7d8f7620;
t_0 %join;
    %vpi_call/w 4 212 "$display", "  PASS: Single entry empty behavior correct" {0 0 0};
    %pushi/str "Empty-During-Reset";
    %store/str v0x561e7d9222a0_0;
    %vpi_call/w 4 220 "$display", "\000" {0 0 0};
    %vpi_call/w 4 221 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 222 "$display", "  TEST CASE: %s", "Empty-During-Reset" {0 0 0};
    %vpi_call/w 4 223 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 224 "$display", "\000" {0 0 0};
    %vpi_call/w 4 219 "$display", "Testing: Empty flag during and after reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d981130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d980fc0_0, 0;
    %pushi/vec4 5, 0, 32;
T_20.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.49, 5;
    %jmp/1 T_20.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561e7d88faa0;
    %jmp T_20.48;
T_20.49 ;
    %pop/vec4 1;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d9807d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.50, 6;
    %vpi_call/w 4 232 "$display", "\000" {0 0 0};
    %vpi_call/w 4 233 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 234 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000011100100 {0 0 0};
    %vpi_call/w 4 235 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 236 "$display", "  Expected: %0d (0x%0h)", v0x561e7d9807d0_0, v0x561e7d9807d0_0 {0 0 0};
    %vpi_call/w 4 237 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 238 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.50 ;
    %pushi/vec4 15, 0, 32;
T_20.52 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.53, 5;
    %jmp/1 T_20.53, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561e7d891570;
    %jmp T_20.52;
T_20.53 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981130_0, 0;
    %alloc S_0x561e7d9805f0;
    %fork TD_async_fifo_empty_timing_tb.wait_reset_complete, S_0x561e7d9805f0;
    %join;
    %free S_0x561e7d9805f0;
    %pushi/vec4 3, 0, 32;
T_20.54 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.55, 5;
    %jmp/1 T_20.55, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561e7d88faa0;
    %jmp T_20.54;
T_20.55 ;
    %pop/vec4 1;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d9807d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.56, 6;
    %vpi_call/w 4 240 "$display", "\000" {0 0 0};
    %vpi_call/w 4 241 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 242 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000011101100 {0 0 0};
    %vpi_call/w 4 243 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 244 "$display", "  Expected: %0d (0x%0h)", v0x561e7d9807d0_0, v0x561e7d9807d0_0 {0 0 0};
    %vpi_call/w 4 245 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 246 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.56 ;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d980cd0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_20.58, 6;
    %vpi_call/w 4 241 "$display", "\000" {0 0 0};
    %vpi_call/w 4 242 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 243 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000011101101 {0 0 0};
    %vpi_call/w 4 244 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 245 "$display", "  Expected: %0d (0x%0h)", v0x561e7d980cd0_0, v0x561e7d980cd0_0 {0 0 0};
    %vpi_call/w 4 246 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 247 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.58 ;
    %vpi_call/w 4 239 "$display", "  PASS: Empty during reset correct" {0 0 0};
    %pushi/str "Has-Data-Inverse-Empty";
    %store/str v0x561e7d9222a0_0;
    %vpi_call/w 4 247 "$display", "\000" {0 0 0};
    %vpi_call/w 4 248 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 249 "$display", "  TEST CASE: %s", "Has-Data-Inverse-Empty" {0 0 0};
    %vpi_call/w 4 250 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 251 "$display", "\000" {0 0 0};
    %vpi_call/w 4 246 "$display", "Testing: has_data is always inverse of empty" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d981130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d980fc0_0, 0;
    %pushi/vec4 20, 0, 32;
T_20.60 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.61, 5;
    %jmp/1 T_20.61, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561e7d891570;
    %jmp T_20.60;
T_20.61 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981130_0, 0;
    %alloc S_0x561e7d9805f0;
    %fork TD_async_fifo_empty_timing_tb.wait_reset_complete, S_0x561e7d9805f0;
    %join;
    %free S_0x561e7d9805f0;
    %pushi/vec4 5, 0, 32;
T_20.62 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.63, 5;
    %jmp/1 T_20.63, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561e7d88faa0;
    %jmp T_20.62;
T_20.63 ;
    %pop/vec4 1;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d980cd0_0;
    %load/vec4 v0x561e7d9807d0_0;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_20.64, 6;
    %vpi_call/w 4 262 "$display", "\000" {0 0 0};
    %vpi_call/w 4 263 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 264 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000100000010 {0 0 0};
    %vpi_call/w 4 265 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 266 "$display", "  Expected: %0d (0x%0h)", v0x561e7d980cd0_0, v0x561e7d980cd0_0 {0 0 0};
    %load/vec4 v0x561e7d9807d0_0;
    %inv;
    %load/vec4 v0x561e7d9807d0_0;
    %inv;
    %vpi_call/w 4 267 "$display", "  Actual:   %0d (0x%0h)", S<1,vec4,u1>, S<0,vec4,u1> {2 0 0};
    %vpi_call/w 4 268 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.64 ;
    %fork t_3, S_0x561e7d969870;
    %jmp t_2;
    .scope S_0x561e7d969870;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e7d969a70_0, 0, 32;
T_20.66 ;
    %load/vec4 v0x561e7d969a70_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_20.67, 5;
    %wait E_0x561e7d891570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
    %load/vec4 v0x561e7d969a70_0;
    %pad/s 8;
    %assign/vec4 v0x561e7d981270_0, 0;
    %wait E_0x561e7d891570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561e7d969a70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x561e7d969a70_0, 0, 32;
    %jmp T_20.66;
T_20.67 ;
    %end;
    .scope S_0x561e7d8f7620;
t_2 %join;
    %pushi/vec4 10, 0, 32;
T_20.68 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.69, 5;
    %jmp/1 T_20.69, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561e7d88faa0;
    %jmp T_20.68;
T_20.69 ;
    %pop/vec4 1;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d980cd0_0;
    %load/vec4 v0x561e7d9807d0_0;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_20.70, 6;
    %vpi_call/w 4 275 "$display", "\000" {0 0 0};
    %vpi_call/w 4 276 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 277 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000100001111 {0 0 0};
    %vpi_call/w 4 278 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 279 "$display", "  Expected: %0d (0x%0h)", v0x561e7d980cd0_0, v0x561e7d980cd0_0 {0 0 0};
    %load/vec4 v0x561e7d9807d0_0;
    %inv;
    %load/vec4 v0x561e7d9807d0_0;
    %inv;
    %vpi_call/w 4 280 "$display", "  Actual:   %0d (0x%0h)", S<1,vec4,u1>, S<0,vec4,u1> {2 0 0};
    %vpi_call/w 4 281 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.70 ;
T_20.72 ;
    %load/vec4 v0x561e7d9807d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_20.73, 8;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d980cd0_0;
    %load/vec4 v0x561e7d9807d0_0;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_20.74, 6;
    %vpi_call/w 4 279 "$display", "\000" {0 0 0};
    %vpi_call/w 4 280 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 281 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000100010011 {0 0 0};
    %vpi_call/w 4 282 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 283 "$display", "  Expected: %0d (0x%0h)", v0x561e7d980cd0_0, v0x561e7d980cd0_0 {0 0 0};
    %load/vec4 v0x561e7d9807d0_0;
    %inv;
    %load/vec4 v0x561e7d9807d0_0;
    %inv;
    %vpi_call/w 4 284 "$display", "  Actual:   %0d (0x%0h)", S<1,vec4,u1>, S<0,vec4,u1> {2 0 0};
    %vpi_call/w 4 285 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.74 ;
    %wait E_0x561e7d88faa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d980fc0_0, 0;
    %wait E_0x561e7d88faa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d980fc0_0, 0;
    %wait E_0x561e7d88faa0;
    %jmp T_20.72;
T_20.73 ;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %load/vec4 v0x561e7d980cd0_0;
    %load/vec4 v0x561e7d9807d0_0;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_20.76, 6;
    %vpi_call/w 4 288 "$display", "\000" {0 0 0};
    %vpi_call/w 4 289 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 290 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000100011100 {0 0 0};
    %vpi_call/w 4 291 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 292 "$display", "  Expected: %0d (0x%0h)", v0x561e7d980cd0_0, v0x561e7d980cd0_0 {0 0 0};
    %load/vec4 v0x561e7d9807d0_0;
    %inv;
    %load/vec4 v0x561e7d9807d0_0;
    %inv;
    %vpi_call/w 4 293 "$display", "  Actual:   %0d (0x%0h)", S<1,vec4,u1>, S<0,vec4,u1> {2 0 0};
    %vpi_call/w 4 294 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.76 ;
    %vpi_call/w 4 286 "$display", "  PASS: has_data is always inverse of empty" {0 0 0};
    %pushi/str "Empty-Timing-Clock-Ratio";
    %store/str v0x561e7d9222a0_0;
    %vpi_call/w 4 294 "$display", "\000" {0 0 0};
    %vpi_call/w 4 295 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 296 "$display", "  TEST CASE: %s", "Empty-Timing-Clock-Ratio" {0 0 0};
    %vpi_call/w 4 297 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 298 "$display", "\000" {0 0 0};
    %fork t_5, S_0x561e7d969b50;
    %jmp t_4;
    .scope S_0x561e7d969b50;
t_5 ;
    %vpi_call/w 4 295 "$display", "Testing: Empty timing consistency" {0 0 0};
    %fork t_7, S_0x561e7d969d30;
    %jmp t_6;
    .scope S_0x561e7d969d30;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e7d969f10_0, 0, 32;
T_20.78 ;
    %load/vec4 v0x561e7d969f10_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_20.79, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d981130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d980fc0_0, 0;
    %pushi/vec4 20, 0, 32;
T_20.80 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.81, 5;
    %jmp/1 T_20.81, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561e7d891570;
    %jmp T_20.80;
T_20.81 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981130_0, 0;
    %alloc S_0x561e7d9805f0;
    %fork TD_async_fifo_empty_timing_tb.wait_reset_complete, S_0x561e7d9805f0;
    %join;
    %free S_0x561e7d9805f0;
T_20.82 ;
    %load/vec4 v0x561e7d9807d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_20.83, 8;
    %wait E_0x561e7d88faa0;
    %jmp T_20.82;
T_20.83 ;
    %wait E_0x561e7d891570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
    %load/vec4 v0x561e7d969f10_0;
    %pad/s 8;
    %assign/vec4 v0x561e7d981270_0, 0;
    %wait E_0x561e7d891570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d981310_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e7d980a20_0, 0, 32;
T_20.84 ;
    %load/vec4 v0x561e7d9807d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.86, 9;
    %load/vec4 v0x561e7d980a20_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.86;
    %flag_set/vec4 8;
    %jmp/0xz T_20.85, 8;
    %wait E_0x561e7d88faa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561e7d980a20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561e7d980a20_0, 0, 32;
    %jmp T_20.84;
T_20.85 ;
    %load/vec4 v0x561e7d980a20_0;
    %ix/getv/s 4, v0x561e7d969f10_0;
    %store/vec4a v0x561e7d96a010, 4, 0;
    %vpi_call/w 4 324 "$display", "  Trial %0d: empty deassert in %0d cycles", v0x561e7d969f10_0, v0x561e7d980a20_0 {0 0 0};
T_20.87 ;
    %load/vec4 v0x561e7d9807d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_20.88, 8;
    %wait E_0x561e7d88faa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e7d980fc0_0, 0;
    %wait E_0x561e7d88faa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e7d980fc0_0, 0;
    %wait E_0x561e7d88faa0;
    %jmp T_20.87;
T_20.88 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561e7d969f10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x561e7d969f10_0, 0, 32;
    %jmp T_20.78;
T_20.79 ;
    %end;
    .scope S_0x561e7d969b50;
t_6 %join;
    %load/vec4 v0x561e7d93b120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d93b120_0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561e7d96a010, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561e7d96a010, 4;
    %sub;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/1 T_20.91, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561e7d96a010, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561e7d96a010, 4;
    %sub;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %or;
T_20.91;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.89, 8;
    %vpi_call/w 4 342 "$display", "\000" {0 0 0};
    %vpi_call/w 4 343 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 344 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv", 32'sb00000000000000000000000101010010 {0 0 0};
    %vpi_call/w 4 345 "$display", "  Test: %s", v0x561e7d9222a0_0 {0 0 0};
    %vpi_call/w 4 346 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 347 "$display", "\000" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
T_20.89 ;
    %vpi_call/w 4 340 "$display", "  PASS: Empty timing consistent" {0 0 0};
    %end;
    .scope S_0x561e7d8f7620;
t_4 %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561e7d925240_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_0x561e7d8f7620;
T_21 ;
    %fork t_9, S_0x561e7d980020;
    %jmp t_8;
    .scope S_0x561e7d980020;
t_9 ;
    %fork t_11, S_0x561e7d980020;
    %fork t_12, S_0x561e7d980020;
    %join;
    %join;
    %jmp t_10;
t_11 ;
    %fork t_14, S_0x561e7d9803f0;
    %jmp t_13;
    .scope S_0x561e7d9803f0;
t_14 ;
    %delay 500000000, 0;
    %load/vec4 v0x561e7d925240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %vpi_call/w 4 352 "$display", "\000" {0 0 0};
    %vpi_call/w 4 353 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 4 354 "$display", "  WATCHDOG TIMEOUT after %0t", $time {0 0 0};
    %vpi_call/w 4 355 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %load/vec4 v0x561e7d922a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561e7d922a10_0, 0, 32;
    %alloc S_0x561e7d8f5bf0;
    %fork TD_$unit.__vunit_print_summary, S_0x561e7d8f5bf0;
    %join;
    %free S_0x561e7d8f5bf0;
    %alloc S_0x561e7d8a90b0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561e7d948b20_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x561e7d8a90b0;
    %join;
    %free S_0x561e7d8a90b0;
    %vpi_call/w 4 359 "$finish" {0 0 0};
T_21.0 ;
    %end;
    .scope S_0x561e7d980020;
t_13 %join;
    %end;
t_12 ;
    %fork t_16, S_0x561e7d9801b0;
    %jmp t_15;
    .scope S_0x561e7d9801b0;
t_16 ;
T_21.2 ;
    %load/vec4 v0x561e7d925240_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_21.3, 6;
    %wait E_0x561e7d893ba0;
    %jmp T_21.2;
T_21.3 ;
    %disable S_0x561e7d9803f0;
    %alloc S_0x561e7d8f5bf0;
    %fork TD_$unit.__vunit_print_summary, S_0x561e7d8f5bf0;
    %join;
    %free S_0x561e7d8f5bf0;
    %alloc S_0x561e7d8a90b0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x561e7d922a10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x561e7d948b20_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x561e7d8a90b0;
    %join;
    %free S_0x561e7d8a90b0;
    %vpi_call/w 4 367 "$finish" {0 0 0};
    %end;
    .scope S_0x561e7d980020;
t_15 %join;
    %end;
    .scope S_0x561e7d980020;
t_10 ;
    %end;
    .scope S_0x561e7d8f7620;
t_8 %join;
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/workspace/_cmake/vunit/vunit_defines.svh";
    "/workspace/src/cores/async_fifo/test/empty_timing/async_fifo_empty_timing_tb.sv";
    "/workspace/src/cores/async_fifo/rtl/async_fifo.v";
    "/workspace/build/stubs/sync_reg.v";
