<!doctype html>
<html>
<head>
<title>DX7GCR1 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DX7GCR1 (DDR_PHY) Register</p><h1>DX7GCR1 (DDR_PHY) Register</h1>
<h2>DX7GCR1 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DX7GCR1</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000E04</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080E04 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00007FFF</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DATX8 n General Configuration Register 1</td></tr>
</table>
<p></p>
<h2>DX7GCR1 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>DXPDRMODE</td><td class="center">31:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enables the PDR mode values for DQ[7:0]. The bit [1:0] is for<br/>DQ[0], bit[3:2] for DQ[1] etc. Valid values are:<br/>2b00 = PDR Dynamic<br/>2b01 = PDR always ON<br/>2b10 = PDR always OFF<br/>2b11 = Reserved</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">15</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Returns zeros on reads.</td></tr>
<tr valign=top><td>QSNSEL</td><td class="center">14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Selects the delayed or non-delayed dead data strobe #<br/>1'b0: Selects delayed read data strobe<br/>1'b1: Selects non-delayed read data strobe#</td></tr>
<tr valign=top><td>QSSEL</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Selects the delayed or non-delayed dead data strobe<br/>1'b0: Selects delayed read data strobe<br/>1'b1: Selects non-delayed read data strobe</td></tr>
<tr valign=top><td>OEEN</td><td class="center">12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Output Enable Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O output enable (D) slice.</td></tr>
<tr valign=top><td>PDREN</td><td class="center">11</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>I/O Power-Down Receiver Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O power-down receiver (D) slice.</td></tr>
<tr valign=top><td>TEEN</td><td class="center">10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>I/O Terminate Enable Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O terminate enable (D) slice.</td></tr>
<tr valign=top><td>DSEN</td><td class="center"> 9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Data Strobe, Data Strobe #, Read Data Valid, Read Data Strobe, Read Data Strobe Gate, Control Clock Gate and Clock Generator Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the corresponding block.<br/>Read Data Strobe, Read Data Strobe#, Read Data Strobe gate Enable: Enables, when set to 1.</td></tr>
<tr valign=top><td>DMEN</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.<br/>Read Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice.<br/>Read Data Mask Enable: Enables, if set to 1, the read data path.</td></tr>
<tr valign=top><td>DQEN</td><td class="center"> 7:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xFF</td><td>Enables DQ corresponding to each bit in a byte<br/>Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.<br/>Read Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice.<br/>Read Data Enable: Enables, if set to 1, the read data path.<br/>Notes:<br/>1. Byte #0 must always be enabled.<br/>2. In LPDDR4 both the bytes of channel should be enabled or disabled together to support DQS2DQ training and CBT Training.<br/>3. In LPDDR3, the lower 16 bits should be enabled or disabled together to support the CA training.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>