

================================================================
== Vitis HLS Report for 'trig_approx'
================================================================
* Date:           Sun Feb  9 02:48:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        trig_approx
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.945 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       54|  0.510 us|  0.540 us|   52|   55|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_61  |sin_or_cos_double_s  |       49|       52|  0.490 us|  0.520 us|   49|   52|       no|
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        8|  85|   4808|   6624|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     17|    -|
|Register         |        -|   -|    132|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        8|  85|   4940|   6641|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        8|  94|     11|     31|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+----+------+------+-----+
    |            Instance           |        Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+---------------------+---------+----+------+------+-----+
    |CTRL_s_axi_U                   |CTRL_s_axi           |        0|   0|   176|   296|    0|
    |grp_sin_or_cos_double_s_fu_61  |sin_or_cos_double_s  |        8|  85|  4632|  6328|    0|
    +-------------------------------+---------------------+---------+----+------+------+-----+
    |Total                          |                     |        8|  85|  4808|  6624|    0|
    +-------------------------------+---------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |angle_read_reg_83                           |  64|   0|   64|          0|
    |ap_CS_fsm                                   |   3|   0|    3|          0|
    |grp_sin_or_cos_double_s_fu_61_ap_start_reg  |   1|   0|    1|          0|
    |tmp_reg_88                                  |  64|   0|   64|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 132|   0|  132|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_AWADDR   |   in|    6|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARADDR   |   in|    6|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|       pointer|
|ap_clk              |   in|    1|  ap_ctrl_hs|   trig_approx|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|   trig_approx|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|   trig_approx|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

