#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 12 20:02:12 2022
# Process ID: 1848
# Current directory: D:/my_cpu/_Sun_example_22/xpr
# Command line: vivado.exe D:\my_cpu\_Sun_example_22\xpr\project_1.xpr
# Log file: D:/my_cpu/_Sun_example_22/xpr/vivado.log
# Journal file: D:/my_cpu/_Sun_example_22/xpr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/my_cpu/_Sun_example_22/xpr/project_1.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/my_cpu/Senior_term1/my_cpu_liuchang_1030/22.coe] -no_script -reset -force -quiet
remove_files  D:/my_cpu/Senior_term1/my_cpu_liuchang_1030/22.coe
export_ip_user_files -of_objects  [get_files d:/my_cpu/_Sun_example_22/lab2/lab2/out/lab2.coe] -no_script -reset -force -quiet
remove_files  d:/my_cpu/_Sun_example_22/lab2/lab2/out/lab2.coe
set_property -dict [list CONFIG.Write_Depth_A {7000} CONFIG.Coe_File {D:/my_cpu/lab3_22inst/out/lab3.coe}] [get_ips kernel_code]
generate_target Simulation [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci]
export_ip_user_files -of_objects [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci] -directory D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files -ipstatic_source_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/modelsim} {questa=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/questa} {riviera=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/riviera} {activehdl=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb.tcl
relaunch_sim
run all
close_sim
launch_simulation
source tb_top.tcl
run all
close_sim
launch_simulation
source tb_top.tcl
run all
close_sim
set_property -dict [list CONFIG.Coe_File {D:/my_cpu/lab3_22inst/out/lab3.coe}] [get_ips kernel_code]
generate_target Simulation [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci]
export_ip_user_files -of_objects [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci] -directory D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files -ipstatic_source_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/modelsim} {questa=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/questa} {riviera=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/riviera} {activehdl=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_top.tcl
run all
close_sim
launch_simulation
source tb_top.tcl
run all
set_property part xc7a200tfbg676-2 [current_project]
export_ip_user_files -of_objects  [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci] -no_script -reset -force -quiet
remove_files  -fileset kernel_code D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci
file delete -force D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code
export_ip_user_files -of_objects  [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data.xci] -no_script -reset -force -quiet
remove_files  -fileset kernel_data D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data.xci
file delete -force D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data
export_ip_user_files -of_objects  [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -reset -force -quiet
remove_files  -fileset pll_example D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xci
file delete -force D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example
export_ip_user_files -of_objects  [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code.xci] -no_script -reset -force -quiet
remove_files  -fileset user_code D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code.xci
file delete -force D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code
export_ip_user_files -of_objects  [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data.xci] -no_script -reset -force -quiet
remove_files  -fileset user_data D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data.xci
file delete -force D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name kernel_code -dir d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {kernel_code} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {260000} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/my_cpu/lab3_22inst/out/lab3.coe} CONFIG.Use_RSTA_Pin {false} CONFIG.EN_SAFETY_CKT {false}] [get_ips kernel_code]
generate_target {instantiation_template} [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci]
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name kernel_data -dir d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {kernel_data} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.EN_SAFETY_CKT {false}] [get_ips kernel_data]
generate_target {instantiation_template} [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data.xci]
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name user_code -dir d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {user_code} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.EN_SAFETY_CKT {false}] [get_ips user_code]
generate_target {instantiation_template} [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code.xci]
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name user_data -dir d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {user_data} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.EN_SAFETY_CKT {false}] [get_ips user_data]
generate_target {instantiation_template} [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data.xci]
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name pll_example -dir d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pll_example} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.USE_RESET {false} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_ips pll_example]
generate_target {instantiation_template} [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xci]
update_compile_order -fileset sources_1
close_sim
generate_target all [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data.xci]
export_ip_user_files -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data.xci] -directory D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files -ipstatic_source_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/modelsim} {questa=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/questa} {riviera=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/riviera} {activehdl=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset kernel_data
set_property top kernel_data [get_fileset kernel_data]
move_files -fileset [get_fileset kernel_data] [get_files -of_objects [get_fileset sources_1] d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data.xci]
generate_target all [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data.xci]
export_ip_user_files -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data.xci] -directory D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files -ipstatic_source_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/modelsim} {questa=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/questa} {riviera=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/riviera} {activehdl=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset user_data
set_property top user_data [get_fileset user_data]
move_files -fileset [get_fileset user_data] [get_files -of_objects [get_fileset sources_1] d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data.xci]
generate_target all [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code.xci]
export_ip_user_files -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code.xci] -directory D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files -ipstatic_source_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/modelsim} {questa=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/questa} {riviera=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/riviera} {activehdl=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset user_code
set_property top user_code [get_fileset user_code]
move_files -fileset [get_fileset user_code] [get_files -of_objects [get_fileset sources_1] d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code.xci]
generate_target all [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci]
export_ip_user_files -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci] -directory D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files -ipstatic_source_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/modelsim} {questa=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/questa} {riviera=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/riviera} {activehdl=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset kernel_code
set_property top kernel_code [get_fileset kernel_code]
move_files -fileset [get_fileset kernel_code] [get_files -of_objects [get_fileset sources_1] d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci]
generate_target all [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xci]
export_ip_user_files -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xci] -directory D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files -ipstatic_source_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/modelsim} {questa=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/questa} {riviera=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/riviera} {activehdl=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset pll_example
set_property top pll_example [get_fileset pll_example]
move_files -fileset [get_fileset pll_example] [get_files -of_objects [get_fileset sources_1] d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xci]
launch_run {kernel_data_synth_1 user_data_synth_1 user_code_synth_1 kernel_code_synth_1 pll_example_synth_1}
wait_on_run kernel_data_synth_1

wait_on_run kernel_data_synth_1
wait_on_run user_data_synth_1

wait_on_run kernel_data_synth_1
wait_on_run user_data_synth_1
wait_on_run user_code_synth_1

wait_on_run kernel_data_synth_1
wait_on_run user_data_synth_1
wait_on_run user_code_synth_1
wait_on_run kernel_code_synth_1

wait_on_run kernel_data_synth_1
wait_on_run user_data_synth_1
wait_on_run user_code_synth_1
wait_on_run kernel_code_synth_1
wait_on_run pll_example_synth_1

launch_simulation
source tb_top.tcl
run all
close_sim
