{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712954588489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712954588489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 16:43:08 2024 " "Processing started: Fri Apr 12 16:43:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712954588489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712954588489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAProject -c SAProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAProject -c SAProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712954588489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712954588850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712954588850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systolic_array_top.v 1 1 " "Found 1 design units, including 1 entities, in source file systolic_array_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_array_top " "Found entity 1: systolic_array_top" {  } { { "systolic_array_top.v" "" { Text "D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712954595454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712954595454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systolic_array_pe.v 1 1 " "Found 1 design units, including 1 entities, in source file systolic_array_pe.v" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_array_pe " "Found entity 1: systolic_array_pe" {  } { { "systolic_array_pe.v" "" { Text "D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712954595454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712954595454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systolic_array_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file systolic_array_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_array_datapath " "Found entity 1: systolic_array_datapath" {  } { { "systolic_array_datapath.v" "" { Text "D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712954595454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712954595454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systolic_array_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file systolic_array_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_array_controller " "Found entity 1: systolic_array_controller" {  } { { "systolic_array_controller.v" "" { Text "D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_controller.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712954595454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712954595454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_bank_sp.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_bank_sp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_bank_sp " "Found entity 1: sram_bank_sp" {  } { { "sram_bank_sp.v" "" { Text "D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/sram_bank_sp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712954595454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712954595454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "systolic_array_datapath " "Elaborating entity \"systolic_array_datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712954595486 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_o_data_top_down " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_o_data_top_down\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1712954595533 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_o_data_left_right " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_o_data_left_right\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1712954595533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolic_array_pe systolic_array_pe:pe_row\[0\].pe_col\[0\].m_pe " "Elaborating entity \"systolic_array_pe\" for hierarchy \"systolic_array_pe:pe_row\[0\].pe_col\[0\].m_pe\"" {  } { { "systolic_array_datapath.v" "pe_row\[0\].pe_col\[0\].m_pe" { Text "D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712954595549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolic_array_pe systolic_array_pe:pe_row\[7\].pe_col\[0\].m_pe " "Elaborating entity \"systolic_array_pe\" for hierarchy \"systolic_array_pe:pe_row\[7\].pe_col\[0\].m_pe\"" {  } { { "systolic_array_datapath.v" "pe_row\[7\].pe_col\[0\].m_pe" { Text "D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712954595580 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_valid_down systolic_array_pe.v(95) " "Verilog HDL or VHDL warning at systolic_array_pe.v(95): object \"r_valid_down\" assigned a value but never read" {  } { { "systolic_array_pe.v" "" { Text "D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712954595580 "|systolic_array_datapath|systolic_array_pe:pe_row[7].pe_col[0].m_pe"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712954597422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712954598492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712954598492 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valid_left\[0\] " "No output dependent on input pin \"i_valid_left\[0\]\"" {  } { { "systolic_array_datapath.v" "" { Text "D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712954598852 "|systolic_array_datapath|i_valid_left[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valid_left\[1\] " "No output dependent on input pin \"i_valid_left\[1\]\"" {  } { { "systolic_array_datapath.v" "" { Text "D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712954598852 "|systolic_array_datapath|i_valid_left[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valid_left\[2\] " "No output dependent on input pin \"i_valid_left\[2\]\"" {  } { { "systolic_array_datapath.v" "" { Text "D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712954598852 "|systolic_array_datapath|i_valid_left[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valid_left\[3\] " "No output dependent on input pin \"i_valid_left\[3\]\"" {  } { { "systolic_array_datapath.v" "" { Text "D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712954598852 "|systolic_array_datapath|i_valid_left[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valid_left\[4\] " "No output dependent on input pin \"i_valid_left\[4\]\"" {  } { { "systolic_array_datapath.v" "" { Text "D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712954598852 "|systolic_array_datapath|i_valid_left[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valid_left\[5\] " "No output dependent on input pin \"i_valid_left\[5\]\"" {  } { { "systolic_array_datapath.v" "" { Text "D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712954598852 "|systolic_array_datapath|i_valid_left[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_valid_left\[6\] " "No output dependent on input pin \"i_valid_left\[6\]\"" {  } { { "systolic_array_datapath.v" "" { Text "D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712954598852 "|systolic_array_datapath|i_valid_left[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712954598852 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4122 " "Implemented 4122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "354 " "Implemented 354 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712954598868 ""} { "Info" "ICUT_CUT_TM_OPINS" "264 " "Implemented 264 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712954598868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3440 " "Implemented 3440 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712954598868 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "64 " "Implemented 64 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712954598868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712954598868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712954598884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 16:43:18 2024 " "Processing ended: Fri Apr 12 16:43:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712954598884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712954598884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712954598884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712954598884 ""}
