Analysis & Synthesis report for skeleton
Wed Dec 07 14:57:55 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver
 11. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 12. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
 19. Source assignments for processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated
 20. Source assignments for vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component|altsyncram_ts91:auto_generated
 21. Source assignments for vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_3qi1:auto_generated
 22. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_3gc1:auto_generated
 23. Parameter Settings for User Entity Instance: processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: processor:myprocessor|imem:myimem|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2
 26. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 27. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 29. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 36. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 37. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0
 38. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod1
 39. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0
 40. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 41. altsyncram Parameter Settings by Entity Instance
 42. altpll Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "vga_controller:vga_ins|vga_data:vga_display"
 44. Port Connectivity Checks: "vga_controller:vga_ins"
 45. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 46. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8"
 47. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7"
 48. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6"
 49. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5"
 50. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4"
 51. Port Connectivity Checks: "decimal_to_seven_segment:dig3"
 52. Port Connectivity Checks: "decimal_to_seven_segment:dig2"
 53. Port Connectivity Checks: "decimal_to_seven_segment:dig1"
 54. Port Connectivity Checks: "lcd:mylcd"
 55. Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"
 56. Port Connectivity Checks: "PS2_Interface:myps2"
 57. Port Connectivity Checks: "processor:myprocessor|wcontrol:wctrl|mux5bit2to1:pickrw"
 58. Port Connectivity Checks: "processor:myprocessor|mux32bit2to1:pickstatus"
 59. Port Connectivity Checks: "processor:myprocessor|cla32mult:addNtopc"
 60. Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|register:resultreg"
 61. Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|register:remlow"
 62. Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber"
 63. Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|register:divisor"
 64. Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|up_counter:counter"
 65. Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|register:productlow"
 66. Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder"
 67. Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|register:multiplicandreg"
 68. Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate"
 69. Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|up_counter:counter"
 70. Port Connectivity Checks: "processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4"
 71. Port Connectivity Checks: "processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3"
 72. Port Connectivity Checks: "processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2"
 73. Port Connectivity Checks: "processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1"
 74. Port Connectivity Checks: "processor:myprocessor|mux32bit4to1:pickbypassB"
 75. Port Connectivity Checks: "processor:myprocessor|mux32bit4to1:pickbypassA"
 76. Port Connectivity Checks: "processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop1mux"
 77. Port Connectivity Checks: "processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg"
 78. Port Connectivity Checks: "processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg"
 79. Port Connectivity Checks: "processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg"
 80. Port Connectivity Checks: "processor:myprocessor|regfile:registerfile|fiveto32decoder:rw"
 81. Port Connectivity Checks: "processor:myprocessor|regfile:registerfile"
 82. Port Connectivity Checks: "processor:myprocessor|register:saveFDIRstall"
 83. Port Connectivity Checks: "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4"
 84. Port Connectivity Checks: "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3"
 85. Port Connectivity Checks: "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2"
 86. Port Connectivity Checks: "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1"
 87. Port Connectivity Checks: "processor:myprocessor|cla32mult:pcincrement"
 88. Port Connectivity Checks: "processor:myprocessor"
 89. Port Connectivity Checks: "lfsr_32bit:PRNG1"
 90. Post-Synthesis Netlist Statistics for Top Partition
 91. Elapsed Time Per Partition
 92. Analysis & Synthesis Messages
 93. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 07 14:57:55 2016           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; skeleton                                        ;
; Top-level Entity Name              ; skeleton                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 12,142                                          ;
;     Total combinational functions  ; 10,844                                          ;
;     Dedicated logic registers      ; 2,487                                           ;
; Total registers                    ; 2487                                            ;
; Total pins                         ; 156                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 3,340,288                                       ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------+---------+
; vga_data.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_data.v                     ;         ;
; game_screen.mif                  ; yes             ; User Memory Initialization File  ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/game_screen.mif                ;         ;
; flappy_index.mif                 ; yes             ; User Memory Initialization File  ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/flappy_index.mif               ;         ;
; flappy_data.mif                  ; yes             ; User Memory Initialization File  ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/flappy_data.mif                ;         ;
; imem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.mif                       ;         ;
; dmem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/dmem.mif                       ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File       ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v                ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Reset_Delay.v                  ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v                     ;         ;
; PS2_Interface.v                  ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Interface.v                ;         ;
; PS2_Controller.v                 ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Controller.v               ;         ;
; processor.v                      ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v                    ;         ;
; lcd.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lcd.sv                         ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v                         ;         ;
; Hexadecimal_To_Seven_Segment.v   ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Hexadecimal_To_Seven_Segment.v ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/dmem.v                         ;         ;
; Altera_UP_PS2_Data_In.v          ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Altera_UP_PS2_Data_In.v        ;         ;
; Altera_UP_PS2_Command_Out.v      ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Altera_UP_PS2_Command_Out.v    ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v               ;         ;
; video_sync_generator.v           ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/video_sync_generator.v         ;         ;
; img_index.v                      ; yes             ; User Wizard-Generated File       ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_index.v                    ;         ;
; img_data.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_data.v                     ;         ;
; decimal_to_seven_segment.v       ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/decimal_to_seven_segment.v     ;         ;
; lfsr_32bit.v                     ; yes             ; User Verilog HDL File            ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lfsr_32bit.v                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_8vc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_8vc1.tdf         ;         ;
; db/altsyncram_2m81.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_2m81.tdf         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf                               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc                          ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                        ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                        ;         ;
; db/altsyncram_ts91.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_ts91.tdf         ;         ;
; db/decode_u9a.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/decode_u9a.tdf              ;         ;
; db/mux_lob.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/mux_lob.tdf                 ;         ;
; db/altsyncram_3qi1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3qi1.tdf         ;         ;
; db/decode_hua.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/decode_hua.tdf              ;         ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/decode_aaa.tdf              ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/mux_1pb.tdf                 ;         ;
; db/altsyncram_3gc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3gc1.tdf         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                           ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/abs_divider.inc                          ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                      ;         ;
; db/lpm_divide_3bm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_3bm.tdf          ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_olh.tdf     ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf           ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/add_sub_7pc.tdf             ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/add_sub_8pc.tdf             ;         ;
; db/lpm_divide_0jm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_0jm.tdf          ;         ;
; db/lpm_divide_3jm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_3jm.tdf          ;         ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_rlh.tdf     ;         ;
; db/alt_u_div_a7f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_a7f.tdf           ;         ;
; db/lpm_divide_ikm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_ikm.tdf          ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_anh.tdf     ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_8af.tdf           ;         ;
; db/lpm_divide_ucm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_ucm.tdf          ;         ;
; db/sign_div_unsign_jnh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_jnh.tdf     ;         ;
; db/alt_u_div_qaf.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_qaf.tdf           ;         ;
; db/lpm_divide_5bm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_5bm.tdf          ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_qlh.tdf     ;         ;
; db/alt_u_div_87f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_87f.tdf           ;         ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 12,142         ;
;                                             ;                ;
; Total combinational functions               ; 10844          ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 5378           ;
;     -- 3 input functions                    ; 2661           ;
;     -- <=2 input functions                  ; 2805           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 8792           ;
;     -- arithmetic mode                      ; 2052           ;
;                                             ;                ;
; Total registers                             ; 2487           ;
;     -- Dedicated logic registers            ; 2487           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 156            ;
; Total memory bits                           ; 3340288        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1853           ;
; Total fan-out                               ; 51604          ;
; Average fan-out                             ; 3.66           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Entity Name              ; Library Name ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |skeleton                                             ; 10844 (0)         ; 2487 (0)     ; 3340288     ; 0            ; 0       ; 0         ; 156  ; 0            ; |skeleton                                                                                                                                      ; skeleton                 ; work         ;
;    |Reset_Delay:r0|                                   ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Reset_Delay:r0                                                                                                                       ; Reset_Delay              ; work         ;
;    |VGA_Audio_PLL:p1|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1                                                                                                                     ; VGA_Audio_PLL            ; work         ;
;       |altpll:altpll_component|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                             ; altpll                   ; work         ;
;    |decimal_to_seven_segment:dig1|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|decimal_to_seven_segment:dig1                                                                                                        ; decimal_to_seven_segment ; work         ;
;    |decimal_to_seven_segment:dig2|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|decimal_to_seven_segment:dig2                                                                                                        ; decimal_to_seven_segment ; work         ;
;    |decimal_to_seven_segment:dig3|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|decimal_to_seven_segment:dig3                                                                                                        ; decimal_to_seven_segment ; work         ;
;    |lcd:mylcd|                                        ; 67 (67)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lcd:mylcd                                                                                                                            ; lcd                      ; work         ;
;    |lfsr_32bit:PRNG1|                                 ; 9 (9)             ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lfsr_32bit:PRNG1                                                                                                                     ; lfsr_32bit               ; work         ;
;    |lpm_divide:Div0|                                  ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Div0                                                                                                                      ; lpm_divide               ; work         ;
;       |lpm_divide_0jm:auto_generated|                 ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                                                        ; lpm_divide_0jm           ; work         ;
;          |sign_div_unsign_olh:divider|                ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                            ; sign_div_unsign_olh      ; work         ;
;             |alt_u_div_47f:divider|                   ; 368 (368)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                      ; alt_u_div_47f            ; work         ;
;    |lpm_divide:Div1|                                  ; 553 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Div1                                                                                                                      ; lpm_divide               ; work         ;
;       |lpm_divide_3jm:auto_generated|                 ; 553 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Div1|lpm_divide_3jm:auto_generated                                                                                        ; lpm_divide_3jm           ; work         ;
;          |sign_div_unsign_rlh:divider|                ; 553 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                            ; sign_div_unsign_rlh      ; work         ;
;             |alt_u_div_a7f:divider|                   ; 553 (553)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                      ; alt_u_div_a7f            ; work         ;
;    |lpm_divide:Mod0|                                  ; 505 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod0                                                                                                                      ; lpm_divide               ; work         ;
;       |lpm_divide_5bm:auto_generated|                 ; 505 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                                                        ; lpm_divide_5bm           ; work         ;
;          |sign_div_unsign_qlh:divider|                ; 505 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                            ; sign_div_unsign_qlh      ; work         ;
;             |alt_u_div_87f:divider|                   ; 505 (505)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                      ; alt_u_div_87f            ; work         ;
;    |lpm_divide:Mod1|                                  ; 371 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod1                                                                                                                      ; lpm_divide               ; work         ;
;       |lpm_divide_3bm:auto_generated|                 ; 371 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod1|lpm_divide_3bm:auto_generated                                                                                        ; lpm_divide_3bm           ; work         ;
;          |sign_div_unsign_olh:divider|                ; 371 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                            ; sign_div_unsign_olh      ; work         ;
;             |alt_u_div_47f:divider|                   ; 371 (371)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                      ; alt_u_div_47f            ; work         ;
;    |lpm_divide:Mod2|                                  ; 360 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod2                                                                                                                      ; lpm_divide               ; work         ;
;       |lpm_divide_3bm:auto_generated|                 ; 360 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod2|lpm_divide_3bm:auto_generated                                                                                        ; lpm_divide_3bm           ; work         ;
;          |sign_div_unsign_olh:divider|                ; 360 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                            ; sign_div_unsign_olh      ; work         ;
;             |alt_u_div_47f:divider|                   ; 360 (360)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                      ; alt_u_div_47f            ; work         ;
;    |lpm_divide:Mod3|                                  ; 318 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod3                                                                                                                      ; lpm_divide               ; work         ;
;       |lpm_divide_3bm:auto_generated|                 ; 318 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod3|lpm_divide_3bm:auto_generated                                                                                        ; lpm_divide_3bm           ; work         ;
;          |sign_div_unsign_olh:divider|                ; 318 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                            ; sign_div_unsign_olh      ; work         ;
;             |alt_u_div_47f:divider|                   ; 318 (318)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                      ; alt_u_div_47f            ; work         ;
;    |processor:myprocessor|                            ; 3810 (7)          ; 1688 (2)     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor                                                                                                                ; processor                ; work         ;
;       |alu:alumain|                                   ; 957 (20)          ; 274 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain                                                                                                    ; alu                      ; work         ;
;          |cla_32bit:add1|                             ; 98 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1                                                                                     ; cla_32bit                ; work         ;
;             |big_g:bg1|                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|big_g:bg1                                                                           ; big_g                    ; work         ;
;             |big_g:bg2|                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|big_g:bg2                                                                           ; big_g                    ; work         ;
;             |cla2:c2|                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla2:c2                                                                             ; cla2                     ; work         ;
;             |cla3:c3|                                 ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla3:c3                                                                             ; cla3                     ; work         ;
;             |cla_8bit:m1|                             ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1                                                                         ; cla_8bit                 ; work         ;
;                |cla2:c2|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|cla2:c2                                                                 ; cla2                     ; work         ;
;                |cla4:c4|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|cla4:c4                                                                 ; cla4                     ; work         ;
;                |cla5:c5|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|cla5:c5                                                                 ; cla5                     ; work         ;
;                |cla6:c6|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|cla6:c6                                                                 ; cla6                     ; work         ;
;                |cla7:c7|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|cla7:c7                                                                 ; cla7                     ; work         ;
;                |full_add:make_add[0].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[0].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[1].adder1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[1].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[2].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[2].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[3].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[3].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[4].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[4].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[5].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[5].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[6].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[6].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[7].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[7].adder1                                             ; full_add                 ; work         ;
;             |cla_8bit:m2|                             ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2                                                                         ; cla_8bit                 ; work         ;
;                |cla1:c1|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|cla1:c1                                                                 ; cla1                     ; work         ;
;                |cla2:c2|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|cla2:c2                                                                 ; cla2                     ; work         ;
;                |cla4:c4|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|cla4:c4                                                                 ; cla4                     ; work         ;
;                |cla5:c5|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|cla5:c5                                                                 ; cla5                     ; work         ;
;                |cla6:c6|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|cla6:c6                                                                 ; cla6                     ; work         ;
;                |cla7:c7|                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|cla7:c7                                                                 ; cla7                     ; work         ;
;                |full_add:make_add[0].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[0].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[1].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[1].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[2].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[2].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[3].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[3].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[4].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[4].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[5].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[5].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[6].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[6].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[7].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[7].adder1                                             ; full_add                 ; work         ;
;             |cla_8bit:m3|                             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3                                                                         ; cla_8bit                 ; work         ;
;                |cla1:c1|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|cla1:c1                                                                 ; cla1                     ; work         ;
;                |cla2:c2|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|cla2:c2                                                                 ; cla2                     ; work         ;
;                |cla3:c3|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|cla3:c3                                                                 ; cla3                     ; work         ;
;                |cla5:c5|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|cla5:c5                                                                 ; cla5                     ; work         ;
;                |cla6:c6|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|cla6:c6                                                                 ; cla6                     ; work         ;
;                |full_add:make_add[0].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[0].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[1].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[1].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[2].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[2].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[3].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[3].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[4].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[4].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[5].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[5].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[6].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[6].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[7].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[7].adder1                                             ; full_add                 ; work         ;
;             |cla_8bit:m4|                             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4                                                                         ; cla_8bit                 ; work         ;
;                |cla1:c1|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|cla1:c1                                                                 ; cla1                     ; work         ;
;                |cla2:c2|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|cla2:c2                                                                 ; cla2                     ; work         ;
;                |cla3:c3|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|cla3:c3                                                                 ; cla3                     ; work         ;
;                |cla5:c5|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|cla5:c5                                                                 ; cla5                     ; work         ;
;                |cla6:c6|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|cla6:c6                                                                 ; cla6                     ; work         ;
;                |cla7:c7|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|cla7:c7                                                                 ; cla7                     ; work         ;
;                |full_add:make_add[0].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[0].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[1].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[1].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[2].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[2].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[3].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[3].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[4].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[4].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[5].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[5].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[6].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[6].adder1                                             ; full_add                 ; work         ;
;                |full_add:make_add[7].adder1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[7].adder1                                             ; full_add                 ; work         ;
;          |multdiv:muldiv1|                            ; 444 (4)           ; 272 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1                                                                                    ; multdiv                  ; work         ;
;             |div:d|                                   ; 148 (0)           ; 135 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d                                                                              ; div                      ; work         ;
;                |cla32mult:subber|                     ; 55 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber                                                             ; cla32mult                ; work         ;
;                   |big_g:bg1|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|big_g:bg1                                                   ; big_g                    ; work         ;
;                   |big_g:bg2|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|big_g:bg2                                                   ; big_g                    ; work         ;
;                   |big_p:bp1|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|big_p:bp1                                                   ; big_p                    ; work         ;
;                   |cla2:c2|                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla2:c2                                                     ; cla2                     ; work         ;
;                   |cla3:c3|                           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla3:c3                                                     ; cla3                     ; work         ;
;                   |cla_8bit:m1|                       ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1                                                 ; cla_8bit                 ; work         ;
;                      |cla3:c3|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|cla3:c3                                         ; cla3                     ; work         ;
;                      |cla5:c5|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|cla5:c5                                         ; cla5                     ; work         ;
;                      |cla6:c6|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|cla6:c6                                         ; cla6                     ; work         ;
;                      |cla7:c7|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|cla7:c7                                         ; cla7                     ; work         ;
;                      |full_add:make_add[1].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|full_add:make_add[1].adder1                     ; full_add                 ; work         ;
;                   |cla_8bit:m2|                       ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2                                                 ; cla_8bit                 ; work         ;
;                      |cla1:c1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|cla1:c1                                         ; cla1                     ; work         ;
;                      |cla3:c3|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|cla3:c3                                         ; cla3                     ; work         ;
;                      |cla4:c4|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|cla4:c4                                         ; cla4                     ; work         ;
;                      |cla6:c6|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|cla6:c6                                         ; cla6                     ; work         ;
;                      |cla7:c7|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|cla7:c7                                         ; cla7                     ; work         ;
;                   |cla_8bit:m3|                       ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3                                                 ; cla_8bit                 ; work         ;
;                      |cla1:c1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|cla1:c1                                         ; cla1                     ; work         ;
;                      |cla3:c3|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|cla3:c3                                         ; cla3                     ; work         ;
;                      |cla6:c6|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|cla6:c6                                         ; cla6                     ; work         ;
;                   |cla_8bit:m4|                       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4                                                 ; cla_8bit                 ; work         ;
;                      |cla2:c2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|cla2:c2                                         ; cla2                     ; work         ;
;                      |cla3:c3|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|cla3:c3                                         ; cla3                     ; work         ;
;                      |cla5:c5|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|cla5:c5                                         ; cla5                     ; work         ;
;                      |cla6:c6|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|cla6:c6                                         ; cla6                     ; work         ;
;                      |cla7:c7|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|cla7:c7                                         ; cla7                     ; work         ;
;                      |full_add:make_add[7].adder1|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|full_add:make_add[7].adder1                     ; full_add                 ; work         ;
;                |mux32bit2to1:picknega|                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega                                                        ; mux32bit2to1             ; work         ;
;                   |mux1bit2to1:make_mux[31].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[31].m1                            ; mux1bit2to1              ; work         ;
;                |mux32bit2to1:pickremlow|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow                                                      ; mux32bit2to1             ; work         ;
;                   |mux1bit2to1:make_mux[0].m1|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[0].m1                           ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[31].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[31].m1                          ; mux1bit2to1              ; work         ;
;                |mux32bit2to1:pickrestore|             ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore                                                     ; mux32bit2to1             ; work         ;
;                   |mux1bit2to1:make_mux[0].m1|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[0].m1                          ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[10].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[10].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[11].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[11].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[12].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[12].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[13].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[13].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[14].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[14].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[15].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[15].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[16].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[16].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[17].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[17].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[18].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[18].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[19].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[19].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[1].m1|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[1].m1                          ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[20].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[20].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[21].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[21].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[22].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[22].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[23].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[23].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[24].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[24].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[25].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[25].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[26].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[26].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[27].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[27].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[28].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[28].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[29].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[29].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[2].m1|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[2].m1                          ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[30].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[30].m1                         ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[3].m1|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[3].m1                          ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[4].m1|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[4].m1                          ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[5].m1|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[5].m1                          ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[6].m1|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[6].m1                          ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[7].m1|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[7].m1                          ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[8].m1|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[8].m1                          ; mux1bit2to1              ; work         ;
;                   |mux1bit2to1:make_mux[9].m1|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[9].m1                          ; mux1bit2to1              ; work         ;
;                |negator:negatea|                      ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea                                                              ; negator                  ; work         ;
;                   |cla32mult:negate|                  ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate                                             ; cla32mult                ; work         ;
;                      |big_p:bp1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|big_p:bp1                                   ; big_p                    ; work         ;
;                      |cla3:c3|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla3:c3                                     ; cla3                     ; work         ;
;                      |cla_8bit:m1|                    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1                                 ; cla_8bit                 ; work         ;
;                         |cla4:c4|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|cla4:c4                         ; cla4                     ; work         ;
;                      |cla_8bit:m4|                    ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4                                 ; cla_8bit                 ; work         ;
;                         |cla6:c6|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|cla6:c6                         ; cla6                     ; work         ;
;                         |full_add:make_add[6].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[6].adder1     ; full_add                 ; work         ;
;                |negator:negatequot|                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot                                                           ; negator                  ; work         ;
;                   |cla32mult:negate|                  ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate                                          ; cla32mult                ; work         ;
;                      |big_p:bp1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|big_p:bp1                                ; big_p                    ; work         ;
;                      |cla2:c2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla2:c2                                  ; cla2                     ; work         ;
;                      |cla3:c3|                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla3:c3                                  ; cla3                     ; work         ;
;                      |cla_8bit:m1|                    ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1                              ; cla_8bit                 ; work         ;
;                         |cla4:c4|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|cla4:c4                      ; cla4                     ; work         ;
;                         |cla6:c6|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|cla6:c6                      ; cla6                     ; work         ;
;                         |full_add:make_add[3].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|full_add:make_add[3].adder1  ; full_add                 ; work         ;
;                      |cla_8bit:m2|                    ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2                              ; cla_8bit                 ; work         ;
;                         |cla5:c5|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|cla5:c5                      ; cla5                     ; work         ;
;                         |cla6:c6|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|cla6:c6                      ; cla6                     ; work         ;
;                      |cla_8bit:m4|                    ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4                              ; cla_8bit                 ; work         ;
;                         |cla2:c2|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|cla2:c2                      ; cla2                     ; work         ;
;                         |cla4:c4|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|cla4:c4                      ; cla4                     ; work         ;
;                         |cla6:c6|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|cla6:c6                      ; cla6                     ; work         ;
;                |register:divisor|                     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|register:divisor                                                             ; register                 ; work         ;
;                |register:quotient|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|register:quotient                                                            ; register                 ; work         ;
;                |register:remhigh|                     ; 0 (0)             ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|register:remhigh                                                             ; register                 ; work         ;
;                |register:remlow|                      ; 30 (30)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|register:remlow                                                              ; register                 ; work         ;
;                |up_counter:counter|                   ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|up_counter:counter                                                           ; up_counter               ; work         ;
;             |mult:m|                                  ; 207 (0)           ; 103 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m                                                                             ; mult                     ; work         ;
;                |cla32mult:adder|                      ; 76 (3)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder                                                             ; cla32mult                ; work         ;
;                   |big_g:bg1|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|big_g:bg1                                                   ; big_g                    ; work         ;
;                   |big_g:bg2|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|big_g:bg2                                                   ; big_g                    ; work         ;
;                   |cla2:c2|                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla2:c2                                                     ; cla2                     ; work         ;
;                   |cla3:c3|                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla3:c3                                                     ; cla3                     ; work         ;
;                   |cla_8bit:m1|                       ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1                                                 ; cla_8bit                 ; work         ;
;                      |cla2:c2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|cla2:c2                                         ; cla2                     ; work         ;
;                      |cla4:c4|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|cla4:c4                                         ; cla4                     ; work         ;
;                      |cla5:c5|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|cla5:c5                                         ; cla5                     ; work         ;
;                      |cla6:c6|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|cla6:c6                                         ; cla6                     ; work         ;
;                      |cla7:c7|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|cla7:c7                                         ; cla7                     ; work         ;
;                      |full_add:make_add[0].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[0].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[1].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[1].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[2].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[2].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[3].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[3].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[4].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[4].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[5].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[5].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[6].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[6].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[7].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[7].adder1                     ; full_add                 ; work         ;
;                   |cla_8bit:m2|                       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2                                                 ; cla_8bit                 ; work         ;
;                      |cla1:c1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|cla1:c1                                         ; cla1                     ; work         ;
;                      |cla3:c3|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|cla3:c3                                         ; cla3                     ; work         ;
;                      |cla4:c4|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|cla4:c4                                         ; cla4                     ; work         ;
;                      |cla6:c6|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|cla6:c6                                         ; cla6                     ; work         ;
;                      |cla7:c7|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|cla7:c7                                         ; cla7                     ; work         ;
;                      |full_add:make_add[0].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[0].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[1].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[1].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[2].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[2].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[3].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[3].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[4].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[4].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[5].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[5].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[6].adder1|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[6].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[7].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[7].adder1                     ; full_add                 ; work         ;
;                   |cla_8bit:m3|                       ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3                                                 ; cla_8bit                 ; work         ;
;                      |cla1:c1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|cla1:c1                                         ; cla1                     ; work         ;
;                      |cla3:c3|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|cla3:c3                                         ; cla3                     ; work         ;
;                      |cla4:c4|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|cla4:c4                                         ; cla4                     ; work         ;
;                      |cla5:c5|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|cla5:c5                                         ; cla5                     ; work         ;
;                      |cla6:c6|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|cla6:c6                                         ; cla6                     ; work         ;
;                      |cla7:c7|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|cla7:c7                                         ; cla7                     ; work         ;
;                      |full_add:make_add[0].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[0].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[1].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[1].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[2].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[2].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[3].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[3].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[4].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[4].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[5].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[5].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[6].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[6].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[7].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[7].adder1                     ; full_add                 ; work         ;
;                   |cla_8bit:m4|                       ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4                                                 ; cla_8bit                 ; work         ;
;                      |cla2:c2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|cla2:c2                                         ; cla2                     ; work         ;
;                      |cla3:c3|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|cla3:c3                                         ; cla3                     ; work         ;
;                      |cla4:c4|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|cla4:c4                                         ; cla4                     ; work         ;
;                      |cla6:c6|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|cla6:c6                                         ; cla6                     ; work         ;
;                      |cla7:c7|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|cla7:c7                                         ; cla7                     ; work         ;
;                      |full_add:make_add[0].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[0].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[1].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[1].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[2].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[2].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[3].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[3].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[4].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[4].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[5].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[5].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[6].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[6].adder1                     ; full_add                 ; work         ;
;                      |full_add:make_add[7].adder1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[7].adder1                     ; full_add                 ; work         ;
;                |mux32bit2to1:picknegb|                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb                                                       ; mux32bit2to1             ; work         ;
;                   |mux1bit2to1:make_mux[31].m1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[31].m1                           ; mux1bit2to1              ; work         ;
;                |negator:negatea|                      ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea                                                             ; negator                  ; work         ;
;                   |cla32mult:negate|                  ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate                                            ; cla32mult                ; work         ;
;                      |cla_8bit:m1|                    ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1                                ; cla_8bit                 ; work         ;
;                         |full_add:make_add[1].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[1].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[2].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[2].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[3].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[3].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[4].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[4].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[5].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[5].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[6].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[6].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[7].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[7].adder1    ; full_add                 ; work         ;
;                      |cla_8bit:m2|                    ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2                                ; cla_8bit                 ; work         ;
;                         |cla2:c2|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|cla2:c2                        ; cla2                     ; work         ;
;                         |cla5:c5|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|cla5:c5                        ; cla5                     ; work         ;
;                         |full_add:make_add[0].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[0].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[1].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[1].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[2].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[2].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[3].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[3].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[4].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[4].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[5].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[5].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[6].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[6].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[7].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[7].adder1    ; full_add                 ; work         ;
;                      |cla_8bit:m3|                    ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3                                ; cla_8bit                 ; work         ;
;                         |cla3:c3|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|cla3:c3                        ; cla3                     ; work         ;
;                         |cla6:c6|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|cla6:c6                        ; cla6                     ; work         ;
;                         |full_add:make_add[0].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[0].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[1].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[1].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[2].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[2].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[3].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[3].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[4].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[4].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[5].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[5].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[6].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[6].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[7].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[7].adder1    ; full_add                 ; work         ;
;                      |cla_8bit:m4|                    ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4                                ; cla_8bit                 ; work         ;
;                         |cla1:c1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|cla1:c1                        ; cla1                     ; work         ;
;                         |full_add:make_add[0].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[0].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[1].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[1].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[2].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[2].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[3].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[3].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[4].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[4].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[5].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[5].adder1    ; full_add                 ; work         ;
;                |negator:negateb|                      ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb                                                             ; negator                  ; work         ;
;                   |cla32mult:negate|                  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate                                            ; cla32mult                ; work         ;
;                      |big_p:bp1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|big_p:bp1                                  ; big_p                    ; work         ;
;                      |cla2:c2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla2:c2                                    ; cla2                     ; work         ;
;                      |cla3:c3|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla3:c3                                    ; cla3                     ; work         ;
;                      |cla_8bit:m1|                    ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1                                ; cla_8bit                 ; work         ;
;                         |cla4:c4|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|cla4:c4                        ; cla4                     ; work         ;
;                         |full_add:make_add[1].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[1].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[2].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[2].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[3].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[3].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[4].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[4].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[5].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[5].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[6].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[6].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[7].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[7].adder1    ; full_add                 ; work         ;
;                      |cla_8bit:m2|                    ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2                                ; cla_8bit                 ; work         ;
;                         |cla2:c2|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|cla2:c2                        ; cla2                     ; work         ;
;                         |full_add:make_add[0].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[0].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[1].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[1].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[2].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[2].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[3].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[3].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[4].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[4].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[5].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[5].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[6].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[6].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[7].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[7].adder1    ; full_add                 ; work         ;
;                      |cla_8bit:m3|                    ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3                                ; cla_8bit                 ; work         ;
;                         |full_add:make_add[0].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[0].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[1].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[1].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[2].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[2].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[3].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[3].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[4].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[4].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[5].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[5].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[6].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[6].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[7].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[7].adder1    ; full_add                 ; work         ;
;                      |cla_8bit:m4|                    ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4                                ; cla_8bit                 ; work         ;
;                         |cla1:c1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|cla1:c1                        ; cla1                     ; work         ;
;                         |cla4:c4|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|cla4:c4                        ; cla4                     ; work         ;
;                         |cla6:c6|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|cla6:c6                        ; cla6                     ; work         ;
;                         |full_add:make_add[0].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[0].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[1].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[1].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[2].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[2].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[3].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[3].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[4].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[4].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[5].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[5].adder1    ; full_add                 ; work         ;
;                         |full_add:make_add[6].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[6].adder1    ; full_add                 ; work         ;
;                |negator:negprodlow|                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow                                                          ; negator                  ; work         ;
;                   |cla32mult:negate|                  ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate                                         ; cla32mult                ; work         ;
;                      |big_p:bp1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|big_p:bp1                               ; big_p                    ; work         ;
;                      |cla2:c2|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla2:c2                                 ; cla2                     ; work         ;
;                      |cla3:c3|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla3:c3                                 ; cla3                     ; work         ;
;                      |cla_8bit:m1|                    ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1                             ; cla_8bit                 ; work         ;
;                         |cla4:c4|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|cla4:c4                     ; cla4                     ; work         ;
;                         |cla6:c6|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|cla6:c6                     ; cla6                     ; work         ;
;                         |full_add:make_add[3].adder1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|full_add:make_add[3].adder1 ; full_add                 ; work         ;
;                      |cla_8bit:m2|                    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2                             ; cla_8bit                 ; work         ;
;                         |cla2:c2|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|cla2:c2                     ; cla2                     ; work         ;
;                      |cla_8bit:m3|                    ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3                             ; cla_8bit                 ; work         ;
;                         |cla5:c5|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|cla5:c5                     ; cla5                     ; work         ;
;                         |cla7:c7|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|cla7:c7                     ; cla7                     ; work         ;
;                      |cla_8bit:m4|                    ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4                             ; cla_8bit                 ; work         ;
;                         |cla2:c2|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|cla2:c2                     ; cla2                     ; work         ;
;                         |cla4:c4|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|cla4:c4                     ; cla4                     ; work         ;
;                         |cla6:c6|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|cla6:c6                     ; cla6                     ; work         ;
;                |register:multiplicandreg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|register:multiplicandreg                                                    ; register                 ; work         ;
;                |register:producthigh|                 ; 1 (1)             ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|register:producthigh                                                        ; register                 ; work         ;
;                |register:productlow|                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|register:productlow                                                         ; register                 ; work         ;
;                |up_counter:counter|                   ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|up_counter:counter                                                          ; up_counter               ; work         ;
;             |mux1bit2to1:pickrdy|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux1bit2to1:pickrdy                                                                ; mux1bit2to1              ; work         ;
;             |mux32bit2to1:pickresult|                 ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult                                                            ; mux32bit2to1             ; work         ;
;                |mux1bit2to1:make_mux[0].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[0].m1                                 ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[10].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[10].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[11].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[11].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[12].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[12].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[13].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[13].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[14].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[14].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[15].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[15].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[16].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[16].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[17].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[17].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[18].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[18].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[19].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[19].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[1].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[1].m1                                 ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[20].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[20].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[21].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[21].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[22].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[22].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[23].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[23].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[24].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[24].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[25].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[25].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[26].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[26].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[27].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[27].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[28].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[28].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[29].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[29].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[2].m1|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[2].m1                                 ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[30].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[30].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[31].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[31].m1                                ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[3].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[3].m1                                 ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[4].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[4].m1                                 ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[5].m1|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[5].m1                                 ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[6].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[6].m1                                 ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[7].m1|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[7].m1                                 ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[8].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[8].m1                                 ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[9].m1|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[9].m1                                 ; mux1bit2to1              ; work         ;
;             |register:resultreg|                      ; 2 (2)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|register:resultreg                                                                 ; register                 ; work         ;
;          |mux32bit2to1:mux1|                          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1                                                                                  ; mux32bit2to1             ; work         ;
;             |mux1bit2to1:make_mux[8].m1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[8].m1                                                       ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[9].m1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[9].m1                                                       ; mux1bit2to1              ; work         ;
;          |mux32bit8to1:mux2|                          ; 167 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2                                                                                  ; mux32bit8to1             ; work         ;
;             |mux32bit2to1:m1|                         ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1                                                                  ; mux32bit2to1             ; work         ;
;                |mux1bit2to1:make_mux[0].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[0].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[10].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[10].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[11].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[11].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[12].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[12].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[13].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[13].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[14].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[14].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[15].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[15].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[16].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[16].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[17].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[17].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[18].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[18].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[19].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[19].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[1].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[1].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[20].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[20].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[21].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[21].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[22].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[22].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[23].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[23].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[24].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[24].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[25].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[25].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[26].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[26].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[27].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[27].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[28].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[28].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[29].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[29].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[2].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[2].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[30].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[30].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[31].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[31].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[3].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[3].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[4].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[4].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[5].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[5].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[6].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[6].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[7].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[7].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[8].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[8].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[9].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[9].m1                                       ; mux1bit2to1              ; work         ;
;             |mux32bit2to1:m2|                         ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2                                                                  ; mux32bit2to1             ; work         ;
;                |mux1bit2to1:make_mux[0].m1|           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[0].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[31].m1|          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[31].m1                                      ; mux1bit2to1              ; work         ;
;             |mux32bit2to1:m6|                         ; 124 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6                                                                  ; mux32bit2to1             ; work         ;
;                |mux1bit2to1:make_mux[0].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[0].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[10].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[10].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[11].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[11].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[12].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[12].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[13].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[13].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[14].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[14].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[15].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[15].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[16].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[16].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[17].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[17].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[18].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[18].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[19].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[19].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[1].m1|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[1].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[20].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[20].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[21].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[21].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[22].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[22].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[23].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[23].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[24].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[24].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[25].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[25].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[26].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[26].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[27].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[27].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[28].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[28].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[29].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[29].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[2].m1|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[2].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[30].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[30].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[31].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[31].m1                                      ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[3].m1|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[3].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[4].m1|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[4].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[5].m1|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[5].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[6].m1|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[6].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[7].m1|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[7].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[8].m1|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[8].m1                                       ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[9].m1|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[9].m1                                       ; mux1bit2to1              ; work         ;
;          |sll:shift1|                                 ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1                                                                                         ; sll                      ; work         ;
;             |mux32bit2to1:m1|                         ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1                                                                         ; mux32bit2to1             ; work         ;
;                |mux1bit2to1:make_mux[20].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[20].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[21].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[21].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[22].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[22].m1                                             ; mux1bit2to1              ; work         ;
;             |mux32bit2to1:m2|                         ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2                                                                         ; mux32bit2to1             ; work         ;
;                |mux1bit2to1:make_mux[16].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[16].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[17].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[17].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[18].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[18].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[19].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[19].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[23].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[23].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[24].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[24].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[25].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[25].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[26].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[26].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[27].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[27].m1                                             ; mux1bit2to1              ; work         ;
;             |mux32bit2to1:m3|                         ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3                                                                         ; mux32bit2to1             ; work         ;
;                |mux1bit2to1:make_mux[10].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[10].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[11].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[11].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[12].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[12].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[13].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[13].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[14].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[14].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[15].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[15].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[16].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[16].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[17].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[17].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[18].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[18].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[19].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[19].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[20].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[20].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[21].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[21].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[22].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[22].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[24].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[24].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[25].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[25].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[26].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[26].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[28].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[28].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[29].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[29].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[4].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[4].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[5].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[5].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[6].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[6].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[7].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[7].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[8].m1|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[8].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[9].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[9].m1                                              ; mux1bit2to1              ; work         ;
;             |mux32bit2to1:m4|                         ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4                                                                         ; mux32bit2to1             ; work         ;
;                |mux1bit2to1:make_mux[0].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[0].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[10].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[10].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[11].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[11].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[12].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[12].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[13].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[13].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[14].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[14].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[15].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[15].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[16].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[16].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[17].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[17].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[18].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[18].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[19].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[19].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[1].m1|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[1].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[20].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[20].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[21].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[21].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[22].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[22].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[23].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[23].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[24].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[24].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[25].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[25].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[26].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[26].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[27].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[27].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[28].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[28].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[29].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[29].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[2].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[2].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[30].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[30].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[3].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[3].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[4].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[4].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[5].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[5].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[6].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[6].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[7].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[7].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[8].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[8].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[9].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[9].m1                                              ; mux1bit2to1              ; work         ;
;          |sra:shift2|                                 ; 121 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2                                                                                         ; sra                      ; work         ;
;             |mux32bit2to1:m1|                         ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1                                                                         ; mux32bit2to1             ; work         ;
;                |mux1bit2to1:make_mux[10].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[10].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[11].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[11].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[9].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[9].m1                                              ; mux1bit2to1              ; work         ;
;             |mux32bit2to1:m2|                         ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2                                                                         ; mux32bit2to1             ; work         ;
;                |mux1bit2to1:make_mux[10].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[10].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[11].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[11].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[12].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[12].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[13].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[13].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[14].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[14].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[4].m1|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[4].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[5].m1|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[5].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[6].m1|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[6].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[7].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[7].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[8].m1|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[8].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[9].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[9].m1                                              ; mux1bit2to1              ; work         ;
;             |mux32bit2to1:m3|                         ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3                                                                         ; mux32bit2to1             ; work         ;
;                |mux1bit2to1:make_mux[11].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[11].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[12].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[12].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[13].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[13].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[14].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[14].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[15].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[15].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[16].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[16].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[17].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[17].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[18].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[18].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[19].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[19].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[20].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[20].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[21].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[21].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[22].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[22].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[2].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[2].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[3].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[3].m1                                              ; mux1bit2to1              ; work         ;
;             |mux32bit2to1:m4|                         ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4                                                                         ; mux32bit2to1             ; work         ;
;                |mux1bit2to1:make_mux[10].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[10].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[11].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[11].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[12].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[12].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[13].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[13].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[14].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[14].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[15].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[15].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[16].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[16].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[17].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[17].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[18].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[18].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[19].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[19].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[1].m1|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[1].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[20].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[20].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[21].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[21].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[22].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[22].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[23].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[23].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[24].m1|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[24].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[25].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[25].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[26].m1|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[26].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[27].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[27].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[28].m1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[28].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[29].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[29].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[2].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[2].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[30].m1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[30].m1                                             ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[3].m1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[3].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[4].m1|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[4].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[5].m1|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[5].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[6].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[6].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[7].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[7].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[8].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[8].m1                                              ; mux1bit2to1              ; work         ;
;                |mux1bit2to1:make_mux[9].m1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[9].m1                                              ; mux1bit2to1              ; work         ;
;       |bypassstallcontrol:bypassstallctrl|            ; 88 (63)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl                                                                             ; bypassstallcontrol       ; work         ;
;          |regselectequal:dxir_rd_mwir_rd|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:dxir_rd_mwir_rd                                              ; regselectequal           ; work         ;
;          |regselectequal:dxir_rd_xmir_rd|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:dxir_rd_xmir_rd                                              ; regselectequal           ; work         ;
;          |regselectequal:dxir_rs_mwir_rd|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:dxir_rs_mwir_rd                                              ; regselectequal           ; work         ;
;          |regselectequal:dxir_rs_xmir_rd|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:dxir_rs_xmir_rd                                              ; regselectequal           ; work         ;
;          |regselectequal:dxir_rt_mwir_rd|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:dxir_rt_mwir_rd                                              ; regselectequal           ; work         ;
;          |regselectequal:dxir_rt_xmir_rd|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:dxir_rt_xmir_rd                                              ; regselectequal           ; work         ;
;          |regselectequal:fdir_rd_dxir_rd|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:fdir_rd_dxir_rd                                              ; regselectequal           ; work         ;
;          |regselectequal:fdir_rs_dxir_rd|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:fdir_rs_dxir_rd                                              ; regselectequal           ; work         ;
;          |regselectequal:fdir_rs_mwir_rd|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:fdir_rs_mwir_rd                                              ; regselectequal           ; work         ;
;          |regselectequal:fdir_rt_dxir_rd|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:fdir_rt_dxir_rd                                              ; regselectequal           ; work         ;
;          |regselectequal:xmir_rd_mwir_rd|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:xmir_rd_mwir_rd                                              ; regselectequal           ; work         ;
;       |cla32mult:addNtopc|                            ; 68 (3)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc                                                                                             ; cla32mult                ; work         ;
;          |big_g:bg1|                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|big_g:bg1                                                                                   ; big_g                    ; work         ;
;          |big_g:bg2|                                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|big_g:bg2                                                                                   ; big_g                    ; work         ;
;          |cla3:c3|                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla3:c3                                                                                     ; cla3                     ; work         ;
;          |cla_8bit:m1|                                ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1                                                                                 ; cla_8bit                 ; work         ;
;             |cla2:c2|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|cla2:c2                                                                         ; cla2                     ; work         ;
;             |cla4:c4|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|cla4:c4                                                                         ; cla4                     ; work         ;
;             |cla5:c5|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|cla5:c5                                                                         ; cla5                     ; work         ;
;             |cla6:c6|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|cla6:c6                                                                         ; cla6                     ; work         ;
;             |cla7:c7|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|cla7:c7                                                                         ; cla7                     ; work         ;
;             |full_add:make_add[1].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|full_add:make_add[1].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[2].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|full_add:make_add[2].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[3].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|full_add:make_add[3].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[4].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|full_add:make_add[4].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[5].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|full_add:make_add[5].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[6].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|full_add:make_add[6].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[7].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|full_add:make_add[7].adder1                                                     ; full_add                 ; work         ;
;          |cla_8bit:m2|                                ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2                                                                                 ; cla_8bit                 ; work         ;
;             |cla1:c1|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|cla1:c1                                                                         ; cla1                     ; work         ;
;             |cla3:c3|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|cla3:c3                                                                         ; cla3                     ; work         ;
;             |cla4:c4|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|cla4:c4                                                                         ; cla4                     ; work         ;
;             |cla5:c5|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|cla5:c5                                                                         ; cla5                     ; work         ;
;             |cla6:c6|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|cla6:c6                                                                         ; cla6                     ; work         ;
;             |full_add:make_add[0].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[0].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[1].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[1].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[2].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[2].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[3].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[3].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[4].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[4].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[5].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[5].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[6].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[6].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[7].adder1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[7].adder1                                                     ; full_add                 ; work         ;
;          |cla_8bit:m3|                                ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3                                                                                 ; cla_8bit                 ; work         ;
;             |cla7:c7|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|cla7:c7                                                                         ; cla7                     ; work         ;
;             |full_add:make_add[0].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|full_add:make_add[0].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[2].adder1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|full_add:make_add[2].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[4].adder1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|full_add:make_add[4].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[5].adder1|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|full_add:make_add[5].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[6].adder1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|full_add:make_add[6].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[7].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|full_add:make_add[7].adder1                                                     ; full_add                 ; work         ;
;          |cla_8bit:m4|                                ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4                                                                                 ; cla_8bit                 ; work         ;
;             |cla6:c6|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|cla6:c6                                                                         ; cla6                     ; work         ;
;             |cla7:c7|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|cla7:c7                                                                         ; cla7                     ; work         ;
;             |full_add:make_add[0].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|full_add:make_add[0].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[1].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|full_add:make_add[1].adder1                                                     ; full_add                 ; work         ;
;             |full_add:make_add[6].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|full_add:make_add[6].adder1                                                     ; full_add                 ; work         ;
;       |cla32mult:pcincrement|                         ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement                                                                                          ; cla32mult                ; work         ;
;          |big_p:bp1|                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|big_p:bp1                                                                                ; big_p                    ; work         ;
;          |cla2:c2|                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla2:c2                                                                                  ; cla2                     ; work         ;
;          |cla3:c3|                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla3:c3                                                                                  ; cla3                     ; work         ;
;          |cla_8bit:m1|                                ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1                                                                              ; cla_8bit                 ; work         ;
;             |cla4:c4|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla4:c4                                                                      ; cla4                     ; work         ;
;             |full_add:make_add[1].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[1].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[2].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[2].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[3].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[3].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[4].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[4].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[5].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[5].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[6].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[6].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[7].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[7].adder1                                                  ; full_add                 ; work         ;
;          |cla_8bit:m2|                                ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2                                                                              ; cla_8bit                 ; work         ;
;             |cla5:c5|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|cla5:c5                                                                      ; cla5                     ; work         ;
;             |full_add:make_add[0].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[0].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[1].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[1].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[2].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[2].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[3].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[3].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[4].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[4].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[5].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[5].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[6].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[6].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[7].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[7].adder1                                                  ; full_add                 ; work         ;
;          |cla_8bit:m3|                                ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3                                                                              ; cla_8bit                 ; work         ;
;             |full_add:make_add[0].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[0].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[1].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[1].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[2].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[2].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[3].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[3].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[4].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[4].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[5].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[5].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[6].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[6].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[7].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[7].adder1                                                  ; full_add                 ; work         ;
;          |cla_8bit:m4|                                ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4                                                                              ; cla_8bit                 ; work         ;
;             |cla1:c1|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|cla1:c1                                                                      ; cla1                     ; work         ;
;             |cla4:c4|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|cla4:c4                                                                      ; cla4                     ; work         ;
;             |cla7:c7|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|cla7:c7                                                                      ; cla7                     ; work         ;
;             |full_add:make_add[0].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[0].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[1].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[1].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[2].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[2].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[3].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[3].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[4].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[4].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[5].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[5].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[6].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[6].adder1                                                  ; full_add                 ; work         ;
;             |full_add:make_add[7].adder1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[7].adder1                                                  ; full_add                 ; work         ;
;       |dcontrol:dctrl|                                ; 14 (5)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dcontrol:dctrl                                                                                                 ; dcontrol                 ; work         ;
;          |mux5bit2to1:pickra|                         ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickra                                                                              ; mux5bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[1].m1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickra|mux1bit2to1:make_mux[1].m1                                                   ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[2].m1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickra|mux1bit2to1:make_mux[2].m1                                                   ; mux1bit2to1              ; work         ;
;          |mux5bit2to1:pickrb1mux|                     ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrb1mux                                                                          ; mux5bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[0].m1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrb1mux|mux1bit2to1:make_mux[0].m1                                               ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[3].m1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrb1mux|mux1bit2to1:make_mux[3].m1                                               ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[4].m1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrb1mux|mux1bit2to1:make_mux[4].m1                                               ; mux1bit2to1              ; work         ;
;          |mux5bit2to1:pickrbmux|                      ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrbmux                                                                           ; mux5bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[1].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrbmux|mux1bit2to1:make_mux[1].m1                                                ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[2].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrbmux|mux1bit2to1:make_mux[2].m1                                                ; mux1bit2to1              ; work         ;
;       |dmem:mydmem|                                   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:mydmem                                                                                                    ; dmem                     ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component                                                                    ; altsyncram               ; work         ;
;             |altsyncram_8vc1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated                                     ; altsyncram_8vc1          ; work         ;
;       |imem:myimem|                                   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:myimem                                                                                                    ; imem                     ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:myimem|altsyncram:altsyncram_component                                                                    ; altsyncram               ; work         ;
;             |altsyncram_2m81:auto_generated|          ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated                                     ; altsyncram_2m81          ; work         ;
;       |mcontrol:mctrl|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mcontrol:mctrl                                                                                                 ; mcontrol                 ; work         ;
;       |mux32bit2to1:decodeflush|                      ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush                                                                                       ; mux32bit2to1             ; work         ;
;          |mux1bit2to1:make_mux[0].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[0].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[10].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[10].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[11].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[11].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[12].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[12].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[13].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[13].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[14].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[14].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[15].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[15].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[16].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[16].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[17].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[17].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[18].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[18].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[19].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[19].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[1].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[1].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[20].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[20].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[21].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[21].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[22].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[22].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[23].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[23].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[24].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[24].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[25].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[25].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[26].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[26].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[27].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[27].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[28].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[28].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[29].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[29].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[2].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[2].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[30].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[30].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[31].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[31].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[3].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[3].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[4].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[4].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[5].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[5].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[6].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[6].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[7].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[7].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[8].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[8].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[9].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[9].m1                                                            ; mux1bit2to1              ; work         ;
;       |mux32bit2to1:pickbranchjumppc|                 ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc                                                                                  ; mux32bit2to1             ; work         ;
;          |mux1bit2to1:make_mux[0].m1|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[0].m1                                                       ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[10].m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[10].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[11].m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[11].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[12].m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[12].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[13].m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[13].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[14].m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[14].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[15].m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[15].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[16].m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[16].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[17].m1|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[17].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[18].m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[18].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[19].m1|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[19].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[1].m1|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[1].m1                                                       ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[20].m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[20].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[21].m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[21].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[22].m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[22].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[23].m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[23].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[24].m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[24].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[25].m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[25].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[26].m1|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[26].m1                                                      ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[2].m1|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[2].m1                                                       ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[3].m1|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[3].m1                                                       ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[4].m1|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[4].m1                                                       ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[5].m1|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[5].m1                                                       ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[6].m1|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[6].m1                                                       ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[7].m1|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[7].m1                                                       ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[8].m1|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[8].m1                                                       ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[9].m1|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[9].m1                                                       ; mux1bit2to1              ; work         ;
;       |mux32bit2to1:pickbypassM|                      ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM                                                                                       ; mux32bit2to1             ; work         ;
;          |mux1bit2to1:make_mux[0].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[0].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[10].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[10].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[11].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[11].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[12].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[12].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[13].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[13].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[14].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[14].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[15].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[15].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[16].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[16].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[17].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[17].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[18].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[18].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[19].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[19].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[1].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[1].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[20].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[20].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[21].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[21].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[22].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[22].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[23].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[23].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[24].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[24].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[25].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[25].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[26].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[26].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[27].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[27].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[28].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[28].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[29].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[29].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[2].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[2].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[30].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[30].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[31].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[31].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[3].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[3].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[4].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[4].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[5].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[5].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[6].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[6].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[7].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[7].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[8].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[8].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[9].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[9].m1                                                            ; mux1bit2to1              ; work         ;
;       |mux32bit2to1:pickbypassregA|                   ; 715 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA                                                                                    ; mux32bit2to1             ; work         ;
;          |mux1bit2to1:make_mux[0].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[0].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[10].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[10].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[11].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[11].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[12].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[12].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[13].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[13].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[14].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[14].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[15].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[15].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[16].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[16].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[17].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[17].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[18].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[18].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[19].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[19].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[1].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[1].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[20].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[20].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[21].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[21].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[22].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[22].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[23].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[23].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[24].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[24].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[25].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[25].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[26].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[26].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[27].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[27].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[28].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[28].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[29].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[29].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[2].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[2].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[30].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[30].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[31].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[31].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[3].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[3].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[4].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[4].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[5].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[5].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[6].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[6].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[7].m1|                 ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[7].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[8].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[8].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[9].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[9].m1                                                         ; mux1bit2to1              ; work         ;
;       |mux32bit2to1:pickbypassregB|                   ; 715 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB                                                                                    ; mux32bit2to1             ; work         ;
;          |mux1bit2to1:make_mux[0].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[0].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[10].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[10].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[11].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[11].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[12].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[12].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[13].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[13].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[14].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[14].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[15].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[15].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[16].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[16].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[17].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[17].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[18].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[18].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[19].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[19].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[1].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[1].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[20].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[20].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[21].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[21].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[22].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[22].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[23].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[23].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[24].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[24].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[25].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[25].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[26].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[26].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[27].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[27].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[28].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[28].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[29].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[29].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[2].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[2].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[30].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[30].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[31].m1|                ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[31].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[3].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[3].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[4].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[4].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[5].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[5].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[6].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[6].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[7].m1|                 ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[7].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[8].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[8].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[9].m1|                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[9].m1                                                         ; mux1bit2to1              ; work         ;
;       |mux32bit2to1:pickimm|                          ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm                                                                                           ; mux32bit2to1             ; work         ;
;          |mux1bit2to1:make_mux[10].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[10].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[11].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[11].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[12].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[12].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[13].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[13].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[14].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[14].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[15].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[15].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[16].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[16].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[17].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[17].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[18].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[18].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[19].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[19].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[1].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[1].m1                                                                ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[20].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[20].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[21].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[21].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[22].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[22].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[23].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[23].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[24].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[24].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[25].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[25].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[26].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[26].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[27].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[27].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[28].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[28].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[29].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[29].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[2].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[2].m1                                                                ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[30].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[30].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[31].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[31].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[3].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[3].m1                                                                ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[4].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[4].m1                                                                ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[5].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[5].m1                                                                ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[6].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[6].m1                                                                ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[7].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[7].m1                                                                ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[8].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[8].m1                                                                ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[9].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[9].m1                                                                ; mux1bit2to1              ; work         ;
;       |mux32bit2to1:pickjal|                          ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickjal                                                                                           ; mux32bit2to1             ; work         ;
;          |mux1bit2to1:make_mux[27].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[27].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[28].m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[28].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[29].m1|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[29].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[30].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[30].m1                                                               ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[31].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[31].m1                                                               ; mux1bit2to1              ; work         ;
;       |mux32bit2to1:pickstatus|                       ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus                                                                                        ; mux32bit2to1             ; work         ;
;          |mux1bit2to1:make_mux[0].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[0].m1                                                             ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[10].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[10].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[11].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[11].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[12].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[12].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[13].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[13].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[14].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[14].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[15].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[15].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[16].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[16].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[17].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[17].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[18].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[18].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[19].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[19].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[1].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[1].m1                                                             ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[20].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[20].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[21].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[21].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[22].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[22].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[23].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[23].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[24].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[24].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[25].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[25].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[26].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[26].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[2].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[2].m1                                                             ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[3].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[3].m1                                                             ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[4].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[4].m1                                                             ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[5].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[5].m1                                                             ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[6].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[6].m1                                                             ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[7].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[7].m1                                                             ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[8].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[8].m1                                                             ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[9].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[9].m1                                                             ; mux1bit2to1              ; work         ;
;       |mux32bit2to1:pickwriteback2|                   ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2                                                                                    ; mux32bit2to1             ; work         ;
;          |mux1bit2to1:make_mux[0].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[0].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[10].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[10].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[11].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[11].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[12].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[12].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[13].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[13].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[14].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[14].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[15].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[15].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[16].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[16].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[17].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[17].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[18].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[18].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[19].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[19].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[1].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[1].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[20].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[20].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[21].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[21].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[22].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[22].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[23].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[23].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[24].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[24].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[25].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[25].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[26].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[26].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[27].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[27].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[28].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[28].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[29].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[29].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[2].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[2].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[30].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[30].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[31].m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[31].m1                                                        ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[3].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[3].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[4].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[4].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[5].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[5].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[6].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[6].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[7].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[7].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[8].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[8].m1                                                         ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[9].m1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[9].m1                                                         ; mux1bit2to1              ; work         ;
;       |mux32bit2to1:stallsaveir|                      ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir                                                                                       ; mux32bit2to1             ; work         ;
;          |mux1bit2to1:make_mux[12].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[12].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[13].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[13].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[14].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[14].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[15].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[15].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[16].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[16].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[17].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[17].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[18].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[18].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[19].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[19].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[20].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[20].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[21].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[21].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[22].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[22].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[23].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[23].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[24].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[24].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[25].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[25].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[26].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[26].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[27].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[27].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[28].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[28].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[29].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[29].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[30].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[30].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[31].m1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[31].m1                                                           ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[3].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[3].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[4].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[4].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[5].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[5].m1                                                            ; mux1bit2to1              ; work         ;
;          |mux1bit2to1:make_mux[6].m1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[6].m1                                                            ; mux1bit2to1              ; work         ;
;       |mux32bit4to1:pickbypassA|                      ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA                                                                                       ; mux32bit4to1             ; work         ;
;          |mux32bit2to1:m3|                            ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3                                                                       ; mux32bit2to1             ; work         ;
;             |mux1bit2to1:make_mux[0].m1|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[0].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[10].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[10].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[11].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[11].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[12].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[12].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[13].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[13].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[14].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[14].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[15].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[15].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[16].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[16].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[17].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[17].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[18].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[18].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[19].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[19].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[1].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[1].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[20].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[20].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[21].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[21].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[22].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[22].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[23].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[23].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[24].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[24].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[25].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[25].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[26].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[26].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[27].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[27].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[28].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[28].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[29].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[29].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[2].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[2].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[30].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[30].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[31].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[31].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[3].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[3].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[4].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[4].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[5].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[5].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[6].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[6].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[7].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[7].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[8].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[8].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[9].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[9].m1                                            ; mux1bit2to1              ; work         ;
;       |mux32bit4to1:pickbypassB|                      ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB                                                                                       ; mux32bit4to1             ; work         ;
;          |mux32bit2to1:m3|                            ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3                                                                       ; mux32bit2to1             ; work         ;
;             |mux1bit2to1:make_mux[0].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[0].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[10].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[10].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[11].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[11].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[12].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[12].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[13].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[13].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[14].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[14].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[15].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[15].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[16].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[16].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[17].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[17].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[18].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[18].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[19].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[19].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[1].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[1].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[20].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[20].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[21].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[21].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[22].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[22].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[23].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[23].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[24].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[24].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[25].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[25].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[26].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[26].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[27].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[27].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[28].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[28].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[29].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[29].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[2].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[2].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[30].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[30].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[31].m1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[31].m1                                           ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[3].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[3].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[4].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[4].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[5].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[5].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[6].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[6].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[7].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[7].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[8].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[8].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[9].m1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[9].m1                                            ; mux1bit2to1              ; work         ;
;       |regfile:registerfile|                          ; 687 (676)         ; 937 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile                                                                                           ; regfile                  ; work         ;
;          |fiveto32decoder:rw|                         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:rw                                                                        ; fiveto32decoder          ; work         ;
;             |threeto8decoder:b3|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:rw|threeto8decoder:b3                                                     ; threeto8decoder          ; work         ;
;             |twoto4decoder:a|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:rw|twoto4decoder:a                                                        ; twoto4decoder            ; work         ;
;          |register:make_ctrl[10].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[10].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[11].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[11].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[12].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[12].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[13].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[13].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[14].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[14].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[15].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[15].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[16].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[16].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[17].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[17].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[18].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[18].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[19].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[19].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[1].onereg|               ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[1].onereg                                                              ; register                 ; work         ;
;          |register:make_ctrl[20].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[20].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[21].onereg|              ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[22].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[22].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[23].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[23].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[24].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[24].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[25].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[25].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[26].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[26].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[27].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[27].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[28].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[28].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[29].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[29].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[2].onereg|               ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[2].onereg                                                              ; register                 ; work         ;
;          |register:make_ctrl[30].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[30].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[31].onereg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[31].onereg                                                             ; register                 ; work         ;
;          |register:make_ctrl[3].onereg|               ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[3].onereg                                                              ; register                 ; work         ;
;          |register:make_ctrl[4].onereg|               ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[4].onereg                                                              ; register                 ; work         ;
;          |register:make_ctrl[5].onereg|               ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[5].onereg                                                              ; register                 ; work         ;
;          |register:make_ctrl[6].onereg|               ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[6].onereg                                                              ; register                 ; work         ;
;          |register:make_ctrl[7].onereg|               ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[7].onereg                                                              ; register                 ; work         ;
;          |register:make_ctrl[8].onereg|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg                                                              ; register                 ; work         ;
;          |register:make_ctrl[9].onereg|               ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[9].onereg                                                              ; register                 ; work         ;
;       |register:DXA|                                  ; 12 (12)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:DXA                                                                                                   ; register                 ; work         ;
;       |register:DXB|                                  ; 13 (13)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:DXB                                                                                                   ; register                 ; work         ;
;       |register:DXIR|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:DXIR                                                                                                  ; register                 ; work         ;
;       |register:DXPC|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:DXPC                                                                                                  ; register                 ; work         ;
;       |register:FDPC|                                 ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:FDPC                                                                                                  ; register                 ; work         ;
;       |register:MWIR|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:MWIR                                                                                                  ; register                 ; work         ;
;       |register:MWO|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:MWO                                                                                                   ; register                 ; work         ;
;       |register:MWPC|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:MWPC                                                                                                  ; register                 ; work         ;
;       |register:XMB|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:XMB                                                                                                   ; register                 ; work         ;
;       |register:XMIR|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:XMIR                                                                                                  ; register                 ; work         ;
;       |register:XMO|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:XMO                                                                                                   ; register                 ; work         ;
;       |register:XMPC|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:XMPC                                                                                                  ; register                 ; work         ;
;       |register:pcreg|                                ; 10 (10)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:pcreg                                                                                                 ; register                 ; work         ;
;       |register:saveFDIRstall|                        ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:saveFDIRstall                                                                                         ; register                 ; work         ;
;       |register:statusreg|                            ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:statusreg                                                                                             ; register                 ; work         ;
;       |wcontrol:wctrl|                                ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|wcontrol:wctrl                                                                                                 ; wcontrol                 ; work         ;
;       |xcontrol:xctrl|                                ; 20 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|xcontrol:xctrl                                                                                                 ; xcontrol                 ; work         ;
;          |mux5bit2to1:pickaluop2mux|                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop2mux                                                                       ; mux5bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[0].m1|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop2mux|mux1bit2to1:make_mux[0].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[1].m1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop2mux|mux1bit2to1:make_mux[1].m1                                            ; mux1bit2to1              ; work         ;
;             |mux1bit2to1:make_mux[2].m1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop2mux|mux1bit2to1:make_mux[2].m1                                            ; mux1bit2to1              ; work         ;
;    |vga_controller:vga_ins|                           ; 4435 (3176)       ; 700 (656)    ; 3078144     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins                                                                                                               ; vga_controller           ; work         ;
;       |collision_detection:c|                         ; 209 (209)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|collision_detection:c                                                                                         ; collision_detection      ; work         ;
;       |img_data:static_data|                          ; 74 (0)            ; 8 (0)        ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:static_data                                                                                          ; img_data                 ; work         ;
;          |altsyncram:altsyncram_component|            ; 74 (0)            ; 8 (0)        ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component                                                          ; altsyncram               ; work         ;
;             |altsyncram_ts91:auto_generated|          ; 74 (0)            ; 8 (8)        ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component|altsyncram_ts91:auto_generated                           ; altsyncram_ts91          ; work         ;
;                |decode_u9a:rden_decode|               ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component|altsyncram_ts91:auto_generated|decode_u9a:rden_decode    ; decode_u9a               ; work         ;
;                |mux_lob:mux2|                         ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component|altsyncram_ts91:auto_generated|mux_lob:mux2              ; mux_lob                  ; work         ;
;       |img_index:img_index_inst|                      ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst                                                                                      ; img_index                ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                                      ; altsyncram               ; work         ;
;             |altsyncram_3gc1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_3gc1:auto_generated                       ; altsyncram_3gc1          ; work         ;
;       |lpm_divide:Div0|                               ; 202 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0                                                                                               ; lpm_divide               ; work         ;
;          |lpm_divide_ikm:auto_generated|              ; 202 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated                                                                 ; lpm_divide_ikm           ; work         ;
;             |sign_div_unsign_anh:divider|             ; 202 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                                     ; sign_div_unsign_anh      ; work         ;
;                |alt_u_div_8af:divider|                ; 202 (202)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider               ; alt_u_div_8af            ; work         ;
;       |lpm_divide:Mod0|                               ; 374 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0                                                                                               ; lpm_divide               ; work         ;
;          |lpm_divide_ucm:auto_generated|              ; 374 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_ucm:auto_generated                                                                 ; lpm_divide_ucm           ; work         ;
;             |sign_div_unsign_jnh:divider|             ; 374 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_ucm:auto_generated|sign_div_unsign_jnh:divider                                     ; sign_div_unsign_jnh      ; work         ;
;                |alt_u_div_qaf:divider|                ; 374 (374)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_ucm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider               ; alt_u_div_qaf            ; work         ;
;       |lpm_divide:Mod1|                               ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1                                                                                               ; lpm_divide               ; work         ;
;          |lpm_divide_ucm:auto_generated|              ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_ucm:auto_generated                                                                 ; lpm_divide_ucm           ; work         ;
;             |sign_div_unsign_jnh:divider|             ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_ucm:auto_generated|sign_div_unsign_jnh:divider                                     ; sign_div_unsign_jnh      ; work         ;
;                |alt_u_div_qaf:divider|                ; 78 (78)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_ucm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider               ; alt_u_div_qaf            ; work         ;
;       |vga_data:vga_display|                          ; 278 (0)           ; 12 (0)       ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_data:vga_display                                                                                          ; vga_data                 ; work         ;
;          |altsyncram:altsyncram_component|            ; 278 (0)           ; 12 (0)       ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component                                                          ; altsyncram               ; work         ;
;             |altsyncram_3qi1:auto_generated|          ; 278 (0)           ; 12 (12)      ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_3qi1:auto_generated                           ; altsyncram_3qi1          ; work         ;
;                |decode_aaa:rden_decode|               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_3qi1:auto_generated|decode_aaa:rden_decode    ; decode_aaa               ; work         ;
;                |decode_hua:decode3|                   ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_3qi1:auto_generated|decode_hua:decode3        ; decode_hua               ; work         ;
;                |mux_1pb:mux2|                         ; 234 (234)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_3qi1:auto_generated|mux_1pb:mux2              ; mux_1pb                  ; work         ;
;       |video_sync_generator:LTM_ins|                  ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                  ; video_sync_generator     ; work         ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------------------+
; Name                                                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF              ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------------------+
; processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072  ; dmem.mif         ;
; processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM               ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072  ; imem.mif         ;
; vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component|altsyncram_ts91:auto_generated|ALTSYNCRAM     ; AUTO ; ROM         ; 76800        ; 8            ; --           ; --           ; 614400  ; flappy_data.mif  ;
; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_3gc1:auto_generated|ALTSYNCRAM ; M9K  ; ROM         ; 256          ; 24           ; --           ; --           ; 6144    ; flappy_index.mif ;
; vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_3qi1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port ; 307200       ; 8            ; --           ; --           ; 2457600 ; game_screen.mif  ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|processor:myprocessor|dmem:mydmem           ; dmem.v          ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|processor:myprocessor|imem:myimem           ; imem.v          ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |skeleton|vga_controller:vga_ins|img_data:static_data ; img_data.v      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                           ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                      ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; lcd:mylcd|printed_crlf                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|ptr[0..3]                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[0][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[0][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[0][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[0][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[0][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[0][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[0][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[0][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[1][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[1][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[1][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[1][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[1][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[1][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[1][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[1][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[2][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[2][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[2][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[2][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[2][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[2][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[2][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[2][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[3][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[3][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[3][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[3][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[3][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[3][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[3][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[3][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[4][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[4][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[4][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[4][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[4][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[4][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[4][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[4][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[5][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[5][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[5][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[5][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[5][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[5][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[5][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[5][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[6][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[6][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[6][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[6][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[6][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[6][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[6][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[6][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[7][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[7][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[7][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[7][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[7][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[7][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[7][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[7][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[8][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[8][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[8][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[8][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[8][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[8][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[8][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[8][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[9][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[9][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[9][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[9][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[9][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[9][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[9][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[9][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[10][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[10][6]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[10][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[10][4]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[10][3]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[10][2]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[10][1]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[10][0]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[11][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[11][6]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[11][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[11][4]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[11][3]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[11][2]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[11][1]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[11][0]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[12][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[12][6]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[12][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[12][4]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[12][3]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[12][2]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[12][1]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[12][0]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[13][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[13][6]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[13][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[13][4]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[13][3]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[13][2]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[13][1]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[13][0]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[14][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[14][6]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[14][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[14][4]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[14][3]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[14][2]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[14][1]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[14][0]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[15][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[15][6]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[15][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[15][4]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[15][3]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[15][2]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[15][1]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line1[15][0]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[0][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[0][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[0][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[0][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[0][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[0][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[0][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[0][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[1][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[1][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[1][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[1][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[1][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[1][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[1][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[1][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[2][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[2][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[2][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[2][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[2][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[2][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[2][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[2][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[3][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[3][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[3][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[3][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[3][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[3][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[3][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[3][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[4][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[4][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[4][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[4][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[4][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[4][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[4][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[4][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[5][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[5][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[5][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[5][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[5][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[5][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[5][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[5][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[6][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[6][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[6][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[6][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[6][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[6][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[6][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[6][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[7][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[7][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[7][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[7][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[7][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[7][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[7][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[7][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[8][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[8][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[8][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[8][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[8][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[8][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[8][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[8][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[9][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[9][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[9][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[9][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[9][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[9][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[9][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[9][0]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[10][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[10][6]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[10][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[10][4]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[10][3]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[10][2]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[10][1]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[10][0]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[11][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[11][6]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[11][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[11][4]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[11][3]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[11][2]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[11][1]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[11][0]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[12][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[12][6]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[12][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[12][4]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[12][3]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[12][2]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[12][1]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[12][0]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[13][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[13][6]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[13][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[13][4]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[13][3]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[13][2]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[13][1]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[13][0]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[14][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[14][6]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[14][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[14][4]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[14][3]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[14][2]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[14][1]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[14][0]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[15][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[15][6]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[15][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[15][4]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[15][3]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[15][2]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[15][1]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; lcd:mylcd|line2[15][0]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[8].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[9].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[10].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[11].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[12].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[13].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[14].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[15].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[16].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[17].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[18].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[19].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[20].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[21].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[22].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[23].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[24].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[25].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[26].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[27].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[28].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[29].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[30].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[31].dffe_bit                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[1].dffe_bit                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[2].dffe_bit                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[3].dffe_bit                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[4].dffe_bit                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[5].dffe_bit                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[6].dffe_bit                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[7].dffe_bit                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[8].dffe_bit                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[9].dffe_bit                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[10].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[11].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[12].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[13].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[14].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[15].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[16].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[17].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[18].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[19].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[20].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[21].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[22].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[23].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[24].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[25].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[26].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[27].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[28].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[29].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[30].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg|make_dffe[31].dffe_bit                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[0].dffe_bit                                         ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[1].dffe_bit                                         ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[2].dffe_bit                                         ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[3].dffe_bit                                         ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[4].dffe_bit                                         ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[5].dffe_bit                                         ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[6].dffe_bit                                         ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[7].dffe_bit                                         ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[8].dffe_bit                                         ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[9].dffe_bit                                         ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[10].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[11].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[12].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[13].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[14].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[15].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[16].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[17].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[18].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[19].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[20].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[21].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[22].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[23].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[24].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[25].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[26].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[27].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[28].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[29].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[30].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg|make_dffe[31].dffe_bit                                        ; Stuck at GND due to stuck port clear                                                                             ;
; processor:myprocessor|register:statusreg|make_dffe[27].dffe_bit                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|register:statusreg|make_dffe[28].dffe_bit                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|register:statusreg|make_dffe[29].dffe_bit                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|register:statusreg|make_dffe[30].dffe_bit                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; processor:myprocessor|register:statusreg|make_dffe[31].dffe_bit                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[0..7]                                                                             ; Lost fanout                                                                                                      ;
; lcd:mylcd|buf_changed                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|state2[2..30]                                                                                                               ; Merged with lcd:mylcd|state2[31]                                                                                 ;
; processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|register:producthigh|make_dffe[31].dffe_bit                                  ; Merged with processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|register:producthigh|make_dffe[30].dffe_bit ;
; lcd:mylcd|buf_changed_ack                                                                                                             ; Lost fanout                                                                                                      ;
; lcd:mylcd|state1[2..9,11..31]                                                                                                         ; Merged with lcd:mylcd|state1[10]                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                    ; Merged with PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]      ;
; vga_controller:vga_ins|bird_left[1..5,7,9..18]                                                                                        ; Merged with vga_controller:vga_ins|bird_left[0]                                                                  ;
; vga_controller:vga_ins|bird_right[1,4,7,9..18]                                                                                        ; Merged with vga_controller:vga_ins|bird_left[0]                                                                  ;
; vga_controller:vga_ins|gameover_bottom[2,4,8..18]                                                                                     ; Merged with vga_controller:vga_ins|bird_left[0]                                                                  ;
; vga_controller:vga_ins|gameover_left[2,5,6,8..18]                                                                                     ; Merged with vga_controller:vga_ins|bird_left[0]                                                                  ;
; vga_controller:vga_ins|gameover_right[1,3,4,9..18]                                                                                    ; Merged with vga_controller:vga_ins|bird_left[0]                                                                  ;
; vga_controller:vga_ins|gameover_top[4,6,8..18]                                                                                        ; Merged with vga_controller:vga_ins|bird_left[0]                                                                  ;
; vga_controller:vga_ins|lower_pipe2_bottom[0..4,9..18]                                                                                 ; Merged with vga_controller:vga_ins|bird_left[0]                                                                  ;
; vga_controller:vga_ins|lower_pipe3_bottom[0..4,9..18]                                                                                 ; Merged with vga_controller:vga_ins|bird_left[0]                                                                  ;
; vga_controller:vga_ins|lower_pipe_bottom[0..4,9..18]                                                                                  ; Merged with vga_controller:vga_ins|bird_left[0]                                                                  ;
; vga_controller:vga_ins|upper_pipe2_top[0..18]                                                                                         ; Merged with vga_controller:vga_ins|bird_left[0]                                                                  ;
; vga_controller:vga_ins|upper_pipe3_top[0..18]                                                                                         ; Merged with vga_controller:vga_ins|bird_left[0]                                                                  ;
; vga_controller:vga_ins|upper_pipe_top[0..18]                                                                                          ; Merged with vga_controller:vga_ins|bird_left[0]                                                                  ;
; vga_controller:vga_ins|bird_left[8]                                                                                                   ; Merged with vga_controller:vga_ins|bird_left[6]                                                                  ;
; vga_controller:vga_ins|bird_right[0,2,3,5,6,8]                                                                                        ; Merged with vga_controller:vga_ins|bird_left[6]                                                                  ;
; vga_controller:vga_ins|gameover_bottom[0,1,3,5..7]                                                                                    ; Merged with vga_controller:vga_ins|bird_left[6]                                                                  ;
; vga_controller:vga_ins|gameover_left[0,1,3,4,7]                                                                                       ; Merged with vga_controller:vga_ins|bird_left[6]                                                                  ;
; vga_controller:vga_ins|gameover_right[0,2,5..8]                                                                                       ; Merged with vga_controller:vga_ins|bird_left[6]                                                                  ;
; vga_controller:vga_ins|gameover_top[0..3,5,7]                                                                                         ; Merged with vga_controller:vga_ins|bird_left[6]                                                                  ;
; vga_controller:vga_ins|lower_pipe2_bottom[5..8]                                                                                       ; Merged with vga_controller:vga_ins|bird_left[6]                                                                  ;
; vga_controller:vga_ins|lower_pipe3_bottom[5..8]                                                                                       ; Merged with vga_controller:vga_ins|bird_left[6]                                                                  ;
; vga_controller:vga_ins|lower_pipe_bottom[5..8]                                                                                        ; Merged with vga_controller:vga_ins|bird_left[6]                                                                  ;
; vga_controller:vga_ins|upper_pipe_left[18]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_left[18]                                                           ;
; vga_controller:vga_ins|upper_pipe_left[17]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_left[17]                                                           ;
; vga_controller:vga_ins|upper_pipe_left[16]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_left[16]                                                           ;
; vga_controller:vga_ins|upper_pipe_left[15]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_left[15]                                                           ;
; vga_controller:vga_ins|upper_pipe_left[14]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_left[14]                                                           ;
; vga_controller:vga_ins|upper_pipe_left[13]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_left[13]                                                           ;
; vga_controller:vga_ins|upper_pipe_left[12]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_left[12]                                                           ;
; vga_controller:vga_ins|upper_pipe_left[11]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_left[11]                                                           ;
; vga_controller:vga_ins|upper_pipe_left[10]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_left[10]                                                           ;
; vga_controller:vga_ins|upper_pipe_left[9]                                                                                             ; Merged with vga_controller:vga_ins|lower_pipe_left[9]                                                            ;
; vga_controller:vga_ins|upper_pipe_left[8]                                                                                             ; Merged with vga_controller:vga_ins|lower_pipe_left[8]                                                            ;
; vga_controller:vga_ins|upper_pipe_left[7]                                                                                             ; Merged with vga_controller:vga_ins|lower_pipe_left[7]                                                            ;
; vga_controller:vga_ins|upper_pipe_left[6]                                                                                             ; Merged with vga_controller:vga_ins|lower_pipe_left[6]                                                            ;
; vga_controller:vga_ins|upper_pipe_left[5]                                                                                             ; Merged with vga_controller:vga_ins|lower_pipe_left[5]                                                            ;
; vga_controller:vga_ins|upper_pipe_left[4]                                                                                             ; Merged with vga_controller:vga_ins|lower_pipe_left[4]                                                            ;
; vga_controller:vga_ins|upper_pipe_left[3]                                                                                             ; Merged with vga_controller:vga_ins|lower_pipe_left[3]                                                            ;
; vga_controller:vga_ins|upper_pipe_left[2]                                                                                             ; Merged with vga_controller:vga_ins|lower_pipe_left[2]                                                            ;
; vga_controller:vga_ins|upper_pipe_left[1]                                                                                             ; Merged with vga_controller:vga_ins|lower_pipe_left[1]                                                            ;
; vga_controller:vga_ins|lower_pipe_right[0]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_left[0]                                                            ;
; vga_controller:vga_ins|upper_pipe_left[0]                                                                                             ; Merged with vga_controller:vga_ins|lower_pipe_left[0]                                                            ;
; vga_controller:vga_ins|upper_pipe_right[0]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_left[0]                                                            ;
; vga_controller:vga_ins|upper_pipe_right[18]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe_right[18]                                                          ;
; vga_controller:vga_ins|upper_pipe_right[17]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe_right[17]                                                          ;
; vga_controller:vga_ins|upper_pipe_right[16]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe_right[16]                                                          ;
; vga_controller:vga_ins|upper_pipe_right[15]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe_right[15]                                                          ;
; vga_controller:vga_ins|upper_pipe_right[14]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe_right[14]                                                          ;
; vga_controller:vga_ins|upper_pipe_right[13]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe_right[13]                                                          ;
; vga_controller:vga_ins|upper_pipe_right[12]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe_right[12]                                                          ;
; vga_controller:vga_ins|upper_pipe_right[11]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe_right[11]                                                          ;
; vga_controller:vga_ins|upper_pipe_right[10]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe_right[10]                                                          ;
; vga_controller:vga_ins|upper_pipe_right[9]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_right[9]                                                           ;
; vga_controller:vga_ins|upper_pipe_right[8]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_right[8]                                                           ;
; vga_controller:vga_ins|upper_pipe_right[7]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_right[7]                                                           ;
; vga_controller:vga_ins|upper_pipe_right[6]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_right[6]                                                           ;
; vga_controller:vga_ins|upper_pipe_right[5]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_right[5]                                                           ;
; vga_controller:vga_ins|upper_pipe_right[4]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_right[4]                                                           ;
; vga_controller:vga_ins|upper_pipe_right[3]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_right[3]                                                           ;
; vga_controller:vga_ins|upper_pipe_right[2]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_right[2]                                                           ;
; vga_controller:vga_ins|upper_pipe_right[1]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe_right[1]                                                           ;
; vga_controller:vga_ins|upper_pipe3_left[18]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_left[18]                                                          ;
; vga_controller:vga_ins|upper_pipe3_left[17]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_left[17]                                                          ;
; vga_controller:vga_ins|upper_pipe3_left[16]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_left[16]                                                          ;
; vga_controller:vga_ins|upper_pipe3_left[15]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_left[15]                                                          ;
; vga_controller:vga_ins|upper_pipe3_left[14]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_left[14]                                                          ;
; vga_controller:vga_ins|upper_pipe3_left[13]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_left[13]                                                          ;
; vga_controller:vga_ins|upper_pipe3_left[12]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_left[12]                                                          ;
; vga_controller:vga_ins|upper_pipe3_left[11]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_left[11]                                                          ;
; vga_controller:vga_ins|upper_pipe3_left[10]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_left[10]                                                          ;
; vga_controller:vga_ins|upper_pipe3_left[9]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe3_left[9]                                                           ;
; vga_controller:vga_ins|upper_pipe3_left[8]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe3_left[8]                                                           ;
; vga_controller:vga_ins|upper_pipe3_left[7]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe3_left[7]                                                           ;
; vga_controller:vga_ins|upper_pipe3_left[6]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe3_left[6]                                                           ;
; vga_controller:vga_ins|upper_pipe3_left[5]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe3_left[5]                                                           ;
; vga_controller:vga_ins|upper_pipe3_left[4]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe3_left[4]                                                           ;
; vga_controller:vga_ins|upper_pipe3_left[3]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe3_left[3]                                                           ;
; vga_controller:vga_ins|upper_pipe3_left[2]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe3_left[2]                                                           ;
; vga_controller:vga_ins|upper_pipe3_left[1]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe3_left[1]                                                           ;
; vga_controller:vga_ins|lower_pipe3_right[0]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_left[0]                                                           ;
; vga_controller:vga_ins|upper_pipe3_left[0]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe3_left[0]                                                           ;
; vga_controller:vga_ins|upper_pipe3_right[0]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_left[0]                                                           ;
; vga_controller:vga_ins|upper_pipe3_right[18]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe3_right[18]                                                         ;
; vga_controller:vga_ins|upper_pipe3_right[17]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe3_right[17]                                                         ;
; vga_controller:vga_ins|upper_pipe3_right[16]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe3_right[16]                                                         ;
; vga_controller:vga_ins|upper_pipe3_right[15]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe3_right[15]                                                         ;
; vga_controller:vga_ins|upper_pipe3_right[14]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe3_right[14]                                                         ;
; vga_controller:vga_ins|upper_pipe3_right[13]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe3_right[13]                                                         ;
; vga_controller:vga_ins|upper_pipe3_right[12]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe3_right[12]                                                         ;
; vga_controller:vga_ins|upper_pipe3_right[11]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe3_right[11]                                                         ;
; vga_controller:vga_ins|upper_pipe3_right[10]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe3_right[10]                                                         ;
; vga_controller:vga_ins|upper_pipe3_right[9]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_right[9]                                                          ;
; vga_controller:vga_ins|upper_pipe3_right[8]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_right[8]                                                          ;
; vga_controller:vga_ins|upper_pipe3_right[7]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_right[7]                                                          ;
; vga_controller:vga_ins|upper_pipe3_right[6]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_right[6]                                                          ;
; vga_controller:vga_ins|upper_pipe3_right[5]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_right[5]                                                          ;
; vga_controller:vga_ins|upper_pipe3_right[4]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_right[4]                                                          ;
; vga_controller:vga_ins|upper_pipe3_right[3]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_right[3]                                                          ;
; vga_controller:vga_ins|upper_pipe3_right[2]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_right[2]                                                          ;
; vga_controller:vga_ins|upper_pipe3_right[1]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe3_right[1]                                                          ;
; vga_controller:vga_ins|upper_pipe2_left[18]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_left[18]                                                          ;
; vga_controller:vga_ins|upper_pipe2_left[17]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_left[17]                                                          ;
; vga_controller:vga_ins|upper_pipe2_left[16]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_left[16]                                                          ;
; vga_controller:vga_ins|upper_pipe2_left[15]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_left[15]                                                          ;
; vga_controller:vga_ins|upper_pipe2_left[14]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_left[14]                                                          ;
; vga_controller:vga_ins|upper_pipe2_left[13]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_left[13]                                                          ;
; vga_controller:vga_ins|upper_pipe2_left[12]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_left[12]                                                          ;
; vga_controller:vga_ins|upper_pipe2_left[11]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_left[11]                                                          ;
; vga_controller:vga_ins|upper_pipe2_left[10]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_left[10]                                                          ;
; vga_controller:vga_ins|upper_pipe2_left[9]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe2_left[9]                                                           ;
; vga_controller:vga_ins|upper_pipe2_left[8]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe2_left[8]                                                           ;
; vga_controller:vga_ins|upper_pipe2_left[7]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe2_left[7]                                                           ;
; vga_controller:vga_ins|upper_pipe2_left[6]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe2_left[6]                                                           ;
; vga_controller:vga_ins|upper_pipe2_left[5]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe2_left[5]                                                           ;
; vga_controller:vga_ins|upper_pipe2_left[4]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe2_left[4]                                                           ;
; vga_controller:vga_ins|upper_pipe2_left[3]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe2_left[3]                                                           ;
; vga_controller:vga_ins|upper_pipe2_left[2]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe2_left[2]                                                           ;
; vga_controller:vga_ins|upper_pipe2_left[1]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe2_left[1]                                                           ;
; vga_controller:vga_ins|lower_pipe2_right[0]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_left[0]                                                           ;
; vga_controller:vga_ins|upper_pipe2_left[0]                                                                                            ; Merged with vga_controller:vga_ins|lower_pipe2_left[0]                                                           ;
; vga_controller:vga_ins|upper_pipe2_right[0]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_left[0]                                                           ;
; vga_controller:vga_ins|upper_pipe2_right[18]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe2_right[18]                                                         ;
; vga_controller:vga_ins|upper_pipe2_right[17]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe2_right[17]                                                         ;
; vga_controller:vga_ins|upper_pipe2_right[16]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe2_right[16]                                                         ;
; vga_controller:vga_ins|upper_pipe2_right[15]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe2_right[15]                                                         ;
; vga_controller:vga_ins|upper_pipe2_right[14]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe2_right[14]                                                         ;
; vga_controller:vga_ins|upper_pipe2_right[13]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe2_right[13]                                                         ;
; vga_controller:vga_ins|upper_pipe2_right[12]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe2_right[12]                                                         ;
; vga_controller:vga_ins|upper_pipe2_right[11]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe2_right[11]                                                         ;
; vga_controller:vga_ins|upper_pipe2_right[10]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe2_right[10]                                                         ;
; vga_controller:vga_ins|upper_pipe2_right[9]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_right[9]                                                          ;
; vga_controller:vga_ins|upper_pipe2_right[8]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_right[8]                                                          ;
; vga_controller:vga_ins|upper_pipe2_right[7]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_right[7]                                                          ;
; vga_controller:vga_ins|upper_pipe2_right[6]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_right[6]                                                          ;
; vga_controller:vga_ins|upper_pipe2_right[5]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_right[5]                                                          ;
; vga_controller:vga_ins|upper_pipe2_right[4]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_right[4]                                                          ;
; vga_controller:vga_ins|upper_pipe2_right[3]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_right[3]                                                          ;
; vga_controller:vga_ins|upper_pipe2_right[2]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_right[2]                                                          ;
; vga_controller:vga_ins|upper_pipe2_right[1]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe2_right[1]                                                          ;
; lcd:mylcd|state2[31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|state1[10]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; rising_edge_detect:comb_37|d2                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                           ;
; rising_edge_detect:comb_37|d1                                                                                                         ; Lost fanout                                                                                                      ;
; processor:myprocessor|alu:alumain|multdiv:muldiv1|exceptreg                                                                           ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~2                                                                            ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~3                                                                            ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg                                                                                   ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en                                             ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0..3]                                             ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_0_IDLE                                                             ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                          ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN                           ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE                              ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN                           ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                         ; Lost fanout                                                                                                      ;
; vga_controller:vga_ins|upper_pipe3_bottom[1]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe3_top[1]                                                            ;
; vga_controller:vga_ins|upper_pipe3_bottom[0]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe3_top[0]                                                            ;
; vga_controller:vga_ins|upper_pipe_bottom[1]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe_top[1]                                                             ;
; vga_controller:vga_ins|upper_pipe_bottom[0]                                                                                           ; Merged with vga_controller:vga_ins|lower_pipe_top[0]                                                             ;
; vga_controller:vga_ins|upper_pipe2_bottom[1]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe2_top[1]                                                            ;
; vga_controller:vga_ins|upper_pipe2_bottom[0]                                                                                          ; Merged with vga_controller:vga_ins|lower_pipe2_top[0]                                                            ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                      ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                               ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                              ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                       ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Lost fanout                                                                                                      ;
; lfsr_32bit:PRNG1|data[1]                                                                                                              ; Merged with processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg|make_dffe[0].dffe_bit       ;
; Total Number of Removed Registers = 873                                                                                               ;                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; lcd:mylcd|printed_crlf                                                                                                                ; Stuck at GND                   ; lcd:mylcd|ptr[0], lcd:mylcd|line1[0][7], lcd:mylcd|line1[0][6], lcd:mylcd|line1[0][5],                                             ;
;                                                                                                                                       ; due to stuck port clock_enable ; lcd:mylcd|line1[0][4], lcd:mylcd|line1[0][3], lcd:mylcd|line1[0][2],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[0][1], lcd:mylcd|line1[0][0], lcd:mylcd|line1[1][7],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[1][6], lcd:mylcd|line1[1][5], lcd:mylcd|line1[1][4],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[1][3], lcd:mylcd|line1[1][2], lcd:mylcd|line1[1][1],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[1][0], lcd:mylcd|line1[2][7], lcd:mylcd|line1[2][6],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[2][5], lcd:mylcd|line1[2][4], lcd:mylcd|line1[2][3],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[2][2], lcd:mylcd|line1[2][1], lcd:mylcd|line1[2][0],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[3][7], lcd:mylcd|line1[3][6], lcd:mylcd|line1[3][5],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[3][4], lcd:mylcd|line1[3][3], lcd:mylcd|line1[3][2],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[3][1], lcd:mylcd|line1[3][0], lcd:mylcd|line1[4][7],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[4][6], lcd:mylcd|line1[4][5], lcd:mylcd|line1[4][4],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[4][3], lcd:mylcd|line1[4][2], lcd:mylcd|line1[4][1],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[4][0], lcd:mylcd|line1[5][7], lcd:mylcd|line1[5][6],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[5][5], lcd:mylcd|line1[5][4], lcd:mylcd|line1[5][3],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[5][2], lcd:mylcd|line1[5][1], lcd:mylcd|line1[5][0],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[6][7], lcd:mylcd|line1[6][6], lcd:mylcd|line1[6][5],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[6][4], lcd:mylcd|line1[6][3], lcd:mylcd|line1[6][2],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[6][1], lcd:mylcd|line1[6][0], lcd:mylcd|line1[7][7],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[7][6], lcd:mylcd|line1[7][5], lcd:mylcd|line1[7][4],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[7][3], lcd:mylcd|line1[7][2], lcd:mylcd|line1[7][1],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[7][0], lcd:mylcd|line1[8][7], lcd:mylcd|line1[8][6],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[8][5], lcd:mylcd|line1[8][4], lcd:mylcd|line1[8][3],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[8][2], lcd:mylcd|line1[8][1], lcd:mylcd|line1[8][0],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[9][7], lcd:mylcd|line1[9][6], lcd:mylcd|line1[9][5],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[9][4], lcd:mylcd|line1[9][3], lcd:mylcd|line1[9][2],                                                               ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[9][1], lcd:mylcd|line1[9][0], lcd:mylcd|line1[10][7],                                                              ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[10][6], lcd:mylcd|line1[10][5], lcd:mylcd|line1[10][4],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[10][3], lcd:mylcd|line1[10][2], lcd:mylcd|line1[10][1],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[10][0], lcd:mylcd|line1[11][7], lcd:mylcd|line1[11][6],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[11][5], lcd:mylcd|line1[11][4], lcd:mylcd|line1[11][3],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[11][2], lcd:mylcd|line1[11][1], lcd:mylcd|line1[11][0],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[12][7], lcd:mylcd|line1[12][6], lcd:mylcd|line1[12][5],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[12][4], lcd:mylcd|line1[12][3], lcd:mylcd|line1[12][2],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[12][1], lcd:mylcd|line1[12][0], lcd:mylcd|line1[13][7],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[13][6], lcd:mylcd|line1[13][5], lcd:mylcd|line1[13][4],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[13][3], lcd:mylcd|line1[13][2], lcd:mylcd|line1[13][1],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[13][0], lcd:mylcd|line1[14][7], lcd:mylcd|line1[14][6],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[14][5], lcd:mylcd|line1[14][4], lcd:mylcd|line1[14][3],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[14][2], lcd:mylcd|line1[14][1], lcd:mylcd|line1[14][0],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[15][7], lcd:mylcd|line1[15][6], lcd:mylcd|line1[15][5],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[15][4], lcd:mylcd|line1[15][3], lcd:mylcd|line1[15][2],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line1[15][1], lcd:mylcd|line1[15][0]                                                                                     ;
; lcd:mylcd|ptr[3]                                                                                                                      ; Stuck at GND                   ; lcd:mylcd|line2[10][7], lcd:mylcd|line2[10][6], lcd:mylcd|line2[10][5],                                                            ;
;                                                                                                                                       ; due to stuck port clock_enable ; lcd:mylcd|line2[10][4], lcd:mylcd|line2[10][3], lcd:mylcd|line2[10][2],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line2[10][1], lcd:mylcd|line2[10][0], lcd:mylcd|line2[11][7],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line2[11][6], lcd:mylcd|line2[11][5], lcd:mylcd|line2[11][4],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line2[11][3], lcd:mylcd|line2[11][2], lcd:mylcd|line2[11][1],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line2[11][0], lcd:mylcd|line2[12][7], lcd:mylcd|line2[12][6],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line2[12][5], lcd:mylcd|line2[12][4], lcd:mylcd|line2[12][3],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line2[12][2], lcd:mylcd|line2[12][1], lcd:mylcd|line2[12][0],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line2[13][7], lcd:mylcd|line2[13][6], lcd:mylcd|line2[13][5],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line2[13][4], lcd:mylcd|line2[13][3], lcd:mylcd|line2[13][2],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line2[13][1], lcd:mylcd|line2[13][0], lcd:mylcd|line2[14][7],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line2[14][6], lcd:mylcd|line2[14][5], lcd:mylcd|line2[14][4],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line2[14][3], lcd:mylcd|line2[14][2], lcd:mylcd|line2[14][1],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line2[14][0], lcd:mylcd|line2[15][7], lcd:mylcd|line2[15][6],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line2[15][5], lcd:mylcd|line2[15][4], lcd:mylcd|line2[15][3],                                                            ;
;                                                                                                                                       ;                                ; lcd:mylcd|line2[15][2], lcd:mylcd|line2[15][1], lcd:mylcd|line2[15][0]                                                             ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND                   ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT,  ;
;                                                                                                                                       ; due to stuck port data_in      ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,    ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT    ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND                   ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                               ;
;                                                                                                                                       ; due to stuck port data_in      ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                               ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                               ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                               ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~2                                                                            ; Lost Fanouts                   ; PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg,                                                                               ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en,                                         ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                 ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                    ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN,                                                      ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT,                                                  ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN,                       ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                    ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost Fanouts                   ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0],                                            ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1],                                            ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2],                                            ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3],                                            ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                 ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA,                 ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN,                       ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND                   ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                      ;
;                                                                                                                                       ; due to stuck port data_in      ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                      ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                      ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                     ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                     ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12],                     ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR, ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                ;
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[3]                                                                                ; Lost Fanouts                   ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[4],                                                                            ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[5],                                                                            ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[6],                                                                            ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[7]                                                                             ;
; processor:myprocessor|register:statusreg|make_dffe[27].dffe_bit                                                                       ; Stuck at GND                   ; processor:myprocessor|alu:alumain|multdiv:muldiv1|exceptreg                                                                        ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|buf_changed                                                                                                                 ; Stuck at GND                   ; lcd:mylcd|buf_changed_ack                                                                                                          ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; rising_edge_detect:comb_37|d2                                                                                                         ; Stuck at VCC                   ; rising_edge_detect:comb_37|d1                                                                                                      ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2487  ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 97    ;
; Number of registers using Asynchronous Clear ; 2251  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2302  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Inverted Register Statistics                                ;
+---------------------------------------------------+---------+
; Inverted Register                                 ; Fan out ;
+---------------------------------------------------+---------+
; vga_controller:vga_ins|lower_pipe_static_curr[6]  ; 1       ;
; vga_controller:vga_ins|lower_pipe_static_curr[4]  ; 1       ;
; vga_controller:vga_ins|lower_pipe_static_curr[1]  ; 1       ;
; vga_controller:vga_ins|upper_pipe_static_curr[6]  ; 1       ;
; vga_controller:vga_ins|upper_pipe_static_curr[4]  ; 1       ;
; vga_controller:vga_ins|upper_pipe_static_curr[1]  ; 1       ;
; vga_controller:vga_ins|lower_pipe2_static_curr[6] ; 1       ;
; vga_controller:vga_ins|lower_pipe2_static_curr[4] ; 1       ;
; vga_controller:vga_ins|lower_pipe2_static_curr[1] ; 1       ;
; vga_controller:vga_ins|upper_pipe2_static_curr[6] ; 1       ;
; vga_controller:vga_ins|upper_pipe2_static_curr[4] ; 1       ;
; vga_controller:vga_ins|upper_pipe2_static_curr[1] ; 1       ;
; vga_controller:vga_ins|lower_pipe3_static_curr[6] ; 1       ;
; vga_controller:vga_ins|lower_pipe3_static_curr[4] ; 1       ;
; vga_controller:vga_ins|lower_pipe3_static_curr[1] ; 1       ;
; vga_controller:vga_ins|upper_pipe3_static_curr[6] ; 1       ;
; vga_controller:vga_ins|upper_pipe3_static_curr[4] ; 1       ;
; vga_controller:vga_ins|upper_pipe3_static_curr[1] ; 2       ;
; vga_controller:vga_ins|gameover_static_curr[7]    ; 1       ;
; vga_controller:vga_ins|gameover_static_curr[5]    ; 1       ;
; lfsr_32bit:PRNG1|data[31]                         ; 3       ;
; lfsr_32bit:PRNG1|data[30]                         ; 4       ;
; lfsr_32bit:PRNG1|data[29]                         ; 4       ;
; lfsr_32bit:PRNG1|data[28]                         ; 5       ;
; lfsr_32bit:PRNG1|data[23]                         ; 5       ;
; lfsr_32bit:PRNG1|data[22]                         ; 5       ;
; lfsr_32bit:PRNG1|data[21]                         ; 5       ;
; lfsr_32bit:PRNG1|data[20]                         ; 6       ;
; lfsr_32bit:PRNG1|data[15]                         ; 5       ;
; lfsr_32bit:PRNG1|data[14]                         ; 5       ;
; lfsr_32bit:PRNG1|data[13]                         ; 6       ;
; lfsr_32bit:PRNG1|data[12]                         ; 5       ;
; lfsr_32bit:PRNG1|data[7]                          ; 5       ;
; lfsr_32bit:PRNG1|data[6]                          ; 5       ;
; lfsr_32bit:PRNG1|data[5]                          ; 5       ;
; lfsr_32bit:PRNG1|data[4]                          ; 5       ;
; Total number of inverted registers = 36           ;         ;
+---------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|dynamic_ADDR[16]                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |skeleton|lcd:mylcd|mstart                                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|gameover_static_curr[16]                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|bird_static_curr[13]                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|drawing_lower_pipe                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|lower_pipe_static_curr[14]                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|upper_pipe_static_curr[7]                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|lower_pipe2_static_curr[10]                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|upper_pipe2_static_curr[16]                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|lower_pipe3_static_curr[13]                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|upper_pipe3_static_curr[3]                                                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|register:resultreg|make_dffe[15].dffe_bit                  ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|gameover_pixels_drawn[1]                                                              ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|bird_pixels_drawn[14]                                                                 ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|lower_pipe_pixels_drawn[0]                                                            ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|upper_pipe_pixels_drawn[11]                                                           ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|lower_pipe2_pixels_drawn[13]                                                          ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|upper_pipe2_pixels_drawn[2]                                                           ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|lower_pipe3_pixels_drawn[7]                                                           ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|upper_pipe3_pixels_drawn[10]                                                          ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9]         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[6]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                       ;
; 8:1                ; 27 bits   ; 135 LEs       ; 81 LEs               ; 54 LEs                 ; Yes        ; |skeleton|processor:myprocessor|register:pcreg|make_dffe[14].dffe_bit                                                  ;
; 65:1               ; 24 bits   ; 1032 LEs      ; 552 LEs              ; 480 LEs                ; Yes        ; |skeleton|processor:myprocessor|register:DXB|make_dffe[30].dffe_bit                                                    ;
; 65:1               ; 7 bits    ; 301 LEs       ; 168 LEs              ; 133 LEs                ; Yes        ; |skeleton|processor:myprocessor|register:DXB|make_dffe[3].dffe_bit                                                     ;
; 65:1               ; 24 bits   ; 1032 LEs      ; 552 LEs              ; 480 LEs                ; Yes        ; |skeleton|processor:myprocessor|register:DXA|make_dffe[12].dffe_bit                                                    ;
; 65:1               ; 7 bits    ; 301 LEs       ; 168 LEs              ; 133 LEs                ; Yes        ; |skeleton|processor:myprocessor|register:DXA|make_dffe[7].dffe_bit                                                     ;
; 8:1                ; 17 bits   ; 85 LEs        ; 68 LEs               ; 17 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|static_ADDR[8]                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|gameover_static_curr[5]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|bird_static_curr[12]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|lower_pipe_static_curr[6]                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|upper_pipe_static_curr[1]                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|lower_pipe2_static_curr[6]                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|upper_pipe2_static_curr[4]                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|lower_pipe3_static_curr[1]                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|upper_pipe3_static_curr[4]                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[12].m1|or1                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[15].m1|or1               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[10].m1|or1               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[24].m1|or1                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[13].m1|or1                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[11].m1|or1                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[18].m1|or1                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[13].m1|or1                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[21].m1|or1                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[16].m1|or1                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[29].m1|or1                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrbmux|mux1bit2to1:make_mux[2].m1|or1                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|static_ADDR                                                                           ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|static_ADDR                                                                           ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|static_ADDR                                                                           ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|static_ADDR                                                                           ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|static_ADDR                                                                           ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|static_ADDR                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|static_ADDR                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|static_ADDR                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|static_ADDR                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|static_ADDR                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|static_ADDR                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|static_ADDR                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|static_ADDR                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[29].m1|or1                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[29].m1|or1                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[22].m1|or1                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[1].m1|or1                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[26].m1|or1                 ;
; 7:1                ; 30 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[8].m1|or1           ;
; 7:1                ; 31 bits   ; 124 LEs       ; 124 LEs              ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|regfile:registerfile|data_readRegB[4]                                                  ;
; 8:1                ; 24 bits   ; 120 LEs       ; 96 LEs               ; 24 LEs                 ; No         ; |skeleton|processor:myprocessor|regfile:registerfile|data_readRegB[14]                                                 ;
; 8:1                ; 69 bits   ; 345 LEs       ; 345 LEs              ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|regfile:registerfile|data_readRegB[19]                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|regfile:registerfile|data_readRegB[0]                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component|altsyncram_ts91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_3qi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_3gc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; dmem.mif             ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_8vc1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|imem:myimem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; imem.mif             ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_2m81      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2 ;
+------------------+-------+----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                     ;
+------------------+-------+----------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                           ;
+------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                   ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                   ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                   ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                   ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                   ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                   ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                   ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                   ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; flappy_data.mif      ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ts91      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; game_screen.mif      ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_3qi1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; flappy_index.mif     ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_3gc1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 19             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_ucm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 19             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_ucm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 6              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                               ;
; Entity Instance                           ; processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; processor:myprocessor|imem:myimem|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 76800                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 307200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 24                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|vga_data:vga_display" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; aclr ; Input ; Info     ; Stuck at GND                                  ;
; wren ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins"                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; butt_posedge_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_seven_segment:dig3" ;
+--------------+-------+----------+-------------------------+
; Port         ; Type  ; Severity ; Details                 ;
+--------------+-------+----------+-------------------------+
; digit[31..4] ; Input ; Info     ; Stuck at GND            ;
+--------------+-------+----------+-------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_seven_segment:dig2" ;
+--------------+-------+----------+-------------------------+
; Port         ; Type  ; Severity ; Details                 ;
+--------------+-------+----------+-------------------------+
; digit[31..4] ; Input ; Info     ; Stuck at GND            ;
+--------------+-------+----------+-------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_seven_segment:dig1" ;
+--------------+-------+----------+-------------------------+
; Port         ; Type  ; Severity ; Details                 ;
+--------------+-------+----------+-------------------------+
; digit[31..4] ; Input ; Info     ; Stuck at GND            ;
+--------------+-------+----------+-------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "lcd:mylcd"      ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; write_en ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"                                                                                                                               ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2"                                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; ps2_key_data       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2_key_pressed    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; last_data_received ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|wcontrol:wctrl|mux5bit2to1:pickrw" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux32bit2to1:pickstatus" ;
+------------+-------+----------+-------------------------------------------+
; Port       ; Type  ; Severity ; Details                                   ;
+------------+-------+----------+-------------------------------------------+
; in0[31..1] ; Input ; Info     ; Stuck at GND                              ;
; in0[0]     ; Input ; Info     ; Stuck at VCC                              ;
+------------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|cla32mult:addNtopc" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|register:resultreg" ;
+------------+-------+----------+------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                          ;
+------------+-------+----------+------------------------------------------------------------------+
; ctrl_reset ; Input ; Info     ; Stuck at GND                                                     ;
+------------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|register:remlow" ;
+------------+-------+----------+---------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                             ;
+------------+-------+----------+---------------------------------------------------------------------+
; ctrl_reset ; Input ; Info     ; Stuck at GND                                                        ;
+------------+-------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|register:divisor" ;
+------------+-------+----------+----------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                              ;
+------------+-------+----------+----------------------------------------------------------------------+
; ctrl_reset ; Input ; Info     ; Stuck at GND                                                         ;
+------------+-------+----------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|up_counter:counter" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|register:productlow" ;
+------------+-------+----------+--------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                  ;
+------------+-------+----------+--------------------------------------------------------------------------+
; ctrl_reset ; Input ; Info     ; Stuck at GND                                                             ;
+------------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|register:multiplicandreg" ;
+------------+-------+----------+-------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                       ;
+------------+-------+----------+-------------------------------------------------------------------------------+
; ctrl_reset ; Input ; Info     ; Stuck at GND                                                                  ;
+------------+-------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                                                ;
; cin  ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|up_counter:counter" ;
+--------+-------+----------+-----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                     ;
+--------+-------+----------+-----------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                ;
+--------+-------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3"                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2"                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1"                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux32bit4to1:pickbypassB" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; in3  ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux32bit4to1:pickbypassA" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; in3  ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop1mux" ;
+-----------+-------+----------+-------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                     ;
+-----------+-------+----------+-------------------------------------------------------------+
; in0       ; Input ; Info     ; Stuck at GND                                                ;
; in1[4..1] ; Input ; Info     ; Stuck at GND                                                ;
; in1[0]    ; Input ; Info     ; Stuck at VCC                                                ;
+-----------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg" ;
+------------------+-------+----------+----------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                        ;
+------------------+-------+----------+----------------------------------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at VCC                                                   ;
+------------------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg" ;
+------------------+-------+----------+---------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                       ;
+------------------+-------+----------+---------------------------------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at VCC                                                  ;
+------------------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg" ;
+------------------+-------+----------+---------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                       ;
+------------------+-------+----------+---------------------------------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at GND                                                  ;
; ctrl_reset       ; Input ; Info     ; Stuck at VCC                                                  ;
+------------------+-------+----------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|regfile:registerfile|fiveto32decoder:rw"                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; onehot[21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; onehot[8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; onehot[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|regfile:registerfile"                                                               ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; gameover_flag_long[31..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; collision_flag_long[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|register:saveFDIRstall" ;
+------------------+-------+----------+------------------------------------+
; Port             ; Type  ; Severity ; Details                            ;
+------------------+-------+----------+------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at VCC                       ;
+------------------+-------+----------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4"                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3"                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2"                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1"                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|cla32mult:pcincrement" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                  ;
; cin  ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor"                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; pipe_y_rand[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; pipe_y_rand[7]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bex_return         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "lfsr_32bit:PRNG1"   ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; seed[31..28] ; Input ; Info     ; Stuck at VCC ;
; seed[23..20] ; Input ; Info     ; Stuck at VCC ;
; seed[15..12] ; Input ; Info     ; Stuck at VCC ;
; seed[7..4]   ; Input ; Info     ; Stuck at VCC ;
; seed[27..24] ; Input ; Info     ; Stuck at GND ;
; seed[19..16] ; Input ; Info     ; Stuck at GND ;
; seed[11..8]  ; Input ; Info     ; Stuck at GND ;
; seed[3..0]   ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 156                         ;
; cycloneiii_ff         ; 2487                        ;
;     CLR               ; 131                         ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 121                         ;
;     ENA CLR           ; 2049                        ;
;     ENA CLR SCLR      ; 35                          ;
;     ENA CLR SCLR SLD  ; 5                           ;
;     ENA CLR SLD       ; 30                          ;
;     ENA SLD           ; 62                          ;
;     plain             ; 53                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 10849                       ;
;     arith             ; 2052                        ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 728                         ;
;         3 data inputs ; 1313                        ;
;     normal            ; 8797                        ;
;         0 data inputs ; 185                         ;
;         1 data inputs ; 110                         ;
;         2 data inputs ; 1776                        ;
;         3 data inputs ; 1348                        ;
;         4 data inputs ; 5378                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 472                         ;
;                       ;                             ;
; Max LUT depth         ; 89.00                       ;
; Average LUT depth     ; 33.60                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Wed Dec 07 14:57:09 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_data.v
    Info (12023): Found entity 1: vga_data File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_data.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Reset_Delay.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 1
    Info (12023): Found entity 2: rising_edge_detect File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 140
Info (12021): Found 1 design units, including 1 entities, in source file ps2_interface.v
    Info (12023): Found entity 1: PS2_Interface File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Controller.v Line: 9
Info (12021): Found 54 design units, including 54 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1
    Info (12023): Found entity 2: bypassstallcontrol File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 221
    Info (12023): Found entity 3: regselectequal File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 358
    Info (12023): Found entity 4: wcontrol File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 367
    Info (12023): Found entity 5: mcontrol File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 388
    Info (12023): Found entity 6: xcontrol File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 397
    Info (12023): Found entity 7: dcontrol File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 452
    Info (12023): Found entity 8: alu File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 482
    Info (12023): Found entity 9: multdiv File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 528
    Info (12023): Found entity 10: div File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 557
    Info (12023): Found entity 11: mult File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 629
    Info (12023): Found entity 12: up_counter File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 694
    Info (12023): Found entity 13: negator File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 742
    Info (12023): Found entity 14: sra_mult File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 751
    Info (12023): Found entity 15: sll_mult File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 760
    Info (12023): Found entity 16: regfile File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 769
    Info (12023): Found entity 17: register File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 842
    Info (12023): Found entity 18: fiveto32decoder File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 859
    Info (12023): Found entity 19: threeto8decoder File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 871
    Info (12023): Found entity 20: twoto4decoder File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 886
    Info (12023): Found entity 21: sll File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 896
    Info (12023): Found entity 22: sra File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 918
    Info (12023): Found entity 23: sll1 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 940
    Info (12023): Found entity 24: sra1 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 953
    Info (12023): Found entity 25: sll2 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 966
    Info (12023): Found entity 26: sra2 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 979
    Info (12023): Found entity 27: sll4 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 993
    Info (12023): Found entity 28: sra4 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1006
    Info (12023): Found entity 29: sll8 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1022
    Info (12023): Found entity 30: sra8 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1035
    Info (12023): Found entity 31: sll16 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1055
    Info (12023): Found entity 32: sra16 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1068
    Info (12023): Found entity 33: inverter5bit File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1096
    Info (12023): Found entity 34: inverter32bit File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1108
    Info (12023): Found entity 35: mux1bit2to1 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1120
    Info (12023): Found entity 36: mux3bit2to1 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1131
    Info (12023): Found entity 37: mux5bit2to1 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1144
    Info (12023): Found entity 38: mux32bit2to1 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1157
    Info (12023): Found entity 39: mux32bit4to1 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1170
    Info (12023): Found entity 40: mux32bit8to1 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1182
    Info (12023): Found entity 41: cla32mult File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1199
    Info (12023): Found entity 42: cla_32bit File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1241
    Info (12023): Found entity 43: big_g File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1288
    Info (12023): Found entity 44: big_p File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1303
    Info (12023): Found entity 45: cla_8bit File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1311
    Info (12023): Found entity 46: cla1 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1343
    Info (12023): Found entity 47: cla2 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1354
    Info (12023): Found entity 48: cla3 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1366
    Info (12023): Found entity 49: cla4 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1379
    Info (12023): Found entity 50: cla5 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1393
    Info (12023): Found entity 51: cla6 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1408
    Info (12023): Found entity 52: cla7 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1424
    Info (12023): Found entity 53: cla8 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1441
    Info (12023): Found entity 54: full_add File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1459
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 2 design units, including 2 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 1
    Info (12023): Found entity 2: collision_detection File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 732
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_index.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_data.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file output_files/flappy_tb.v
    Info (12023): Found entity 1: flappy_tb File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/output_files/flappy_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file decimal_to_seven_segment.v
    Info (12023): Found entity 1: decimal_to_seven_segment File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/decimal_to_seven_segment.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lfsr_32bit.v
    Info (12023): Found entity 1: lfsr_32bit File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lfsr_32bit.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(85): created implicit net for "reset_jump_flag" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 85
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(112): created implicit net for "DLY_RST" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 112
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(113): created implicit net for "VGA_CTRL_CLK" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 113
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(113): created implicit net for "AUD_CTRL_CLK" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 113
Warning (10236): Verilog HDL Implicit Net warning at processor.v(262): created implicit net for "dxir_lw" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 262
Warning (10236): Verilog HDL Implicit Net warning at processor.v(263): created implicit net for "dxir_sw" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 263
Warning (10236): Verilog HDL Implicit Net warning at processor.v(264): created implicit net for "dxir_addi" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 264
Warning (10236): Verilog HDL Implicit Net warning at processor.v(265): created implicit net for "dxir_jr" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 265
Warning (10236): Verilog HDL Implicit Net warning at processor.v(266): created implicit net for "dxir_rtype" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 266
Warning (10236): Verilog HDL Implicit Net warning at processor.v(270): created implicit net for "fdir_lw" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 270
Warning (10236): Verilog HDL Implicit Net warning at processor.v(271): created implicit net for "fdir_sw" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 271
Warning (10236): Verilog HDL Implicit Net warning at processor.v(272): created implicit net for "fdir_addi" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 272
Warning (10236): Verilog HDL Implicit Net warning at processor.v(273): created implicit net for "fdir_jr" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 273
Warning (10236): Verilog HDL Implicit Net warning at processor.v(274): created implicit net for "fdir_rtype" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 274
Warning (10236): Verilog HDL Implicit Net warning at processor.v(434): created implicit net for "bex_comm" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 434
Warning (10236): Verilog HDL Implicit Net warning at processor.v(848): created implicit net for "clrn" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 848
Warning (10236): Verilog HDL Implicit Net warning at vga_controller.v(207): created implicit net for "upper2_pipe_y" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 207
Critical Warning (10846): Verilog HDL Instantiation warning at skeleton.v(85): instance has no name File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 85
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10034): Output port "debug_data_in" at skeleton.v(37) has no driver File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
Warning (10034): Output port "debug_addr" at skeleton.v(38) has no driver File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 38
Warning (10034): Output port "VGA_SYNC" at skeleton.v(23) has no driver File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 23
Info (12128): Elaborating entity "lfsr_32bit" for hierarchy "lfsr_32bit:PRNG1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 79
Warning (10855): Verilog HDL warning at lfsr_32bit.v(9): initial value for variable data should be constant File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lfsr_32bit.v Line: 9
Info (12128): Elaborating entity "rising_edge_detect" for hierarchy "rising_edge_detect:comb_37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 85
Info (12128): Elaborating entity "processor" for hierarchy "processor:myprocessor" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 90
Info (12128): Elaborating entity "register" for hierarchy "processor:myprocessor|register:pcreg" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 30
Info (12128): Elaborating entity "cla32mult" for hierarchy "processor:myprocessor|cla32mult:pcincrement" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 48
Info (12128): Elaborating entity "big_g" for hierarchy "processor:myprocessor|cla32mult:pcincrement|big_g:bg1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1219
Info (12128): Elaborating entity "big_p" for hierarchy "processor:myprocessor|cla32mult:pcincrement|big_p:bp1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1220
Info (12128): Elaborating entity "cla1" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla1:c1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1228
Info (12128): Elaborating entity "cla2" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla2:c2" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1229
Info (12128): Elaborating entity "cla3" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla3:c3" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1230
Info (12128): Elaborating entity "cla_8bit" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1233
Info (12128): Elaborating entity "cla4" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla4:c4" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1326
Info (12128): Elaborating entity "cla5" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla5:c5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1327
Info (12128): Elaborating entity "cla6" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla6:c6" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1328
Info (12128): Elaborating entity "cla7" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla7:c7" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1329
Info (12128): Elaborating entity "cla8" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla8:c8" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1330
Info (12128): Elaborating entity "full_add" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[0].adder1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1335
Info (12128): Elaborating entity "mux32bit2to1" for hierarchy "processor:myprocessor|mux32bit2to1:pickbranchjumppc" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 50
Info (12128): Elaborating entity "mux1bit2to1" for hierarchy "processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[0].m1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1165
Info (12128): Elaborating entity "regfile" for hierarchy "processor:myprocessor|regfile:registerfile" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 76
Info (12128): Elaborating entity "fiveto32decoder" for hierarchy "processor:myprocessor|regfile:registerfile|fiveto32decoder:rw" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 789
Info (12128): Elaborating entity "twoto4decoder" for hierarchy "processor:myprocessor|regfile:registerfile|fiveto32decoder:rw|twoto4decoder:a" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 864
Info (12128): Elaborating entity "threeto8decoder" for hierarchy "processor:myprocessor|regfile:registerfile|fiveto32decoder:rw|threeto8decoder:b1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 865
Info (12128): Elaborating entity "dcontrol" for hierarchy "processor:myprocessor|dcontrol:dctrl" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 80
Info (12128): Elaborating entity "mux5bit2to1" for hierarchy "processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickra" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 476
Info (12128): Elaborating entity "xcontrol" for hierarchy "processor:myprocessor|xcontrol:xctrl" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 108
Info (12128): Elaborating entity "mux32bit4to1" for hierarchy "processor:myprocessor|mux32bit4to1:pickbypassA" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 114
Info (12128): Elaborating entity "alu" for hierarchy "processor:myprocessor|alu:alumain" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 123
Info (12128): Elaborating entity "inverter32bit" for hierarchy "processor:myprocessor|alu:alumain|inverter32bit:i2" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 498
Info (12128): Elaborating entity "sll" for hierarchy "processor:myprocessor|alu:alumain|sll:shift1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 501
Info (12128): Elaborating entity "sll16" for hierarchy "processor:myprocessor|alu:alumain|sll:shift1|sll16:s1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 902
Info (12128): Elaborating entity "sll8" for hierarchy "processor:myprocessor|alu:alumain|sll:shift1|sll8:s2" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 905
Info (12128): Elaborating entity "sll4" for hierarchy "processor:myprocessor|alu:alumain|sll:shift1|sll4:s3" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 908
Info (12128): Elaborating entity "sll2" for hierarchy "processor:myprocessor|alu:alumain|sll:shift1|sll2:s4" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 911
Info (12128): Elaborating entity "sll1" for hierarchy "processor:myprocessor|alu:alumain|sll:shift1|sll1:s5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 914
Info (12128): Elaborating entity "sra" for hierarchy "processor:myprocessor|alu:alumain|sra:shift2" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 502
Info (12128): Elaborating entity "sra16" for hierarchy "processor:myprocessor|alu:alumain|sra:shift2|sra16:s1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 924
Info (12128): Elaborating entity "sra8" for hierarchy "processor:myprocessor|alu:alumain|sra:shift2|sra8:s2" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 927
Info (12128): Elaborating entity "sra4" for hierarchy "processor:myprocessor|alu:alumain|sra:shift2|sra4:s3" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 930
Info (12128): Elaborating entity "sra2" for hierarchy "processor:myprocessor|alu:alumain|sra:shift2|sra2:s4" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 933
Info (12128): Elaborating entity "sra1" for hierarchy "processor:myprocessor|alu:alumain|sra:shift2|sra1:s5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 936
Info (12128): Elaborating entity "cla_32bit" for hierarchy "processor:myprocessor|alu:alumain|cla_32bit:add1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 504
Info (12128): Elaborating entity "multdiv" for hierarchy "processor:myprocessor|alu:alumain|multdiv:muldiv1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 513
Info (12128): Elaborating entity "mult" for hierarchy "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 539
Info (12128): Elaborating entity "up_counter" for hierarchy "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|up_counter:counter" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 636
Info (12128): Elaborating entity "negator" for hierarchy "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 642
Info (12128): Elaborating entity "sra_mult" for hierarchy "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|sra_mult:shiftresult" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 662
Info (12128): Elaborating entity "div" for hierarchy "processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 540
Info (12128): Elaborating entity "sll_mult" for hierarchy "processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|sll_mult:shifter" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 608
Info (12128): Elaborating entity "mux32bit8to1" for hierarchy "processor:myprocessor|alu:alumain|mux32bit8to1:mux2" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 518
Info (12128): Elaborating entity "mcontrol" for hierarchy "processor:myprocessor|mcontrol:mctrl" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 173
Info (12128): Elaborating entity "wcontrol" for hierarchy "processor:myprocessor|wcontrol:wctrl" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 192
Info (12128): Elaborating entity "bypassstallcontrol" for hierarchy "processor:myprocessor|bypassstallcontrol:bypassstallctrl" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 199
Info (12128): Elaborating entity "regselectequal" for hierarchy "processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:dxir_rs_xmir_rd" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 280
Info (12128): Elaborating entity "dmem" for hierarchy "processor:myprocessor|dmem:mydmem" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 210
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/dmem.v Line: 85
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/dmem.v Line: 85
Info (12133): Instantiated megafunction "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/dmem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf
    Info (12023): Found entity 1: altsyncram_8vc1 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_8vc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8vc1" for hierarchy "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "imem" for hierarchy "processor:myprocessor|imem:myimem" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 216
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v Line: 84
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v Line: 84
Info (12133): Instantiated megafunction "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf
    Info (12023): Found entity 1: altsyncram_2m81 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_2m81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2m81" for hierarchy "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_2m81.tdf Line: 32
Info (12128): Elaborating entity "PS2_Interface" for hierarchy "PS2_Interface:myps2" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 93
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Interface.v Line: 26
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Controller.v Line: 248
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Controller.v Line: 268
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:mylcd" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 96
Info (12128): Elaborating entity "decimal_to_seven_segment" for hierarchy "decimal_to_seven_segment:dig1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 99
Warning (10762): Verilog HDL Case Statement warning at decimal_to_seven_segment.v(51): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/decimal_to_seven_segment.v Line: 51
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "Hexadecimal_To_Seven_Segment:hex4" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 102
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 112
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 113
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 135
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(207): object "upper2_pipe_y" assigned a value but never read File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 207
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(82): object "lower_pipe_height" assigned a value but never read File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 82
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(87): object "upper_pipe_height" assigned a value but never read File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 87
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(92): object "lower_pipe2_height" assigned a value but never read File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 92
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(97): object "upper_pipe2_height" assigned a value but never read File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 97
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(102): object "lower_pipe3_height" assigned a value but never read File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 102
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(107): object "upper_pipe3_height" assigned a value but never read File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 107
Warning (10858): Verilog HDL warning at vga_controller.v(206): object upper_pipe2_y used but never assigned File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 206
Warning (10230): Verilog HDL assignment warning at vga_controller.v(190): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 190
Warning (10230): Verilog HDL assignment warning at vga_controller.v(192): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 192
Warning (10230): Verilog HDL assignment warning at vga_controller.v(195): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 195
Warning (10230): Verilog HDL assignment warning at vga_controller.v(200): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 200
Warning (10230): Verilog HDL assignment warning at vga_controller.v(202): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 202
Warning (10230): Verilog HDL assignment warning at vga_controller.v(205): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 205
Warning (10230): Verilog HDL assignment warning at vga_controller.v(207): truncated value with size 19 to match size of target (1) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 207
Warning (10230): Verilog HDL assignment warning at vga_controller.v(210): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 210
Warning (10230): Verilog HDL assignment warning at vga_controller.v(212): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 212
Warning (10230): Verilog HDL assignment warning at vga_controller.v(215): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 215
Warning (10230): Verilog HDL assignment warning at vga_controller.v(289): truncated value with size 32 to match size of target (5) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 289
Warning (10230): Verilog HDL assignment warning at vga_controller.v(293): truncated value with size 6 to match size of target (5) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 293
Warning (10230): Verilog HDL assignment warning at vga_controller.v(308): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 308
Warning (10230): Verilog HDL assignment warning at vga_controller.v(318): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 318
Warning (10230): Verilog HDL assignment warning at vga_controller.v(328): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 328
Warning (10230): Verilog HDL assignment warning at vga_controller.v(384): truncated value with size 32 to match size of target (5) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 384
Warning (10230): Verilog HDL assignment warning at vga_controller.v(388): truncated value with size 6 to match size of target (5) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 388
Warning (10230): Verilog HDL assignment warning at vga_controller.v(403): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 403
Warning (10230): Verilog HDL assignment warning at vga_controller.v(413): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 413
Warning (10230): Verilog HDL assignment warning at vga_controller.v(423): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 423
Warning (10230): Verilog HDL assignment warning at vga_controller.v(441): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 441
Warning (10230): Verilog HDL assignment warning at vga_controller.v(454): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 454
Warning (10230): Verilog HDL assignment warning at vga_controller.v(455): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 455
Warning (10230): Verilog HDL assignment warning at vga_controller.v(459): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 459
Warning (10230): Verilog HDL assignment warning at vga_controller.v(483): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 483
Warning (10230): Verilog HDL assignment warning at vga_controller.v(484): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 484
Warning (10230): Verilog HDL assignment warning at vga_controller.v(488): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 488
Warning (10230): Verilog HDL assignment warning at vga_controller.v(512): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 512
Warning (10230): Verilog HDL assignment warning at vga_controller.v(513): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 513
Warning (10230): Verilog HDL assignment warning at vga_controller.v(517): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 517
Warning (10230): Verilog HDL assignment warning at vga_controller.v(544): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 544
Warning (10230): Verilog HDL assignment warning at vga_controller.v(545): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 545
Warning (10230): Verilog HDL assignment warning at vga_controller.v(549): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 549
Warning (10230): Verilog HDL assignment warning at vga_controller.v(573): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 573
Warning (10230): Verilog HDL assignment warning at vga_controller.v(574): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 574
Warning (10230): Verilog HDL assignment warning at vga_controller.v(578): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 578
Warning (10230): Verilog HDL assignment warning at vga_controller.v(603): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 603
Warning (10230): Verilog HDL assignment warning at vga_controller.v(604): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 604
Warning (10230): Verilog HDL assignment warning at vga_controller.v(608): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 608
Warning (10230): Verilog HDL assignment warning at vga_controller.v(632): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 632
Warning (10230): Verilog HDL assignment warning at vga_controller.v(633): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 633
Warning (10230): Verilog HDL assignment warning at vga_controller.v(637): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 637
Warning (10230): Verilog HDL assignment warning at vga_controller.v(668): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 668
Warning (10230): Verilog HDL assignment warning at vga_controller.v(669): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 669
Warning (10230): Verilog HDL assignment warning at vga_controller.v(673): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 673
Warning (10030): Net "upper_pipe2_y" at vga_controller.v(206) has no driver or initial value, using a default initial value '0' File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 206
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 229
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "collision_detection" for hierarchy "vga_controller:vga_ins|collision_detection:c" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 241
Info (12128): Elaborating entity "img_data" for hierarchy "vga_controller:vga_ins|img_data:static_data" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 698
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_data.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_data.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_data.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "flappy_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ts91.tdf
    Info (12023): Found entity 1: altsyncram_ts91 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_ts91.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ts91" for hierarchy "vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component|altsyncram_ts91:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf
    Info (12023): Found entity 1: decode_u9a File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/decode_u9a.tdf Line: 23
Info (12128): Elaborating entity "decode_u9a" for hierarchy "vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component|altsyncram_ts91:auto_generated|decode_u9a:rden_decode" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_ts91.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf
    Info (12023): Found entity 1: mux_lob File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/mux_lob.tdf Line: 23
Info (12128): Elaborating entity "mux_lob" for hierarchy "vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component|altsyncram_ts91:auto_generated|mux_lob:mux2" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_ts91.tdf Line: 42
Info (12128): Elaborating entity "vga_data" for hierarchy "vga_controller:vga_ins|vga_data:vga_display" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 707
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_data.v Line: 89
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_data.v Line: 89
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_data.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "game_screen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3qi1.tdf
    Info (12023): Found entity 1: altsyncram_3qi1 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3qi1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_3qi1" for hierarchy "vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_3qi1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_hua.tdf
    Info (12023): Found entity 1: decode_hua File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/decode_hua.tdf Line: 23
Info (12128): Elaborating entity "decode_hua" for hierarchy "vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_3qi1:auto_generated|decode_hua:decode3" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3qi1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/decode_aaa.tdf Line: 23
Info (12128): Elaborating entity "decode_aaa" for hierarchy "vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_3qi1:auto_generated|decode_aaa:rden_decode" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3qi1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/mux_1pb.tdf Line: 23
Info (12128): Elaborating entity "mux_1pb" for hierarchy "vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_3qi1:auto_generated|mux_1pb:mux2" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3qi1.tdf Line: 48
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 713
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_index.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_index.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_index.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "flappy_index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3gc1.tdf
    Info (12023): Found entity 1: altsyncram_3gc1 File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3gc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3gc1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_3gc1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[31]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[30]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[29]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[28]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[27]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[26]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[25]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[24]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[23]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[22]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[21]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[20]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[19]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[18]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[17]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[16]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[15]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[14]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[13]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[12]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[11]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[10]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[9]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[8]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[7]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[6]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[5]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[4]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[3]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[2]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[1]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegA[0]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[31]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[30]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[29]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[28]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[27]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[26]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[25]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[24]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[23]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[22]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[21]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[20]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[19]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[18]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[17]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[16]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[15]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[14]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[13]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[12]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[11]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[10]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[9]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[8]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[7]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[6]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[5]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[4]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[3]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[2]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[1]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:registerfile|data_readRegB[0]" into a selector File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 1126
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 99
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 100
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 100
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 101
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 101
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div0" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 657
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 657
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod0" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 656
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 81
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 99
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 99
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_3bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 100
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 100
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_0jm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 101
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 101
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_3jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_a7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div0" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 657
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div0" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 657
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_ikm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_8af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 657
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod1" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 657
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "19"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf
    Info (12023): Found entity 1: lpm_divide_ucm File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_ucm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jnh File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_jnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qaf.tdf
    Info (12023): Found entity 1: alt_u_div_qaf File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_qaf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod0" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 656
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod0" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 656
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "19"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 81
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 81
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf
    Info (12023): Found entity 1: lpm_divide_5bm File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_5bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_87f.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[0]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[0]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[0]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[3]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[3]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[2]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[2]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[1]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[1]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[1]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|animation_count[0]" is converted into an equivalent circuit using register "vga_controller:vga_ins|animation_count[0]~_emulated" and latch "vga_controller:vga_ins|animation_count[0]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|animation_count[1]" is converted into an equivalent circuit using register "vga_controller:vga_ins|animation_count[1]~_emulated" and latch "vga_controller:vga_ins|animation_count[1]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|animation_count[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|animation_count[2]~_emulated" and latch "vga_controller:vga_ins|animation_count[2]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|animation_count[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|animation_count[3]~_emulated" and latch "vga_controller:vga_ins|animation_count[3]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|animation_count[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|animation_count[4]~_emulated" and latch "vga_controller:vga_ins|animation_count[4]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[6]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[6]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[5]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[5]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[5]~21" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[4]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[4]~25" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[7]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[7]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[7]~29" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[10]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[10]~33" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[9]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[9]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[9]~37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[8]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[8]~41" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "processor:myprocessor|alu:alumain|progresscheck" is converted into an equivalent circuit using register "processor:myprocessor|alu:alumain|progresscheck~_emulated" and latch "processor:myprocessor|alu:alumain|progresscheck~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 516
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[11]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[11]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[11]~45" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[16]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[16]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[16]~49" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[15]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[15]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[15]~53" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[14]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[14]~57" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[13]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[13]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[13]~61" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[12]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[12]~65" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "processor:myprocessor|alu:alumain|multdiv:muldiv1|multdivcheck" is converted into an equivalent circuit using register "processor:myprocessor|alu:alumain|multdiv:muldiv1|multdivcheck~_emulated" and latch "processor:myprocessor|alu:alumain|multdiv:muldiv1|multdivcheck~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v Line: 543
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[17]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[17]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[17]~69" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_left[0]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_left[0]~_emulated" and latch "vga_controller:vga_ins|bird_left[0]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[18]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[18]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[18]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[17]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[17]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[17]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[16]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[16]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[16]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[15]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[15]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[15]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[14]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[14]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[13]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[13]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[13]~21" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[12]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[12]~25" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[11]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[11]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[11]~29" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[10]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[10]~33" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[9]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[9]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[9]~37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[8]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[8]~41" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[7]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[7]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[7]~45" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[6]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[6]~49" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[5]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[5]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[5]~53" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[4]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[4]~57" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[3]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[3]~61" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[2]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[2]~65" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[1]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[1]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[1]~69" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_left[0]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_left[0]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_left[0]~73" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[18]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[18]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[18]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[17]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[17]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[17]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[16]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[16]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[16]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[15]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[15]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[15]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[14]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[14]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[13]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[13]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[13]~21" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[12]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[12]~25" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[11]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[11]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[11]~29" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[10]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[10]~33" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[9]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[9]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[9]~37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[8]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[8]~41" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[7]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[7]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[7]~45" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[6]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[6]~49" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[5]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[5]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[5]~53" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[4]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[4]~57" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[3]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[3]~61" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[2]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[2]~65" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_right[1]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_right[1]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_right[1]~69" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[18]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[18]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[18]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[17]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[17]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[17]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[16]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[16]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[16]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[15]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[15]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[15]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[14]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[14]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[13]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[13]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[13]~21" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[12]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[12]~25" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[11]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[11]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[11]~29" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[10]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[10]~33" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[9]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[9]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[9]~37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[8]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[8]~41" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[7]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[7]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[7]~45" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[6]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[6]~49" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[5]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[5]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[5]~53" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[4]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[4]~57" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[3]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[3]~61" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe3_bottom[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe3_bottom[2]~_emulated" and latch "vga_controller:vga_ins|upper_pipe3_bottom[2]~65" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[1]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[1]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[1]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[0]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[0]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[0]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_static_curr[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_static_curr[10]~_emulated" and latch "vga_controller:vga_ins|bird_static_curr[10]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_static_curr[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_static_curr[8]~_emulated" and latch "vga_controller:vga_ins|bird_static_curr[10]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_left[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_left[6]~_emulated" and latch "vga_controller:vga_ins|bird_left[6]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[18]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[18]~_emulated" and latch "vga_controller:vga_ins|bird_top[18]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[17]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[17]~_emulated" and latch "vga_controller:vga_ins|bird_top[17]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[16]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[16]~_emulated" and latch "vga_controller:vga_ins|bird_top[16]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[15]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[15]~_emulated" and latch "vga_controller:vga_ins|bird_top[15]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[14]~_emulated" and latch "vga_controller:vga_ins|bird_top[14]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[13]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[13]~_emulated" and latch "vga_controller:vga_ins|bird_top[13]~21" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[12]~_emulated" and latch "vga_controller:vga_ins|bird_top[12]~25" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[11]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[11]~_emulated" and latch "vga_controller:vga_ins|bird_top[11]~29" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[10]~_emulated" and latch "vga_controller:vga_ins|bird_top[10]~33" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[9]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[9]~_emulated" and latch "vga_controller:vga_ins|bird_top[9]~37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[8]~_emulated" and latch "vga_controller:vga_ins|bird_top[8]~41" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[7]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[7]~_emulated" and latch "vga_controller:vga_ins|bird_top[7]~45" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[6]~_emulated" and latch "vga_controller:vga_ins|bird_top[6]~49" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[5]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[5]~_emulated" and latch "vga_controller:vga_ins|bird_top[5]~53" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[4]~_emulated" and latch "vga_controller:vga_ins|bird_top[4]~57" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[3]~_emulated" and latch "vga_controller:vga_ins|bird_top[3]~61" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[2]~_emulated" and latch "vga_controller:vga_ins|bird_top[2]~65" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[1]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[1]~_emulated" and latch "vga_controller:vga_ins|bird_top[1]~69" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_top[0]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_top[0]~_emulated" and latch "vga_controller:vga_ins|bird_top[0]~73" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[18]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[18]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[18]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[17]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[17]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[17]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[16]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[16]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[16]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[15]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[15]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[15]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[14]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[14]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[13]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[13]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[13]~21" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[12]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[12]~25" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[11]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[11]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[11]~29" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[10]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[10]~33" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[9]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[9]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[9]~37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[8]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[8]~41" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[7]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[7]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[7]~45" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[6]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[6]~49" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[5]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[5]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[5]~53" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[4]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[4]~57" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[3]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[3]~61" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[2]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[2]~65" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[1]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[1]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[1]~69" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_bottom[0]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_bottom[0]~_emulated" and latch "vga_controller:vga_ins|bird_bottom[0]~73" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_static_curr[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_static_curr[12]~_emulated" and latch "vga_controller:vga_ins|bird_static_curr[10]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|bird_static_curr[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|bird_static_curr[14]~_emulated" and latch "vga_controller:vga_ins|bird_static_curr[10]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[18]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[18]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[18]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[17]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[17]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[17]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[16]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[16]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[16]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[15]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[15]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[15]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[14]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[14]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[13]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[13]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[13]~21" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[12]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[12]~25" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[11]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[11]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[11]~29" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[10]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[10]~33" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[9]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[9]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[9]~37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[8]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[8]~41" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[7]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[7]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[7]~45" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[6]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[6]~49" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[5]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[5]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[5]~53" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[4]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[4]~57" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[3]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[3]~61" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[2]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[2]~65" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[1]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[1]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[1]~69" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_left[0]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_left[0]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_left[0]~73" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[18]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[18]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[18]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[17]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[17]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[17]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[16]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[16]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[16]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[15]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[15]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[15]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[14]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[14]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[13]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[13]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[13]~21" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[12]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[12]~25" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[11]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[11]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[11]~29" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[10]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[10]~33" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[9]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[9]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[9]~37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[8]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[8]~41" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[7]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[7]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[7]~45" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[6]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[6]~49" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[5]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[5]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[5]~53" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[4]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[4]~57" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[3]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[3]~61" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[2]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[2]~65" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_right[1]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_right[1]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_right[1]~69" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[18]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[18]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[18]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[17]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[17]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[17]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[16]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[16]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[16]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[15]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[15]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[15]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[14]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[14]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[13]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[13]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[13]~21" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[12]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[12]~25" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[11]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[11]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[11]~29" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[10]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[10]~33" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[9]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[9]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[9]~37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[8]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[8]~41" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[7]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[7]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[7]~45" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[6]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[6]~49" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[5]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[5]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[5]~53" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[4]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[4]~57" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[3]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[3]~61" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[2]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[2]~65" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[1]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[1]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[1]~69" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe_top[0]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe_top[0]~_emulated" and latch "vga_controller:vga_ins|lower_pipe_top[0]~73" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[18]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[18]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[18]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[17]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[17]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[17]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[16]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[16]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[16]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[15]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[15]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[15]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[14]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[14]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[13]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[13]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[13]~21" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[12]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[12]~25" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[11]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[11]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[11]~29" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[10]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[10]~33" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[9]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[9]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[9]~37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[8]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[8]~41" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[7]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[7]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[7]~45" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[6]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[6]~49" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[5]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[5]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[5]~53" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[4]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[4]~57" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[3]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[3]~61" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe_bottom[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe_bottom[2]~_emulated" and latch "vga_controller:vga_ins|upper_pipe_bottom[2]~65" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[18]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[18]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[18]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[17]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[17]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[17]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[16]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[16]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[16]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[15]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[15]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[15]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[14]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[14]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[13]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[13]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[13]~21" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[12]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[12]~25" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[11]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[11]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[11]~29" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[10]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[10]~33" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[9]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[9]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[9]~37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[8]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[8]~41" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[7]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[7]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[7]~45" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[6]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[6]~49" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[5]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[5]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[5]~53" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[4]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[4]~57" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[3]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[3]~61" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[2]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[2]~65" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[1]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[1]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[1]~69" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_left[0]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_left[0]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_left[0]~73" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[18]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[18]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[18]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[17]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[17]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[17]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[16]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[16]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[16]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[15]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[15]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[15]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[14]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[14]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[13]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[13]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[13]~21" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[12]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[12]~25" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[11]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[11]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[11]~29" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[10]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[10]~33" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[9]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[9]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[9]~37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[8]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[8]~41" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[7]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[7]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[7]~45" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[6]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[6]~49" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[5]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[5]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[5]~53" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[4]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[4]~57" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[3]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[3]~61" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[2]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[2]~65" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_right[1]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_right[1]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_right[1]~69" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[18]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[18]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[18]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[17]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[17]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[17]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[16]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[16]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[16]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[15]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[15]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[15]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[14]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[14]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[13]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[13]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[13]~21" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[12]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[12]~25" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[11]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[11]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[11]~29" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[10]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[10]~33" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[9]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[9]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[9]~37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[8]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[8]~41" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[7]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[7]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[7]~45" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[6]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[6]~49" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[5]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[5]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[5]~53" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[4]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[4]~57" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[3]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[3]~61" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[2]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[2]~65" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[1]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[1]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[1]~69" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe2_top[0]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe2_top[0]~_emulated" and latch "vga_controller:vga_ins|lower_pipe2_top[0]~73" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[18]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[18]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[18]~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[17]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[17]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[17]~5" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[16]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[16]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[16]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[15]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[15]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[15]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[14]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[14]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[13]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[13]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[13]~21" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[12]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[12]~25" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[11]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[11]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[11]~29" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[10]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[10]~33" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[9]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[9]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[9]~37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[8]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[8]~41" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[7]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[7]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[7]~45" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[6]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[6]~49" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[5]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[5]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[5]~53" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[4]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[4]~57" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[3]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[3]~61" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|upper_pipe2_bottom[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|upper_pipe2_bottom[2]~_emulated" and latch "vga_controller:vga_ins|upper_pipe2_bottom[2]~65" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[18]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[18]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[18]~9" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[17]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[17]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[17]~13" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[16]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[16]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[16]~17" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[15]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[15]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[15]~21" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[14]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[14]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[14]~25" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[13]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[13]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[13]~29" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[12]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[12]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[12]~33" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[11]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[11]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[11]~37" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[10]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[10]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[10]~41" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[9]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[9]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[9]~45" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[8]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[8]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[8]~49" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[7]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[7]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[7]~53" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[6]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[6]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[6]~57" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[5]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[5]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[5]~61" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[4]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[4]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[4]~65" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[3]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[3]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[3]~69" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|lower_pipe3_top[2]" is converted into an equivalent circuit using register "vga_controller:vga_ins|lower_pipe3_top[2]~_emulated" and latch "vga_controller:vga_ins|lower_pipe3_top[2]~73" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|collision_flag" is converted into an equivalent circuit using register "vga_controller:vga_ins|collision_flag~_emulated" and latch "vga_controller:vga_ins|collision_flag~1" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 232
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[22]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[22]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[22]~73" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[21]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[21]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[21]~77" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[20]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[20]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[20]~81" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[19]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[19]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[19]~85" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[18]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[18]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[18]~89" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[23]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[23]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[23]~93" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[24]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[24]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[24]~97" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[28]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[28]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[28]~101" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[27]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[27]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[27]~105" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[26]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[26]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[26]~109" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[25]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[25]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[25]~113" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[29]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[29]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[29]~117" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[30]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[30]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[30]~121" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
    Warning (13310): Register "vga_controller:vga_ins|game_score_disp[31]" is converted into an equivalent circuit using register "vga_controller:vga_ins|game_score_disp[31]~_emulated" and latch "vga_controller:vga_ins|game_score_disp[31]~125" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v Line: 344
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug_data_in[0]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[1]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[2]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[3]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[4]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[5]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[6]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[7]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[8]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[9]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[10]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[11]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[12]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[13]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[14]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[15]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[16]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[17]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[18]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[19]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[20]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[21]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[22]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[23]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[24]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[25]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[26]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[27]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[28]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[29]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[30]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[31]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 37
    Warning (13410): Pin "debug_addr[0]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[1]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[2]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[3]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[4]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[5]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[6]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[7]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[8]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[9]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[10]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[11]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 38
    Warning (13410): Pin "leds[0]" is stuck at VCC File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 35
    Warning (13410): Pin "leds[1]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 35
    Warning (13410): Pin "leds[2]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 35
    Warning (13410): Pin "leds[3]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 35
    Warning (13410): Pin "leds[4]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 35
    Warning (13410): Pin "leds[5]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 35
    Warning (13410): Pin "leds[6]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 35
    Warning (13410): Pin "leds[7]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 35
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 34
    Warning (13410): Pin "lcd_on" is stuck at VCC File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 34
    Warning (13410): Pin "lcd_blon" is stuck at VCC File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 34
    Warning (13410): Pin "seg4[0]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg4[1]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg4[2]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg4[3]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg4[4]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg4[5]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg4[6]" is stuck at VCC File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg5[0]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg5[1]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg5[2]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg5[3]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg5[4]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg5[5]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg5[6]" is stuck at VCC File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg6[0]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg6[1]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg6[2]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg6[3]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg6[4]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg6[5]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg6[6]" is stuck at VCC File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg7[0]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg7[1]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg7[2]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg7[3]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg7[4]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg7[5]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg7[6]" is stuck at VCC File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg8[0]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg8[1]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg8[2]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg8[3]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg8[4]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg8[5]" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "seg8[6]" is stuck at VCC File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 36
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 38 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 167
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 172
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 177
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 37
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 42
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 47
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 52
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 152
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 182
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 37
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 42
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 47
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 52
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 92
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 97
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 102
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 107
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 112
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 117
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 122
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 127
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 132
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 137
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 147
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf Line: 152
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_ucm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider|add_sub_17_result_int[4]~28" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_qaf.tdf Line: 72
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_ucm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider|add_sub_17_result_int[3]~30" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_qaf.tdf Line: 72
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_ucm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider|add_sub_17_result_int[2]~32" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_qaf.tdf Line: 72
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_ucm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider|add_sub_17_result_int[1]~34" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_qaf.tdf Line: 72
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_ucm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider|add_sub_17_result_int[0]~36" File: C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_qaf.tdf Line: 72
Info (144001): Generated suppressed messages file C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/output_files/skeleton.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Info (21057): Implemented 12975 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 150 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 12346 logic cells
    Info (21064): Implemented 472 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 546 warnings
    Info: Peak virtual memory: 1019 megabytes
    Info: Processing ended: Wed Dec 07 14:57:55 2016
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:57


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/output_files/skeleton.map.smsg.


