

================================================================
== Vivado HLS Report for 'big_mult_v3small'
================================================================
* Date:           Tue May 21 18:44:33 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lr_standaloneHLS
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.290|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    6|    6|         2|          -|          -|     3|    no    |
        |- Loop 2  |    2|    2|         1|          -|          -|     2|    no    |
        |- Loop 3  |    2|    2|         1|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      1|        0|    2572|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|      69|
|Register             |        -|      -|      509|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      1|      509|    2641|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |pp_0_V_fu_302_p2           |     *    |      1|  0|   17|          46|          39|
    |Ui_1_fu_474_p2             |     +    |      0|  0|   15|           5|           6|
    |i_3_fu_434_p2              |     +    |      0|  0|    9|           2|           1|
    |i_4_fu_175_p2              |     +    |      0|  0|    9|           2|           1|
    |pps_1_V_fu_412_p2          |     +    |      0|  0|   63|          56|          56|
    |tmp_56_fu_197_p2           |     +    |      0|  0|   15|           6|           5|
    |tmp_61_fu_446_p2           |     +    |      0|  0|    9|           2|           1|
    |tmp_722_fu_226_p2          |     -    |      0|  0|   15|           6|           6|
    |tmp_723_fu_232_p2          |     -    |      0|  0|   15|           6|           6|
    |tmp_724_fu_238_p2          |     -    |      0|  0|   15|           6|           6|
    |tmp_728_fu_267_p2          |     -    |      0|  0|   15|           6|           6|
    |tmp_742_fu_524_p2          |     -    |      0|  0|   15|           7|           7|
    |tmp_746_fu_554_p2          |     -    |      0|  0|   15|           7|           7|
    |p_Result_60_fu_293_p2      |    and   |      0|  0|   46|          46|          46|
    |p_demorgan_fu_608_p2       |    and   |      0|  0|   85|          85|          85|
    |tmp_756_fu_620_p2          |    and   |      0|  0|   85|          85|          85|
    |tmp_757_fu_626_p2          |    and   |      0|  0|   85|          85|          85|
    |cond1_fu_484_p2            |   icmp   |      0|  0|    8|           2|           1|
    |cond_fu_366_p2             |   icmp   |      0|  0|    8|           2|           1|
    |exitcond1_fu_169_p2        |   icmp   |      0|  0|    8|           2|           2|
    |exitcond2_fu_360_p2        |   icmp   |      0|  0|    8|           2|           2|
    |exitcond_fu_440_p2         |   icmp   |      0|  0|    9|           2|           3|
    |sel_tmp2_fu_322_p2         |   icmp   |      0|  0|    8|           2|           1|
    |sel_tmp_fu_308_p2          |   icmp   |      0|  0|    8|           2|           1|
    |tmp_739_fu_510_p2          |   icmp   |      0|  0|   20|          32|          32|
    |tmp_fu_211_p2              |   icmp   |      0|  0|   11|           6|           6|
    |tmp_s_fu_181_p2            |   icmp   |      0|  0|    9|           2|           3|
    |tmp_731_fu_281_p2          |   lshr   |      0|  0|  146|          46|          46|
    |tmp_732_fu_287_p2          |   lshr   |      0|  0|  146|           2|          46|
    |tmp_754_fu_602_p2          |   lshr   |      0|  0|  267|           2|          85|
    |p_Result_59_fu_632_p2      |    or    |      0|  0|   85|          85|          85|
    |Ui_fu_203_p3               |  select  |      0|  0|    6|           1|           6|
    |p_v_fu_392_p3              |  select  |      0|  0|   39|           1|          39|
    |pp_2_V_1_fu_328_p3         |  select  |      0|  0|   56|           1|          56|
    |pp_2_V_2_fu_336_p3         |  select  |      0|  0|   56|           1|          56|
    |pp_2_V_3_fu_344_p3         |  select  |      0|  0|   56|           1|          56|
    |pp_2_V_5_fu_352_p3         |  select  |      0|  0|   56|           1|          56|
    |pp_2_V_fu_314_p3           |  select  |      0|  0|   56|           1|          56|
    |pp_V_load_1_phi_fu_404_p3  |  select  |      0|  0|   56|           1|          56|
    |pps_2_V_1_fu_418_p3        |  select  |      0|  0|   56|           1|          56|
    |pps_2_V_2_fu_426_p3        |  select  |      0|  0|   56|           1|          56|
    |tmp_725_fu_244_p3          |  select  |      0|  0|    6|           1|           6|
    |tmp_726_fu_252_p3          |  select  |      0|  0|   46|           1|          46|
    |tmp_727_fu_259_p3          |  select  |      0|  0|    6|           1|           6|
    |tmp_738_fu_498_p3          |  select  |      0|  0|   17|           1|          17|
    |tmp_743_fu_530_p3          |  select  |      0|  0|    7|           1|           7|
    |tmp_744_fu_538_p3          |  select  |      0|  0|    7|           1|           7|
    |tmp_745_fu_546_p3          |  select  |      0|  0|    7|           1|           7|
    |tmp_752_fu_588_p3          |  select  |      0|  0|   95|           1|          85|
    |tmp_750_fu_572_p2          |    shl   |      0|  0|  267|          85|          85|
    |tmp_753_fu_596_p2          |    shl   |      0|  0|  267|           2|          85|
    |tmp_755_fu_614_p2          |    xor   |      0|  0|   85|          85|           2|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      1|  0| 2572|         837|        1608|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |ap_return    |   9|          2|   85|        170|
    |i_1_reg_136  |   9|          2|    2|          4|
    |i_2_reg_158  |   9|          2|    2|          4|
    |i_reg_100    |   9|          2|    2|          4|
    +-------------+----+-----------+-----+-----------+
    |Total        |  69|         14|   92|        188|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   5|   0|    5|          0|
    |ap_return_preg       |  85|   0|   85|          0|
    |i_1_reg_136          |   2|   0|    2|          0|
    |i_2_reg_158          |   2|   0|    2|          0|
    |i_4_reg_663          |   2|   0|    2|          0|
    |i_reg_100            |   2|   0|    2|          0|
    |p_Result_60_reg_668  |  46|   0|   46|          0|
    |p_Val2_s_reg_147     |  85|   0|   85|          0|
    |pp_V_1_s_reg_76      |  56|   0|   56|          0|
    |pp_V_2_s_reg_64      |  56|   0|   56|          0|
    |pps_0_V_reg_88       |  56|   0|   56|          0|
    |pps_V_1_s_reg_112    |  56|   0|   56|          0|
    |pps_V_2_s_reg_124    |  56|   0|   56|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 509|   0|  509|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------+-----+-----+------------+------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | big_mult_v3small | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | big_mult_v3small | return value |
|ap_start   |  in |    1| ap_ctrl_hs | big_mult_v3small | return value |
|ap_done    | out |    1| ap_ctrl_hs | big_mult_v3small | return value |
|ap_idle    | out |    1| ap_ctrl_hs | big_mult_v3small | return value |
|ap_ready   | out |    1| ap_ctrl_hs | big_mult_v3small | return value |
|ap_return  | out |   85| ap_ctrl_hs | big_mult_v3small | return value |
|a_V        |  in |   46|   ap_none  |        a_V       |    scalar    |
+-----------+-----+-----+------------+------------------+--------------+

