// Seed: 3221166405
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_3, id_4;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    input  tri0  id_2,
    output wire  id_3,
    output wor   id_4
);
  id_6 :
  assert property (@(1) 0)
  else begin
    id_1 <= id_6;
  end
  wire id_7;
  module_0(
      id_7, id_7
  );
  wire id_8;
  wire id_9;
  assign id_1 = 1;
  wire id_10;
  wire id_11;
  assign id_9 = id_7;
endmodule
