|pipeline
clk_i => clk_i.IN7
rst_ni => rst_ni.IN7
io_sw_i[0] => io_sw_i[0].IN1
io_sw_i[1] => io_sw_i[1].IN1
io_sw_i[2] => io_sw_i[2].IN1
io_sw_i[3] => io_sw_i[3].IN1
io_sw_i[4] => io_sw_i[4].IN1
io_sw_i[5] => io_sw_i[5].IN1
io_sw_i[6] => io_sw_i[6].IN1
io_sw_i[7] => io_sw_i[7].IN1
io_sw_i[8] => io_sw_i[8].IN1
io_sw_i[9] => io_sw_i[9].IN1
io_sw_i[10] => io_sw_i[10].IN1
io_sw_i[11] => io_sw_i[11].IN1
io_sw_i[12] => io_sw_i[12].IN1
io_sw_i[13] => io_sw_i[13].IN1
io_sw_i[14] => io_sw_i[14].IN1
io_sw_i[15] => io_sw_i[15].IN1
io_sw_i[16] => io_sw_i[16].IN1
io_sw_i[17] => io_sw_i[17].IN1
io_sw_i[18] => io_sw_i[18].IN1
io_sw_i[19] => io_sw_i[19].IN1
io_sw_i[20] => io_sw_i[20].IN1
io_sw_i[21] => io_sw_i[21].IN1
io_sw_i[22] => io_sw_i[22].IN1
io_sw_i[23] => io_sw_i[23].IN1
io_sw_i[24] => io_sw_i[24].IN1
io_sw_i[25] => io_sw_i[25].IN1
io_sw_i[26] => io_sw_i[26].IN1
io_sw_i[27] => io_sw_i[27].IN1
io_sw_i[28] => io_sw_i[28].IN1
io_sw_i[29] => io_sw_i[29].IN1
io_sw_i[30] => io_sw_i[30].IN1
io_sw_i[31] => io_sw_i[31].IN1
pc_debug_o[0] <= pcF[0].DB_MAX_OUTPUT_PORT_TYPE
pc_debug_o[1] <= pcF[1].DB_MAX_OUTPUT_PORT_TYPE
pc_debug_o[2] <= pcF[2].DB_MAX_OUTPUT_PORT_TYPE
pc_debug_o[3] <= pcF[3].DB_MAX_OUTPUT_PORT_TYPE
pc_debug_o[4] <= pcF[4].DB_MAX_OUTPUT_PORT_TYPE
pc_debug_o[5] <= pcF[5].DB_MAX_OUTPUT_PORT_TYPE
pc_debug_o[6] <= pcF[6].DB_MAX_OUTPUT_PORT_TYPE
pc_debug_o[7] <= pcF[7].DB_MAX_OUTPUT_PORT_TYPE
pc_debug_o[8] <= pcF[8].DB_MAX_OUTPUT_PORT_TYPE
pc_debug_o[9] <= pcF[9].DB_MAX_OUTPUT_PORT_TYPE
pc_debug_o[10] <= pcF[10].DB_MAX_OUTPUT_PORT_TYPE
pc_debug_o[11] <= pcF[11].DB_MAX_OUTPUT_PORT_TYPE
pc_debug_o[12] <= pcF[12].DB_MAX_OUTPUT_PORT_TYPE
io_lcd_o[0] <= lsu:dmem.io_lcd
io_lcd_o[1] <= lsu:dmem.io_lcd
io_lcd_o[2] <= lsu:dmem.io_lcd
io_lcd_o[3] <= lsu:dmem.io_lcd
io_lcd_o[4] <= lsu:dmem.io_lcd
io_lcd_o[5] <= lsu:dmem.io_lcd
io_lcd_o[6] <= lsu:dmem.io_lcd
io_lcd_o[7] <= lsu:dmem.io_lcd
io_lcd_o[8] <= lsu:dmem.io_lcd
io_lcd_o[9] <= lsu:dmem.io_lcd
io_lcd_o[10] <= lsu:dmem.io_lcd
io_lcd_o[11] <= lsu:dmem.io_lcd
io_lcd_o[12] <= lsu:dmem.io_lcd
io_lcd_o[13] <= lsu:dmem.io_lcd
io_lcd_o[14] <= lsu:dmem.io_lcd
io_lcd_o[15] <= lsu:dmem.io_lcd
io_lcd_o[16] <= lsu:dmem.io_lcd
io_lcd_o[17] <= lsu:dmem.io_lcd
io_lcd_o[18] <= lsu:dmem.io_lcd
io_lcd_o[19] <= lsu:dmem.io_lcd
io_lcd_o[20] <= lsu:dmem.io_lcd
io_lcd_o[21] <= lsu:dmem.io_lcd
io_lcd_o[22] <= lsu:dmem.io_lcd
io_lcd_o[23] <= lsu:dmem.io_lcd
io_lcd_o[24] <= lsu:dmem.io_lcd
io_lcd_o[25] <= lsu:dmem.io_lcd
io_lcd_o[26] <= lsu:dmem.io_lcd
io_lcd_o[27] <= lsu:dmem.io_lcd
io_lcd_o[28] <= lsu:dmem.io_lcd
io_lcd_o[29] <= lsu:dmem.io_lcd
io_lcd_o[30] <= lsu:dmem.io_lcd
io_lcd_o[31] <= lsu:dmem.io_lcd
io_ledg_o[0] <= lsu:dmem.io_ledg
io_ledg_o[1] <= lsu:dmem.io_ledg
io_ledg_o[2] <= lsu:dmem.io_ledg
io_ledg_o[3] <= lsu:dmem.io_ledg
io_ledg_o[4] <= lsu:dmem.io_ledg
io_ledg_o[5] <= lsu:dmem.io_ledg
io_ledg_o[6] <= lsu:dmem.io_ledg
io_ledg_o[7] <= lsu:dmem.io_ledg
io_ledg_o[8] <= lsu:dmem.io_ledg
io_ledg_o[9] <= lsu:dmem.io_ledg
io_ledg_o[10] <= lsu:dmem.io_ledg
io_ledg_o[11] <= lsu:dmem.io_ledg
io_ledg_o[12] <= lsu:dmem.io_ledg
io_ledg_o[13] <= lsu:dmem.io_ledg
io_ledg_o[14] <= lsu:dmem.io_ledg
io_ledg_o[15] <= lsu:dmem.io_ledg
io_ledg_o[16] <= lsu:dmem.io_ledg
io_ledg_o[17] <= lsu:dmem.io_ledg
io_ledg_o[18] <= lsu:dmem.io_ledg
io_ledg_o[19] <= lsu:dmem.io_ledg
io_ledg_o[20] <= lsu:dmem.io_ledg
io_ledg_o[21] <= lsu:dmem.io_ledg
io_ledg_o[22] <= lsu:dmem.io_ledg
io_ledg_o[23] <= lsu:dmem.io_ledg
io_ledg_o[24] <= lsu:dmem.io_ledg
io_ledg_o[25] <= lsu:dmem.io_ledg
io_ledg_o[26] <= lsu:dmem.io_ledg
io_ledg_o[27] <= lsu:dmem.io_ledg
io_ledg_o[28] <= lsu:dmem.io_ledg
io_ledg_o[29] <= lsu:dmem.io_ledg
io_ledg_o[30] <= lsu:dmem.io_ledg
io_ledg_o[31] <= lsu:dmem.io_ledg
io_ledr_o[0] <= lsu:dmem.io_ledr
io_ledr_o[1] <= lsu:dmem.io_ledr
io_ledr_o[2] <= lsu:dmem.io_ledr
io_ledr_o[3] <= lsu:dmem.io_ledr
io_ledr_o[4] <= lsu:dmem.io_ledr
io_ledr_o[5] <= lsu:dmem.io_ledr
io_ledr_o[6] <= lsu:dmem.io_ledr
io_ledr_o[7] <= lsu:dmem.io_ledr
io_ledr_o[8] <= lsu:dmem.io_ledr
io_ledr_o[9] <= lsu:dmem.io_ledr
io_ledr_o[10] <= lsu:dmem.io_ledr
io_ledr_o[11] <= lsu:dmem.io_ledr
io_ledr_o[12] <= lsu:dmem.io_ledr
io_ledr_o[13] <= lsu:dmem.io_ledr
io_ledr_o[14] <= lsu:dmem.io_ledr
io_ledr_o[15] <= lsu:dmem.io_ledr
io_ledr_o[16] <= lsu:dmem.io_ledr
io_ledr_o[17] <= lsu:dmem.io_ledr
io_ledr_o[18] <= lsu:dmem.io_ledr
io_ledr_o[19] <= lsu:dmem.io_ledr
io_ledr_o[20] <= lsu:dmem.io_ledr
io_ledr_o[21] <= lsu:dmem.io_ledr
io_ledr_o[22] <= lsu:dmem.io_ledr
io_ledr_o[23] <= lsu:dmem.io_ledr
io_ledr_o[24] <= lsu:dmem.io_ledr
io_ledr_o[25] <= lsu:dmem.io_ledr
io_ledr_o[26] <= lsu:dmem.io_ledr
io_ledr_o[27] <= lsu:dmem.io_ledr
io_ledr_o[28] <= lsu:dmem.io_ledr
io_ledr_o[29] <= lsu:dmem.io_ledr
io_ledr_o[30] <= lsu:dmem.io_ledr
io_ledr_o[31] <= lsu:dmem.io_ledr
io_hex0_o[0] <= lsu:dmem.io_hex0
io_hex0_o[1] <= lsu:dmem.io_hex0
io_hex0_o[2] <= lsu:dmem.io_hex0
io_hex0_o[3] <= lsu:dmem.io_hex0
io_hex0_o[4] <= lsu:dmem.io_hex0
io_hex0_o[5] <= lsu:dmem.io_hex0
io_hex0_o[6] <= lsu:dmem.io_hex0
io_hex0_o[7] <= lsu:dmem.io_hex0
io_hex0_o[8] <= lsu:dmem.io_hex0
io_hex0_o[9] <= lsu:dmem.io_hex0
io_hex0_o[10] <= lsu:dmem.io_hex0
io_hex0_o[11] <= lsu:dmem.io_hex0
io_hex0_o[12] <= lsu:dmem.io_hex0
io_hex0_o[13] <= lsu:dmem.io_hex0
io_hex0_o[14] <= lsu:dmem.io_hex0
io_hex0_o[15] <= lsu:dmem.io_hex0
io_hex0_o[16] <= lsu:dmem.io_hex0
io_hex0_o[17] <= lsu:dmem.io_hex0
io_hex0_o[18] <= lsu:dmem.io_hex0
io_hex0_o[19] <= lsu:dmem.io_hex0
io_hex0_o[20] <= lsu:dmem.io_hex0
io_hex0_o[21] <= lsu:dmem.io_hex0
io_hex0_o[22] <= lsu:dmem.io_hex0
io_hex0_o[23] <= lsu:dmem.io_hex0
io_hex0_o[24] <= lsu:dmem.io_hex0
io_hex0_o[25] <= lsu:dmem.io_hex0
io_hex0_o[26] <= lsu:dmem.io_hex0
io_hex0_o[27] <= lsu:dmem.io_hex0
io_hex0_o[28] <= lsu:dmem.io_hex0
io_hex0_o[29] <= lsu:dmem.io_hex0
io_hex0_o[30] <= lsu:dmem.io_hex0
io_hex0_o[31] <= lsu:dmem.io_hex0
io_hex1_o[0] <= lsu:dmem.io_hex1
io_hex1_o[1] <= lsu:dmem.io_hex1
io_hex1_o[2] <= lsu:dmem.io_hex1
io_hex1_o[3] <= lsu:dmem.io_hex1
io_hex1_o[4] <= lsu:dmem.io_hex1
io_hex1_o[5] <= lsu:dmem.io_hex1
io_hex1_o[6] <= lsu:dmem.io_hex1
io_hex1_o[7] <= lsu:dmem.io_hex1
io_hex1_o[8] <= lsu:dmem.io_hex1
io_hex1_o[9] <= lsu:dmem.io_hex1
io_hex1_o[10] <= lsu:dmem.io_hex1
io_hex1_o[11] <= lsu:dmem.io_hex1
io_hex1_o[12] <= lsu:dmem.io_hex1
io_hex1_o[13] <= lsu:dmem.io_hex1
io_hex1_o[14] <= lsu:dmem.io_hex1
io_hex1_o[15] <= lsu:dmem.io_hex1
io_hex1_o[16] <= lsu:dmem.io_hex1
io_hex1_o[17] <= lsu:dmem.io_hex1
io_hex1_o[18] <= lsu:dmem.io_hex1
io_hex1_o[19] <= lsu:dmem.io_hex1
io_hex1_o[20] <= lsu:dmem.io_hex1
io_hex1_o[21] <= lsu:dmem.io_hex1
io_hex1_o[22] <= lsu:dmem.io_hex1
io_hex1_o[23] <= lsu:dmem.io_hex1
io_hex1_o[24] <= lsu:dmem.io_hex1
io_hex1_o[25] <= lsu:dmem.io_hex1
io_hex1_o[26] <= lsu:dmem.io_hex1
io_hex1_o[27] <= lsu:dmem.io_hex1
io_hex1_o[28] <= lsu:dmem.io_hex1
io_hex1_o[29] <= lsu:dmem.io_hex1
io_hex1_o[30] <= lsu:dmem.io_hex1
io_hex1_o[31] <= lsu:dmem.io_hex1
io_hex2_o[0] <= lsu:dmem.io_hex2
io_hex2_o[1] <= lsu:dmem.io_hex2
io_hex2_o[2] <= lsu:dmem.io_hex2
io_hex2_o[3] <= lsu:dmem.io_hex2
io_hex2_o[4] <= lsu:dmem.io_hex2
io_hex2_o[5] <= lsu:dmem.io_hex2
io_hex2_o[6] <= lsu:dmem.io_hex2
io_hex2_o[7] <= lsu:dmem.io_hex2
io_hex2_o[8] <= lsu:dmem.io_hex2
io_hex2_o[9] <= lsu:dmem.io_hex2
io_hex2_o[10] <= lsu:dmem.io_hex2
io_hex2_o[11] <= lsu:dmem.io_hex2
io_hex2_o[12] <= lsu:dmem.io_hex2
io_hex2_o[13] <= lsu:dmem.io_hex2
io_hex2_o[14] <= lsu:dmem.io_hex2
io_hex2_o[15] <= lsu:dmem.io_hex2
io_hex2_o[16] <= lsu:dmem.io_hex2
io_hex2_o[17] <= lsu:dmem.io_hex2
io_hex2_o[18] <= lsu:dmem.io_hex2
io_hex2_o[19] <= lsu:dmem.io_hex2
io_hex2_o[20] <= lsu:dmem.io_hex2
io_hex2_o[21] <= lsu:dmem.io_hex2
io_hex2_o[22] <= lsu:dmem.io_hex2
io_hex2_o[23] <= lsu:dmem.io_hex2
io_hex2_o[24] <= lsu:dmem.io_hex2
io_hex2_o[25] <= lsu:dmem.io_hex2
io_hex2_o[26] <= lsu:dmem.io_hex2
io_hex2_o[27] <= lsu:dmem.io_hex2
io_hex2_o[28] <= lsu:dmem.io_hex2
io_hex2_o[29] <= lsu:dmem.io_hex2
io_hex2_o[30] <= lsu:dmem.io_hex2
io_hex2_o[31] <= lsu:dmem.io_hex2
io_hex3_o[0] <= lsu:dmem.io_hex3
io_hex3_o[1] <= lsu:dmem.io_hex3
io_hex3_o[2] <= lsu:dmem.io_hex3
io_hex3_o[3] <= lsu:dmem.io_hex3
io_hex3_o[4] <= lsu:dmem.io_hex3
io_hex3_o[5] <= lsu:dmem.io_hex3
io_hex3_o[6] <= lsu:dmem.io_hex3
io_hex3_o[7] <= lsu:dmem.io_hex3
io_hex3_o[8] <= lsu:dmem.io_hex3
io_hex3_o[9] <= lsu:dmem.io_hex3
io_hex3_o[10] <= lsu:dmem.io_hex3
io_hex3_o[11] <= lsu:dmem.io_hex3
io_hex3_o[12] <= lsu:dmem.io_hex3
io_hex3_o[13] <= lsu:dmem.io_hex3
io_hex3_o[14] <= lsu:dmem.io_hex3
io_hex3_o[15] <= lsu:dmem.io_hex3
io_hex3_o[16] <= lsu:dmem.io_hex3
io_hex3_o[17] <= lsu:dmem.io_hex3
io_hex3_o[18] <= lsu:dmem.io_hex3
io_hex3_o[19] <= lsu:dmem.io_hex3
io_hex3_o[20] <= lsu:dmem.io_hex3
io_hex3_o[21] <= lsu:dmem.io_hex3
io_hex3_o[22] <= lsu:dmem.io_hex3
io_hex3_o[23] <= lsu:dmem.io_hex3
io_hex3_o[24] <= lsu:dmem.io_hex3
io_hex3_o[25] <= lsu:dmem.io_hex3
io_hex3_o[26] <= lsu:dmem.io_hex3
io_hex3_o[27] <= lsu:dmem.io_hex3
io_hex3_o[28] <= lsu:dmem.io_hex3
io_hex3_o[29] <= lsu:dmem.io_hex3
io_hex3_o[30] <= lsu:dmem.io_hex3
io_hex3_o[31] <= lsu:dmem.io_hex3
io_hex4_o[0] <= lsu:dmem.io_hex4
io_hex4_o[1] <= lsu:dmem.io_hex4
io_hex4_o[2] <= lsu:dmem.io_hex4
io_hex4_o[3] <= lsu:dmem.io_hex4
io_hex4_o[4] <= lsu:dmem.io_hex4
io_hex4_o[5] <= lsu:dmem.io_hex4
io_hex4_o[6] <= lsu:dmem.io_hex4
io_hex4_o[7] <= lsu:dmem.io_hex4
io_hex4_o[8] <= lsu:dmem.io_hex4
io_hex4_o[9] <= lsu:dmem.io_hex4
io_hex4_o[10] <= lsu:dmem.io_hex4
io_hex4_o[11] <= lsu:dmem.io_hex4
io_hex4_o[12] <= lsu:dmem.io_hex4
io_hex4_o[13] <= lsu:dmem.io_hex4
io_hex4_o[14] <= lsu:dmem.io_hex4
io_hex4_o[15] <= lsu:dmem.io_hex4
io_hex4_o[16] <= lsu:dmem.io_hex4
io_hex4_o[17] <= lsu:dmem.io_hex4
io_hex4_o[18] <= lsu:dmem.io_hex4
io_hex4_o[19] <= lsu:dmem.io_hex4
io_hex4_o[20] <= lsu:dmem.io_hex4
io_hex4_o[21] <= lsu:dmem.io_hex4
io_hex4_o[22] <= lsu:dmem.io_hex4
io_hex4_o[23] <= lsu:dmem.io_hex4
io_hex4_o[24] <= lsu:dmem.io_hex4
io_hex4_o[25] <= lsu:dmem.io_hex4
io_hex4_o[26] <= lsu:dmem.io_hex4
io_hex4_o[27] <= lsu:dmem.io_hex4
io_hex4_o[28] <= lsu:dmem.io_hex4
io_hex4_o[29] <= lsu:dmem.io_hex4
io_hex4_o[30] <= lsu:dmem.io_hex4
io_hex4_o[31] <= lsu:dmem.io_hex4
io_hex5_o[0] <= lsu:dmem.io_hex5
io_hex5_o[1] <= lsu:dmem.io_hex5
io_hex5_o[2] <= lsu:dmem.io_hex5
io_hex5_o[3] <= lsu:dmem.io_hex5
io_hex5_o[4] <= lsu:dmem.io_hex5
io_hex5_o[5] <= lsu:dmem.io_hex5
io_hex5_o[6] <= lsu:dmem.io_hex5
io_hex5_o[7] <= lsu:dmem.io_hex5
io_hex5_o[8] <= lsu:dmem.io_hex5
io_hex5_o[9] <= lsu:dmem.io_hex5
io_hex5_o[10] <= lsu:dmem.io_hex5
io_hex5_o[11] <= lsu:dmem.io_hex5
io_hex5_o[12] <= lsu:dmem.io_hex5
io_hex5_o[13] <= lsu:dmem.io_hex5
io_hex5_o[14] <= lsu:dmem.io_hex5
io_hex5_o[15] <= lsu:dmem.io_hex5
io_hex5_o[16] <= lsu:dmem.io_hex5
io_hex5_o[17] <= lsu:dmem.io_hex5
io_hex5_o[18] <= lsu:dmem.io_hex5
io_hex5_o[19] <= lsu:dmem.io_hex5
io_hex5_o[20] <= lsu:dmem.io_hex5
io_hex5_o[21] <= lsu:dmem.io_hex5
io_hex5_o[22] <= lsu:dmem.io_hex5
io_hex5_o[23] <= lsu:dmem.io_hex5
io_hex5_o[24] <= lsu:dmem.io_hex5
io_hex5_o[25] <= lsu:dmem.io_hex5
io_hex5_o[26] <= lsu:dmem.io_hex5
io_hex5_o[27] <= lsu:dmem.io_hex5
io_hex5_o[28] <= lsu:dmem.io_hex5
io_hex5_o[29] <= lsu:dmem.io_hex5
io_hex5_o[30] <= lsu:dmem.io_hex5
io_hex5_o[31] <= lsu:dmem.io_hex5
io_hex6_o[0] <= lsu:dmem.io_hex6
io_hex6_o[1] <= lsu:dmem.io_hex6
io_hex6_o[2] <= lsu:dmem.io_hex6
io_hex6_o[3] <= lsu:dmem.io_hex6
io_hex6_o[4] <= lsu:dmem.io_hex6
io_hex6_o[5] <= lsu:dmem.io_hex6
io_hex6_o[6] <= lsu:dmem.io_hex6
io_hex6_o[7] <= lsu:dmem.io_hex6
io_hex6_o[8] <= lsu:dmem.io_hex6
io_hex6_o[9] <= lsu:dmem.io_hex6
io_hex6_o[10] <= lsu:dmem.io_hex6
io_hex6_o[11] <= lsu:dmem.io_hex6
io_hex6_o[12] <= lsu:dmem.io_hex6
io_hex6_o[13] <= lsu:dmem.io_hex6
io_hex6_o[14] <= lsu:dmem.io_hex6
io_hex6_o[15] <= lsu:dmem.io_hex6
io_hex6_o[16] <= lsu:dmem.io_hex6
io_hex6_o[17] <= lsu:dmem.io_hex6
io_hex6_o[18] <= lsu:dmem.io_hex6
io_hex6_o[19] <= lsu:dmem.io_hex6
io_hex6_o[20] <= lsu:dmem.io_hex6
io_hex6_o[21] <= lsu:dmem.io_hex6
io_hex6_o[22] <= lsu:dmem.io_hex6
io_hex6_o[23] <= lsu:dmem.io_hex6
io_hex6_o[24] <= lsu:dmem.io_hex6
io_hex6_o[25] <= lsu:dmem.io_hex6
io_hex6_o[26] <= lsu:dmem.io_hex6
io_hex6_o[27] <= lsu:dmem.io_hex6
io_hex6_o[28] <= lsu:dmem.io_hex6
io_hex6_o[29] <= lsu:dmem.io_hex6
io_hex6_o[30] <= lsu:dmem.io_hex6
io_hex6_o[31] <= lsu:dmem.io_hex6
io_hex7_o[0] <= lsu:dmem.io_hex7
io_hex7_o[1] <= lsu:dmem.io_hex7
io_hex7_o[2] <= lsu:dmem.io_hex7
io_hex7_o[3] <= lsu:dmem.io_hex7
io_hex7_o[4] <= lsu:dmem.io_hex7
io_hex7_o[5] <= lsu:dmem.io_hex7
io_hex7_o[6] <= lsu:dmem.io_hex7
io_hex7_o[7] <= lsu:dmem.io_hex7
io_hex7_o[8] <= lsu:dmem.io_hex7
io_hex7_o[9] <= lsu:dmem.io_hex7
io_hex7_o[10] <= lsu:dmem.io_hex7
io_hex7_o[11] <= lsu:dmem.io_hex7
io_hex7_o[12] <= lsu:dmem.io_hex7
io_hex7_o[13] <= lsu:dmem.io_hex7
io_hex7_o[14] <= lsu:dmem.io_hex7
io_hex7_o[15] <= lsu:dmem.io_hex7
io_hex7_o[16] <= lsu:dmem.io_hex7
io_hex7_o[17] <= lsu:dmem.io_hex7
io_hex7_o[18] <= lsu:dmem.io_hex7
io_hex7_o[19] <= lsu:dmem.io_hex7
io_hex7_o[20] <= lsu:dmem.io_hex7
io_hex7_o[21] <= lsu:dmem.io_hex7
io_hex7_o[22] <= lsu:dmem.io_hex7
io_hex7_o[23] <= lsu:dmem.io_hex7
io_hex7_o[24] <= lsu:dmem.io_hex7
io_hex7_o[25] <= lsu:dmem.io_hex7
io_hex7_o[26] <= lsu:dmem.io_hex7
io_hex7_o[27] <= lsu:dmem.io_hex7
io_hex7_o[28] <= lsu:dmem.io_hex7
io_hex7_o[29] <= lsu:dmem.io_hex7
io_hex7_o[30] <= lsu:dmem.io_hex7
io_hex7_o[31] <= lsu:dmem.io_hex7


|pipeline|br_mux:brsel
br_sel => next_pc.OUTPUTSELECT
br_sel => next_pc.OUTPUTSELECT
br_sel => next_pc.OUTPUTSELECT
br_sel => next_pc.OUTPUTSELECT
br_sel => next_pc.OUTPUTSELECT
br_sel => next_pc.OUTPUTSELECT
br_sel => next_pc.OUTPUTSELECT
br_sel => next_pc.OUTPUTSELECT
br_sel => next_pc.OUTPUTSELECT
br_sel => next_pc.OUTPUTSELECT
br_sel => next_pc.OUTPUTSELECT
br_sel => next_pc.OUTPUTSELECT
br_sel => next_pc.OUTPUTSELECT
alu_data[0] => next_pc.DATAB
alu_data[1] => next_pc.DATAB
alu_data[2] => next_pc.DATAB
alu_data[3] => next_pc.DATAB
alu_data[4] => next_pc.DATAB
alu_data[5] => next_pc.DATAB
alu_data[6] => next_pc.DATAB
alu_data[7] => next_pc.DATAB
alu_data[8] => next_pc.DATAB
alu_data[9] => next_pc.DATAB
alu_data[10] => next_pc.DATAB
alu_data[11] => next_pc.DATAB
alu_data[12] => next_pc.DATAB
pc_four[0] => next_pc.DATAA
pc_four[1] => next_pc.DATAA
pc_four[2] => next_pc.DATAA
pc_four[3] => next_pc.DATAA
pc_four[4] => next_pc.DATAA
pc_four[5] => next_pc.DATAA
pc_four[6] => next_pc.DATAA
pc_four[7] => next_pc.DATAA
pc_four[8] => next_pc.DATAA
pc_four[9] => next_pc.DATAA
pc_four[10] => next_pc.DATAA
pc_four[11] => next_pc.DATAA
pc_four[12] => next_pc.DATAA
next_pc[0] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
next_pc[1] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
next_pc[2] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
next_pc[3] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
next_pc[4] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
next_pc[5] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
next_pc[6] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
next_pc[7] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
next_pc[8] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
next_pc[9] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
next_pc[10] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
next_pc[11] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
next_pc[12] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|pc_reg:fetch_address
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => first_cycle.CLK
rstn => pc[0]~reg0.ACLR
rstn => pc[1]~reg0.ACLR
rstn => pc[2]~reg0.ACLR
rstn => pc[3]~reg0.ACLR
rstn => pc[4]~reg0.ACLR
rstn => pc[5]~reg0.ACLR
rstn => pc[6]~reg0.ACLR
rstn => pc[7]~reg0.ACLR
rstn => pc[8]~reg0.ACLR
rstn => pc[9]~reg0.ACLR
rstn => pc[10]~reg0.ACLR
rstn => pc[11]~reg0.ACLR
rstn => pc[12]~reg0.ACLR
rstn => first_cycle.PRESET
en => always1.IN1
next_pc[0] => ~NO_FANOUT~
next_pc[1] => pc[1]~reg0.DATAIN
next_pc[2] => pc[2]~reg0.DATAIN
next_pc[3] => pc[3]~reg0.DATAIN
next_pc[4] => pc[4]~reg0.DATAIN
next_pc[5] => pc[5]~reg0.DATAIN
next_pc[6] => pc[6]~reg0.DATAIN
next_pc[7] => pc[7]~reg0.DATAIN
next_pc[8] => pc[8]~reg0.DATAIN
next_pc[9] => pc[9]~reg0.DATAIN
next_pc[10] => pc[10]~reg0.DATAIN
next_pc[11] => pc[11]~reg0.DATAIN
next_pc[12] => pc[12]~reg0.DATAIN
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|add4:plus4
pc_in[0] => pc_out[0].DATAIN
pc_in[1] => pc_out[1].DATAIN
pc_in[2] => Add0.IN22
pc_in[3] => Add0.IN21
pc_in[4] => Add0.IN20
pc_in[5] => Add0.IN19
pc_in[6] => Add0.IN18
pc_in[7] => Add0.IN17
pc_in[8] => Add0.IN16
pc_in[9] => Add0.IN15
pc_in[10] => Add0.IN14
pc_in[11] => Add0.IN13
pc_in[12] => Add0.IN12
pc_out[0] <= pc_in[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_in[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|instr_rom:fetch_data
pc[0] => ~NO_FANOUT~
pc[1] => ~NO_FANOUT~
pc[2] => mem.RADDR
pc[3] => mem.RADDR1
pc[4] => mem.RADDR2
pc[5] => mem.RADDR3
pc[6] => mem.RADDR4
pc[7] => mem.RADDR5
pc[8] => mem.RADDR6
pc[9] => mem.RADDR7
pc[10] => mem.RADDR8
pc[11] => mem.RADDR9
pc[12] => mem.RADDR10
instr[0] <= mem.DATAOUT
instr[1] <= mem.DATAOUT1
instr[2] <= mem.DATAOUT2
instr[3] <= mem.DATAOUT3
instr[4] <= mem.DATAOUT4
instr[5] <= mem.DATAOUT5
instr[6] <= mem.DATAOUT6
instr[7] <= mem.DATAOUT7
instr[8] <= mem.DATAOUT8
instr[9] <= mem.DATAOUT9
instr[10] <= mem.DATAOUT10
instr[11] <= mem.DATAOUT11
instr[12] <= mem.DATAOUT12
instr[13] <= mem.DATAOUT13
instr[14] <= mem.DATAOUT14
instr[15] <= mem.DATAOUT15
instr[16] <= mem.DATAOUT16
instr[17] <= mem.DATAOUT17
instr[18] <= mem.DATAOUT18
instr[19] <= mem.DATAOUT19
instr[20] <= mem.DATAOUT20
instr[21] <= mem.DATAOUT21
instr[22] <= mem.DATAOUT22
instr[23] <= mem.DATAOUT23
instr[24] <= mem.DATAOUT24
instr[25] <= mem.DATAOUT25
instr[26] <= mem.DATAOUT26
instr[27] <= mem.DATAOUT27
instr[28] <= mem.DATAOUT28
instr[29] <= mem.DATAOUT29
instr[30] <= mem.DATAOUT30
instr[31] <= mem.DATAOUT31


|pipeline|reg_fetch_decode:decode
instrF[0] => instrD.DATAB
instrF[1] => instrD.DATAB
instrF[2] => instrD.DATAB
instrF[3] => instrD.DATAB
instrF[4] => instrD.DATAB
instrF[5] => instrD.DATAB
instrF[6] => instrD.DATAB
instrF[7] => instrD.DATAB
instrF[8] => instrD.DATAB
instrF[9] => instrD.DATAB
instrF[10] => instrD.DATAB
instrF[11] => instrD.DATAB
instrF[12] => instrD.DATAB
instrF[13] => instrD.DATAB
instrF[14] => instrD.DATAB
instrF[15] => instrD.DATAB
instrF[16] => instrD.DATAB
instrF[17] => instrD.DATAB
instrF[18] => instrD.DATAB
instrF[19] => instrD.DATAB
instrF[20] => instrD.DATAB
instrF[21] => instrD.DATAB
instrF[22] => instrD.DATAB
instrF[23] => instrD.DATAB
instrF[24] => instrD.DATAB
instrF[25] => instrD.DATAB
instrF[26] => instrD.DATAB
instrF[27] => instrD.DATAB
instrF[28] => instrD.DATAB
instrF[29] => instrD.DATAB
instrF[30] => instrD.DATAB
instrF[31] => instrD.DATAB
pcF[0] => pcD.DATAB
pcF[1] => pcD.DATAB
pcF[2] => pcD.DATAB
pcF[3] => pcD.DATAB
pcF[4] => pcD.DATAB
pcF[5] => pcD.DATAB
pcF[6] => pcD.DATAB
pcF[7] => pcD.DATAB
pcF[8] => pcD.DATAB
pcF[9] => pcD.DATAB
pcF[10] => pcD.DATAB
pcF[11] => pcD.DATAB
pcF[12] => pcD.DATAB
pc4F[0] => pc4D.DATAB
pc4F[1] => pc4D.DATAB
pc4F[2] => pc4D.DATAB
pc4F[3] => pc4D.DATAB
pc4F[4] => pc4D.DATAB
pc4F[5] => pc4D.DATAB
pc4F[6] => pc4D.DATAB
pc4F[7] => pc4D.DATAB
pc4F[8] => pc4D.DATAB
pc4F[9] => pc4D.DATAB
pc4F[10] => pc4D.DATAB
pc4F[11] => pc4D.DATAB
pc4F[12] => pc4D.DATAB
clk => pc4D[0]~reg0.CLK
clk => pc4D[1]~reg0.CLK
clk => pc4D[2]~reg0.CLK
clk => pc4D[3]~reg0.CLK
clk => pc4D[4]~reg0.CLK
clk => pc4D[5]~reg0.CLK
clk => pc4D[6]~reg0.CLK
clk => pc4D[7]~reg0.CLK
clk => pc4D[8]~reg0.CLK
clk => pc4D[9]~reg0.CLK
clk => pc4D[10]~reg0.CLK
clk => pc4D[11]~reg0.CLK
clk => pc4D[12]~reg0.CLK
clk => pcD[0]~reg0.CLK
clk => pcD[1]~reg0.CLK
clk => pcD[2]~reg0.CLK
clk => pcD[3]~reg0.CLK
clk => pcD[4]~reg0.CLK
clk => pcD[5]~reg0.CLK
clk => pcD[6]~reg0.CLK
clk => pcD[7]~reg0.CLK
clk => pcD[8]~reg0.CLK
clk => pcD[9]~reg0.CLK
clk => pcD[10]~reg0.CLK
clk => pcD[11]~reg0.CLK
clk => pcD[12]~reg0.CLK
clk => instrD[0]~reg0.CLK
clk => instrD[1]~reg0.CLK
clk => instrD[2]~reg0.CLK
clk => instrD[3]~reg0.CLK
clk => instrD[4]~reg0.CLK
clk => instrD[5]~reg0.CLK
clk => instrD[6]~reg0.CLK
clk => instrD[7]~reg0.CLK
clk => instrD[8]~reg0.CLK
clk => instrD[9]~reg0.CLK
clk => instrD[10]~reg0.CLK
clk => instrD[11]~reg0.CLK
clk => instrD[12]~reg0.CLK
clk => instrD[13]~reg0.CLK
clk => instrD[14]~reg0.CLK
clk => instrD[15]~reg0.CLK
clk => instrD[16]~reg0.CLK
clk => instrD[17]~reg0.CLK
clk => instrD[18]~reg0.CLK
clk => instrD[19]~reg0.CLK
clk => instrD[20]~reg0.CLK
clk => instrD[21]~reg0.CLK
clk => instrD[22]~reg0.CLK
clk => instrD[23]~reg0.CLK
clk => instrD[24]~reg0.CLK
clk => instrD[25]~reg0.CLK
clk => instrD[26]~reg0.CLK
clk => instrD[27]~reg0.CLK
clk => instrD[28]~reg0.CLK
clk => instrD[29]~reg0.CLK
clk => instrD[30]~reg0.CLK
clk => instrD[31]~reg0.CLK
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => instrD.OUTPUTSELECT
sclr => pcD.OUTPUTSELECT
sclr => pcD.OUTPUTSELECT
sclr => pcD.OUTPUTSELECT
sclr => pcD.OUTPUTSELECT
sclr => pcD.OUTPUTSELECT
sclr => pcD.OUTPUTSELECT
sclr => pcD.OUTPUTSELECT
sclr => pcD.OUTPUTSELECT
sclr => pcD.OUTPUTSELECT
sclr => pcD.OUTPUTSELECT
sclr => pcD.OUTPUTSELECT
sclr => pcD.OUTPUTSELECT
sclr => pcD.OUTPUTSELECT
sclr => pc4D.OUTPUTSELECT
sclr => pc4D.OUTPUTSELECT
sclr => pc4D.OUTPUTSELECT
sclr => pc4D.OUTPUTSELECT
sclr => pc4D.OUTPUTSELECT
sclr => pc4D.OUTPUTSELECT
sclr => pc4D.OUTPUTSELECT
sclr => pc4D.OUTPUTSELECT
sclr => pc4D.OUTPUTSELECT
sclr => pc4D.OUTPUTSELECT
sclr => pc4D.OUTPUTSELECT
sclr => pc4D.OUTPUTSELECT
sclr => pc4D.OUTPUTSELECT
aclr => pc4D[0]~reg0.ACLR
aclr => pc4D[1]~reg0.ACLR
aclr => pc4D[2]~reg0.ACLR
aclr => pc4D[3]~reg0.ACLR
aclr => pc4D[4]~reg0.ACLR
aclr => pc4D[5]~reg0.ACLR
aclr => pc4D[6]~reg0.ACLR
aclr => pc4D[7]~reg0.ACLR
aclr => pc4D[8]~reg0.ACLR
aclr => pc4D[9]~reg0.ACLR
aclr => pc4D[10]~reg0.ACLR
aclr => pc4D[11]~reg0.ACLR
aclr => pc4D[12]~reg0.ACLR
aclr => pcD[0]~reg0.ACLR
aclr => pcD[1]~reg0.ACLR
aclr => pcD[2]~reg0.ACLR
aclr => pcD[3]~reg0.ACLR
aclr => pcD[4]~reg0.ACLR
aclr => pcD[5]~reg0.ACLR
aclr => pcD[6]~reg0.ACLR
aclr => pcD[7]~reg0.ACLR
aclr => pcD[8]~reg0.ACLR
aclr => pcD[9]~reg0.ACLR
aclr => pcD[10]~reg0.ACLR
aclr => pcD[11]~reg0.ACLR
aclr => pcD[12]~reg0.ACLR
aclr => instrD[0]~reg0.ACLR
aclr => instrD[1]~reg0.ACLR
aclr => instrD[2]~reg0.ACLR
aclr => instrD[3]~reg0.ACLR
aclr => instrD[4]~reg0.ACLR
aclr => instrD[5]~reg0.ACLR
aclr => instrD[6]~reg0.ACLR
aclr => instrD[7]~reg0.ACLR
aclr => instrD[8]~reg0.ACLR
aclr => instrD[9]~reg0.ACLR
aclr => instrD[10]~reg0.ACLR
aclr => instrD[11]~reg0.ACLR
aclr => instrD[12]~reg0.ACLR
aclr => instrD[13]~reg0.ACLR
aclr => instrD[14]~reg0.ACLR
aclr => instrD[15]~reg0.ACLR
aclr => instrD[16]~reg0.ACLR
aclr => instrD[17]~reg0.ACLR
aclr => instrD[18]~reg0.ACLR
aclr => instrD[19]~reg0.ACLR
aclr => instrD[20]~reg0.ACLR
aclr => instrD[21]~reg0.ACLR
aclr => instrD[22]~reg0.ACLR
aclr => instrD[23]~reg0.ACLR
aclr => instrD[24]~reg0.ACLR
aclr => instrD[25]~reg0.ACLR
aclr => instrD[26]~reg0.ACLR
aclr => instrD[27]~reg0.ACLR
aclr => instrD[28]~reg0.ACLR
aclr => instrD[29]~reg0.ACLR
aclr => instrD[30]~reg0.ACLR
aclr => instrD[31]~reg0.ACLR
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => instrD.OUTPUTSELECT
en => pcD.OUTPUTSELECT
en => pcD.OUTPUTSELECT
en => pcD.OUTPUTSELECT
en => pcD.OUTPUTSELECT
en => pcD.OUTPUTSELECT
en => pcD.OUTPUTSELECT
en => pcD.OUTPUTSELECT
en => pcD.OUTPUTSELECT
en => pcD.OUTPUTSELECT
en => pcD.OUTPUTSELECT
en => pcD.OUTPUTSELECT
en => pcD.OUTPUTSELECT
en => pcD.OUTPUTSELECT
en => pc4D.OUTPUTSELECT
en => pc4D.OUTPUTSELECT
en => pc4D.OUTPUTSELECT
en => pc4D.OUTPUTSELECT
en => pc4D.OUTPUTSELECT
en => pc4D.OUTPUTSELECT
en => pc4D.OUTPUTSELECT
en => pc4D.OUTPUTSELECT
en => pc4D.OUTPUTSELECT
en => pc4D.OUTPUTSELECT
en => pc4D.OUTPUTSELECT
en => pc4D.OUTPUTSELECT
en => pc4D.OUTPUTSELECT
instrD[0] <= instrD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[1] <= instrD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[2] <= instrD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[3] <= instrD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[4] <= instrD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[5] <= instrD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[6] <= instrD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[7] <= instrD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[8] <= instrD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[9] <= instrD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[10] <= instrD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[11] <= instrD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[12] <= instrD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[13] <= instrD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[14] <= instrD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[15] <= instrD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[16] <= instrD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[17] <= instrD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[18] <= instrD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[19] <= instrD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[20] <= instrD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[21] <= instrD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[22] <= instrD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[23] <= instrD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[24] <= instrD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[25] <= instrD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[26] <= instrD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[27] <= instrD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[28] <= instrD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[29] <= instrD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[30] <= instrD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrD[31] <= instrD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcD[0] <= pcD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcD[1] <= pcD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcD[2] <= pcD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcD[3] <= pcD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcD[4] <= pcD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcD[5] <= pcD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcD[6] <= pcD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcD[7] <= pcD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcD[8] <= pcD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcD[9] <= pcD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcD[10] <= pcD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcD[11] <= pcD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcD[12] <= pcD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4D[0] <= pc4D[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4D[1] <= pc4D[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4D[2] <= pc4D[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4D[3] <= pc4D[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4D[4] <= pc4D[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4D[5] <= pc4D[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4D[6] <= pc4D[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4D[7] <= pc4D[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4D[8] <= pc4D[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4D[9] <= pc4D[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4D[10] <= pc4D[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4D[11] <= pc4D[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4D[12] <= pc4D[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|reg_dec:regdec
instr[0] => Equal0.IN4
instr[1] => Equal0.IN3
instr[2] => Equal0.IN2
instr[3] => Equal0.IN6
instr[4] => Equal0.IN1
instr[5] => Equal0.IN0
instr[6] => Equal0.IN5
instr[7] => rd_addr[0].DATAIN
instr[8] => rd_addr[1].DATAIN
instr[9] => rd_addr[2].DATAIN
instr[10] => rd_addr[3].DATAIN
instr[11] => rd_addr[4].DATAIN
instr[12] => ~NO_FANOUT~
instr[13] => ~NO_FANOUT~
instr[14] => ~NO_FANOUT~
instr[15] => rs1_addr.DATAA
instr[16] => rs1_addr.DATAA
instr[17] => rs1_addr.DATAA
instr[18] => rs1_addr.DATAA
instr[19] => rs1_addr.DATAA
instr[20] => rs2_addr[0].DATAIN
instr[21] => rs2_addr[1].DATAIN
instr[22] => rs2_addr[2].DATAIN
instr[23] => rs2_addr[3].DATAIN
instr[24] => rs2_addr[4].DATAIN
instr[25] => ~NO_FANOUT~
instr[26] => ~NO_FANOUT~
instr[27] => ~NO_FANOUT~
instr[28] => ~NO_FANOUT~
instr[29] => ~NO_FANOUT~
instr[30] => ~NO_FANOUT~
instr[31] => ~NO_FANOUT~
rs1_addr[0] <= rs1_addr.DB_MAX_OUTPUT_PORT_TYPE
rs1_addr[1] <= rs1_addr.DB_MAX_OUTPUT_PORT_TYPE
rs1_addr[2] <= rs1_addr.DB_MAX_OUTPUT_PORT_TYPE
rs1_addr[3] <= rs1_addr.DB_MAX_OUTPUT_PORT_TYPE
rs1_addr[4] <= rs1_addr.DB_MAX_OUTPUT_PORT_TYPE
rs2_addr[0] <= instr[20].DB_MAX_OUTPUT_PORT_TYPE
rs2_addr[1] <= instr[21].DB_MAX_OUTPUT_PORT_TYPE
rs2_addr[2] <= instr[22].DB_MAX_OUTPUT_PORT_TYPE
rs2_addr[3] <= instr[23].DB_MAX_OUTPUT_PORT_TYPE
rs2_addr[4] <= instr[24].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= instr[7].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[1] <= instr[8].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[2] <= instr[9].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[3] <= instr[10].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[4] <= instr[11].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|immGen:iG
instr[0] => Equal0.IN4
instr[0] => Equal1.IN3
instr[0] => Equal2.IN5
instr[0] => Equal3.IN4
instr[0] => Equal4.IN1
instr[0] => Equal11.IN2
instr[0] => Equal14.IN3
instr[0] => Equal15.IN2
instr[1] => Equal0.IN3
instr[1] => Equal1.IN2
instr[1] => Equal2.IN4
instr[1] => Equal3.IN3
instr[1] => Equal4.IN0
instr[1] => Equal11.IN1
instr[1] => Equal14.IN2
instr[1] => Equal15.IN1
instr[2] => Equal0.IN2
instr[2] => Equal1.IN1
instr[2] => Equal2.IN3
instr[2] => Equal3.IN2
instr[2] => Equal4.IN6
instr[2] => Equal11.IN6
instr[2] => Equal14.IN6
instr[2] => Equal15.IN6
instr[3] => Equal0.IN6
instr[3] => Equal1.IN6
instr[3] => Equal2.IN2
instr[3] => Equal3.IN6
instr[3] => Equal4.IN5
instr[3] => Equal11.IN5
instr[3] => Equal14.IN5
instr[3] => Equal15.IN5
instr[4] => Equal0.IN1
instr[4] => Equal1.IN0
instr[4] => Equal2.IN6
instr[4] => Equal3.IN5
instr[4] => Equal4.IN4
instr[4] => Equal11.IN0
instr[4] => Equal14.IN4
instr[4] => Equal15.IN4
instr[5] => Equal0.IN0
instr[5] => Equal1.IN5
instr[5] => Equal2.IN1
instr[5] => Equal3.IN1
instr[5] => Equal4.IN3
instr[5] => Equal11.IN4
instr[5] => Equal14.IN1
instr[5] => Equal15.IN0
instr[6] => Equal0.IN5
instr[6] => Equal1.IN4
instr[6] => Equal2.IN0
instr[6] => Equal3.IN0
instr[6] => Equal4.IN2
instr[6] => Equal11.IN3
instr[6] => Equal14.IN0
instr[6] => Equal15.IN3
instr[7] => imm.DATAB
instr[7] => imm.DATAB
instr[8] => imm.DATAB
instr[8] => imm.DATAB
instr[9] => imm.DATAB
instr[9] => imm.DATAB
instr[10] => imm.DATAB
instr[10] => imm.DATAB
instr[11] => imm.DATAB
instr[11] => imm.DATAB
instr[12] => imm.DATAB
instr[12] => imm.DATAB
instr[12] => Equal5.IN2
instr[12] => Equal6.IN2
instr[12] => Equal7.IN2
instr[12] => Equal8.IN2
instr[12] => Equal9.IN2
instr[12] => Equal10.IN1
instr[12] => Equal12.IN0
instr[12] => Equal13.IN1
instr[13] => imm.DATAB
instr[13] => imm.DATAB
instr[13] => Equal5.IN1
instr[13] => Equal6.IN0
instr[13] => Equal7.IN1
instr[13] => Equal8.IN1
instr[13] => Equal9.IN1
instr[13] => Equal10.IN0
instr[13] => Equal12.IN2
instr[13] => Equal13.IN2
instr[14] => imm.DATAB
instr[14] => imm.DATAB
instr[14] => Equal5.IN0
instr[14] => Equal6.IN1
instr[14] => Equal7.IN0
instr[14] => Equal8.IN0
instr[14] => Equal9.IN0
instr[14] => Equal10.IN2
instr[14] => Equal12.IN1
instr[14] => Equal13.IN0
instr[15] => imm.DATAB
instr[15] => imm.DATAB
instr[16] => imm.DATAB
instr[16] => imm.DATAB
instr[17] => imm.DATAB
instr[17] => imm.DATAB
instr[18] => imm.DATAB
instr[18] => imm.DATAB
instr[19] => imm.DATAB
instr[19] => imm.DATAB
instr[20] => imm.DATAB
instr[20] => imm.DATAB
instr[20] => imm.DATAB
instr[20] => imm.DATAB
instr[20] => imm.DATAB
instr[21] => imm.DATAB
instr[21] => imm.DATAB
instr[21] => imm.DATAB
instr[21] => imm.DATAB
instr[21] => imm.DATAB
instr[22] => imm.DATAB
instr[22] => imm.DATAB
instr[22] => imm.DATAB
instr[22] => imm.DATAB
instr[22] => imm.DATAB
instr[23] => imm.DATAB
instr[23] => imm.DATAB
instr[23] => imm.DATAB
instr[23] => imm.DATAB
instr[23] => imm.DATAB
instr[24] => imm.DATAB
instr[24] => imm.DATAB
instr[24] => imm.DATAB
instr[24] => imm.DATAB
instr[24] => imm.DATAB
instr[25] => imm.DATAB
instr[25] => imm.DATAB
instr[25] => imm.DATAB
instr[25] => imm.DATAB
instr[25] => imm.DATAB
instr[25] => imm.DATAB
instr[26] => imm.DATAB
instr[26] => imm.DATAB
instr[26] => imm.DATAB
instr[26] => imm.DATAB
instr[26] => imm.DATAB
instr[26] => imm.DATAB
instr[27] => imm.DATAB
instr[27] => imm.DATAB
instr[27] => imm.DATAB
instr[27] => imm.DATAB
instr[27] => imm.DATAB
instr[27] => imm.DATAB
instr[28] => imm.DATAB
instr[28] => imm.DATAB
instr[28] => imm.DATAB
instr[28] => imm.DATAB
instr[28] => imm.DATAB
instr[28] => imm.DATAB
instr[29] => imm.DATAB
instr[29] => imm.DATAB
instr[29] => imm.DATAB
instr[29] => imm.DATAB
instr[29] => imm.DATAB
instr[29] => imm.DATAB
instr[30] => imm.DATAB
instr[30] => imm.DATAB
instr[30] => imm.DATAB
instr[30] => imm.DATAB
instr[30] => imm.DATAB
instr[30] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
imm[0] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[16] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[17] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[18] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[19] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[20] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[21] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[22] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[23] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[24] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[25] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[26] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[27] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[28] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[29] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[30] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[31] <= imm.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|brcomp:brc
rs1_data[0] => Add0.IN66
rs1_data[1] => Add0.IN65
rs1_data[2] => Add0.IN64
rs1_data[3] => Add0.IN63
rs1_data[4] => Add0.IN62
rs1_data[5] => Add0.IN61
rs1_data[6] => Add0.IN60
rs1_data[7] => Add0.IN59
rs1_data[8] => Add0.IN58
rs1_data[9] => Add0.IN57
rs1_data[10] => Add0.IN56
rs1_data[11] => Add0.IN55
rs1_data[12] => Add0.IN54
rs1_data[13] => Add0.IN53
rs1_data[14] => Add0.IN52
rs1_data[15] => Add0.IN51
rs1_data[16] => Add0.IN50
rs1_data[17] => Add0.IN49
rs1_data[18] => Add0.IN48
rs1_data[19] => Add0.IN47
rs1_data[20] => Add0.IN46
rs1_data[21] => Add0.IN45
rs1_data[22] => Add0.IN44
rs1_data[23] => Add0.IN43
rs1_data[24] => Add0.IN42
rs1_data[25] => Add0.IN41
rs1_data[26] => Add0.IN40
rs1_data[27] => Add0.IN39
rs1_data[28] => Add0.IN38
rs1_data[29] => Add0.IN37
rs1_data[30] => Add0.IN36
rs1_data[31] => Add0.IN35
rs1_data[31] => a[32].DATAA
rs2_data[0] => Add0.IN33
rs2_data[1] => Add0.IN32
rs2_data[2] => Add0.IN31
rs2_data[3] => Add0.IN30
rs2_data[4] => Add0.IN29
rs2_data[5] => Add0.IN28
rs2_data[6] => Add0.IN27
rs2_data[7] => Add0.IN26
rs2_data[8] => Add0.IN25
rs2_data[9] => Add0.IN24
rs2_data[10] => Add0.IN23
rs2_data[11] => Add0.IN22
rs2_data[12] => Add0.IN21
rs2_data[13] => Add0.IN20
rs2_data[14] => Add0.IN19
rs2_data[15] => Add0.IN18
rs2_data[16] => Add0.IN17
rs2_data[17] => Add0.IN16
rs2_data[18] => Add0.IN15
rs2_data[19] => Add0.IN14
rs2_data[20] => Add0.IN13
rs2_data[21] => Add0.IN12
rs2_data[22] => Add0.IN11
rs2_data[23] => Add0.IN10
rs2_data[24] => Add0.IN9
rs2_data[25] => Add0.IN8
rs2_data[26] => Add0.IN7
rs2_data[27] => Add0.IN6
rs2_data[28] => Add0.IN5
rs2_data[29] => Add0.IN4
rs2_data[30] => Add0.IN3
rs2_data[31] => b[32].DATAA
rs2_data[31] => Add0.IN2
br_unsigned => a[32].OUTPUTSELECT
br_unsigned => b[32].OUTPUTSELECT
br_less <= Add1.DB_MAX_OUTPUT_PORT_TYPE
br_equal <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|ctrl_unit:cu
instr[0] => Equal0.IN4
instr[0] => Equal1.IN3
instr[0] => Equal2.IN5
instr[0] => Equal3.IN4
instr[0] => Equal9.IN3
instr[0] => Equal11.IN1
instr[0] => Equal12.IN2
instr[0] => Equal13.IN2
instr[0] => Equal18.IN3
instr[1] => Equal0.IN3
instr[1] => Equal1.IN2
instr[1] => Equal2.IN4
instr[1] => Equal3.IN3
instr[1] => Equal9.IN2
instr[1] => Equal11.IN0
instr[1] => Equal12.IN1
instr[1] => Equal13.IN1
instr[1] => Equal18.IN2
instr[2] => Equal0.IN2
instr[2] => Equal1.IN1
instr[2] => Equal2.IN3
instr[2] => Equal3.IN2
instr[2] => Equal9.IN6
instr[2] => Equal11.IN6
instr[2] => Equal12.IN6
instr[2] => Equal13.IN6
instr[2] => Equal18.IN6
instr[3] => Equal0.IN6
instr[3] => Equal1.IN6
instr[3] => Equal2.IN2
instr[3] => Equal3.IN6
instr[3] => Equal9.IN5
instr[3] => Equal11.IN5
instr[3] => Equal12.IN5
instr[3] => Equal13.IN5
instr[3] => Equal18.IN5
instr[4] => Equal0.IN1
instr[4] => Equal1.IN0
instr[4] => Equal2.IN6
instr[4] => Equal3.IN5
instr[4] => Equal9.IN4
instr[4] => Equal11.IN4
instr[4] => Equal12.IN4
instr[4] => Equal13.IN0
instr[4] => Equal18.IN1
instr[5] => Equal0.IN0
instr[5] => Equal1.IN5
instr[5] => Equal2.IN1
instr[5] => Equal3.IN1
instr[5] => Equal9.IN1
instr[5] => Equal11.IN3
instr[5] => Equal12.IN0
instr[5] => Equal13.IN4
instr[5] => Equal18.IN0
instr[6] => Equal0.IN5
instr[6] => Equal1.IN4
instr[6] => Equal2.IN0
instr[6] => Equal3.IN0
instr[6] => Equal9.IN0
instr[6] => Equal11.IN2
instr[6] => Equal12.IN3
instr[6] => Equal13.IN3
instr[6] => Equal18.IN4
instr[7] => ~NO_FANOUT~
instr[8] => ~NO_FANOUT~
instr[9] => ~NO_FANOUT~
instr[10] => ~NO_FANOUT~
instr[11] => ~NO_FANOUT~
instr[12] => Equal4.IN2
instr[12] => Equal5.IN0
instr[12] => Equal6.IN2
instr[12] => Equal7.IN1
instr[12] => Equal8.IN2
instr[12] => Equal10.IN2
instr[12] => Equal16.IN1
instr[12] => Equal17.IN2
instr[13] => Equal4.IN1
instr[13] => Equal5.IN2
instr[13] => Equal6.IN1
instr[13] => Equal7.IN2
instr[13] => Equal8.IN1
instr[13] => Equal10.IN1
instr[13] => Equal16.IN0
instr[13] => Equal17.IN0
instr[14] => Equal4.IN0
instr[14] => Equal5.IN1
instr[14] => Equal6.IN0
instr[14] => Equal7.IN0
instr[14] => Equal8.IN0
instr[14] => Equal10.IN0
instr[14] => Equal16.IN2
instr[14] => Equal17.IN1
instr[15] => ~NO_FANOUT~
instr[16] => ~NO_FANOUT~
instr[17] => ~NO_FANOUT~
instr[18] => ~NO_FANOUT~
instr[19] => ~NO_FANOUT~
instr[20] => ~NO_FANOUT~
instr[21] => ~NO_FANOUT~
instr[22] => ~NO_FANOUT~
instr[23] => ~NO_FANOUT~
instr[24] => ~NO_FANOUT~
instr[25] => Equal14.IN6
instr[25] => Equal15.IN6
instr[25] => Equal19.IN0
instr[26] => Equal14.IN5
instr[26] => Equal15.IN5
instr[26] => Equal19.IN6
instr[27] => Equal14.IN4
instr[27] => Equal15.IN4
instr[27] => Equal19.IN5
instr[28] => Equal14.IN3
instr[28] => Equal15.IN3
instr[28] => Equal19.IN4
instr[29] => Equal14.IN2
instr[29] => Equal15.IN2
instr[29] => Equal19.IN3
instr[30] => Equal14.IN1
instr[30] => Equal15.IN0
instr[30] => Equal19.IN2
instr[31] => Equal14.IN0
instr[31] => Equal15.IN1
instr[31] => Equal19.IN1
br_less => br_sel.DATAB
br_less => op_b_sel.DATAB
br_less => br_sel.DATAB
br_less => op_b_sel.DATAB
br_less => always0.IN0
br_equal => always0.IN1
br_equal => br_sel.DATAB
br_equal => op_b_sel.DATAB
br_equal => br_sel.DATAB
br_equal => op_b_sel.DATAB
br_equal => always0.IN1
br_sel <= br_sel.DB_MAX_OUTPUT_PORT_TYPE
rd_wren <= rd_wren.DB_MAX_OUTPUT_PORT_TYPE
br_unsigned <= br_unsigned.DB_MAX_OUTPUT_PORT_TYPE
op_a_sel <= op_a_sel.DB_MAX_OUTPUT_PORT_TYPE
op_b_sel <= op_b_sel.DB_MAX_OUTPUT_PORT_TYPE
mem_wren <= mem_wren.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[3] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[4] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
byte_en[0] <= byte_en.DB_MAX_OUTPUT_PORT_TYPE
byte_en[1] <= byte_en.DB_MAX_OUTPUT_PORT_TYPE
byte_en[2] <= byte_en.DB_MAX_OUTPUT_PORT_TYPE
byte_en[3] <= byte_en.DB_MAX_OUTPUT_PORT_TYPE
wb_sel[0] <= wb_sel.DB_MAX_OUTPUT_PORT_TYPE
wb_sel[1] <= wb_sel.DB_MAX_OUTPUT_PORT_TYPE
ld_sel[0] <= ld_sel.DB_MAX_OUTPUT_PORT_TYPE
ld_sel[1] <= ld_sel.DB_MAX_OUTPUT_PORT_TYPE
ld_sel[2] <= ld_sel.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|regfile:rf
clk_i => registers[31][0].CLK
clk_i => registers[31][1].CLK
clk_i => registers[31][2].CLK
clk_i => registers[31][3].CLK
clk_i => registers[31][4].CLK
clk_i => registers[31][5].CLK
clk_i => registers[31][6].CLK
clk_i => registers[31][7].CLK
clk_i => registers[31][8].CLK
clk_i => registers[31][9].CLK
clk_i => registers[31][10].CLK
clk_i => registers[31][11].CLK
clk_i => registers[31][12].CLK
clk_i => registers[31][13].CLK
clk_i => registers[31][14].CLK
clk_i => registers[31][15].CLK
clk_i => registers[31][16].CLK
clk_i => registers[31][17].CLK
clk_i => registers[31][18].CLK
clk_i => registers[31][19].CLK
clk_i => registers[31][20].CLK
clk_i => registers[31][21].CLK
clk_i => registers[31][22].CLK
clk_i => registers[31][23].CLK
clk_i => registers[31][24].CLK
clk_i => registers[31][25].CLK
clk_i => registers[31][26].CLK
clk_i => registers[31][27].CLK
clk_i => registers[31][28].CLK
clk_i => registers[31][29].CLK
clk_i => registers[31][30].CLK
clk_i => registers[31][31].CLK
clk_i => registers[30][0].CLK
clk_i => registers[30][1].CLK
clk_i => registers[30][2].CLK
clk_i => registers[30][3].CLK
clk_i => registers[30][4].CLK
clk_i => registers[30][5].CLK
clk_i => registers[30][6].CLK
clk_i => registers[30][7].CLK
clk_i => registers[30][8].CLK
clk_i => registers[30][9].CLK
clk_i => registers[30][10].CLK
clk_i => registers[30][11].CLK
clk_i => registers[30][12].CLK
clk_i => registers[30][13].CLK
clk_i => registers[30][14].CLK
clk_i => registers[30][15].CLK
clk_i => registers[30][16].CLK
clk_i => registers[30][17].CLK
clk_i => registers[30][18].CLK
clk_i => registers[30][19].CLK
clk_i => registers[30][20].CLK
clk_i => registers[30][21].CLK
clk_i => registers[30][22].CLK
clk_i => registers[30][23].CLK
clk_i => registers[30][24].CLK
clk_i => registers[30][25].CLK
clk_i => registers[30][26].CLK
clk_i => registers[30][27].CLK
clk_i => registers[30][28].CLK
clk_i => registers[30][29].CLK
clk_i => registers[30][30].CLK
clk_i => registers[30][31].CLK
clk_i => registers[29][0].CLK
clk_i => registers[29][1].CLK
clk_i => registers[29][2].CLK
clk_i => registers[29][3].CLK
clk_i => registers[29][4].CLK
clk_i => registers[29][5].CLK
clk_i => registers[29][6].CLK
clk_i => registers[29][7].CLK
clk_i => registers[29][8].CLK
clk_i => registers[29][9].CLK
clk_i => registers[29][10].CLK
clk_i => registers[29][11].CLK
clk_i => registers[29][12].CLK
clk_i => registers[29][13].CLK
clk_i => registers[29][14].CLK
clk_i => registers[29][15].CLK
clk_i => registers[29][16].CLK
clk_i => registers[29][17].CLK
clk_i => registers[29][18].CLK
clk_i => registers[29][19].CLK
clk_i => registers[29][20].CLK
clk_i => registers[29][21].CLK
clk_i => registers[29][22].CLK
clk_i => registers[29][23].CLK
clk_i => registers[29][24].CLK
clk_i => registers[29][25].CLK
clk_i => registers[29][26].CLK
clk_i => registers[29][27].CLK
clk_i => registers[29][28].CLK
clk_i => registers[29][29].CLK
clk_i => registers[29][30].CLK
clk_i => registers[29][31].CLK
clk_i => registers[28][0].CLK
clk_i => registers[28][1].CLK
clk_i => registers[28][2].CLK
clk_i => registers[28][3].CLK
clk_i => registers[28][4].CLK
clk_i => registers[28][5].CLK
clk_i => registers[28][6].CLK
clk_i => registers[28][7].CLK
clk_i => registers[28][8].CLK
clk_i => registers[28][9].CLK
clk_i => registers[28][10].CLK
clk_i => registers[28][11].CLK
clk_i => registers[28][12].CLK
clk_i => registers[28][13].CLK
clk_i => registers[28][14].CLK
clk_i => registers[28][15].CLK
clk_i => registers[28][16].CLK
clk_i => registers[28][17].CLK
clk_i => registers[28][18].CLK
clk_i => registers[28][19].CLK
clk_i => registers[28][20].CLK
clk_i => registers[28][21].CLK
clk_i => registers[28][22].CLK
clk_i => registers[28][23].CLK
clk_i => registers[28][24].CLK
clk_i => registers[28][25].CLK
clk_i => registers[28][26].CLK
clk_i => registers[28][27].CLK
clk_i => registers[28][28].CLK
clk_i => registers[28][29].CLK
clk_i => registers[28][30].CLK
clk_i => registers[28][31].CLK
clk_i => registers[27][0].CLK
clk_i => registers[27][1].CLK
clk_i => registers[27][2].CLK
clk_i => registers[27][3].CLK
clk_i => registers[27][4].CLK
clk_i => registers[27][5].CLK
clk_i => registers[27][6].CLK
clk_i => registers[27][7].CLK
clk_i => registers[27][8].CLK
clk_i => registers[27][9].CLK
clk_i => registers[27][10].CLK
clk_i => registers[27][11].CLK
clk_i => registers[27][12].CLK
clk_i => registers[27][13].CLK
clk_i => registers[27][14].CLK
clk_i => registers[27][15].CLK
clk_i => registers[27][16].CLK
clk_i => registers[27][17].CLK
clk_i => registers[27][18].CLK
clk_i => registers[27][19].CLK
clk_i => registers[27][20].CLK
clk_i => registers[27][21].CLK
clk_i => registers[27][22].CLK
clk_i => registers[27][23].CLK
clk_i => registers[27][24].CLK
clk_i => registers[27][25].CLK
clk_i => registers[27][26].CLK
clk_i => registers[27][27].CLK
clk_i => registers[27][28].CLK
clk_i => registers[27][29].CLK
clk_i => registers[27][30].CLK
clk_i => registers[27][31].CLK
clk_i => registers[26][0].CLK
clk_i => registers[26][1].CLK
clk_i => registers[26][2].CLK
clk_i => registers[26][3].CLK
clk_i => registers[26][4].CLK
clk_i => registers[26][5].CLK
clk_i => registers[26][6].CLK
clk_i => registers[26][7].CLK
clk_i => registers[26][8].CLK
clk_i => registers[26][9].CLK
clk_i => registers[26][10].CLK
clk_i => registers[26][11].CLK
clk_i => registers[26][12].CLK
clk_i => registers[26][13].CLK
clk_i => registers[26][14].CLK
clk_i => registers[26][15].CLK
clk_i => registers[26][16].CLK
clk_i => registers[26][17].CLK
clk_i => registers[26][18].CLK
clk_i => registers[26][19].CLK
clk_i => registers[26][20].CLK
clk_i => registers[26][21].CLK
clk_i => registers[26][22].CLK
clk_i => registers[26][23].CLK
clk_i => registers[26][24].CLK
clk_i => registers[26][25].CLK
clk_i => registers[26][26].CLK
clk_i => registers[26][27].CLK
clk_i => registers[26][28].CLK
clk_i => registers[26][29].CLK
clk_i => registers[26][30].CLK
clk_i => registers[26][31].CLK
clk_i => registers[25][0].CLK
clk_i => registers[25][1].CLK
clk_i => registers[25][2].CLK
clk_i => registers[25][3].CLK
clk_i => registers[25][4].CLK
clk_i => registers[25][5].CLK
clk_i => registers[25][6].CLK
clk_i => registers[25][7].CLK
clk_i => registers[25][8].CLK
clk_i => registers[25][9].CLK
clk_i => registers[25][10].CLK
clk_i => registers[25][11].CLK
clk_i => registers[25][12].CLK
clk_i => registers[25][13].CLK
clk_i => registers[25][14].CLK
clk_i => registers[25][15].CLK
clk_i => registers[25][16].CLK
clk_i => registers[25][17].CLK
clk_i => registers[25][18].CLK
clk_i => registers[25][19].CLK
clk_i => registers[25][20].CLK
clk_i => registers[25][21].CLK
clk_i => registers[25][22].CLK
clk_i => registers[25][23].CLK
clk_i => registers[25][24].CLK
clk_i => registers[25][25].CLK
clk_i => registers[25][26].CLK
clk_i => registers[25][27].CLK
clk_i => registers[25][28].CLK
clk_i => registers[25][29].CLK
clk_i => registers[25][30].CLK
clk_i => registers[25][31].CLK
clk_i => registers[24][0].CLK
clk_i => registers[24][1].CLK
clk_i => registers[24][2].CLK
clk_i => registers[24][3].CLK
clk_i => registers[24][4].CLK
clk_i => registers[24][5].CLK
clk_i => registers[24][6].CLK
clk_i => registers[24][7].CLK
clk_i => registers[24][8].CLK
clk_i => registers[24][9].CLK
clk_i => registers[24][10].CLK
clk_i => registers[24][11].CLK
clk_i => registers[24][12].CLK
clk_i => registers[24][13].CLK
clk_i => registers[24][14].CLK
clk_i => registers[24][15].CLK
clk_i => registers[24][16].CLK
clk_i => registers[24][17].CLK
clk_i => registers[24][18].CLK
clk_i => registers[24][19].CLK
clk_i => registers[24][20].CLK
clk_i => registers[24][21].CLK
clk_i => registers[24][22].CLK
clk_i => registers[24][23].CLK
clk_i => registers[24][24].CLK
clk_i => registers[24][25].CLK
clk_i => registers[24][26].CLK
clk_i => registers[24][27].CLK
clk_i => registers[24][28].CLK
clk_i => registers[24][29].CLK
clk_i => registers[24][30].CLK
clk_i => registers[24][31].CLK
clk_i => registers[23][0].CLK
clk_i => registers[23][1].CLK
clk_i => registers[23][2].CLK
clk_i => registers[23][3].CLK
clk_i => registers[23][4].CLK
clk_i => registers[23][5].CLK
clk_i => registers[23][6].CLK
clk_i => registers[23][7].CLK
clk_i => registers[23][8].CLK
clk_i => registers[23][9].CLK
clk_i => registers[23][10].CLK
clk_i => registers[23][11].CLK
clk_i => registers[23][12].CLK
clk_i => registers[23][13].CLK
clk_i => registers[23][14].CLK
clk_i => registers[23][15].CLK
clk_i => registers[23][16].CLK
clk_i => registers[23][17].CLK
clk_i => registers[23][18].CLK
clk_i => registers[23][19].CLK
clk_i => registers[23][20].CLK
clk_i => registers[23][21].CLK
clk_i => registers[23][22].CLK
clk_i => registers[23][23].CLK
clk_i => registers[23][24].CLK
clk_i => registers[23][25].CLK
clk_i => registers[23][26].CLK
clk_i => registers[23][27].CLK
clk_i => registers[23][28].CLK
clk_i => registers[23][29].CLK
clk_i => registers[23][30].CLK
clk_i => registers[23][31].CLK
clk_i => registers[22][0].CLK
clk_i => registers[22][1].CLK
clk_i => registers[22][2].CLK
clk_i => registers[22][3].CLK
clk_i => registers[22][4].CLK
clk_i => registers[22][5].CLK
clk_i => registers[22][6].CLK
clk_i => registers[22][7].CLK
clk_i => registers[22][8].CLK
clk_i => registers[22][9].CLK
clk_i => registers[22][10].CLK
clk_i => registers[22][11].CLK
clk_i => registers[22][12].CLK
clk_i => registers[22][13].CLK
clk_i => registers[22][14].CLK
clk_i => registers[22][15].CLK
clk_i => registers[22][16].CLK
clk_i => registers[22][17].CLK
clk_i => registers[22][18].CLK
clk_i => registers[22][19].CLK
clk_i => registers[22][20].CLK
clk_i => registers[22][21].CLK
clk_i => registers[22][22].CLK
clk_i => registers[22][23].CLK
clk_i => registers[22][24].CLK
clk_i => registers[22][25].CLK
clk_i => registers[22][26].CLK
clk_i => registers[22][27].CLK
clk_i => registers[22][28].CLK
clk_i => registers[22][29].CLK
clk_i => registers[22][30].CLK
clk_i => registers[22][31].CLK
clk_i => registers[21][0].CLK
clk_i => registers[21][1].CLK
clk_i => registers[21][2].CLK
clk_i => registers[21][3].CLK
clk_i => registers[21][4].CLK
clk_i => registers[21][5].CLK
clk_i => registers[21][6].CLK
clk_i => registers[21][7].CLK
clk_i => registers[21][8].CLK
clk_i => registers[21][9].CLK
clk_i => registers[21][10].CLK
clk_i => registers[21][11].CLK
clk_i => registers[21][12].CLK
clk_i => registers[21][13].CLK
clk_i => registers[21][14].CLK
clk_i => registers[21][15].CLK
clk_i => registers[21][16].CLK
clk_i => registers[21][17].CLK
clk_i => registers[21][18].CLK
clk_i => registers[21][19].CLK
clk_i => registers[21][20].CLK
clk_i => registers[21][21].CLK
clk_i => registers[21][22].CLK
clk_i => registers[21][23].CLK
clk_i => registers[21][24].CLK
clk_i => registers[21][25].CLK
clk_i => registers[21][26].CLK
clk_i => registers[21][27].CLK
clk_i => registers[21][28].CLK
clk_i => registers[21][29].CLK
clk_i => registers[21][30].CLK
clk_i => registers[21][31].CLK
clk_i => registers[20][0].CLK
clk_i => registers[20][1].CLK
clk_i => registers[20][2].CLK
clk_i => registers[20][3].CLK
clk_i => registers[20][4].CLK
clk_i => registers[20][5].CLK
clk_i => registers[20][6].CLK
clk_i => registers[20][7].CLK
clk_i => registers[20][8].CLK
clk_i => registers[20][9].CLK
clk_i => registers[20][10].CLK
clk_i => registers[20][11].CLK
clk_i => registers[20][12].CLK
clk_i => registers[20][13].CLK
clk_i => registers[20][14].CLK
clk_i => registers[20][15].CLK
clk_i => registers[20][16].CLK
clk_i => registers[20][17].CLK
clk_i => registers[20][18].CLK
clk_i => registers[20][19].CLK
clk_i => registers[20][20].CLK
clk_i => registers[20][21].CLK
clk_i => registers[20][22].CLK
clk_i => registers[20][23].CLK
clk_i => registers[20][24].CLK
clk_i => registers[20][25].CLK
clk_i => registers[20][26].CLK
clk_i => registers[20][27].CLK
clk_i => registers[20][28].CLK
clk_i => registers[20][29].CLK
clk_i => registers[20][30].CLK
clk_i => registers[20][31].CLK
clk_i => registers[19][0].CLK
clk_i => registers[19][1].CLK
clk_i => registers[19][2].CLK
clk_i => registers[19][3].CLK
clk_i => registers[19][4].CLK
clk_i => registers[19][5].CLK
clk_i => registers[19][6].CLK
clk_i => registers[19][7].CLK
clk_i => registers[19][8].CLK
clk_i => registers[19][9].CLK
clk_i => registers[19][10].CLK
clk_i => registers[19][11].CLK
clk_i => registers[19][12].CLK
clk_i => registers[19][13].CLK
clk_i => registers[19][14].CLK
clk_i => registers[19][15].CLK
clk_i => registers[19][16].CLK
clk_i => registers[19][17].CLK
clk_i => registers[19][18].CLK
clk_i => registers[19][19].CLK
clk_i => registers[19][20].CLK
clk_i => registers[19][21].CLK
clk_i => registers[19][22].CLK
clk_i => registers[19][23].CLK
clk_i => registers[19][24].CLK
clk_i => registers[19][25].CLK
clk_i => registers[19][26].CLK
clk_i => registers[19][27].CLK
clk_i => registers[19][28].CLK
clk_i => registers[19][29].CLK
clk_i => registers[19][30].CLK
clk_i => registers[19][31].CLK
clk_i => registers[18][0].CLK
clk_i => registers[18][1].CLK
clk_i => registers[18][2].CLK
clk_i => registers[18][3].CLK
clk_i => registers[18][4].CLK
clk_i => registers[18][5].CLK
clk_i => registers[18][6].CLK
clk_i => registers[18][7].CLK
clk_i => registers[18][8].CLK
clk_i => registers[18][9].CLK
clk_i => registers[18][10].CLK
clk_i => registers[18][11].CLK
clk_i => registers[18][12].CLK
clk_i => registers[18][13].CLK
clk_i => registers[18][14].CLK
clk_i => registers[18][15].CLK
clk_i => registers[18][16].CLK
clk_i => registers[18][17].CLK
clk_i => registers[18][18].CLK
clk_i => registers[18][19].CLK
clk_i => registers[18][20].CLK
clk_i => registers[18][21].CLK
clk_i => registers[18][22].CLK
clk_i => registers[18][23].CLK
clk_i => registers[18][24].CLK
clk_i => registers[18][25].CLK
clk_i => registers[18][26].CLK
clk_i => registers[18][27].CLK
clk_i => registers[18][28].CLK
clk_i => registers[18][29].CLK
clk_i => registers[18][30].CLK
clk_i => registers[18][31].CLK
clk_i => registers[17][0].CLK
clk_i => registers[17][1].CLK
clk_i => registers[17][2].CLK
clk_i => registers[17][3].CLK
clk_i => registers[17][4].CLK
clk_i => registers[17][5].CLK
clk_i => registers[17][6].CLK
clk_i => registers[17][7].CLK
clk_i => registers[17][8].CLK
clk_i => registers[17][9].CLK
clk_i => registers[17][10].CLK
clk_i => registers[17][11].CLK
clk_i => registers[17][12].CLK
clk_i => registers[17][13].CLK
clk_i => registers[17][14].CLK
clk_i => registers[17][15].CLK
clk_i => registers[17][16].CLK
clk_i => registers[17][17].CLK
clk_i => registers[17][18].CLK
clk_i => registers[17][19].CLK
clk_i => registers[17][20].CLK
clk_i => registers[17][21].CLK
clk_i => registers[17][22].CLK
clk_i => registers[17][23].CLK
clk_i => registers[17][24].CLK
clk_i => registers[17][25].CLK
clk_i => registers[17][26].CLK
clk_i => registers[17][27].CLK
clk_i => registers[17][28].CLK
clk_i => registers[17][29].CLK
clk_i => registers[17][30].CLK
clk_i => registers[17][31].CLK
clk_i => registers[16][0].CLK
clk_i => registers[16][1].CLK
clk_i => registers[16][2].CLK
clk_i => registers[16][3].CLK
clk_i => registers[16][4].CLK
clk_i => registers[16][5].CLK
clk_i => registers[16][6].CLK
clk_i => registers[16][7].CLK
clk_i => registers[16][8].CLK
clk_i => registers[16][9].CLK
clk_i => registers[16][10].CLK
clk_i => registers[16][11].CLK
clk_i => registers[16][12].CLK
clk_i => registers[16][13].CLK
clk_i => registers[16][14].CLK
clk_i => registers[16][15].CLK
clk_i => registers[16][16].CLK
clk_i => registers[16][17].CLK
clk_i => registers[16][18].CLK
clk_i => registers[16][19].CLK
clk_i => registers[16][20].CLK
clk_i => registers[16][21].CLK
clk_i => registers[16][22].CLK
clk_i => registers[16][23].CLK
clk_i => registers[16][24].CLK
clk_i => registers[16][25].CLK
clk_i => registers[16][26].CLK
clk_i => registers[16][27].CLK
clk_i => registers[16][28].CLK
clk_i => registers[16][29].CLK
clk_i => registers[16][30].CLK
clk_i => registers[16][31].CLK
clk_i => registers[15][0].CLK
clk_i => registers[15][1].CLK
clk_i => registers[15][2].CLK
clk_i => registers[15][3].CLK
clk_i => registers[15][4].CLK
clk_i => registers[15][5].CLK
clk_i => registers[15][6].CLK
clk_i => registers[15][7].CLK
clk_i => registers[15][8].CLK
clk_i => registers[15][9].CLK
clk_i => registers[15][10].CLK
clk_i => registers[15][11].CLK
clk_i => registers[15][12].CLK
clk_i => registers[15][13].CLK
clk_i => registers[15][14].CLK
clk_i => registers[15][15].CLK
clk_i => registers[15][16].CLK
clk_i => registers[15][17].CLK
clk_i => registers[15][18].CLK
clk_i => registers[15][19].CLK
clk_i => registers[15][20].CLK
clk_i => registers[15][21].CLK
clk_i => registers[15][22].CLK
clk_i => registers[15][23].CLK
clk_i => registers[15][24].CLK
clk_i => registers[15][25].CLK
clk_i => registers[15][26].CLK
clk_i => registers[15][27].CLK
clk_i => registers[15][28].CLK
clk_i => registers[15][29].CLK
clk_i => registers[15][30].CLK
clk_i => registers[15][31].CLK
clk_i => registers[14][0].CLK
clk_i => registers[14][1].CLK
clk_i => registers[14][2].CLK
clk_i => registers[14][3].CLK
clk_i => registers[14][4].CLK
clk_i => registers[14][5].CLK
clk_i => registers[14][6].CLK
clk_i => registers[14][7].CLK
clk_i => registers[14][8].CLK
clk_i => registers[14][9].CLK
clk_i => registers[14][10].CLK
clk_i => registers[14][11].CLK
clk_i => registers[14][12].CLK
clk_i => registers[14][13].CLK
clk_i => registers[14][14].CLK
clk_i => registers[14][15].CLK
clk_i => registers[14][16].CLK
clk_i => registers[14][17].CLK
clk_i => registers[14][18].CLK
clk_i => registers[14][19].CLK
clk_i => registers[14][20].CLK
clk_i => registers[14][21].CLK
clk_i => registers[14][22].CLK
clk_i => registers[14][23].CLK
clk_i => registers[14][24].CLK
clk_i => registers[14][25].CLK
clk_i => registers[14][26].CLK
clk_i => registers[14][27].CLK
clk_i => registers[14][28].CLK
clk_i => registers[14][29].CLK
clk_i => registers[14][30].CLK
clk_i => registers[14][31].CLK
clk_i => registers[13][0].CLK
clk_i => registers[13][1].CLK
clk_i => registers[13][2].CLK
clk_i => registers[13][3].CLK
clk_i => registers[13][4].CLK
clk_i => registers[13][5].CLK
clk_i => registers[13][6].CLK
clk_i => registers[13][7].CLK
clk_i => registers[13][8].CLK
clk_i => registers[13][9].CLK
clk_i => registers[13][10].CLK
clk_i => registers[13][11].CLK
clk_i => registers[13][12].CLK
clk_i => registers[13][13].CLK
clk_i => registers[13][14].CLK
clk_i => registers[13][15].CLK
clk_i => registers[13][16].CLK
clk_i => registers[13][17].CLK
clk_i => registers[13][18].CLK
clk_i => registers[13][19].CLK
clk_i => registers[13][20].CLK
clk_i => registers[13][21].CLK
clk_i => registers[13][22].CLK
clk_i => registers[13][23].CLK
clk_i => registers[13][24].CLK
clk_i => registers[13][25].CLK
clk_i => registers[13][26].CLK
clk_i => registers[13][27].CLK
clk_i => registers[13][28].CLK
clk_i => registers[13][29].CLK
clk_i => registers[13][30].CLK
clk_i => registers[13][31].CLK
clk_i => registers[12][0].CLK
clk_i => registers[12][1].CLK
clk_i => registers[12][2].CLK
clk_i => registers[12][3].CLK
clk_i => registers[12][4].CLK
clk_i => registers[12][5].CLK
clk_i => registers[12][6].CLK
clk_i => registers[12][7].CLK
clk_i => registers[12][8].CLK
clk_i => registers[12][9].CLK
clk_i => registers[12][10].CLK
clk_i => registers[12][11].CLK
clk_i => registers[12][12].CLK
clk_i => registers[12][13].CLK
clk_i => registers[12][14].CLK
clk_i => registers[12][15].CLK
clk_i => registers[12][16].CLK
clk_i => registers[12][17].CLK
clk_i => registers[12][18].CLK
clk_i => registers[12][19].CLK
clk_i => registers[12][20].CLK
clk_i => registers[12][21].CLK
clk_i => registers[12][22].CLK
clk_i => registers[12][23].CLK
clk_i => registers[12][24].CLK
clk_i => registers[12][25].CLK
clk_i => registers[12][26].CLK
clk_i => registers[12][27].CLK
clk_i => registers[12][28].CLK
clk_i => registers[12][29].CLK
clk_i => registers[12][30].CLK
clk_i => registers[12][31].CLK
clk_i => registers[11][0].CLK
clk_i => registers[11][1].CLK
clk_i => registers[11][2].CLK
clk_i => registers[11][3].CLK
clk_i => registers[11][4].CLK
clk_i => registers[11][5].CLK
clk_i => registers[11][6].CLK
clk_i => registers[11][7].CLK
clk_i => registers[11][8].CLK
clk_i => registers[11][9].CLK
clk_i => registers[11][10].CLK
clk_i => registers[11][11].CLK
clk_i => registers[11][12].CLK
clk_i => registers[11][13].CLK
clk_i => registers[11][14].CLK
clk_i => registers[11][15].CLK
clk_i => registers[11][16].CLK
clk_i => registers[11][17].CLK
clk_i => registers[11][18].CLK
clk_i => registers[11][19].CLK
clk_i => registers[11][20].CLK
clk_i => registers[11][21].CLK
clk_i => registers[11][22].CLK
clk_i => registers[11][23].CLK
clk_i => registers[11][24].CLK
clk_i => registers[11][25].CLK
clk_i => registers[11][26].CLK
clk_i => registers[11][27].CLK
clk_i => registers[11][28].CLK
clk_i => registers[11][29].CLK
clk_i => registers[11][30].CLK
clk_i => registers[11][31].CLK
clk_i => registers[10][0].CLK
clk_i => registers[10][1].CLK
clk_i => registers[10][2].CLK
clk_i => registers[10][3].CLK
clk_i => registers[10][4].CLK
clk_i => registers[10][5].CLK
clk_i => registers[10][6].CLK
clk_i => registers[10][7].CLK
clk_i => registers[10][8].CLK
clk_i => registers[10][9].CLK
clk_i => registers[10][10].CLK
clk_i => registers[10][11].CLK
clk_i => registers[10][12].CLK
clk_i => registers[10][13].CLK
clk_i => registers[10][14].CLK
clk_i => registers[10][15].CLK
clk_i => registers[10][16].CLK
clk_i => registers[10][17].CLK
clk_i => registers[10][18].CLK
clk_i => registers[10][19].CLK
clk_i => registers[10][20].CLK
clk_i => registers[10][21].CLK
clk_i => registers[10][22].CLK
clk_i => registers[10][23].CLK
clk_i => registers[10][24].CLK
clk_i => registers[10][25].CLK
clk_i => registers[10][26].CLK
clk_i => registers[10][27].CLK
clk_i => registers[10][28].CLK
clk_i => registers[10][29].CLK
clk_i => registers[10][30].CLK
clk_i => registers[10][31].CLK
clk_i => registers[9][0].CLK
clk_i => registers[9][1].CLK
clk_i => registers[9][2].CLK
clk_i => registers[9][3].CLK
clk_i => registers[9][4].CLK
clk_i => registers[9][5].CLK
clk_i => registers[9][6].CLK
clk_i => registers[9][7].CLK
clk_i => registers[9][8].CLK
clk_i => registers[9][9].CLK
clk_i => registers[9][10].CLK
clk_i => registers[9][11].CLK
clk_i => registers[9][12].CLK
clk_i => registers[9][13].CLK
clk_i => registers[9][14].CLK
clk_i => registers[9][15].CLK
clk_i => registers[9][16].CLK
clk_i => registers[9][17].CLK
clk_i => registers[9][18].CLK
clk_i => registers[9][19].CLK
clk_i => registers[9][20].CLK
clk_i => registers[9][21].CLK
clk_i => registers[9][22].CLK
clk_i => registers[9][23].CLK
clk_i => registers[9][24].CLK
clk_i => registers[9][25].CLK
clk_i => registers[9][26].CLK
clk_i => registers[9][27].CLK
clk_i => registers[9][28].CLK
clk_i => registers[9][29].CLK
clk_i => registers[9][30].CLK
clk_i => registers[9][31].CLK
clk_i => registers[8][0].CLK
clk_i => registers[8][1].CLK
clk_i => registers[8][2].CLK
clk_i => registers[8][3].CLK
clk_i => registers[8][4].CLK
clk_i => registers[8][5].CLK
clk_i => registers[8][6].CLK
clk_i => registers[8][7].CLK
clk_i => registers[8][8].CLK
clk_i => registers[8][9].CLK
clk_i => registers[8][10].CLK
clk_i => registers[8][11].CLK
clk_i => registers[8][12].CLK
clk_i => registers[8][13].CLK
clk_i => registers[8][14].CLK
clk_i => registers[8][15].CLK
clk_i => registers[8][16].CLK
clk_i => registers[8][17].CLK
clk_i => registers[8][18].CLK
clk_i => registers[8][19].CLK
clk_i => registers[8][20].CLK
clk_i => registers[8][21].CLK
clk_i => registers[8][22].CLK
clk_i => registers[8][23].CLK
clk_i => registers[8][24].CLK
clk_i => registers[8][25].CLK
clk_i => registers[8][26].CLK
clk_i => registers[8][27].CLK
clk_i => registers[8][28].CLK
clk_i => registers[8][29].CLK
clk_i => registers[8][30].CLK
clk_i => registers[8][31].CLK
clk_i => registers[7][0].CLK
clk_i => registers[7][1].CLK
clk_i => registers[7][2].CLK
clk_i => registers[7][3].CLK
clk_i => registers[7][4].CLK
clk_i => registers[7][5].CLK
clk_i => registers[7][6].CLK
clk_i => registers[7][7].CLK
clk_i => registers[7][8].CLK
clk_i => registers[7][9].CLK
clk_i => registers[7][10].CLK
clk_i => registers[7][11].CLK
clk_i => registers[7][12].CLK
clk_i => registers[7][13].CLK
clk_i => registers[7][14].CLK
clk_i => registers[7][15].CLK
clk_i => registers[7][16].CLK
clk_i => registers[7][17].CLK
clk_i => registers[7][18].CLK
clk_i => registers[7][19].CLK
clk_i => registers[7][20].CLK
clk_i => registers[7][21].CLK
clk_i => registers[7][22].CLK
clk_i => registers[7][23].CLK
clk_i => registers[7][24].CLK
clk_i => registers[7][25].CLK
clk_i => registers[7][26].CLK
clk_i => registers[7][27].CLK
clk_i => registers[7][28].CLK
clk_i => registers[7][29].CLK
clk_i => registers[7][30].CLK
clk_i => registers[7][31].CLK
clk_i => registers[6][0].CLK
clk_i => registers[6][1].CLK
clk_i => registers[6][2].CLK
clk_i => registers[6][3].CLK
clk_i => registers[6][4].CLK
clk_i => registers[6][5].CLK
clk_i => registers[6][6].CLK
clk_i => registers[6][7].CLK
clk_i => registers[6][8].CLK
clk_i => registers[6][9].CLK
clk_i => registers[6][10].CLK
clk_i => registers[6][11].CLK
clk_i => registers[6][12].CLK
clk_i => registers[6][13].CLK
clk_i => registers[6][14].CLK
clk_i => registers[6][15].CLK
clk_i => registers[6][16].CLK
clk_i => registers[6][17].CLK
clk_i => registers[6][18].CLK
clk_i => registers[6][19].CLK
clk_i => registers[6][20].CLK
clk_i => registers[6][21].CLK
clk_i => registers[6][22].CLK
clk_i => registers[6][23].CLK
clk_i => registers[6][24].CLK
clk_i => registers[6][25].CLK
clk_i => registers[6][26].CLK
clk_i => registers[6][27].CLK
clk_i => registers[6][28].CLK
clk_i => registers[6][29].CLK
clk_i => registers[6][30].CLK
clk_i => registers[6][31].CLK
clk_i => registers[5][0].CLK
clk_i => registers[5][1].CLK
clk_i => registers[5][2].CLK
clk_i => registers[5][3].CLK
clk_i => registers[5][4].CLK
clk_i => registers[5][5].CLK
clk_i => registers[5][6].CLK
clk_i => registers[5][7].CLK
clk_i => registers[5][8].CLK
clk_i => registers[5][9].CLK
clk_i => registers[5][10].CLK
clk_i => registers[5][11].CLK
clk_i => registers[5][12].CLK
clk_i => registers[5][13].CLK
clk_i => registers[5][14].CLK
clk_i => registers[5][15].CLK
clk_i => registers[5][16].CLK
clk_i => registers[5][17].CLK
clk_i => registers[5][18].CLK
clk_i => registers[5][19].CLK
clk_i => registers[5][20].CLK
clk_i => registers[5][21].CLK
clk_i => registers[5][22].CLK
clk_i => registers[5][23].CLK
clk_i => registers[5][24].CLK
clk_i => registers[5][25].CLK
clk_i => registers[5][26].CLK
clk_i => registers[5][27].CLK
clk_i => registers[5][28].CLK
clk_i => registers[5][29].CLK
clk_i => registers[5][30].CLK
clk_i => registers[5][31].CLK
clk_i => registers[4][0].CLK
clk_i => registers[4][1].CLK
clk_i => registers[4][2].CLK
clk_i => registers[4][3].CLK
clk_i => registers[4][4].CLK
clk_i => registers[4][5].CLK
clk_i => registers[4][6].CLK
clk_i => registers[4][7].CLK
clk_i => registers[4][8].CLK
clk_i => registers[4][9].CLK
clk_i => registers[4][10].CLK
clk_i => registers[4][11].CLK
clk_i => registers[4][12].CLK
clk_i => registers[4][13].CLK
clk_i => registers[4][14].CLK
clk_i => registers[4][15].CLK
clk_i => registers[4][16].CLK
clk_i => registers[4][17].CLK
clk_i => registers[4][18].CLK
clk_i => registers[4][19].CLK
clk_i => registers[4][20].CLK
clk_i => registers[4][21].CLK
clk_i => registers[4][22].CLK
clk_i => registers[4][23].CLK
clk_i => registers[4][24].CLK
clk_i => registers[4][25].CLK
clk_i => registers[4][26].CLK
clk_i => registers[4][27].CLK
clk_i => registers[4][28].CLK
clk_i => registers[4][29].CLK
clk_i => registers[4][30].CLK
clk_i => registers[4][31].CLK
clk_i => registers[3][0].CLK
clk_i => registers[3][1].CLK
clk_i => registers[3][2].CLK
clk_i => registers[3][3].CLK
clk_i => registers[3][4].CLK
clk_i => registers[3][5].CLK
clk_i => registers[3][6].CLK
clk_i => registers[3][7].CLK
clk_i => registers[3][8].CLK
clk_i => registers[3][9].CLK
clk_i => registers[3][10].CLK
clk_i => registers[3][11].CLK
clk_i => registers[3][12].CLK
clk_i => registers[3][13].CLK
clk_i => registers[3][14].CLK
clk_i => registers[3][15].CLK
clk_i => registers[3][16].CLK
clk_i => registers[3][17].CLK
clk_i => registers[3][18].CLK
clk_i => registers[3][19].CLK
clk_i => registers[3][20].CLK
clk_i => registers[3][21].CLK
clk_i => registers[3][22].CLK
clk_i => registers[3][23].CLK
clk_i => registers[3][24].CLK
clk_i => registers[3][25].CLK
clk_i => registers[3][26].CLK
clk_i => registers[3][27].CLK
clk_i => registers[3][28].CLK
clk_i => registers[3][29].CLK
clk_i => registers[3][30].CLK
clk_i => registers[3][31].CLK
clk_i => registers[2][0].CLK
clk_i => registers[2][1].CLK
clk_i => registers[2][2].CLK
clk_i => registers[2][3].CLK
clk_i => registers[2][4].CLK
clk_i => registers[2][5].CLK
clk_i => registers[2][6].CLK
clk_i => registers[2][7].CLK
clk_i => registers[2][8].CLK
clk_i => registers[2][9].CLK
clk_i => registers[2][10].CLK
clk_i => registers[2][11].CLK
clk_i => registers[2][12].CLK
clk_i => registers[2][13].CLK
clk_i => registers[2][14].CLK
clk_i => registers[2][15].CLK
clk_i => registers[2][16].CLK
clk_i => registers[2][17].CLK
clk_i => registers[2][18].CLK
clk_i => registers[2][19].CLK
clk_i => registers[2][20].CLK
clk_i => registers[2][21].CLK
clk_i => registers[2][22].CLK
clk_i => registers[2][23].CLK
clk_i => registers[2][24].CLK
clk_i => registers[2][25].CLK
clk_i => registers[2][26].CLK
clk_i => registers[2][27].CLK
clk_i => registers[2][28].CLK
clk_i => registers[2][29].CLK
clk_i => registers[2][30].CLK
clk_i => registers[2][31].CLK
clk_i => registers[1][0].CLK
clk_i => registers[1][1].CLK
clk_i => registers[1][2].CLK
clk_i => registers[1][3].CLK
clk_i => registers[1][4].CLK
clk_i => registers[1][5].CLK
clk_i => registers[1][6].CLK
clk_i => registers[1][7].CLK
clk_i => registers[1][8].CLK
clk_i => registers[1][9].CLK
clk_i => registers[1][10].CLK
clk_i => registers[1][11].CLK
clk_i => registers[1][12].CLK
clk_i => registers[1][13].CLK
clk_i => registers[1][14].CLK
clk_i => registers[1][15].CLK
clk_i => registers[1][16].CLK
clk_i => registers[1][17].CLK
clk_i => registers[1][18].CLK
clk_i => registers[1][19].CLK
clk_i => registers[1][20].CLK
clk_i => registers[1][21].CLK
clk_i => registers[1][22].CLK
clk_i => registers[1][23].CLK
clk_i => registers[1][24].CLK
clk_i => registers[1][25].CLK
clk_i => registers[1][26].CLK
clk_i => registers[1][27].CLK
clk_i => registers[1][28].CLK
clk_i => registers[1][29].CLK
clk_i => registers[1][30].CLK
clk_i => registers[1][31].CLK
clk_i => registers[0][0].CLK
clk_i => registers[0][1].CLK
clk_i => registers[0][2].CLK
clk_i => registers[0][3].CLK
clk_i => registers[0][4].CLK
clk_i => registers[0][5].CLK
clk_i => registers[0][6].CLK
clk_i => registers[0][7].CLK
clk_i => registers[0][8].CLK
clk_i => registers[0][9].CLK
clk_i => registers[0][10].CLK
clk_i => registers[0][11].CLK
clk_i => registers[0][12].CLK
clk_i => registers[0][13].CLK
clk_i => registers[0][14].CLK
clk_i => registers[0][15].CLK
clk_i => registers[0][16].CLK
clk_i => registers[0][17].CLK
clk_i => registers[0][18].CLK
clk_i => registers[0][19].CLK
clk_i => registers[0][20].CLK
clk_i => registers[0][21].CLK
clk_i => registers[0][22].CLK
clk_i => registers[0][23].CLK
clk_i => registers[0][24].CLK
clk_i => registers[0][25].CLK
clk_i => registers[0][26].CLK
clk_i => registers[0][27].CLK
clk_i => registers[0][28].CLK
clk_i => registers[0][29].CLK
clk_i => registers[0][30].CLK
clk_i => registers[0][31].CLK
rst_ni => registers[31][0].ACLR
rst_ni => registers[31][1].ACLR
rst_ni => registers[31][2].ACLR
rst_ni => registers[31][3].ACLR
rst_ni => registers[31][4].ACLR
rst_ni => registers[31][5].ACLR
rst_ni => registers[31][6].ACLR
rst_ni => registers[31][7].ACLR
rst_ni => registers[31][8].ACLR
rst_ni => registers[31][9].ACLR
rst_ni => registers[31][10].ACLR
rst_ni => registers[31][11].ACLR
rst_ni => registers[31][12].ACLR
rst_ni => registers[31][13].ACLR
rst_ni => registers[31][14].ACLR
rst_ni => registers[31][15].ACLR
rst_ni => registers[31][16].ACLR
rst_ni => registers[31][17].ACLR
rst_ni => registers[31][18].ACLR
rst_ni => registers[31][19].ACLR
rst_ni => registers[31][20].ACLR
rst_ni => registers[31][21].ACLR
rst_ni => registers[31][22].ACLR
rst_ni => registers[31][23].ACLR
rst_ni => registers[31][24].ACLR
rst_ni => registers[31][25].ACLR
rst_ni => registers[31][26].ACLR
rst_ni => registers[31][27].ACLR
rst_ni => registers[31][28].ACLR
rst_ni => registers[31][29].ACLR
rst_ni => registers[31][30].ACLR
rst_ni => registers[31][31].ACLR
rst_ni => registers[30][0].ACLR
rst_ni => registers[30][1].ACLR
rst_ni => registers[30][2].ACLR
rst_ni => registers[30][3].ACLR
rst_ni => registers[30][4].ACLR
rst_ni => registers[30][5].ACLR
rst_ni => registers[30][6].ACLR
rst_ni => registers[30][7].ACLR
rst_ni => registers[30][8].ACLR
rst_ni => registers[30][9].ACLR
rst_ni => registers[30][10].ACLR
rst_ni => registers[30][11].ACLR
rst_ni => registers[30][12].ACLR
rst_ni => registers[30][13].ACLR
rst_ni => registers[30][14].ACLR
rst_ni => registers[30][15].ACLR
rst_ni => registers[30][16].ACLR
rst_ni => registers[30][17].ACLR
rst_ni => registers[30][18].ACLR
rst_ni => registers[30][19].ACLR
rst_ni => registers[30][20].ACLR
rst_ni => registers[30][21].ACLR
rst_ni => registers[30][22].ACLR
rst_ni => registers[30][23].ACLR
rst_ni => registers[30][24].ACLR
rst_ni => registers[30][25].ACLR
rst_ni => registers[30][26].ACLR
rst_ni => registers[30][27].ACLR
rst_ni => registers[30][28].ACLR
rst_ni => registers[30][29].ACLR
rst_ni => registers[30][30].ACLR
rst_ni => registers[30][31].ACLR
rst_ni => registers[29][0].ACLR
rst_ni => registers[29][1].ACLR
rst_ni => registers[29][2].ACLR
rst_ni => registers[29][3].ACLR
rst_ni => registers[29][4].ACLR
rst_ni => registers[29][5].ACLR
rst_ni => registers[29][6].ACLR
rst_ni => registers[29][7].ACLR
rst_ni => registers[29][8].ACLR
rst_ni => registers[29][9].ACLR
rst_ni => registers[29][10].ACLR
rst_ni => registers[29][11].ACLR
rst_ni => registers[29][12].ACLR
rst_ni => registers[29][13].ACLR
rst_ni => registers[29][14].ACLR
rst_ni => registers[29][15].ACLR
rst_ni => registers[29][16].ACLR
rst_ni => registers[29][17].ACLR
rst_ni => registers[29][18].ACLR
rst_ni => registers[29][19].ACLR
rst_ni => registers[29][20].ACLR
rst_ni => registers[29][21].ACLR
rst_ni => registers[29][22].ACLR
rst_ni => registers[29][23].ACLR
rst_ni => registers[29][24].ACLR
rst_ni => registers[29][25].ACLR
rst_ni => registers[29][26].ACLR
rst_ni => registers[29][27].ACLR
rst_ni => registers[29][28].ACLR
rst_ni => registers[29][29].ACLR
rst_ni => registers[29][30].ACLR
rst_ni => registers[29][31].ACLR
rst_ni => registers[28][0].ACLR
rst_ni => registers[28][1].ACLR
rst_ni => registers[28][2].ACLR
rst_ni => registers[28][3].ACLR
rst_ni => registers[28][4].ACLR
rst_ni => registers[28][5].ACLR
rst_ni => registers[28][6].ACLR
rst_ni => registers[28][7].ACLR
rst_ni => registers[28][8].ACLR
rst_ni => registers[28][9].ACLR
rst_ni => registers[28][10].ACLR
rst_ni => registers[28][11].ACLR
rst_ni => registers[28][12].ACLR
rst_ni => registers[28][13].ACLR
rst_ni => registers[28][14].ACLR
rst_ni => registers[28][15].ACLR
rst_ni => registers[28][16].ACLR
rst_ni => registers[28][17].ACLR
rst_ni => registers[28][18].ACLR
rst_ni => registers[28][19].ACLR
rst_ni => registers[28][20].ACLR
rst_ni => registers[28][21].ACLR
rst_ni => registers[28][22].ACLR
rst_ni => registers[28][23].ACLR
rst_ni => registers[28][24].ACLR
rst_ni => registers[28][25].ACLR
rst_ni => registers[28][26].ACLR
rst_ni => registers[28][27].ACLR
rst_ni => registers[28][28].ACLR
rst_ni => registers[28][29].ACLR
rst_ni => registers[28][30].ACLR
rst_ni => registers[28][31].ACLR
rst_ni => registers[27][0].ACLR
rst_ni => registers[27][1].ACLR
rst_ni => registers[27][2].ACLR
rst_ni => registers[27][3].ACLR
rst_ni => registers[27][4].ACLR
rst_ni => registers[27][5].ACLR
rst_ni => registers[27][6].ACLR
rst_ni => registers[27][7].ACLR
rst_ni => registers[27][8].ACLR
rst_ni => registers[27][9].ACLR
rst_ni => registers[27][10].ACLR
rst_ni => registers[27][11].ACLR
rst_ni => registers[27][12].ACLR
rst_ni => registers[27][13].ACLR
rst_ni => registers[27][14].ACLR
rst_ni => registers[27][15].ACLR
rst_ni => registers[27][16].ACLR
rst_ni => registers[27][17].ACLR
rst_ni => registers[27][18].ACLR
rst_ni => registers[27][19].ACLR
rst_ni => registers[27][20].ACLR
rst_ni => registers[27][21].ACLR
rst_ni => registers[27][22].ACLR
rst_ni => registers[27][23].ACLR
rst_ni => registers[27][24].ACLR
rst_ni => registers[27][25].ACLR
rst_ni => registers[27][26].ACLR
rst_ni => registers[27][27].ACLR
rst_ni => registers[27][28].ACLR
rst_ni => registers[27][29].ACLR
rst_ni => registers[27][30].ACLR
rst_ni => registers[27][31].ACLR
rst_ni => registers[26][0].ACLR
rst_ni => registers[26][1].ACLR
rst_ni => registers[26][2].ACLR
rst_ni => registers[26][3].ACLR
rst_ni => registers[26][4].ACLR
rst_ni => registers[26][5].ACLR
rst_ni => registers[26][6].ACLR
rst_ni => registers[26][7].ACLR
rst_ni => registers[26][8].ACLR
rst_ni => registers[26][9].ACLR
rst_ni => registers[26][10].ACLR
rst_ni => registers[26][11].ACLR
rst_ni => registers[26][12].ACLR
rst_ni => registers[26][13].ACLR
rst_ni => registers[26][14].ACLR
rst_ni => registers[26][15].ACLR
rst_ni => registers[26][16].ACLR
rst_ni => registers[26][17].ACLR
rst_ni => registers[26][18].ACLR
rst_ni => registers[26][19].ACLR
rst_ni => registers[26][20].ACLR
rst_ni => registers[26][21].ACLR
rst_ni => registers[26][22].ACLR
rst_ni => registers[26][23].ACLR
rst_ni => registers[26][24].ACLR
rst_ni => registers[26][25].ACLR
rst_ni => registers[26][26].ACLR
rst_ni => registers[26][27].ACLR
rst_ni => registers[26][28].ACLR
rst_ni => registers[26][29].ACLR
rst_ni => registers[26][30].ACLR
rst_ni => registers[26][31].ACLR
rst_ni => registers[25][0].ACLR
rst_ni => registers[25][1].ACLR
rst_ni => registers[25][2].ACLR
rst_ni => registers[25][3].ACLR
rst_ni => registers[25][4].ACLR
rst_ni => registers[25][5].ACLR
rst_ni => registers[25][6].ACLR
rst_ni => registers[25][7].ACLR
rst_ni => registers[25][8].ACLR
rst_ni => registers[25][9].ACLR
rst_ni => registers[25][10].ACLR
rst_ni => registers[25][11].ACLR
rst_ni => registers[25][12].ACLR
rst_ni => registers[25][13].ACLR
rst_ni => registers[25][14].ACLR
rst_ni => registers[25][15].ACLR
rst_ni => registers[25][16].ACLR
rst_ni => registers[25][17].ACLR
rst_ni => registers[25][18].ACLR
rst_ni => registers[25][19].ACLR
rst_ni => registers[25][20].ACLR
rst_ni => registers[25][21].ACLR
rst_ni => registers[25][22].ACLR
rst_ni => registers[25][23].ACLR
rst_ni => registers[25][24].ACLR
rst_ni => registers[25][25].ACLR
rst_ni => registers[25][26].ACLR
rst_ni => registers[25][27].ACLR
rst_ni => registers[25][28].ACLR
rst_ni => registers[25][29].ACLR
rst_ni => registers[25][30].ACLR
rst_ni => registers[25][31].ACLR
rst_ni => registers[24][0].ACLR
rst_ni => registers[24][1].ACLR
rst_ni => registers[24][2].ACLR
rst_ni => registers[24][3].ACLR
rst_ni => registers[24][4].ACLR
rst_ni => registers[24][5].ACLR
rst_ni => registers[24][6].ACLR
rst_ni => registers[24][7].ACLR
rst_ni => registers[24][8].ACLR
rst_ni => registers[24][9].ACLR
rst_ni => registers[24][10].ACLR
rst_ni => registers[24][11].ACLR
rst_ni => registers[24][12].ACLR
rst_ni => registers[24][13].ACLR
rst_ni => registers[24][14].ACLR
rst_ni => registers[24][15].ACLR
rst_ni => registers[24][16].ACLR
rst_ni => registers[24][17].ACLR
rst_ni => registers[24][18].ACLR
rst_ni => registers[24][19].ACLR
rst_ni => registers[24][20].ACLR
rst_ni => registers[24][21].ACLR
rst_ni => registers[24][22].ACLR
rst_ni => registers[24][23].ACLR
rst_ni => registers[24][24].ACLR
rst_ni => registers[24][25].ACLR
rst_ni => registers[24][26].ACLR
rst_ni => registers[24][27].ACLR
rst_ni => registers[24][28].ACLR
rst_ni => registers[24][29].ACLR
rst_ni => registers[24][30].ACLR
rst_ni => registers[24][31].ACLR
rst_ni => registers[23][0].ACLR
rst_ni => registers[23][1].ACLR
rst_ni => registers[23][2].ACLR
rst_ni => registers[23][3].ACLR
rst_ni => registers[23][4].ACLR
rst_ni => registers[23][5].ACLR
rst_ni => registers[23][6].ACLR
rst_ni => registers[23][7].ACLR
rst_ni => registers[23][8].ACLR
rst_ni => registers[23][9].ACLR
rst_ni => registers[23][10].ACLR
rst_ni => registers[23][11].ACLR
rst_ni => registers[23][12].ACLR
rst_ni => registers[23][13].ACLR
rst_ni => registers[23][14].ACLR
rst_ni => registers[23][15].ACLR
rst_ni => registers[23][16].ACLR
rst_ni => registers[23][17].ACLR
rst_ni => registers[23][18].ACLR
rst_ni => registers[23][19].ACLR
rst_ni => registers[23][20].ACLR
rst_ni => registers[23][21].ACLR
rst_ni => registers[23][22].ACLR
rst_ni => registers[23][23].ACLR
rst_ni => registers[23][24].ACLR
rst_ni => registers[23][25].ACLR
rst_ni => registers[23][26].ACLR
rst_ni => registers[23][27].ACLR
rst_ni => registers[23][28].ACLR
rst_ni => registers[23][29].ACLR
rst_ni => registers[23][30].ACLR
rst_ni => registers[23][31].ACLR
rst_ni => registers[22][0].ACLR
rst_ni => registers[22][1].ACLR
rst_ni => registers[22][2].ACLR
rst_ni => registers[22][3].ACLR
rst_ni => registers[22][4].ACLR
rst_ni => registers[22][5].ACLR
rst_ni => registers[22][6].ACLR
rst_ni => registers[22][7].ACLR
rst_ni => registers[22][8].ACLR
rst_ni => registers[22][9].ACLR
rst_ni => registers[22][10].ACLR
rst_ni => registers[22][11].ACLR
rst_ni => registers[22][12].ACLR
rst_ni => registers[22][13].ACLR
rst_ni => registers[22][14].ACLR
rst_ni => registers[22][15].ACLR
rst_ni => registers[22][16].ACLR
rst_ni => registers[22][17].ACLR
rst_ni => registers[22][18].ACLR
rst_ni => registers[22][19].ACLR
rst_ni => registers[22][20].ACLR
rst_ni => registers[22][21].ACLR
rst_ni => registers[22][22].ACLR
rst_ni => registers[22][23].ACLR
rst_ni => registers[22][24].ACLR
rst_ni => registers[22][25].ACLR
rst_ni => registers[22][26].ACLR
rst_ni => registers[22][27].ACLR
rst_ni => registers[22][28].ACLR
rst_ni => registers[22][29].ACLR
rst_ni => registers[22][30].ACLR
rst_ni => registers[22][31].ACLR
rst_ni => registers[21][0].ACLR
rst_ni => registers[21][1].ACLR
rst_ni => registers[21][2].ACLR
rst_ni => registers[21][3].ACLR
rst_ni => registers[21][4].ACLR
rst_ni => registers[21][5].ACLR
rst_ni => registers[21][6].ACLR
rst_ni => registers[21][7].ACLR
rst_ni => registers[21][8].ACLR
rst_ni => registers[21][9].ACLR
rst_ni => registers[21][10].ACLR
rst_ni => registers[21][11].ACLR
rst_ni => registers[21][12].ACLR
rst_ni => registers[21][13].ACLR
rst_ni => registers[21][14].ACLR
rst_ni => registers[21][15].ACLR
rst_ni => registers[21][16].ACLR
rst_ni => registers[21][17].ACLR
rst_ni => registers[21][18].ACLR
rst_ni => registers[21][19].ACLR
rst_ni => registers[21][20].ACLR
rst_ni => registers[21][21].ACLR
rst_ni => registers[21][22].ACLR
rst_ni => registers[21][23].ACLR
rst_ni => registers[21][24].ACLR
rst_ni => registers[21][25].ACLR
rst_ni => registers[21][26].ACLR
rst_ni => registers[21][27].ACLR
rst_ni => registers[21][28].ACLR
rst_ni => registers[21][29].ACLR
rst_ni => registers[21][30].ACLR
rst_ni => registers[21][31].ACLR
rst_ni => registers[20][0].ACLR
rst_ni => registers[20][1].ACLR
rst_ni => registers[20][2].ACLR
rst_ni => registers[20][3].ACLR
rst_ni => registers[20][4].ACLR
rst_ni => registers[20][5].ACLR
rst_ni => registers[20][6].ACLR
rst_ni => registers[20][7].ACLR
rst_ni => registers[20][8].ACLR
rst_ni => registers[20][9].ACLR
rst_ni => registers[20][10].ACLR
rst_ni => registers[20][11].ACLR
rst_ni => registers[20][12].ACLR
rst_ni => registers[20][13].ACLR
rst_ni => registers[20][14].ACLR
rst_ni => registers[20][15].ACLR
rst_ni => registers[20][16].ACLR
rst_ni => registers[20][17].ACLR
rst_ni => registers[20][18].ACLR
rst_ni => registers[20][19].ACLR
rst_ni => registers[20][20].ACLR
rst_ni => registers[20][21].ACLR
rst_ni => registers[20][22].ACLR
rst_ni => registers[20][23].ACLR
rst_ni => registers[20][24].ACLR
rst_ni => registers[20][25].ACLR
rst_ni => registers[20][26].ACLR
rst_ni => registers[20][27].ACLR
rst_ni => registers[20][28].ACLR
rst_ni => registers[20][29].ACLR
rst_ni => registers[20][30].ACLR
rst_ni => registers[20][31].ACLR
rst_ni => registers[19][0].ACLR
rst_ni => registers[19][1].ACLR
rst_ni => registers[19][2].ACLR
rst_ni => registers[19][3].ACLR
rst_ni => registers[19][4].ACLR
rst_ni => registers[19][5].ACLR
rst_ni => registers[19][6].ACLR
rst_ni => registers[19][7].ACLR
rst_ni => registers[19][8].ACLR
rst_ni => registers[19][9].ACLR
rst_ni => registers[19][10].ACLR
rst_ni => registers[19][11].ACLR
rst_ni => registers[19][12].ACLR
rst_ni => registers[19][13].ACLR
rst_ni => registers[19][14].ACLR
rst_ni => registers[19][15].ACLR
rst_ni => registers[19][16].ACLR
rst_ni => registers[19][17].ACLR
rst_ni => registers[19][18].ACLR
rst_ni => registers[19][19].ACLR
rst_ni => registers[19][20].ACLR
rst_ni => registers[19][21].ACLR
rst_ni => registers[19][22].ACLR
rst_ni => registers[19][23].ACLR
rst_ni => registers[19][24].ACLR
rst_ni => registers[19][25].ACLR
rst_ni => registers[19][26].ACLR
rst_ni => registers[19][27].ACLR
rst_ni => registers[19][28].ACLR
rst_ni => registers[19][29].ACLR
rst_ni => registers[19][30].ACLR
rst_ni => registers[19][31].ACLR
rst_ni => registers[18][0].ACLR
rst_ni => registers[18][1].ACLR
rst_ni => registers[18][2].ACLR
rst_ni => registers[18][3].ACLR
rst_ni => registers[18][4].ACLR
rst_ni => registers[18][5].ACLR
rst_ni => registers[18][6].ACLR
rst_ni => registers[18][7].ACLR
rst_ni => registers[18][8].ACLR
rst_ni => registers[18][9].ACLR
rst_ni => registers[18][10].ACLR
rst_ni => registers[18][11].ACLR
rst_ni => registers[18][12].ACLR
rst_ni => registers[18][13].ACLR
rst_ni => registers[18][14].ACLR
rst_ni => registers[18][15].ACLR
rst_ni => registers[18][16].ACLR
rst_ni => registers[18][17].ACLR
rst_ni => registers[18][18].ACLR
rst_ni => registers[18][19].ACLR
rst_ni => registers[18][20].ACLR
rst_ni => registers[18][21].ACLR
rst_ni => registers[18][22].ACLR
rst_ni => registers[18][23].ACLR
rst_ni => registers[18][24].ACLR
rst_ni => registers[18][25].ACLR
rst_ni => registers[18][26].ACLR
rst_ni => registers[18][27].ACLR
rst_ni => registers[18][28].ACLR
rst_ni => registers[18][29].ACLR
rst_ni => registers[18][30].ACLR
rst_ni => registers[18][31].ACLR
rst_ni => registers[17][0].ACLR
rst_ni => registers[17][1].ACLR
rst_ni => registers[17][2].ACLR
rst_ni => registers[17][3].ACLR
rst_ni => registers[17][4].ACLR
rst_ni => registers[17][5].ACLR
rst_ni => registers[17][6].ACLR
rst_ni => registers[17][7].ACLR
rst_ni => registers[17][8].ACLR
rst_ni => registers[17][9].ACLR
rst_ni => registers[17][10].ACLR
rst_ni => registers[17][11].ACLR
rst_ni => registers[17][12].ACLR
rst_ni => registers[17][13].ACLR
rst_ni => registers[17][14].ACLR
rst_ni => registers[17][15].ACLR
rst_ni => registers[17][16].ACLR
rst_ni => registers[17][17].ACLR
rst_ni => registers[17][18].ACLR
rst_ni => registers[17][19].ACLR
rst_ni => registers[17][20].ACLR
rst_ni => registers[17][21].ACLR
rst_ni => registers[17][22].ACLR
rst_ni => registers[17][23].ACLR
rst_ni => registers[17][24].ACLR
rst_ni => registers[17][25].ACLR
rst_ni => registers[17][26].ACLR
rst_ni => registers[17][27].ACLR
rst_ni => registers[17][28].ACLR
rst_ni => registers[17][29].ACLR
rst_ni => registers[17][30].ACLR
rst_ni => registers[17][31].ACLR
rst_ni => registers[16][0].ACLR
rst_ni => registers[16][1].ACLR
rst_ni => registers[16][2].ACLR
rst_ni => registers[16][3].ACLR
rst_ni => registers[16][4].ACLR
rst_ni => registers[16][5].ACLR
rst_ni => registers[16][6].ACLR
rst_ni => registers[16][7].ACLR
rst_ni => registers[16][8].ACLR
rst_ni => registers[16][9].ACLR
rst_ni => registers[16][10].ACLR
rst_ni => registers[16][11].ACLR
rst_ni => registers[16][12].ACLR
rst_ni => registers[16][13].ACLR
rst_ni => registers[16][14].ACLR
rst_ni => registers[16][15].ACLR
rst_ni => registers[16][16].ACLR
rst_ni => registers[16][17].ACLR
rst_ni => registers[16][18].ACLR
rst_ni => registers[16][19].ACLR
rst_ni => registers[16][20].ACLR
rst_ni => registers[16][21].ACLR
rst_ni => registers[16][22].ACLR
rst_ni => registers[16][23].ACLR
rst_ni => registers[16][24].ACLR
rst_ni => registers[16][25].ACLR
rst_ni => registers[16][26].ACLR
rst_ni => registers[16][27].ACLR
rst_ni => registers[16][28].ACLR
rst_ni => registers[16][29].ACLR
rst_ni => registers[16][30].ACLR
rst_ni => registers[16][31].ACLR
rst_ni => registers[15][0].ACLR
rst_ni => registers[15][1].ACLR
rst_ni => registers[15][2].ACLR
rst_ni => registers[15][3].ACLR
rst_ni => registers[15][4].ACLR
rst_ni => registers[15][5].ACLR
rst_ni => registers[15][6].ACLR
rst_ni => registers[15][7].ACLR
rst_ni => registers[15][8].ACLR
rst_ni => registers[15][9].ACLR
rst_ni => registers[15][10].ACLR
rst_ni => registers[15][11].ACLR
rst_ni => registers[15][12].ACLR
rst_ni => registers[15][13].ACLR
rst_ni => registers[15][14].ACLR
rst_ni => registers[15][15].ACLR
rst_ni => registers[15][16].ACLR
rst_ni => registers[15][17].ACLR
rst_ni => registers[15][18].ACLR
rst_ni => registers[15][19].ACLR
rst_ni => registers[15][20].ACLR
rst_ni => registers[15][21].ACLR
rst_ni => registers[15][22].ACLR
rst_ni => registers[15][23].ACLR
rst_ni => registers[15][24].ACLR
rst_ni => registers[15][25].ACLR
rst_ni => registers[15][26].ACLR
rst_ni => registers[15][27].ACLR
rst_ni => registers[15][28].ACLR
rst_ni => registers[15][29].ACLR
rst_ni => registers[15][30].ACLR
rst_ni => registers[15][31].ACLR
rst_ni => registers[14][0].ACLR
rst_ni => registers[14][1].ACLR
rst_ni => registers[14][2].ACLR
rst_ni => registers[14][3].ACLR
rst_ni => registers[14][4].ACLR
rst_ni => registers[14][5].ACLR
rst_ni => registers[14][6].ACLR
rst_ni => registers[14][7].ACLR
rst_ni => registers[14][8].ACLR
rst_ni => registers[14][9].ACLR
rst_ni => registers[14][10].ACLR
rst_ni => registers[14][11].ACLR
rst_ni => registers[14][12].ACLR
rst_ni => registers[14][13].ACLR
rst_ni => registers[14][14].ACLR
rst_ni => registers[14][15].ACLR
rst_ni => registers[14][16].ACLR
rst_ni => registers[14][17].ACLR
rst_ni => registers[14][18].ACLR
rst_ni => registers[14][19].ACLR
rst_ni => registers[14][20].ACLR
rst_ni => registers[14][21].ACLR
rst_ni => registers[14][22].ACLR
rst_ni => registers[14][23].ACLR
rst_ni => registers[14][24].ACLR
rst_ni => registers[14][25].ACLR
rst_ni => registers[14][26].ACLR
rst_ni => registers[14][27].ACLR
rst_ni => registers[14][28].ACLR
rst_ni => registers[14][29].ACLR
rst_ni => registers[14][30].ACLR
rst_ni => registers[14][31].ACLR
rst_ni => registers[13][0].ACLR
rst_ni => registers[13][1].ACLR
rst_ni => registers[13][2].ACLR
rst_ni => registers[13][3].ACLR
rst_ni => registers[13][4].ACLR
rst_ni => registers[13][5].ACLR
rst_ni => registers[13][6].ACLR
rst_ni => registers[13][7].ACLR
rst_ni => registers[13][8].ACLR
rst_ni => registers[13][9].ACLR
rst_ni => registers[13][10].ACLR
rst_ni => registers[13][11].ACLR
rst_ni => registers[13][12].ACLR
rst_ni => registers[13][13].ACLR
rst_ni => registers[13][14].ACLR
rst_ni => registers[13][15].ACLR
rst_ni => registers[13][16].ACLR
rst_ni => registers[13][17].ACLR
rst_ni => registers[13][18].ACLR
rst_ni => registers[13][19].ACLR
rst_ni => registers[13][20].ACLR
rst_ni => registers[13][21].ACLR
rst_ni => registers[13][22].ACLR
rst_ni => registers[13][23].ACLR
rst_ni => registers[13][24].ACLR
rst_ni => registers[13][25].ACLR
rst_ni => registers[13][26].ACLR
rst_ni => registers[13][27].ACLR
rst_ni => registers[13][28].ACLR
rst_ni => registers[13][29].ACLR
rst_ni => registers[13][30].ACLR
rst_ni => registers[13][31].ACLR
rst_ni => registers[12][0].ACLR
rst_ni => registers[12][1].ACLR
rst_ni => registers[12][2].ACLR
rst_ni => registers[12][3].ACLR
rst_ni => registers[12][4].ACLR
rst_ni => registers[12][5].ACLR
rst_ni => registers[12][6].ACLR
rst_ni => registers[12][7].ACLR
rst_ni => registers[12][8].ACLR
rst_ni => registers[12][9].ACLR
rst_ni => registers[12][10].ACLR
rst_ni => registers[12][11].ACLR
rst_ni => registers[12][12].ACLR
rst_ni => registers[12][13].ACLR
rst_ni => registers[12][14].ACLR
rst_ni => registers[12][15].ACLR
rst_ni => registers[12][16].ACLR
rst_ni => registers[12][17].ACLR
rst_ni => registers[12][18].ACLR
rst_ni => registers[12][19].ACLR
rst_ni => registers[12][20].ACLR
rst_ni => registers[12][21].ACLR
rst_ni => registers[12][22].ACLR
rst_ni => registers[12][23].ACLR
rst_ni => registers[12][24].ACLR
rst_ni => registers[12][25].ACLR
rst_ni => registers[12][26].ACLR
rst_ni => registers[12][27].ACLR
rst_ni => registers[12][28].ACLR
rst_ni => registers[12][29].ACLR
rst_ni => registers[12][30].ACLR
rst_ni => registers[12][31].ACLR
rst_ni => registers[11][0].ACLR
rst_ni => registers[11][1].ACLR
rst_ni => registers[11][2].ACLR
rst_ni => registers[11][3].ACLR
rst_ni => registers[11][4].ACLR
rst_ni => registers[11][5].ACLR
rst_ni => registers[11][6].ACLR
rst_ni => registers[11][7].ACLR
rst_ni => registers[11][8].ACLR
rst_ni => registers[11][9].ACLR
rst_ni => registers[11][10].ACLR
rst_ni => registers[11][11].ACLR
rst_ni => registers[11][12].ACLR
rst_ni => registers[11][13].ACLR
rst_ni => registers[11][14].ACLR
rst_ni => registers[11][15].ACLR
rst_ni => registers[11][16].ACLR
rst_ni => registers[11][17].ACLR
rst_ni => registers[11][18].ACLR
rst_ni => registers[11][19].ACLR
rst_ni => registers[11][20].ACLR
rst_ni => registers[11][21].ACLR
rst_ni => registers[11][22].ACLR
rst_ni => registers[11][23].ACLR
rst_ni => registers[11][24].ACLR
rst_ni => registers[11][25].ACLR
rst_ni => registers[11][26].ACLR
rst_ni => registers[11][27].ACLR
rst_ni => registers[11][28].ACLR
rst_ni => registers[11][29].ACLR
rst_ni => registers[11][30].ACLR
rst_ni => registers[11][31].ACLR
rst_ni => registers[10][0].ACLR
rst_ni => registers[10][1].ACLR
rst_ni => registers[10][2].ACLR
rst_ni => registers[10][3].ACLR
rst_ni => registers[10][4].ACLR
rst_ni => registers[10][5].ACLR
rst_ni => registers[10][6].ACLR
rst_ni => registers[10][7].ACLR
rst_ni => registers[10][8].ACLR
rst_ni => registers[10][9].ACLR
rst_ni => registers[10][10].ACLR
rst_ni => registers[10][11].ACLR
rst_ni => registers[10][12].ACLR
rst_ni => registers[10][13].ACLR
rst_ni => registers[10][14].ACLR
rst_ni => registers[10][15].ACLR
rst_ni => registers[10][16].ACLR
rst_ni => registers[10][17].ACLR
rst_ni => registers[10][18].ACLR
rst_ni => registers[10][19].ACLR
rst_ni => registers[10][20].ACLR
rst_ni => registers[10][21].ACLR
rst_ni => registers[10][22].ACLR
rst_ni => registers[10][23].ACLR
rst_ni => registers[10][24].ACLR
rst_ni => registers[10][25].ACLR
rst_ni => registers[10][26].ACLR
rst_ni => registers[10][27].ACLR
rst_ni => registers[10][28].ACLR
rst_ni => registers[10][29].ACLR
rst_ni => registers[10][30].ACLR
rst_ni => registers[10][31].ACLR
rst_ni => registers[9][0].ACLR
rst_ni => registers[9][1].ACLR
rst_ni => registers[9][2].ACLR
rst_ni => registers[9][3].ACLR
rst_ni => registers[9][4].ACLR
rst_ni => registers[9][5].ACLR
rst_ni => registers[9][6].ACLR
rst_ni => registers[9][7].ACLR
rst_ni => registers[9][8].ACLR
rst_ni => registers[9][9].ACLR
rst_ni => registers[9][10].ACLR
rst_ni => registers[9][11].ACLR
rst_ni => registers[9][12].ACLR
rst_ni => registers[9][13].ACLR
rst_ni => registers[9][14].ACLR
rst_ni => registers[9][15].ACLR
rst_ni => registers[9][16].ACLR
rst_ni => registers[9][17].ACLR
rst_ni => registers[9][18].ACLR
rst_ni => registers[9][19].ACLR
rst_ni => registers[9][20].ACLR
rst_ni => registers[9][21].ACLR
rst_ni => registers[9][22].ACLR
rst_ni => registers[9][23].ACLR
rst_ni => registers[9][24].ACLR
rst_ni => registers[9][25].ACLR
rst_ni => registers[9][26].ACLR
rst_ni => registers[9][27].ACLR
rst_ni => registers[9][28].ACLR
rst_ni => registers[9][29].ACLR
rst_ni => registers[9][30].ACLR
rst_ni => registers[9][31].ACLR
rst_ni => registers[8][0].ACLR
rst_ni => registers[8][1].ACLR
rst_ni => registers[8][2].ACLR
rst_ni => registers[8][3].ACLR
rst_ni => registers[8][4].ACLR
rst_ni => registers[8][5].ACLR
rst_ni => registers[8][6].ACLR
rst_ni => registers[8][7].ACLR
rst_ni => registers[8][8].ACLR
rst_ni => registers[8][9].ACLR
rst_ni => registers[8][10].ACLR
rst_ni => registers[8][11].ACLR
rst_ni => registers[8][12].ACLR
rst_ni => registers[8][13].ACLR
rst_ni => registers[8][14].ACLR
rst_ni => registers[8][15].ACLR
rst_ni => registers[8][16].ACLR
rst_ni => registers[8][17].ACLR
rst_ni => registers[8][18].ACLR
rst_ni => registers[8][19].ACLR
rst_ni => registers[8][20].ACLR
rst_ni => registers[8][21].ACLR
rst_ni => registers[8][22].ACLR
rst_ni => registers[8][23].ACLR
rst_ni => registers[8][24].ACLR
rst_ni => registers[8][25].ACLR
rst_ni => registers[8][26].ACLR
rst_ni => registers[8][27].ACLR
rst_ni => registers[8][28].ACLR
rst_ni => registers[8][29].ACLR
rst_ni => registers[8][30].ACLR
rst_ni => registers[8][31].ACLR
rst_ni => registers[7][0].ACLR
rst_ni => registers[7][1].ACLR
rst_ni => registers[7][2].ACLR
rst_ni => registers[7][3].ACLR
rst_ni => registers[7][4].ACLR
rst_ni => registers[7][5].ACLR
rst_ni => registers[7][6].ACLR
rst_ni => registers[7][7].ACLR
rst_ni => registers[7][8].ACLR
rst_ni => registers[7][9].ACLR
rst_ni => registers[7][10].ACLR
rst_ni => registers[7][11].ACLR
rst_ni => registers[7][12].ACLR
rst_ni => registers[7][13].ACLR
rst_ni => registers[7][14].ACLR
rst_ni => registers[7][15].ACLR
rst_ni => registers[7][16].ACLR
rst_ni => registers[7][17].ACLR
rst_ni => registers[7][18].ACLR
rst_ni => registers[7][19].ACLR
rst_ni => registers[7][20].ACLR
rst_ni => registers[7][21].ACLR
rst_ni => registers[7][22].ACLR
rst_ni => registers[7][23].ACLR
rst_ni => registers[7][24].ACLR
rst_ni => registers[7][25].ACLR
rst_ni => registers[7][26].ACLR
rst_ni => registers[7][27].ACLR
rst_ni => registers[7][28].ACLR
rst_ni => registers[7][29].ACLR
rst_ni => registers[7][30].ACLR
rst_ni => registers[7][31].ACLR
rst_ni => registers[6][0].ACLR
rst_ni => registers[6][1].ACLR
rst_ni => registers[6][2].ACLR
rst_ni => registers[6][3].ACLR
rst_ni => registers[6][4].ACLR
rst_ni => registers[6][5].ACLR
rst_ni => registers[6][6].ACLR
rst_ni => registers[6][7].ACLR
rst_ni => registers[6][8].ACLR
rst_ni => registers[6][9].ACLR
rst_ni => registers[6][10].ACLR
rst_ni => registers[6][11].ACLR
rst_ni => registers[6][12].ACLR
rst_ni => registers[6][13].ACLR
rst_ni => registers[6][14].ACLR
rst_ni => registers[6][15].ACLR
rst_ni => registers[6][16].ACLR
rst_ni => registers[6][17].ACLR
rst_ni => registers[6][18].ACLR
rst_ni => registers[6][19].ACLR
rst_ni => registers[6][20].ACLR
rst_ni => registers[6][21].ACLR
rst_ni => registers[6][22].ACLR
rst_ni => registers[6][23].ACLR
rst_ni => registers[6][24].ACLR
rst_ni => registers[6][25].ACLR
rst_ni => registers[6][26].ACLR
rst_ni => registers[6][27].ACLR
rst_ni => registers[6][28].ACLR
rst_ni => registers[6][29].ACLR
rst_ni => registers[6][30].ACLR
rst_ni => registers[6][31].ACLR
rst_ni => registers[5][0].ACLR
rst_ni => registers[5][1].ACLR
rst_ni => registers[5][2].ACLR
rst_ni => registers[5][3].ACLR
rst_ni => registers[5][4].ACLR
rst_ni => registers[5][5].ACLR
rst_ni => registers[5][6].ACLR
rst_ni => registers[5][7].ACLR
rst_ni => registers[5][8].ACLR
rst_ni => registers[5][9].ACLR
rst_ni => registers[5][10].ACLR
rst_ni => registers[5][11].ACLR
rst_ni => registers[5][12].ACLR
rst_ni => registers[5][13].ACLR
rst_ni => registers[5][14].ACLR
rst_ni => registers[5][15].ACLR
rst_ni => registers[5][16].ACLR
rst_ni => registers[5][17].ACLR
rst_ni => registers[5][18].ACLR
rst_ni => registers[5][19].ACLR
rst_ni => registers[5][20].ACLR
rst_ni => registers[5][21].ACLR
rst_ni => registers[5][22].ACLR
rst_ni => registers[5][23].ACLR
rst_ni => registers[5][24].ACLR
rst_ni => registers[5][25].ACLR
rst_ni => registers[5][26].ACLR
rst_ni => registers[5][27].ACLR
rst_ni => registers[5][28].ACLR
rst_ni => registers[5][29].ACLR
rst_ni => registers[5][30].ACLR
rst_ni => registers[5][31].ACLR
rst_ni => registers[4][0].ACLR
rst_ni => registers[4][1].ACLR
rst_ni => registers[4][2].ACLR
rst_ni => registers[4][3].ACLR
rst_ni => registers[4][4].ACLR
rst_ni => registers[4][5].ACLR
rst_ni => registers[4][6].ACLR
rst_ni => registers[4][7].ACLR
rst_ni => registers[4][8].ACLR
rst_ni => registers[4][9].ACLR
rst_ni => registers[4][10].ACLR
rst_ni => registers[4][11].ACLR
rst_ni => registers[4][12].ACLR
rst_ni => registers[4][13].ACLR
rst_ni => registers[4][14].ACLR
rst_ni => registers[4][15].ACLR
rst_ni => registers[4][16].ACLR
rst_ni => registers[4][17].ACLR
rst_ni => registers[4][18].ACLR
rst_ni => registers[4][19].ACLR
rst_ni => registers[4][20].ACLR
rst_ni => registers[4][21].ACLR
rst_ni => registers[4][22].ACLR
rst_ni => registers[4][23].ACLR
rst_ni => registers[4][24].ACLR
rst_ni => registers[4][25].ACLR
rst_ni => registers[4][26].ACLR
rst_ni => registers[4][27].ACLR
rst_ni => registers[4][28].ACLR
rst_ni => registers[4][29].ACLR
rst_ni => registers[4][30].ACLR
rst_ni => registers[4][31].ACLR
rst_ni => registers[3][0].ACLR
rst_ni => registers[3][1].ACLR
rst_ni => registers[3][2].ACLR
rst_ni => registers[3][3].ACLR
rst_ni => registers[3][4].ACLR
rst_ni => registers[3][5].ACLR
rst_ni => registers[3][6].ACLR
rst_ni => registers[3][7].ACLR
rst_ni => registers[3][8].ACLR
rst_ni => registers[3][9].ACLR
rst_ni => registers[3][10].ACLR
rst_ni => registers[3][11].ACLR
rst_ni => registers[3][12].ACLR
rst_ni => registers[3][13].ACLR
rst_ni => registers[3][14].ACLR
rst_ni => registers[3][15].ACLR
rst_ni => registers[3][16].ACLR
rst_ni => registers[3][17].ACLR
rst_ni => registers[3][18].ACLR
rst_ni => registers[3][19].ACLR
rst_ni => registers[3][20].ACLR
rst_ni => registers[3][21].ACLR
rst_ni => registers[3][22].ACLR
rst_ni => registers[3][23].ACLR
rst_ni => registers[3][24].ACLR
rst_ni => registers[3][25].ACLR
rst_ni => registers[3][26].ACLR
rst_ni => registers[3][27].ACLR
rst_ni => registers[3][28].ACLR
rst_ni => registers[3][29].ACLR
rst_ni => registers[3][30].ACLR
rst_ni => registers[3][31].ACLR
rst_ni => registers[2][0].ACLR
rst_ni => registers[2][1].ACLR
rst_ni => registers[2][2].ACLR
rst_ni => registers[2][3].ACLR
rst_ni => registers[2][4].ACLR
rst_ni => registers[2][5].ACLR
rst_ni => registers[2][6].ACLR
rst_ni => registers[2][7].ACLR
rst_ni => registers[2][8].ACLR
rst_ni => registers[2][9].ACLR
rst_ni => registers[2][10].ACLR
rst_ni => registers[2][11].ACLR
rst_ni => registers[2][12].ACLR
rst_ni => registers[2][13].ACLR
rst_ni => registers[2][14].ACLR
rst_ni => registers[2][15].ACLR
rst_ni => registers[2][16].ACLR
rst_ni => registers[2][17].ACLR
rst_ni => registers[2][18].ACLR
rst_ni => registers[2][19].ACLR
rst_ni => registers[2][20].ACLR
rst_ni => registers[2][21].ACLR
rst_ni => registers[2][22].ACLR
rst_ni => registers[2][23].ACLR
rst_ni => registers[2][24].ACLR
rst_ni => registers[2][25].ACLR
rst_ni => registers[2][26].ACLR
rst_ni => registers[2][27].ACLR
rst_ni => registers[2][28].ACLR
rst_ni => registers[2][29].ACLR
rst_ni => registers[2][30].ACLR
rst_ni => registers[2][31].ACLR
rst_ni => registers[1][0].ACLR
rst_ni => registers[1][1].ACLR
rst_ni => registers[1][2].ACLR
rst_ni => registers[1][3].ACLR
rst_ni => registers[1][4].ACLR
rst_ni => registers[1][5].ACLR
rst_ni => registers[1][6].ACLR
rst_ni => registers[1][7].ACLR
rst_ni => registers[1][8].ACLR
rst_ni => registers[1][9].ACLR
rst_ni => registers[1][10].ACLR
rst_ni => registers[1][11].ACLR
rst_ni => registers[1][12].ACLR
rst_ni => registers[1][13].ACLR
rst_ni => registers[1][14].ACLR
rst_ni => registers[1][15].ACLR
rst_ni => registers[1][16].ACLR
rst_ni => registers[1][17].ACLR
rst_ni => registers[1][18].ACLR
rst_ni => registers[1][19].ACLR
rst_ni => registers[1][20].ACLR
rst_ni => registers[1][21].ACLR
rst_ni => registers[1][22].ACLR
rst_ni => registers[1][23].ACLR
rst_ni => registers[1][24].ACLR
rst_ni => registers[1][25].ACLR
rst_ni => registers[1][26].ACLR
rst_ni => registers[1][27].ACLR
rst_ni => registers[1][28].ACLR
rst_ni => registers[1][29].ACLR
rst_ni => registers[1][30].ACLR
rst_ni => registers[1][31].ACLR
rst_ni => registers[0][0].ACLR
rst_ni => registers[0][1].ACLR
rst_ni => registers[0][2].ACLR
rst_ni => registers[0][3].ACLR
rst_ni => registers[0][4].ACLR
rst_ni => registers[0][5].ACLR
rst_ni => registers[0][6].ACLR
rst_ni => registers[0][7].ACLR
rst_ni => registers[0][8].ACLR
rst_ni => registers[0][9].ACLR
rst_ni => registers[0][10].ACLR
rst_ni => registers[0][11].ACLR
rst_ni => registers[0][12].ACLR
rst_ni => registers[0][13].ACLR
rst_ni => registers[0][14].ACLR
rst_ni => registers[0][15].ACLR
rst_ni => registers[0][16].ACLR
rst_ni => registers[0][17].ACLR
rst_ni => registers[0][18].ACLR
rst_ni => registers[0][19].ACLR
rst_ni => registers[0][20].ACLR
rst_ni => registers[0][21].ACLR
rst_ni => registers[0][22].ACLR
rst_ni => registers[0][23].ACLR
rst_ni => registers[0][24].ACLR
rst_ni => registers[0][25].ACLR
rst_ni => registers[0][26].ACLR
rst_ni => registers[0][27].ACLR
rst_ni => registers[0][28].ACLR
rst_ni => registers[0][29].ACLR
rst_ni => registers[0][30].ACLR
rst_ni => registers[0][31].ACLR
rs1_addr[0] => Mux0.IN4
rs1_addr[0] => Mux1.IN4
rs1_addr[0] => Mux2.IN4
rs1_addr[0] => Mux3.IN4
rs1_addr[0] => Mux4.IN4
rs1_addr[0] => Mux5.IN4
rs1_addr[0] => Mux6.IN4
rs1_addr[0] => Mux7.IN4
rs1_addr[0] => Mux8.IN4
rs1_addr[0] => Mux9.IN4
rs1_addr[0] => Mux10.IN4
rs1_addr[0] => Mux11.IN4
rs1_addr[0] => Mux12.IN4
rs1_addr[0] => Mux13.IN4
rs1_addr[0] => Mux14.IN4
rs1_addr[0] => Mux15.IN4
rs1_addr[0] => Mux16.IN4
rs1_addr[0] => Mux17.IN4
rs1_addr[0] => Mux18.IN4
rs1_addr[0] => Mux19.IN4
rs1_addr[0] => Mux20.IN4
rs1_addr[0] => Mux21.IN4
rs1_addr[0] => Mux22.IN4
rs1_addr[0] => Mux23.IN4
rs1_addr[0] => Mux24.IN4
rs1_addr[0] => Mux25.IN4
rs1_addr[0] => Mux26.IN4
rs1_addr[0] => Mux27.IN4
rs1_addr[0] => Mux28.IN4
rs1_addr[0] => Mux29.IN4
rs1_addr[0] => Mux30.IN4
rs1_addr[0] => Mux31.IN4
rs1_addr[1] => Mux0.IN3
rs1_addr[1] => Mux1.IN3
rs1_addr[1] => Mux2.IN3
rs1_addr[1] => Mux3.IN3
rs1_addr[1] => Mux4.IN3
rs1_addr[1] => Mux5.IN3
rs1_addr[1] => Mux6.IN3
rs1_addr[1] => Mux7.IN3
rs1_addr[1] => Mux8.IN3
rs1_addr[1] => Mux9.IN3
rs1_addr[1] => Mux10.IN3
rs1_addr[1] => Mux11.IN3
rs1_addr[1] => Mux12.IN3
rs1_addr[1] => Mux13.IN3
rs1_addr[1] => Mux14.IN3
rs1_addr[1] => Mux15.IN3
rs1_addr[1] => Mux16.IN3
rs1_addr[1] => Mux17.IN3
rs1_addr[1] => Mux18.IN3
rs1_addr[1] => Mux19.IN3
rs1_addr[1] => Mux20.IN3
rs1_addr[1] => Mux21.IN3
rs1_addr[1] => Mux22.IN3
rs1_addr[1] => Mux23.IN3
rs1_addr[1] => Mux24.IN3
rs1_addr[1] => Mux25.IN3
rs1_addr[1] => Mux26.IN3
rs1_addr[1] => Mux27.IN3
rs1_addr[1] => Mux28.IN3
rs1_addr[1] => Mux29.IN3
rs1_addr[1] => Mux30.IN3
rs1_addr[1] => Mux31.IN3
rs1_addr[2] => Mux0.IN2
rs1_addr[2] => Mux1.IN2
rs1_addr[2] => Mux2.IN2
rs1_addr[2] => Mux3.IN2
rs1_addr[2] => Mux4.IN2
rs1_addr[2] => Mux5.IN2
rs1_addr[2] => Mux6.IN2
rs1_addr[2] => Mux7.IN2
rs1_addr[2] => Mux8.IN2
rs1_addr[2] => Mux9.IN2
rs1_addr[2] => Mux10.IN2
rs1_addr[2] => Mux11.IN2
rs1_addr[2] => Mux12.IN2
rs1_addr[2] => Mux13.IN2
rs1_addr[2] => Mux14.IN2
rs1_addr[2] => Mux15.IN2
rs1_addr[2] => Mux16.IN2
rs1_addr[2] => Mux17.IN2
rs1_addr[2] => Mux18.IN2
rs1_addr[2] => Mux19.IN2
rs1_addr[2] => Mux20.IN2
rs1_addr[2] => Mux21.IN2
rs1_addr[2] => Mux22.IN2
rs1_addr[2] => Mux23.IN2
rs1_addr[2] => Mux24.IN2
rs1_addr[2] => Mux25.IN2
rs1_addr[2] => Mux26.IN2
rs1_addr[2] => Mux27.IN2
rs1_addr[2] => Mux28.IN2
rs1_addr[2] => Mux29.IN2
rs1_addr[2] => Mux30.IN2
rs1_addr[2] => Mux31.IN2
rs1_addr[3] => Mux0.IN1
rs1_addr[3] => Mux1.IN1
rs1_addr[3] => Mux2.IN1
rs1_addr[3] => Mux3.IN1
rs1_addr[3] => Mux4.IN1
rs1_addr[3] => Mux5.IN1
rs1_addr[3] => Mux6.IN1
rs1_addr[3] => Mux7.IN1
rs1_addr[3] => Mux8.IN1
rs1_addr[3] => Mux9.IN1
rs1_addr[3] => Mux10.IN1
rs1_addr[3] => Mux11.IN1
rs1_addr[3] => Mux12.IN1
rs1_addr[3] => Mux13.IN1
rs1_addr[3] => Mux14.IN1
rs1_addr[3] => Mux15.IN1
rs1_addr[3] => Mux16.IN1
rs1_addr[3] => Mux17.IN1
rs1_addr[3] => Mux18.IN1
rs1_addr[3] => Mux19.IN1
rs1_addr[3] => Mux20.IN1
rs1_addr[3] => Mux21.IN1
rs1_addr[3] => Mux22.IN1
rs1_addr[3] => Mux23.IN1
rs1_addr[3] => Mux24.IN1
rs1_addr[3] => Mux25.IN1
rs1_addr[3] => Mux26.IN1
rs1_addr[3] => Mux27.IN1
rs1_addr[3] => Mux28.IN1
rs1_addr[3] => Mux29.IN1
rs1_addr[3] => Mux30.IN1
rs1_addr[3] => Mux31.IN1
rs1_addr[4] => Mux0.IN0
rs1_addr[4] => Mux1.IN0
rs1_addr[4] => Mux2.IN0
rs1_addr[4] => Mux3.IN0
rs1_addr[4] => Mux4.IN0
rs1_addr[4] => Mux5.IN0
rs1_addr[4] => Mux6.IN0
rs1_addr[4] => Mux7.IN0
rs1_addr[4] => Mux8.IN0
rs1_addr[4] => Mux9.IN0
rs1_addr[4] => Mux10.IN0
rs1_addr[4] => Mux11.IN0
rs1_addr[4] => Mux12.IN0
rs1_addr[4] => Mux13.IN0
rs1_addr[4] => Mux14.IN0
rs1_addr[4] => Mux15.IN0
rs1_addr[4] => Mux16.IN0
rs1_addr[4] => Mux17.IN0
rs1_addr[4] => Mux18.IN0
rs1_addr[4] => Mux19.IN0
rs1_addr[4] => Mux20.IN0
rs1_addr[4] => Mux21.IN0
rs1_addr[4] => Mux22.IN0
rs1_addr[4] => Mux23.IN0
rs1_addr[4] => Mux24.IN0
rs1_addr[4] => Mux25.IN0
rs1_addr[4] => Mux26.IN0
rs1_addr[4] => Mux27.IN0
rs1_addr[4] => Mux28.IN0
rs1_addr[4] => Mux29.IN0
rs1_addr[4] => Mux30.IN0
rs1_addr[4] => Mux31.IN0
rs2_addr[0] => Mux32.IN4
rs2_addr[0] => Mux33.IN4
rs2_addr[0] => Mux34.IN4
rs2_addr[0] => Mux35.IN4
rs2_addr[0] => Mux36.IN4
rs2_addr[0] => Mux37.IN4
rs2_addr[0] => Mux38.IN4
rs2_addr[0] => Mux39.IN4
rs2_addr[0] => Mux40.IN4
rs2_addr[0] => Mux41.IN4
rs2_addr[0] => Mux42.IN4
rs2_addr[0] => Mux43.IN4
rs2_addr[0] => Mux44.IN4
rs2_addr[0] => Mux45.IN4
rs2_addr[0] => Mux46.IN4
rs2_addr[0] => Mux47.IN4
rs2_addr[0] => Mux48.IN4
rs2_addr[0] => Mux49.IN4
rs2_addr[0] => Mux50.IN4
rs2_addr[0] => Mux51.IN4
rs2_addr[0] => Mux52.IN4
rs2_addr[0] => Mux53.IN4
rs2_addr[0] => Mux54.IN4
rs2_addr[0] => Mux55.IN4
rs2_addr[0] => Mux56.IN4
rs2_addr[0] => Mux57.IN4
rs2_addr[0] => Mux58.IN4
rs2_addr[0] => Mux59.IN4
rs2_addr[0] => Mux60.IN4
rs2_addr[0] => Mux61.IN4
rs2_addr[0] => Mux62.IN4
rs2_addr[0] => Mux63.IN4
rs2_addr[1] => Mux32.IN3
rs2_addr[1] => Mux33.IN3
rs2_addr[1] => Mux34.IN3
rs2_addr[1] => Mux35.IN3
rs2_addr[1] => Mux36.IN3
rs2_addr[1] => Mux37.IN3
rs2_addr[1] => Mux38.IN3
rs2_addr[1] => Mux39.IN3
rs2_addr[1] => Mux40.IN3
rs2_addr[1] => Mux41.IN3
rs2_addr[1] => Mux42.IN3
rs2_addr[1] => Mux43.IN3
rs2_addr[1] => Mux44.IN3
rs2_addr[1] => Mux45.IN3
rs2_addr[1] => Mux46.IN3
rs2_addr[1] => Mux47.IN3
rs2_addr[1] => Mux48.IN3
rs2_addr[1] => Mux49.IN3
rs2_addr[1] => Mux50.IN3
rs2_addr[1] => Mux51.IN3
rs2_addr[1] => Mux52.IN3
rs2_addr[1] => Mux53.IN3
rs2_addr[1] => Mux54.IN3
rs2_addr[1] => Mux55.IN3
rs2_addr[1] => Mux56.IN3
rs2_addr[1] => Mux57.IN3
rs2_addr[1] => Mux58.IN3
rs2_addr[1] => Mux59.IN3
rs2_addr[1] => Mux60.IN3
rs2_addr[1] => Mux61.IN3
rs2_addr[1] => Mux62.IN3
rs2_addr[1] => Mux63.IN3
rs2_addr[2] => Mux32.IN2
rs2_addr[2] => Mux33.IN2
rs2_addr[2] => Mux34.IN2
rs2_addr[2] => Mux35.IN2
rs2_addr[2] => Mux36.IN2
rs2_addr[2] => Mux37.IN2
rs2_addr[2] => Mux38.IN2
rs2_addr[2] => Mux39.IN2
rs2_addr[2] => Mux40.IN2
rs2_addr[2] => Mux41.IN2
rs2_addr[2] => Mux42.IN2
rs2_addr[2] => Mux43.IN2
rs2_addr[2] => Mux44.IN2
rs2_addr[2] => Mux45.IN2
rs2_addr[2] => Mux46.IN2
rs2_addr[2] => Mux47.IN2
rs2_addr[2] => Mux48.IN2
rs2_addr[2] => Mux49.IN2
rs2_addr[2] => Mux50.IN2
rs2_addr[2] => Mux51.IN2
rs2_addr[2] => Mux52.IN2
rs2_addr[2] => Mux53.IN2
rs2_addr[2] => Mux54.IN2
rs2_addr[2] => Mux55.IN2
rs2_addr[2] => Mux56.IN2
rs2_addr[2] => Mux57.IN2
rs2_addr[2] => Mux58.IN2
rs2_addr[2] => Mux59.IN2
rs2_addr[2] => Mux60.IN2
rs2_addr[2] => Mux61.IN2
rs2_addr[2] => Mux62.IN2
rs2_addr[2] => Mux63.IN2
rs2_addr[3] => Mux32.IN1
rs2_addr[3] => Mux33.IN1
rs2_addr[3] => Mux34.IN1
rs2_addr[3] => Mux35.IN1
rs2_addr[3] => Mux36.IN1
rs2_addr[3] => Mux37.IN1
rs2_addr[3] => Mux38.IN1
rs2_addr[3] => Mux39.IN1
rs2_addr[3] => Mux40.IN1
rs2_addr[3] => Mux41.IN1
rs2_addr[3] => Mux42.IN1
rs2_addr[3] => Mux43.IN1
rs2_addr[3] => Mux44.IN1
rs2_addr[3] => Mux45.IN1
rs2_addr[3] => Mux46.IN1
rs2_addr[3] => Mux47.IN1
rs2_addr[3] => Mux48.IN1
rs2_addr[3] => Mux49.IN1
rs2_addr[3] => Mux50.IN1
rs2_addr[3] => Mux51.IN1
rs2_addr[3] => Mux52.IN1
rs2_addr[3] => Mux53.IN1
rs2_addr[3] => Mux54.IN1
rs2_addr[3] => Mux55.IN1
rs2_addr[3] => Mux56.IN1
rs2_addr[3] => Mux57.IN1
rs2_addr[3] => Mux58.IN1
rs2_addr[3] => Mux59.IN1
rs2_addr[3] => Mux60.IN1
rs2_addr[3] => Mux61.IN1
rs2_addr[3] => Mux62.IN1
rs2_addr[3] => Mux63.IN1
rs2_addr[4] => Mux32.IN0
rs2_addr[4] => Mux33.IN0
rs2_addr[4] => Mux34.IN0
rs2_addr[4] => Mux35.IN0
rs2_addr[4] => Mux36.IN0
rs2_addr[4] => Mux37.IN0
rs2_addr[4] => Mux38.IN0
rs2_addr[4] => Mux39.IN0
rs2_addr[4] => Mux40.IN0
rs2_addr[4] => Mux41.IN0
rs2_addr[4] => Mux42.IN0
rs2_addr[4] => Mux43.IN0
rs2_addr[4] => Mux44.IN0
rs2_addr[4] => Mux45.IN0
rs2_addr[4] => Mux46.IN0
rs2_addr[4] => Mux47.IN0
rs2_addr[4] => Mux48.IN0
rs2_addr[4] => Mux49.IN0
rs2_addr[4] => Mux50.IN0
rs2_addr[4] => Mux51.IN0
rs2_addr[4] => Mux52.IN0
rs2_addr[4] => Mux53.IN0
rs2_addr[4] => Mux54.IN0
rs2_addr[4] => Mux55.IN0
rs2_addr[4] => Mux56.IN0
rs2_addr[4] => Mux57.IN0
rs2_addr[4] => Mux58.IN0
rs2_addr[4] => Mux59.IN0
rs2_addr[4] => Mux60.IN0
rs2_addr[4] => Mux61.IN0
rs2_addr[4] => Mux62.IN0
rs2_addr[4] => Mux63.IN0
rd_addr[0] => Decoder0.IN4
rd_addr[0] => Equal0.IN31
rd_addr[1] => Decoder0.IN3
rd_addr[1] => Equal0.IN30
rd_addr[2] => Decoder0.IN2
rd_addr[2] => Equal0.IN29
rd_addr[3] => Decoder0.IN1
rd_addr[3] => Equal0.IN28
rd_addr[4] => Decoder0.IN0
rd_addr[4] => Equal0.IN27
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[0] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[1] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[2] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[3] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[4] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[5] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[6] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[7] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[8] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[9] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[10] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[11] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[12] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[13] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[14] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[15] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[16] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[17] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[18] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[19] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[20] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[21] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[22] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[23] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[24] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[25] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[26] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[27] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[28] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[29] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[30] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_data[31] => registers.DATAB
rd_wren => always0.IN1
rs1_data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|rs1d_mux:rd1m
rs1_dataD[0] => rs1d_out.DATAB
rs1_dataD[1] => rs1d_out.DATAB
rs1_dataD[2] => rs1d_out.DATAB
rs1_dataD[3] => rs1d_out.DATAB
rs1_dataD[4] => rs1d_out.DATAB
rs1_dataD[5] => rs1d_out.DATAB
rs1_dataD[6] => rs1d_out.DATAB
rs1_dataD[7] => rs1d_out.DATAB
rs1_dataD[8] => rs1d_out.DATAB
rs1_dataD[9] => rs1d_out.DATAB
rs1_dataD[10] => rs1d_out.DATAB
rs1_dataD[11] => rs1d_out.DATAB
rs1_dataD[12] => rs1d_out.DATAB
rs1_dataD[13] => rs1d_out.DATAB
rs1_dataD[14] => rs1d_out.DATAB
rs1_dataD[15] => rs1d_out.DATAB
rs1_dataD[16] => rs1d_out.DATAB
rs1_dataD[17] => rs1d_out.DATAB
rs1_dataD[18] => rs1d_out.DATAB
rs1_dataD[19] => rs1d_out.DATAB
rs1_dataD[20] => rs1d_out.DATAB
rs1_dataD[21] => rs1d_out.DATAB
rs1_dataD[22] => rs1d_out.DATAB
rs1_dataD[23] => rs1d_out.DATAB
rs1_dataD[24] => rs1d_out.DATAB
rs1_dataD[25] => rs1d_out.DATAB
rs1_dataD[26] => rs1d_out.DATAB
rs1_dataD[27] => rs1d_out.DATAB
rs1_dataD[28] => rs1d_out.DATAB
rs1_dataD[29] => rs1d_out.DATAB
rs1_dataD[30] => rs1d_out.DATAB
rs1_dataD[31] => rs1d_out.DATAB
alu_dataE[0] => rs1d_out.DATAB
alu_dataE[1] => rs1d_out.DATAB
alu_dataE[2] => rs1d_out.DATAB
alu_dataE[3] => rs1d_out.DATAB
alu_dataE[4] => rs1d_out.DATAB
alu_dataE[5] => rs1d_out.DATAB
alu_dataE[6] => rs1d_out.DATAB
alu_dataE[7] => rs1d_out.DATAB
alu_dataE[8] => rs1d_out.DATAB
alu_dataE[9] => rs1d_out.DATAB
alu_dataE[10] => rs1d_out.DATAB
alu_dataE[11] => rs1d_out.DATAB
alu_dataE[12] => rs1d_out.DATAB
alu_dataE[13] => rs1d_out.DATAB
alu_dataE[14] => rs1d_out.DATAB
alu_dataE[15] => rs1d_out.DATAB
alu_dataE[16] => rs1d_out.DATAB
alu_dataE[17] => rs1d_out.DATAB
alu_dataE[18] => rs1d_out.DATAB
alu_dataE[19] => rs1d_out.DATAB
alu_dataE[20] => rs1d_out.DATAB
alu_dataE[21] => rs1d_out.DATAB
alu_dataE[22] => rs1d_out.DATAB
alu_dataE[23] => rs1d_out.DATAB
alu_dataE[24] => rs1d_out.DATAB
alu_dataE[25] => rs1d_out.DATAB
alu_dataE[26] => rs1d_out.DATAB
alu_dataE[27] => rs1d_out.DATAB
alu_dataE[28] => rs1d_out.DATAB
alu_dataE[29] => rs1d_out.DATAB
alu_dataE[30] => rs1d_out.DATAB
alu_dataE[31] => rs1d_out.DATAB
alu_dataM[0] => rs1d_out.DATAB
alu_dataM[1] => rs1d_out.DATAB
alu_dataM[2] => rs1d_out.DATAB
alu_dataM[3] => rs1d_out.DATAB
alu_dataM[4] => rs1d_out.DATAB
alu_dataM[5] => rs1d_out.DATAB
alu_dataM[6] => rs1d_out.DATAB
alu_dataM[7] => rs1d_out.DATAB
alu_dataM[8] => rs1d_out.DATAB
alu_dataM[9] => rs1d_out.DATAB
alu_dataM[10] => rs1d_out.DATAB
alu_dataM[11] => rs1d_out.DATAB
alu_dataM[12] => rs1d_out.DATAB
alu_dataM[13] => rs1d_out.DATAB
alu_dataM[14] => rs1d_out.DATAB
alu_dataM[15] => rs1d_out.DATAB
alu_dataM[16] => rs1d_out.DATAB
alu_dataM[17] => rs1d_out.DATAB
alu_dataM[18] => rs1d_out.DATAB
alu_dataM[19] => rs1d_out.DATAB
alu_dataM[20] => rs1d_out.DATAB
alu_dataM[21] => rs1d_out.DATAB
alu_dataM[22] => rs1d_out.DATAB
alu_dataM[23] => rs1d_out.DATAB
alu_dataM[24] => rs1d_out.DATAB
alu_dataM[25] => rs1d_out.DATAB
alu_dataM[26] => rs1d_out.DATAB
alu_dataM[27] => rs1d_out.DATAB
alu_dataM[28] => rs1d_out.DATAB
alu_dataM[29] => rs1d_out.DATAB
alu_dataM[30] => rs1d_out.DATAB
alu_dataM[31] => rs1d_out.DATAB
ld_dataM[0] => rs1d_out.DATAA
ld_dataM[1] => rs1d_out.DATAA
ld_dataM[2] => rs1d_out.DATAA
ld_dataM[3] => rs1d_out.DATAA
ld_dataM[4] => rs1d_out.DATAA
ld_dataM[5] => rs1d_out.DATAA
ld_dataM[6] => rs1d_out.DATAA
ld_dataM[7] => rs1d_out.DATAA
ld_dataM[8] => rs1d_out.DATAA
ld_dataM[9] => rs1d_out.DATAA
ld_dataM[10] => rs1d_out.DATAA
ld_dataM[11] => rs1d_out.DATAA
ld_dataM[12] => rs1d_out.DATAA
ld_dataM[13] => rs1d_out.DATAA
ld_dataM[14] => rs1d_out.DATAA
ld_dataM[15] => rs1d_out.DATAA
ld_dataM[16] => rs1d_out.DATAA
ld_dataM[17] => rs1d_out.DATAA
ld_dataM[18] => rs1d_out.DATAA
ld_dataM[19] => rs1d_out.DATAA
ld_dataM[20] => rs1d_out.DATAA
ld_dataM[21] => rs1d_out.DATAA
ld_dataM[22] => rs1d_out.DATAA
ld_dataM[23] => rs1d_out.DATAA
ld_dataM[24] => rs1d_out.DATAA
ld_dataM[25] => rs1d_out.DATAA
ld_dataM[26] => rs1d_out.DATAA
ld_dataM[27] => rs1d_out.DATAA
ld_dataM[28] => rs1d_out.DATAA
ld_dataM[29] => rs1d_out.DATAA
ld_dataM[30] => rs1d_out.DATAA
ld_dataM[31] => rs1d_out.DATAA
rs1d_sel[0] => Equal0.IN1
rs1d_sel[0] => Equal1.IN0
rs1d_sel[0] => Equal2.IN1
rs1d_sel[1] => Equal0.IN0
rs1d_sel[1] => Equal1.IN1
rs1d_sel[1] => Equal2.IN0
rs1d_out[0] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[1] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[2] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[3] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[4] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[5] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[6] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[7] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[8] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[9] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[10] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[11] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[12] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[13] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[14] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[15] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[16] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[17] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[18] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[19] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[20] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[21] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[22] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[23] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[24] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[25] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[26] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[27] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[28] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[29] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[30] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE
rs1d_out[31] <= rs1d_out.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|rs2d_mux:rd2m
rs2_dataD[0] => rs2d_out.DATAB
rs2_dataD[1] => rs2d_out.DATAB
rs2_dataD[2] => rs2d_out.DATAB
rs2_dataD[3] => rs2d_out.DATAB
rs2_dataD[4] => rs2d_out.DATAB
rs2_dataD[5] => rs2d_out.DATAB
rs2_dataD[6] => rs2d_out.DATAB
rs2_dataD[7] => rs2d_out.DATAB
rs2_dataD[8] => rs2d_out.DATAB
rs2_dataD[9] => rs2d_out.DATAB
rs2_dataD[10] => rs2d_out.DATAB
rs2_dataD[11] => rs2d_out.DATAB
rs2_dataD[12] => rs2d_out.DATAB
rs2_dataD[13] => rs2d_out.DATAB
rs2_dataD[14] => rs2d_out.DATAB
rs2_dataD[15] => rs2d_out.DATAB
rs2_dataD[16] => rs2d_out.DATAB
rs2_dataD[17] => rs2d_out.DATAB
rs2_dataD[18] => rs2d_out.DATAB
rs2_dataD[19] => rs2d_out.DATAB
rs2_dataD[20] => rs2d_out.DATAB
rs2_dataD[21] => rs2d_out.DATAB
rs2_dataD[22] => rs2d_out.DATAB
rs2_dataD[23] => rs2d_out.DATAB
rs2_dataD[24] => rs2d_out.DATAB
rs2_dataD[25] => rs2d_out.DATAB
rs2_dataD[26] => rs2d_out.DATAB
rs2_dataD[27] => rs2d_out.DATAB
rs2_dataD[28] => rs2d_out.DATAB
rs2_dataD[29] => rs2d_out.DATAB
rs2_dataD[30] => rs2d_out.DATAB
rs2_dataD[31] => rs2d_out.DATAB
alu_dataE[0] => rs2d_out.DATAB
alu_dataE[1] => rs2d_out.DATAB
alu_dataE[2] => rs2d_out.DATAB
alu_dataE[3] => rs2d_out.DATAB
alu_dataE[4] => rs2d_out.DATAB
alu_dataE[5] => rs2d_out.DATAB
alu_dataE[6] => rs2d_out.DATAB
alu_dataE[7] => rs2d_out.DATAB
alu_dataE[8] => rs2d_out.DATAB
alu_dataE[9] => rs2d_out.DATAB
alu_dataE[10] => rs2d_out.DATAB
alu_dataE[11] => rs2d_out.DATAB
alu_dataE[12] => rs2d_out.DATAB
alu_dataE[13] => rs2d_out.DATAB
alu_dataE[14] => rs2d_out.DATAB
alu_dataE[15] => rs2d_out.DATAB
alu_dataE[16] => rs2d_out.DATAB
alu_dataE[17] => rs2d_out.DATAB
alu_dataE[18] => rs2d_out.DATAB
alu_dataE[19] => rs2d_out.DATAB
alu_dataE[20] => rs2d_out.DATAB
alu_dataE[21] => rs2d_out.DATAB
alu_dataE[22] => rs2d_out.DATAB
alu_dataE[23] => rs2d_out.DATAB
alu_dataE[24] => rs2d_out.DATAB
alu_dataE[25] => rs2d_out.DATAB
alu_dataE[26] => rs2d_out.DATAB
alu_dataE[27] => rs2d_out.DATAB
alu_dataE[28] => rs2d_out.DATAB
alu_dataE[29] => rs2d_out.DATAB
alu_dataE[30] => rs2d_out.DATAB
alu_dataE[31] => rs2d_out.DATAB
alu_dataM[0] => rs2d_out.DATAB
alu_dataM[1] => rs2d_out.DATAB
alu_dataM[2] => rs2d_out.DATAB
alu_dataM[3] => rs2d_out.DATAB
alu_dataM[4] => rs2d_out.DATAB
alu_dataM[5] => rs2d_out.DATAB
alu_dataM[6] => rs2d_out.DATAB
alu_dataM[7] => rs2d_out.DATAB
alu_dataM[8] => rs2d_out.DATAB
alu_dataM[9] => rs2d_out.DATAB
alu_dataM[10] => rs2d_out.DATAB
alu_dataM[11] => rs2d_out.DATAB
alu_dataM[12] => rs2d_out.DATAB
alu_dataM[13] => rs2d_out.DATAB
alu_dataM[14] => rs2d_out.DATAB
alu_dataM[15] => rs2d_out.DATAB
alu_dataM[16] => rs2d_out.DATAB
alu_dataM[17] => rs2d_out.DATAB
alu_dataM[18] => rs2d_out.DATAB
alu_dataM[19] => rs2d_out.DATAB
alu_dataM[20] => rs2d_out.DATAB
alu_dataM[21] => rs2d_out.DATAB
alu_dataM[22] => rs2d_out.DATAB
alu_dataM[23] => rs2d_out.DATAB
alu_dataM[24] => rs2d_out.DATAB
alu_dataM[25] => rs2d_out.DATAB
alu_dataM[26] => rs2d_out.DATAB
alu_dataM[27] => rs2d_out.DATAB
alu_dataM[28] => rs2d_out.DATAB
alu_dataM[29] => rs2d_out.DATAB
alu_dataM[30] => rs2d_out.DATAB
alu_dataM[31] => rs2d_out.DATAB
ld_dataM[0] => rs2d_out.DATAA
ld_dataM[1] => rs2d_out.DATAA
ld_dataM[2] => rs2d_out.DATAA
ld_dataM[3] => rs2d_out.DATAA
ld_dataM[4] => rs2d_out.DATAA
ld_dataM[5] => rs2d_out.DATAA
ld_dataM[6] => rs2d_out.DATAA
ld_dataM[7] => rs2d_out.DATAA
ld_dataM[8] => rs2d_out.DATAA
ld_dataM[9] => rs2d_out.DATAA
ld_dataM[10] => rs2d_out.DATAA
ld_dataM[11] => rs2d_out.DATAA
ld_dataM[12] => rs2d_out.DATAA
ld_dataM[13] => rs2d_out.DATAA
ld_dataM[14] => rs2d_out.DATAA
ld_dataM[15] => rs2d_out.DATAA
ld_dataM[16] => rs2d_out.DATAA
ld_dataM[17] => rs2d_out.DATAA
ld_dataM[18] => rs2d_out.DATAA
ld_dataM[19] => rs2d_out.DATAA
ld_dataM[20] => rs2d_out.DATAA
ld_dataM[21] => rs2d_out.DATAA
ld_dataM[22] => rs2d_out.DATAA
ld_dataM[23] => rs2d_out.DATAA
ld_dataM[24] => rs2d_out.DATAA
ld_dataM[25] => rs2d_out.DATAA
ld_dataM[26] => rs2d_out.DATAA
ld_dataM[27] => rs2d_out.DATAA
ld_dataM[28] => rs2d_out.DATAA
ld_dataM[29] => rs2d_out.DATAA
ld_dataM[30] => rs2d_out.DATAA
ld_dataM[31] => rs2d_out.DATAA
rs2d_sel[0] => Equal0.IN1
rs2d_sel[0] => Equal1.IN0
rs2d_sel[0] => Equal2.IN1
rs2d_sel[1] => Equal0.IN0
rs2d_sel[1] => Equal1.IN1
rs2d_sel[1] => Equal2.IN0
rs2d_out[0] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[1] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[2] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[3] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[4] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[5] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[6] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[7] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[8] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[9] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[10] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[11] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[12] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[13] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[14] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[15] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[16] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[17] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[18] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[19] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[20] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[21] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[22] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[23] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[24] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[25] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[26] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[27] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[28] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[29] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[30] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE
rs2d_out[31] <= rs2d_out.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|reg_decode_execute:execute
mem_wrenD => mem_wrenE.DATAA
op_a_selD => op_a_selE.DATAA
op_b_selD => op_b_selE.DATAA
rd_wrenD => rd_wrenE.DATAA
br_selD => br_selE.DATAA
wb_selD[0] => wb_selE.DATAA
wb_selD[1] => wb_selE.DATAA
ld_selD[0] => ld_selE.DATAA
ld_selD[1] => ld_selE.DATAA
ld_selD[2] => ld_selE.DATAA
byte_enD[0] => byte_enE.DATAA
byte_enD[1] => byte_enE.DATAA
byte_enD[2] => byte_enE.DATAA
byte_enD[3] => byte_enE.DATAA
rs1_addrD[0] => rs1_addrE.DATAA
rs1_addrD[1] => rs1_addrE.DATAA
rs1_addrD[2] => rs1_addrE.DATAA
rs1_addrD[3] => rs1_addrE.DATAA
rs1_addrD[4] => rs1_addrE.DATAA
rs2_addrD[0] => rs2_addrE.DATAA
rs2_addrD[1] => rs2_addrE.DATAA
rs2_addrD[2] => rs2_addrE.DATAA
rs2_addrD[3] => rs2_addrE.DATAA
rs2_addrD[4] => rs2_addrE.DATAA
rd_addrD[0] => rd_addrE.DATAA
rd_addrD[1] => rd_addrE.DATAA
rd_addrD[2] => rd_addrE.DATAA
rd_addrD[3] => rd_addrE.DATAA
rd_addrD[4] => rd_addrE.DATAA
alu_opD[0] => alu_opE.DATAA
alu_opD[1] => alu_opE.DATAA
alu_opD[2] => alu_opE.DATAA
alu_opD[3] => alu_opE.DATAA
alu_opD[4] => alu_opE.DATAA
pcD[0] => pcE.DATAA
pcD[1] => pcE.DATAA
pcD[2] => pcE.DATAA
pcD[3] => pcE.DATAA
pcD[4] => pcE.DATAA
pcD[5] => pcE.DATAA
pcD[6] => pcE.DATAA
pcD[7] => pcE.DATAA
pcD[8] => pcE.DATAA
pcD[9] => pcE.DATAA
pcD[10] => pcE.DATAA
pcD[11] => pcE.DATAA
pcD[12] => pcE.DATAA
pc4D[0] => pc4E.DATAA
pc4D[1] => pc4E.DATAA
pc4D[2] => pc4E.DATAA
pc4D[3] => pc4E.DATAA
pc4D[4] => pc4E.DATAA
pc4D[5] => pc4E.DATAA
pc4D[6] => pc4E.DATAA
pc4D[7] => pc4E.DATAA
pc4D[8] => pc4E.DATAA
pc4D[9] => pc4E.DATAA
pc4D[10] => pc4E.DATAA
pc4D[11] => pc4E.DATAA
pc4D[12] => pc4E.DATAA
immD[0] => immE.DATAA
immD[1] => immE.DATAA
immD[2] => immE.DATAA
immD[3] => immE.DATAA
immD[4] => immE.DATAA
immD[5] => immE.DATAA
immD[6] => immE.DATAA
immD[7] => immE.DATAA
immD[8] => immE.DATAA
immD[9] => immE.DATAA
immD[10] => immE.DATAA
immD[11] => immE.DATAA
immD[12] => immE.DATAA
immD[13] => immE.DATAA
immD[14] => immE.DATAA
immD[15] => immE.DATAA
immD[16] => immE.DATAA
immD[17] => immE.DATAA
immD[18] => immE.DATAA
immD[19] => immE.DATAA
immD[20] => immE.DATAA
immD[21] => immE.DATAA
immD[22] => immE.DATAA
immD[23] => immE.DATAA
immD[24] => immE.DATAA
immD[25] => immE.DATAA
immD[26] => immE.DATAA
immD[27] => immE.DATAA
immD[28] => immE.DATAA
immD[29] => immE.DATAA
immD[30] => immE.DATAA
immD[31] => immE.DATAA
rs1_dataD[0] => rs1_dataE.DATAA
rs1_dataD[1] => rs1_dataE.DATAA
rs1_dataD[2] => rs1_dataE.DATAA
rs1_dataD[3] => rs1_dataE.DATAA
rs1_dataD[4] => rs1_dataE.DATAA
rs1_dataD[5] => rs1_dataE.DATAA
rs1_dataD[6] => rs1_dataE.DATAA
rs1_dataD[7] => rs1_dataE.DATAA
rs1_dataD[8] => rs1_dataE.DATAA
rs1_dataD[9] => rs1_dataE.DATAA
rs1_dataD[10] => rs1_dataE.DATAA
rs1_dataD[11] => rs1_dataE.DATAA
rs1_dataD[12] => rs1_dataE.DATAA
rs1_dataD[13] => rs1_dataE.DATAA
rs1_dataD[14] => rs1_dataE.DATAA
rs1_dataD[15] => rs1_dataE.DATAA
rs1_dataD[16] => rs1_dataE.DATAA
rs1_dataD[17] => rs1_dataE.DATAA
rs1_dataD[18] => rs1_dataE.DATAA
rs1_dataD[19] => rs1_dataE.DATAA
rs1_dataD[20] => rs1_dataE.DATAA
rs1_dataD[21] => rs1_dataE.DATAA
rs1_dataD[22] => rs1_dataE.DATAA
rs1_dataD[23] => rs1_dataE.DATAA
rs1_dataD[24] => rs1_dataE.DATAA
rs1_dataD[25] => rs1_dataE.DATAA
rs1_dataD[26] => rs1_dataE.DATAA
rs1_dataD[27] => rs1_dataE.DATAA
rs1_dataD[28] => rs1_dataE.DATAA
rs1_dataD[29] => rs1_dataE.DATAA
rs1_dataD[30] => rs1_dataE.DATAA
rs1_dataD[31] => rs1_dataE.DATAA
rs2_dataD[0] => rs2_dataE.DATAA
rs2_dataD[1] => rs2_dataE.DATAA
rs2_dataD[2] => rs2_dataE.DATAA
rs2_dataD[3] => rs2_dataE.DATAA
rs2_dataD[4] => rs2_dataE.DATAA
rs2_dataD[5] => rs2_dataE.DATAA
rs2_dataD[6] => rs2_dataE.DATAA
rs2_dataD[7] => rs2_dataE.DATAA
rs2_dataD[8] => rs2_dataE.DATAA
rs2_dataD[9] => rs2_dataE.DATAA
rs2_dataD[10] => rs2_dataE.DATAA
rs2_dataD[11] => rs2_dataE.DATAA
rs2_dataD[12] => rs2_dataE.DATAA
rs2_dataD[13] => rs2_dataE.DATAA
rs2_dataD[14] => rs2_dataE.DATAA
rs2_dataD[15] => rs2_dataE.DATAA
rs2_dataD[16] => rs2_dataE.DATAA
rs2_dataD[17] => rs2_dataE.DATAA
rs2_dataD[18] => rs2_dataE.DATAA
rs2_dataD[19] => rs2_dataE.DATAA
rs2_dataD[20] => rs2_dataE.DATAA
rs2_dataD[21] => rs2_dataE.DATAA
rs2_dataD[22] => rs2_dataE.DATAA
rs2_dataD[23] => rs2_dataE.DATAA
rs2_dataD[24] => rs2_dataE.DATAA
rs2_dataD[25] => rs2_dataE.DATAA
rs2_dataD[26] => rs2_dataE.DATAA
rs2_dataD[27] => rs2_dataE.DATAA
rs2_dataD[28] => rs2_dataE.DATAA
rs2_dataD[29] => rs2_dataE.DATAA
rs2_dataD[30] => rs2_dataE.DATAA
rs2_dataD[31] => rs2_dataE.DATAA
clk => pc4E[0]~reg0.CLK
clk => pc4E[1]~reg0.CLK
clk => pc4E[2]~reg0.CLK
clk => pc4E[3]~reg0.CLK
clk => pc4E[4]~reg0.CLK
clk => pc4E[5]~reg0.CLK
clk => pc4E[6]~reg0.CLK
clk => pc4E[7]~reg0.CLK
clk => pc4E[8]~reg0.CLK
clk => pc4E[9]~reg0.CLK
clk => pc4E[10]~reg0.CLK
clk => pc4E[11]~reg0.CLK
clk => pc4E[12]~reg0.CLK
clk => pcE[0]~reg0.CLK
clk => pcE[1]~reg0.CLK
clk => pcE[2]~reg0.CLK
clk => pcE[3]~reg0.CLK
clk => pcE[4]~reg0.CLK
clk => pcE[5]~reg0.CLK
clk => pcE[6]~reg0.CLK
clk => pcE[7]~reg0.CLK
clk => pcE[8]~reg0.CLK
clk => pcE[9]~reg0.CLK
clk => pcE[10]~reg0.CLK
clk => pcE[11]~reg0.CLK
clk => pcE[12]~reg0.CLK
clk => rd_addrE[0]~reg0.CLK
clk => rd_addrE[1]~reg0.CLK
clk => rd_addrE[2]~reg0.CLK
clk => rd_addrE[3]~reg0.CLK
clk => rd_addrE[4]~reg0.CLK
clk => rs2_addrE[0]~reg0.CLK
clk => rs2_addrE[1]~reg0.CLK
clk => rs2_addrE[2]~reg0.CLK
clk => rs2_addrE[3]~reg0.CLK
clk => rs2_addrE[4]~reg0.CLK
clk => rs1_addrE[0]~reg0.CLK
clk => rs1_addrE[1]~reg0.CLK
clk => rs1_addrE[2]~reg0.CLK
clk => rs1_addrE[3]~reg0.CLK
clk => rs1_addrE[4]~reg0.CLK
clk => rs2_dataE[0]~reg0.CLK
clk => rs2_dataE[1]~reg0.CLK
clk => rs2_dataE[2]~reg0.CLK
clk => rs2_dataE[3]~reg0.CLK
clk => rs2_dataE[4]~reg0.CLK
clk => rs2_dataE[5]~reg0.CLK
clk => rs2_dataE[6]~reg0.CLK
clk => rs2_dataE[7]~reg0.CLK
clk => rs2_dataE[8]~reg0.CLK
clk => rs2_dataE[9]~reg0.CLK
clk => rs2_dataE[10]~reg0.CLK
clk => rs2_dataE[11]~reg0.CLK
clk => rs2_dataE[12]~reg0.CLK
clk => rs2_dataE[13]~reg0.CLK
clk => rs2_dataE[14]~reg0.CLK
clk => rs2_dataE[15]~reg0.CLK
clk => rs2_dataE[16]~reg0.CLK
clk => rs2_dataE[17]~reg0.CLK
clk => rs2_dataE[18]~reg0.CLK
clk => rs2_dataE[19]~reg0.CLK
clk => rs2_dataE[20]~reg0.CLK
clk => rs2_dataE[21]~reg0.CLK
clk => rs2_dataE[22]~reg0.CLK
clk => rs2_dataE[23]~reg0.CLK
clk => rs2_dataE[24]~reg0.CLK
clk => rs2_dataE[25]~reg0.CLK
clk => rs2_dataE[26]~reg0.CLK
clk => rs2_dataE[27]~reg0.CLK
clk => rs2_dataE[28]~reg0.CLK
clk => rs2_dataE[29]~reg0.CLK
clk => rs2_dataE[30]~reg0.CLK
clk => rs2_dataE[31]~reg0.CLK
clk => rs1_dataE[0]~reg0.CLK
clk => rs1_dataE[1]~reg0.CLK
clk => rs1_dataE[2]~reg0.CLK
clk => rs1_dataE[3]~reg0.CLK
clk => rs1_dataE[4]~reg0.CLK
clk => rs1_dataE[5]~reg0.CLK
clk => rs1_dataE[6]~reg0.CLK
clk => rs1_dataE[7]~reg0.CLK
clk => rs1_dataE[8]~reg0.CLK
clk => rs1_dataE[9]~reg0.CLK
clk => rs1_dataE[10]~reg0.CLK
clk => rs1_dataE[11]~reg0.CLK
clk => rs1_dataE[12]~reg0.CLK
clk => rs1_dataE[13]~reg0.CLK
clk => rs1_dataE[14]~reg0.CLK
clk => rs1_dataE[15]~reg0.CLK
clk => rs1_dataE[16]~reg0.CLK
clk => rs1_dataE[17]~reg0.CLK
clk => rs1_dataE[18]~reg0.CLK
clk => rs1_dataE[19]~reg0.CLK
clk => rs1_dataE[20]~reg0.CLK
clk => rs1_dataE[21]~reg0.CLK
clk => rs1_dataE[22]~reg0.CLK
clk => rs1_dataE[23]~reg0.CLK
clk => rs1_dataE[24]~reg0.CLK
clk => rs1_dataE[25]~reg0.CLK
clk => rs1_dataE[26]~reg0.CLK
clk => rs1_dataE[27]~reg0.CLK
clk => rs1_dataE[28]~reg0.CLK
clk => rs1_dataE[29]~reg0.CLK
clk => rs1_dataE[30]~reg0.CLK
clk => rs1_dataE[31]~reg0.CLK
clk => immE[0]~reg0.CLK
clk => immE[1]~reg0.CLK
clk => immE[2]~reg0.CLK
clk => immE[3]~reg0.CLK
clk => immE[4]~reg0.CLK
clk => immE[5]~reg0.CLK
clk => immE[6]~reg0.CLK
clk => immE[7]~reg0.CLK
clk => immE[8]~reg0.CLK
clk => immE[9]~reg0.CLK
clk => immE[10]~reg0.CLK
clk => immE[11]~reg0.CLK
clk => immE[12]~reg0.CLK
clk => immE[13]~reg0.CLK
clk => immE[14]~reg0.CLK
clk => immE[15]~reg0.CLK
clk => immE[16]~reg0.CLK
clk => immE[17]~reg0.CLK
clk => immE[18]~reg0.CLK
clk => immE[19]~reg0.CLK
clk => immE[20]~reg0.CLK
clk => immE[21]~reg0.CLK
clk => immE[22]~reg0.CLK
clk => immE[23]~reg0.CLK
clk => immE[24]~reg0.CLK
clk => immE[25]~reg0.CLK
clk => immE[26]~reg0.CLK
clk => immE[27]~reg0.CLK
clk => immE[28]~reg0.CLK
clk => immE[29]~reg0.CLK
clk => immE[30]~reg0.CLK
clk => immE[31]~reg0.CLK
clk => br_selE~reg0.CLK
clk => rd_wrenE~reg0.CLK
clk => op_a_selE~reg0.CLK
clk => op_b_selE~reg0.CLK
clk => alu_opE[0]~reg0.CLK
clk => alu_opE[1]~reg0.CLK
clk => alu_opE[2]~reg0.CLK
clk => alu_opE[3]~reg0.CLK
clk => alu_opE[4]~reg0.CLK
clk => byte_enE[0]~reg0.CLK
clk => byte_enE[1]~reg0.CLK
clk => byte_enE[2]~reg0.CLK
clk => byte_enE[3]~reg0.CLK
clk => mem_wrenE~reg0.CLK
clk => ld_selE[0]~reg0.CLK
clk => ld_selE[1]~reg0.CLK
clk => ld_selE[2]~reg0.CLK
clk => wb_selE[0]~reg0.CLK
clk => wb_selE[1]~reg0.CLK
sclr => wb_selE.OUTPUTSELECT
sclr => wb_selE.OUTPUTSELECT
sclr => ld_selE.OUTPUTSELECT
sclr => ld_selE.OUTPUTSELECT
sclr => ld_selE.OUTPUTSELECT
sclr => mem_wrenE.OUTPUTSELECT
sclr => byte_enE.OUTPUTSELECT
sclr => byte_enE.OUTPUTSELECT
sclr => byte_enE.OUTPUTSELECT
sclr => byte_enE.OUTPUTSELECT
sclr => alu_opE.OUTPUTSELECT
sclr => alu_opE.OUTPUTSELECT
sclr => alu_opE.OUTPUTSELECT
sclr => alu_opE.OUTPUTSELECT
sclr => alu_opE.OUTPUTSELECT
sclr => op_b_selE.OUTPUTSELECT
sclr => op_a_selE.OUTPUTSELECT
sclr => rd_wrenE.OUTPUTSELECT
sclr => br_selE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => immE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs1_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs2_dataE.OUTPUTSELECT
sclr => rs1_addrE.OUTPUTSELECT
sclr => rs1_addrE.OUTPUTSELECT
sclr => rs1_addrE.OUTPUTSELECT
sclr => rs1_addrE.OUTPUTSELECT
sclr => rs1_addrE.OUTPUTSELECT
sclr => rs2_addrE.OUTPUTSELECT
sclr => rs2_addrE.OUTPUTSELECT
sclr => rs2_addrE.OUTPUTSELECT
sclr => rs2_addrE.OUTPUTSELECT
sclr => rs2_addrE.OUTPUTSELECT
sclr => rd_addrE.OUTPUTSELECT
sclr => rd_addrE.OUTPUTSELECT
sclr => rd_addrE.OUTPUTSELECT
sclr => rd_addrE.OUTPUTSELECT
sclr => rd_addrE.OUTPUTSELECT
sclr => pcE.OUTPUTSELECT
sclr => pcE.OUTPUTSELECT
sclr => pcE.OUTPUTSELECT
sclr => pcE.OUTPUTSELECT
sclr => pcE.OUTPUTSELECT
sclr => pcE.OUTPUTSELECT
sclr => pcE.OUTPUTSELECT
sclr => pcE.OUTPUTSELECT
sclr => pcE.OUTPUTSELECT
sclr => pcE.OUTPUTSELECT
sclr => pcE.OUTPUTSELECT
sclr => pcE.OUTPUTSELECT
sclr => pcE.OUTPUTSELECT
sclr => pc4E.OUTPUTSELECT
sclr => pc4E.OUTPUTSELECT
sclr => pc4E.OUTPUTSELECT
sclr => pc4E.OUTPUTSELECT
sclr => pc4E.OUTPUTSELECT
sclr => pc4E.OUTPUTSELECT
sclr => pc4E.OUTPUTSELECT
sclr => pc4E.OUTPUTSELECT
sclr => pc4E.OUTPUTSELECT
sclr => pc4E.OUTPUTSELECT
sclr => pc4E.OUTPUTSELECT
sclr => pc4E.OUTPUTSELECT
sclr => pc4E.OUTPUTSELECT
aclr => pc4E[0]~reg0.ACLR
aclr => pc4E[1]~reg0.ACLR
aclr => pc4E[2]~reg0.ACLR
aclr => pc4E[3]~reg0.ACLR
aclr => pc4E[4]~reg0.ACLR
aclr => pc4E[5]~reg0.ACLR
aclr => pc4E[6]~reg0.ACLR
aclr => pc4E[7]~reg0.ACLR
aclr => pc4E[8]~reg0.ACLR
aclr => pc4E[9]~reg0.ACLR
aclr => pc4E[10]~reg0.ACLR
aclr => pc4E[11]~reg0.ACLR
aclr => pc4E[12]~reg0.ACLR
aclr => pcE[0]~reg0.ACLR
aclr => pcE[1]~reg0.ACLR
aclr => pcE[2]~reg0.ACLR
aclr => pcE[3]~reg0.ACLR
aclr => pcE[4]~reg0.ACLR
aclr => pcE[5]~reg0.ACLR
aclr => pcE[6]~reg0.ACLR
aclr => pcE[7]~reg0.ACLR
aclr => pcE[8]~reg0.ACLR
aclr => pcE[9]~reg0.ACLR
aclr => pcE[10]~reg0.ACLR
aclr => pcE[11]~reg0.ACLR
aclr => pcE[12]~reg0.ACLR
aclr => rd_addrE[0]~reg0.ACLR
aclr => rd_addrE[1]~reg0.ACLR
aclr => rd_addrE[2]~reg0.ACLR
aclr => rd_addrE[3]~reg0.ACLR
aclr => rd_addrE[4]~reg0.ACLR
aclr => rs2_addrE[0]~reg0.ACLR
aclr => rs2_addrE[1]~reg0.ACLR
aclr => rs2_addrE[2]~reg0.ACLR
aclr => rs2_addrE[3]~reg0.ACLR
aclr => rs2_addrE[4]~reg0.ACLR
aclr => rs1_addrE[0]~reg0.ACLR
aclr => rs1_addrE[1]~reg0.ACLR
aclr => rs1_addrE[2]~reg0.ACLR
aclr => rs1_addrE[3]~reg0.ACLR
aclr => rs1_addrE[4]~reg0.ACLR
aclr => rs2_dataE[0]~reg0.ACLR
aclr => rs2_dataE[1]~reg0.ACLR
aclr => rs2_dataE[2]~reg0.ACLR
aclr => rs2_dataE[3]~reg0.ACLR
aclr => rs2_dataE[4]~reg0.ACLR
aclr => rs2_dataE[5]~reg0.ACLR
aclr => rs2_dataE[6]~reg0.ACLR
aclr => rs2_dataE[7]~reg0.ACLR
aclr => rs2_dataE[8]~reg0.ACLR
aclr => rs2_dataE[9]~reg0.ACLR
aclr => rs2_dataE[10]~reg0.ACLR
aclr => rs2_dataE[11]~reg0.ACLR
aclr => rs2_dataE[12]~reg0.ACLR
aclr => rs2_dataE[13]~reg0.ACLR
aclr => rs2_dataE[14]~reg0.ACLR
aclr => rs2_dataE[15]~reg0.ACLR
aclr => rs2_dataE[16]~reg0.ACLR
aclr => rs2_dataE[17]~reg0.ACLR
aclr => rs2_dataE[18]~reg0.ACLR
aclr => rs2_dataE[19]~reg0.ACLR
aclr => rs2_dataE[20]~reg0.ACLR
aclr => rs2_dataE[21]~reg0.ACLR
aclr => rs2_dataE[22]~reg0.ACLR
aclr => rs2_dataE[23]~reg0.ACLR
aclr => rs2_dataE[24]~reg0.ACLR
aclr => rs2_dataE[25]~reg0.ACLR
aclr => rs2_dataE[26]~reg0.ACLR
aclr => rs2_dataE[27]~reg0.ACLR
aclr => rs2_dataE[28]~reg0.ACLR
aclr => rs2_dataE[29]~reg0.ACLR
aclr => rs2_dataE[30]~reg0.ACLR
aclr => rs2_dataE[31]~reg0.ACLR
aclr => rs1_dataE[0]~reg0.ACLR
aclr => rs1_dataE[1]~reg0.ACLR
aclr => rs1_dataE[2]~reg0.ACLR
aclr => rs1_dataE[3]~reg0.ACLR
aclr => rs1_dataE[4]~reg0.ACLR
aclr => rs1_dataE[5]~reg0.ACLR
aclr => rs1_dataE[6]~reg0.ACLR
aclr => rs1_dataE[7]~reg0.ACLR
aclr => rs1_dataE[8]~reg0.ACLR
aclr => rs1_dataE[9]~reg0.ACLR
aclr => rs1_dataE[10]~reg0.ACLR
aclr => rs1_dataE[11]~reg0.ACLR
aclr => rs1_dataE[12]~reg0.ACLR
aclr => rs1_dataE[13]~reg0.ACLR
aclr => rs1_dataE[14]~reg0.ACLR
aclr => rs1_dataE[15]~reg0.ACLR
aclr => rs1_dataE[16]~reg0.ACLR
aclr => rs1_dataE[17]~reg0.ACLR
aclr => rs1_dataE[18]~reg0.ACLR
aclr => rs1_dataE[19]~reg0.ACLR
aclr => rs1_dataE[20]~reg0.ACLR
aclr => rs1_dataE[21]~reg0.ACLR
aclr => rs1_dataE[22]~reg0.ACLR
aclr => rs1_dataE[23]~reg0.ACLR
aclr => rs1_dataE[24]~reg0.ACLR
aclr => rs1_dataE[25]~reg0.ACLR
aclr => rs1_dataE[26]~reg0.ACLR
aclr => rs1_dataE[27]~reg0.ACLR
aclr => rs1_dataE[28]~reg0.ACLR
aclr => rs1_dataE[29]~reg0.ACLR
aclr => rs1_dataE[30]~reg0.ACLR
aclr => rs1_dataE[31]~reg0.ACLR
aclr => immE[0]~reg0.ACLR
aclr => immE[1]~reg0.ACLR
aclr => immE[2]~reg0.ACLR
aclr => immE[3]~reg0.ACLR
aclr => immE[4]~reg0.ACLR
aclr => immE[5]~reg0.ACLR
aclr => immE[6]~reg0.ACLR
aclr => immE[7]~reg0.ACLR
aclr => immE[8]~reg0.ACLR
aclr => immE[9]~reg0.ACLR
aclr => immE[10]~reg0.ACLR
aclr => immE[11]~reg0.ACLR
aclr => immE[12]~reg0.ACLR
aclr => immE[13]~reg0.ACLR
aclr => immE[14]~reg0.ACLR
aclr => immE[15]~reg0.ACLR
aclr => immE[16]~reg0.ACLR
aclr => immE[17]~reg0.ACLR
aclr => immE[18]~reg0.ACLR
aclr => immE[19]~reg0.ACLR
aclr => immE[20]~reg0.ACLR
aclr => immE[21]~reg0.ACLR
aclr => immE[22]~reg0.ACLR
aclr => immE[23]~reg0.ACLR
aclr => immE[24]~reg0.ACLR
aclr => immE[25]~reg0.ACLR
aclr => immE[26]~reg0.ACLR
aclr => immE[27]~reg0.ACLR
aclr => immE[28]~reg0.ACLR
aclr => immE[29]~reg0.ACLR
aclr => immE[30]~reg0.ACLR
aclr => immE[31]~reg0.ACLR
aclr => br_selE~reg0.ACLR
aclr => rd_wrenE~reg0.ACLR
aclr => op_a_selE~reg0.ACLR
aclr => op_b_selE~reg0.ACLR
aclr => alu_opE[0]~reg0.ACLR
aclr => alu_opE[1]~reg0.ACLR
aclr => alu_opE[2]~reg0.ACLR
aclr => alu_opE[3]~reg0.ACLR
aclr => alu_opE[4]~reg0.ACLR
aclr => byte_enE[0]~reg0.ACLR
aclr => byte_enE[1]~reg0.ACLR
aclr => byte_enE[2]~reg0.ACLR
aclr => byte_enE[3]~reg0.ACLR
aclr => mem_wrenE~reg0.ACLR
aclr => ld_selE[0]~reg0.ACLR
aclr => ld_selE[1]~reg0.ACLR
aclr => ld_selE[2]~reg0.ACLR
aclr => wb_selE[0]~reg0.ACLR
aclr => wb_selE[1]~reg0.ACLR
mem_wrenE <= mem_wrenE~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_a_selE <= op_a_selE~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_b_selE <= op_b_selE~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_wrenE <= rd_wrenE~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_selE <= br_selE~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_selE[0] <= wb_selE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_selE[1] <= wb_selE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_selE[0] <= ld_selE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_selE[1] <= ld_selE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_selE[2] <= ld_selE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enE[0] <= byte_enE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enE[1] <= byte_enE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enE[2] <= byte_enE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enE[3] <= byte_enE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_addrE[0] <= rs1_addrE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_addrE[1] <= rs1_addrE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_addrE[2] <= rs1_addrE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_addrE[3] <= rs1_addrE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_addrE[4] <= rs1_addrE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_addrE[0] <= rs2_addrE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_addrE[1] <= rs2_addrE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_addrE[2] <= rs2_addrE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_addrE[3] <= rs2_addrE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_addrE[4] <= rs2_addrE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addrE[0] <= rd_addrE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addrE[1] <= rd_addrE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addrE[2] <= rd_addrE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addrE[3] <= rd_addrE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addrE[4] <= rd_addrE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_opE[0] <= alu_opE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_opE[1] <= alu_opE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_opE[2] <= alu_opE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_opE[3] <= alu_opE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_opE[4] <= alu_opE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcE[0] <= pcE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcE[1] <= pcE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcE[2] <= pcE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcE[3] <= pcE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcE[4] <= pcE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcE[5] <= pcE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcE[6] <= pcE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcE[7] <= pcE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcE[8] <= pcE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcE[9] <= pcE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcE[10] <= pcE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcE[11] <= pcE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcE[12] <= pcE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4E[0] <= pc4E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4E[1] <= pc4E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4E[2] <= pc4E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4E[3] <= pc4E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4E[4] <= pc4E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4E[5] <= pc4E[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4E[6] <= pc4E[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4E[7] <= pc4E[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4E[8] <= pc4E[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4E[9] <= pc4E[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4E[10] <= pc4E[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4E[11] <= pc4E[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4E[12] <= pc4E[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[0] <= immE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[1] <= immE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[2] <= immE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[3] <= immE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[4] <= immE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[5] <= immE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[6] <= immE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[7] <= immE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[8] <= immE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[9] <= immE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[10] <= immE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[11] <= immE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[12] <= immE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[13] <= immE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[14] <= immE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[15] <= immE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[16] <= immE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[17] <= immE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[18] <= immE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[19] <= immE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[20] <= immE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[21] <= immE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[22] <= immE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[23] <= immE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[24] <= immE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[25] <= immE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[26] <= immE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[27] <= immE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[28] <= immE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[29] <= immE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[30] <= immE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immE[31] <= immE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[0] <= rs1_dataE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[1] <= rs1_dataE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[2] <= rs1_dataE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[3] <= rs1_dataE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[4] <= rs1_dataE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[5] <= rs1_dataE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[6] <= rs1_dataE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[7] <= rs1_dataE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[8] <= rs1_dataE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[9] <= rs1_dataE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[10] <= rs1_dataE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[11] <= rs1_dataE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[12] <= rs1_dataE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[13] <= rs1_dataE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[14] <= rs1_dataE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[15] <= rs1_dataE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[16] <= rs1_dataE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[17] <= rs1_dataE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[18] <= rs1_dataE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[19] <= rs1_dataE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[20] <= rs1_dataE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[21] <= rs1_dataE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[22] <= rs1_dataE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[23] <= rs1_dataE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[24] <= rs1_dataE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[25] <= rs1_dataE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[26] <= rs1_dataE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[27] <= rs1_dataE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[28] <= rs1_dataE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[29] <= rs1_dataE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[30] <= rs1_dataE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_dataE[31] <= rs1_dataE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[0] <= rs2_dataE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[1] <= rs2_dataE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[2] <= rs2_dataE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[3] <= rs2_dataE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[4] <= rs2_dataE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[5] <= rs2_dataE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[6] <= rs2_dataE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[7] <= rs2_dataE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[8] <= rs2_dataE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[9] <= rs2_dataE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[10] <= rs2_dataE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[11] <= rs2_dataE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[12] <= rs2_dataE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[13] <= rs2_dataE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[14] <= rs2_dataE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[15] <= rs2_dataE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[16] <= rs2_dataE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[17] <= rs2_dataE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[18] <= rs2_dataE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[19] <= rs2_dataE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[20] <= rs2_dataE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[21] <= rs2_dataE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[22] <= rs2_dataE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[23] <= rs2_dataE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[24] <= rs2_dataE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[25] <= rs2_dataE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[26] <= rs2_dataE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[27] <= rs2_dataE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[28] <= rs2_dataE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[29] <= rs2_dataE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[30] <= rs2_dataE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_dataE[31] <= rs2_dataE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|forward1mux:f1m
rs1_dataE[0] => forward1out.DATAB
rs1_dataE[1] => forward1out.DATAB
rs1_dataE[2] => forward1out.DATAB
rs1_dataE[3] => forward1out.DATAB
rs1_dataE[4] => forward1out.DATAB
rs1_dataE[5] => forward1out.DATAB
rs1_dataE[6] => forward1out.DATAB
rs1_dataE[7] => forward1out.DATAB
rs1_dataE[8] => forward1out.DATAB
rs1_dataE[9] => forward1out.DATAB
rs1_dataE[10] => forward1out.DATAB
rs1_dataE[11] => forward1out.DATAB
rs1_dataE[12] => forward1out.DATAB
rs1_dataE[13] => forward1out.DATAB
rs1_dataE[14] => forward1out.DATAB
rs1_dataE[15] => forward1out.DATAB
rs1_dataE[16] => forward1out.DATAB
rs1_dataE[17] => forward1out.DATAB
rs1_dataE[18] => forward1out.DATAB
rs1_dataE[19] => forward1out.DATAB
rs1_dataE[20] => forward1out.DATAB
rs1_dataE[21] => forward1out.DATAB
rs1_dataE[22] => forward1out.DATAB
rs1_dataE[23] => forward1out.DATAB
rs1_dataE[24] => forward1out.DATAB
rs1_dataE[25] => forward1out.DATAB
rs1_dataE[26] => forward1out.DATAB
rs1_dataE[27] => forward1out.DATAB
rs1_dataE[28] => forward1out.DATAB
rs1_dataE[29] => forward1out.DATAB
rs1_dataE[30] => forward1out.DATAB
rs1_dataE[31] => forward1out.DATAB
alu_dataM[0] => forward1out.DATAB
alu_dataM[1] => forward1out.DATAB
alu_dataM[2] => forward1out.DATAB
alu_dataM[3] => forward1out.DATAB
alu_dataM[4] => forward1out.DATAB
alu_dataM[5] => forward1out.DATAB
alu_dataM[6] => forward1out.DATAB
alu_dataM[7] => forward1out.DATAB
alu_dataM[8] => forward1out.DATAB
alu_dataM[9] => forward1out.DATAB
alu_dataM[10] => forward1out.DATAB
alu_dataM[11] => forward1out.DATAB
alu_dataM[12] => forward1out.DATAB
alu_dataM[13] => forward1out.DATAB
alu_dataM[14] => forward1out.DATAB
alu_dataM[15] => forward1out.DATAB
alu_dataM[16] => forward1out.DATAB
alu_dataM[17] => forward1out.DATAB
alu_dataM[18] => forward1out.DATAB
alu_dataM[19] => forward1out.DATAB
alu_dataM[20] => forward1out.DATAB
alu_dataM[21] => forward1out.DATAB
alu_dataM[22] => forward1out.DATAB
alu_dataM[23] => forward1out.DATAB
alu_dataM[24] => forward1out.DATAB
alu_dataM[25] => forward1out.DATAB
alu_dataM[26] => forward1out.DATAB
alu_dataM[27] => forward1out.DATAB
alu_dataM[28] => forward1out.DATAB
alu_dataM[29] => forward1out.DATAB
alu_dataM[30] => forward1out.DATAB
alu_dataM[31] => forward1out.DATAB
wb_data[0] => forward1out.DATAA
wb_data[1] => forward1out.DATAA
wb_data[2] => forward1out.DATAA
wb_data[3] => forward1out.DATAA
wb_data[4] => forward1out.DATAA
wb_data[5] => forward1out.DATAA
wb_data[6] => forward1out.DATAA
wb_data[7] => forward1out.DATAA
wb_data[8] => forward1out.DATAA
wb_data[9] => forward1out.DATAA
wb_data[10] => forward1out.DATAA
wb_data[11] => forward1out.DATAA
wb_data[12] => forward1out.DATAA
wb_data[13] => forward1out.DATAA
wb_data[14] => forward1out.DATAA
wb_data[15] => forward1out.DATAA
wb_data[16] => forward1out.DATAA
wb_data[17] => forward1out.DATAA
wb_data[18] => forward1out.DATAA
wb_data[19] => forward1out.DATAA
wb_data[20] => forward1out.DATAA
wb_data[21] => forward1out.DATAA
wb_data[22] => forward1out.DATAA
wb_data[23] => forward1out.DATAA
wb_data[24] => forward1out.DATAA
wb_data[25] => forward1out.DATAA
wb_data[26] => forward1out.DATAA
wb_data[27] => forward1out.DATAA
wb_data[28] => forward1out.DATAA
wb_data[29] => forward1out.DATAA
wb_data[30] => forward1out.DATAA
wb_data[31] => forward1out.DATAA
forward1sel[0] => Equal0.IN1
forward1sel[0] => Equal1.IN0
forward1sel[1] => Equal0.IN0
forward1sel[1] => Equal1.IN1
forward1out[0] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[1] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[2] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[3] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[4] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[5] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[6] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[7] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[8] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[9] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[10] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[11] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[12] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[13] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[14] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[15] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[16] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[17] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[18] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[19] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[20] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[21] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[22] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[23] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[24] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[25] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[26] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[27] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[28] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[29] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[30] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE
forward1out[31] <= forward1out.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|forward2mux:f2m
rs2_dataE[0] => forward2out.DATAB
rs2_dataE[1] => forward2out.DATAB
rs2_dataE[2] => forward2out.DATAB
rs2_dataE[3] => forward2out.DATAB
rs2_dataE[4] => forward2out.DATAB
rs2_dataE[5] => forward2out.DATAB
rs2_dataE[6] => forward2out.DATAB
rs2_dataE[7] => forward2out.DATAB
rs2_dataE[8] => forward2out.DATAB
rs2_dataE[9] => forward2out.DATAB
rs2_dataE[10] => forward2out.DATAB
rs2_dataE[11] => forward2out.DATAB
rs2_dataE[12] => forward2out.DATAB
rs2_dataE[13] => forward2out.DATAB
rs2_dataE[14] => forward2out.DATAB
rs2_dataE[15] => forward2out.DATAB
rs2_dataE[16] => forward2out.DATAB
rs2_dataE[17] => forward2out.DATAB
rs2_dataE[18] => forward2out.DATAB
rs2_dataE[19] => forward2out.DATAB
rs2_dataE[20] => forward2out.DATAB
rs2_dataE[21] => forward2out.DATAB
rs2_dataE[22] => forward2out.DATAB
rs2_dataE[23] => forward2out.DATAB
rs2_dataE[24] => forward2out.DATAB
rs2_dataE[25] => forward2out.DATAB
rs2_dataE[26] => forward2out.DATAB
rs2_dataE[27] => forward2out.DATAB
rs2_dataE[28] => forward2out.DATAB
rs2_dataE[29] => forward2out.DATAB
rs2_dataE[30] => forward2out.DATAB
rs2_dataE[31] => forward2out.DATAB
alu_dataM[0] => forward2out.DATAB
alu_dataM[1] => forward2out.DATAB
alu_dataM[2] => forward2out.DATAB
alu_dataM[3] => forward2out.DATAB
alu_dataM[4] => forward2out.DATAB
alu_dataM[5] => forward2out.DATAB
alu_dataM[6] => forward2out.DATAB
alu_dataM[7] => forward2out.DATAB
alu_dataM[8] => forward2out.DATAB
alu_dataM[9] => forward2out.DATAB
alu_dataM[10] => forward2out.DATAB
alu_dataM[11] => forward2out.DATAB
alu_dataM[12] => forward2out.DATAB
alu_dataM[13] => forward2out.DATAB
alu_dataM[14] => forward2out.DATAB
alu_dataM[15] => forward2out.DATAB
alu_dataM[16] => forward2out.DATAB
alu_dataM[17] => forward2out.DATAB
alu_dataM[18] => forward2out.DATAB
alu_dataM[19] => forward2out.DATAB
alu_dataM[20] => forward2out.DATAB
alu_dataM[21] => forward2out.DATAB
alu_dataM[22] => forward2out.DATAB
alu_dataM[23] => forward2out.DATAB
alu_dataM[24] => forward2out.DATAB
alu_dataM[25] => forward2out.DATAB
alu_dataM[26] => forward2out.DATAB
alu_dataM[27] => forward2out.DATAB
alu_dataM[28] => forward2out.DATAB
alu_dataM[29] => forward2out.DATAB
alu_dataM[30] => forward2out.DATAB
alu_dataM[31] => forward2out.DATAB
wb_data[0] => forward2out.DATAA
wb_data[1] => forward2out.DATAA
wb_data[2] => forward2out.DATAA
wb_data[3] => forward2out.DATAA
wb_data[4] => forward2out.DATAA
wb_data[5] => forward2out.DATAA
wb_data[6] => forward2out.DATAA
wb_data[7] => forward2out.DATAA
wb_data[8] => forward2out.DATAA
wb_data[9] => forward2out.DATAA
wb_data[10] => forward2out.DATAA
wb_data[11] => forward2out.DATAA
wb_data[12] => forward2out.DATAA
wb_data[13] => forward2out.DATAA
wb_data[14] => forward2out.DATAA
wb_data[15] => forward2out.DATAA
wb_data[16] => forward2out.DATAA
wb_data[17] => forward2out.DATAA
wb_data[18] => forward2out.DATAA
wb_data[19] => forward2out.DATAA
wb_data[20] => forward2out.DATAA
wb_data[21] => forward2out.DATAA
wb_data[22] => forward2out.DATAA
wb_data[23] => forward2out.DATAA
wb_data[24] => forward2out.DATAA
wb_data[25] => forward2out.DATAA
wb_data[26] => forward2out.DATAA
wb_data[27] => forward2out.DATAA
wb_data[28] => forward2out.DATAA
wb_data[29] => forward2out.DATAA
wb_data[30] => forward2out.DATAA
wb_data[31] => forward2out.DATAA
forward2sel[0] => Equal0.IN1
forward2sel[0] => Equal1.IN0
forward2sel[1] => Equal0.IN0
forward2sel[1] => Equal1.IN1
forward2out[0] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[1] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[2] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[3] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[4] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[5] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[6] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[7] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[8] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[9] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[10] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[11] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[12] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[13] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[14] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[15] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[16] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[17] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[18] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[19] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[20] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[21] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[22] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[23] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[24] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[25] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[26] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[27] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[28] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[29] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[30] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE
forward2out[31] <= forward2out.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|op_a_mux:oam
pc[0] => operand_a.DATAB
pc[1] => operand_a.DATAB
pc[2] => operand_a.DATAB
pc[3] => operand_a.DATAB
pc[4] => operand_a.DATAB
pc[5] => operand_a.DATAB
pc[6] => operand_a.DATAB
pc[7] => operand_a.DATAB
pc[8] => operand_a.DATAB
pc[9] => operand_a.DATAB
pc[10] => operand_a.DATAB
pc[11] => operand_a.DATAB
pc[12] => operand_a.DATAB
rs1_data[0] => operand_a.DATAA
rs1_data[1] => operand_a.DATAA
rs1_data[2] => operand_a.DATAA
rs1_data[3] => operand_a.DATAA
rs1_data[4] => operand_a.DATAA
rs1_data[5] => operand_a.DATAA
rs1_data[6] => operand_a.DATAA
rs1_data[7] => operand_a.DATAA
rs1_data[8] => operand_a.DATAA
rs1_data[9] => operand_a.DATAA
rs1_data[10] => operand_a.DATAA
rs1_data[11] => operand_a.DATAA
rs1_data[12] => operand_a.DATAA
rs1_data[13] => operand_a.DATAA
rs1_data[14] => operand_a.DATAA
rs1_data[15] => operand_a.DATAA
rs1_data[16] => operand_a.DATAA
rs1_data[17] => operand_a.DATAA
rs1_data[18] => operand_a.DATAA
rs1_data[19] => operand_a.DATAA
rs1_data[20] => operand_a.DATAA
rs1_data[21] => operand_a.DATAA
rs1_data[22] => operand_a.DATAA
rs1_data[23] => operand_a.DATAA
rs1_data[24] => operand_a.DATAA
rs1_data[25] => operand_a.DATAA
rs1_data[26] => operand_a.DATAA
rs1_data[27] => operand_a.DATAA
rs1_data[28] => operand_a.DATAA
rs1_data[29] => operand_a.DATAA
rs1_data[30] => operand_a.DATAA
rs1_data[31] => operand_a.DATAA
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
op_a_sel => operand_a.OUTPUTSELECT
operand_a[0] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[1] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[2] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[3] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[4] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[5] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[6] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[7] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[8] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[9] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[10] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[11] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[12] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[13] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[14] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[15] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[16] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[17] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[18] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[19] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[20] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[21] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[22] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[23] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[24] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[25] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[26] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[27] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[28] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[29] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[30] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE
operand_a[31] <= operand_a.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|op_b_mux:obm
imm[0] => operand_b.DATAB
imm[1] => operand_b.DATAB
imm[2] => operand_b.DATAB
imm[3] => operand_b.DATAB
imm[4] => operand_b.DATAB
imm[5] => operand_b.DATAB
imm[6] => operand_b.DATAB
imm[7] => operand_b.DATAB
imm[8] => operand_b.DATAB
imm[9] => operand_b.DATAB
imm[10] => operand_b.DATAB
imm[11] => operand_b.DATAB
imm[12] => operand_b.DATAB
imm[13] => operand_b.DATAB
imm[14] => operand_b.DATAB
imm[15] => operand_b.DATAB
imm[16] => operand_b.DATAB
imm[17] => operand_b.DATAB
imm[18] => operand_b.DATAB
imm[19] => operand_b.DATAB
imm[20] => operand_b.DATAB
imm[21] => operand_b.DATAB
imm[22] => operand_b.DATAB
imm[23] => operand_b.DATAB
imm[24] => operand_b.DATAB
imm[25] => operand_b.DATAB
imm[26] => operand_b.DATAB
imm[27] => operand_b.DATAB
imm[28] => operand_b.DATAB
imm[29] => operand_b.DATAB
imm[30] => operand_b.DATAB
imm[31] => operand_b.DATAB
rs2_data[0] => operand_b.DATAA
rs2_data[1] => operand_b.DATAA
rs2_data[2] => operand_b.DATAA
rs2_data[3] => operand_b.DATAA
rs2_data[4] => operand_b.DATAA
rs2_data[5] => operand_b.DATAA
rs2_data[6] => operand_b.DATAA
rs2_data[7] => operand_b.DATAA
rs2_data[8] => operand_b.DATAA
rs2_data[9] => operand_b.DATAA
rs2_data[10] => operand_b.DATAA
rs2_data[11] => operand_b.DATAA
rs2_data[12] => operand_b.DATAA
rs2_data[13] => operand_b.DATAA
rs2_data[14] => operand_b.DATAA
rs2_data[15] => operand_b.DATAA
rs2_data[16] => operand_b.DATAA
rs2_data[17] => operand_b.DATAA
rs2_data[18] => operand_b.DATAA
rs2_data[19] => operand_b.DATAA
rs2_data[20] => operand_b.DATAA
rs2_data[21] => operand_b.DATAA
rs2_data[22] => operand_b.DATAA
rs2_data[23] => operand_b.DATAA
rs2_data[24] => operand_b.DATAA
rs2_data[25] => operand_b.DATAA
rs2_data[26] => operand_b.DATAA
rs2_data[27] => operand_b.DATAA
rs2_data[28] => operand_b.DATAA
rs2_data[29] => operand_b.DATAA
rs2_data[30] => operand_b.DATAA
rs2_data[31] => operand_b.DATAA
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
op_b_sel => operand_b.OUTPUTSELECT
operand_b[0] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[1] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[2] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[3] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[4] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[5] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[6] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[7] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[8] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[9] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[10] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[11] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[12] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[13] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[14] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[15] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[16] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[17] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[18] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[19] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[20] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[21] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[22] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[23] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[24] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[25] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[26] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[27] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[28] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[29] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[30] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE
operand_b[31] <= operand_b.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al
operand_a[0] => operand_a[0].IN7
operand_a[1] => operand_a[1].IN7
operand_a[2] => operand_a[2].IN7
operand_a[3] => operand_a[3].IN7
operand_a[4] => operand_a[4].IN7
operand_a[5] => operand_a[5].IN7
operand_a[6] => operand_a[6].IN7
operand_a[7] => operand_a[7].IN7
operand_a[8] => operand_a[8].IN7
operand_a[9] => operand_a[9].IN7
operand_a[10] => operand_a[10].IN7
operand_a[11] => operand_a[11].IN7
operand_a[12] => operand_a[12].IN7
operand_a[13] => operand_a[13].IN7
operand_a[14] => operand_a[14].IN7
operand_a[15] => operand_a[15].IN7
operand_a[16] => operand_a[16].IN7
operand_a[17] => operand_a[17].IN7
operand_a[18] => operand_a[18].IN7
operand_a[19] => operand_a[19].IN7
operand_a[20] => operand_a[20].IN7
operand_a[21] => operand_a[21].IN7
operand_a[22] => operand_a[22].IN7
operand_a[23] => operand_a[23].IN7
operand_a[24] => operand_a[24].IN7
operand_a[25] => operand_a[25].IN7
operand_a[26] => operand_a[26].IN7
operand_a[27] => operand_a[27].IN7
operand_a[28] => operand_a[28].IN7
operand_a[29] => operand_a[29].IN7
operand_a[30] => operand_a[30].IN7
operand_a[31] => operand_a[31].IN7
operand_b[0] => operand_b[0].IN7
operand_b[1] => operand_b[1].IN7
operand_b[2] => operand_b[2].IN7
operand_b[3] => operand_b[3].IN7
operand_b[4] => operand_b[4].IN7
operand_b[5] => operand_b[5].IN6
operand_b[6] => operand_b[6].IN6
operand_b[7] => operand_b[7].IN6
operand_b[8] => operand_b[8].IN6
operand_b[9] => operand_b[9].IN6
operand_b[10] => operand_b[10].IN6
operand_b[11] => operand_b[11].IN6
operand_b[12] => operand_b[12].IN6
operand_b[13] => operand_b[13].IN6
operand_b[14] => operand_b[14].IN6
operand_b[15] => operand_b[15].IN6
operand_b[16] => operand_b[16].IN6
operand_b[17] => operand_b[17].IN6
operand_b[18] => operand_b[18].IN6
operand_b[19] => operand_b[19].IN6
operand_b[20] => operand_b[20].IN6
operand_b[21] => operand_b[21].IN6
operand_b[22] => operand_b[22].IN6
operand_b[23] => operand_b[23].IN6
operand_b[24] => operand_b[24].IN6
operand_b[25] => operand_b[25].IN6
operand_b[26] => operand_b[26].IN6
operand_b[27] => operand_b[27].IN6
operand_b[28] => operand_b[28].IN6
operand_b[29] => operand_b[29].IN6
operand_b[30] => operand_b[30].IN6
operand_b[31] => operand_b[31].IN6
alu_op[0] => Mux0.IN26
alu_op[0] => Mux1.IN27
alu_op[0] => Mux2.IN27
alu_op[0] => Mux3.IN27
alu_op[0] => Mux4.IN27
alu_op[0] => Mux5.IN27
alu_op[0] => Mux6.IN27
alu_op[0] => Mux7.IN27
alu_op[0] => Mux8.IN27
alu_op[0] => Mux9.IN27
alu_op[0] => Mux10.IN27
alu_op[0] => Mux11.IN27
alu_op[0] => Mux12.IN27
alu_op[0] => Mux13.IN27
alu_op[0] => Mux14.IN27
alu_op[0] => Mux15.IN27
alu_op[0] => Mux16.IN27
alu_op[0] => Mux17.IN27
alu_op[0] => Mux18.IN27
alu_op[0] => Mux19.IN27
alu_op[0] => Mux20.IN27
alu_op[0] => Mux21.IN27
alu_op[0] => Mux22.IN27
alu_op[0] => Mux23.IN27
alu_op[0] => Mux24.IN27
alu_op[0] => Mux25.IN27
alu_op[0] => Mux26.IN27
alu_op[0] => Mux27.IN27
alu_op[0] => Mux28.IN27
alu_op[0] => Mux29.IN27
alu_op[0] => Mux30.IN27
alu_op[0] => Mux31.IN25
alu_op[1] => Mux0.IN25
alu_op[1] => Mux1.IN26
alu_op[1] => Mux2.IN26
alu_op[1] => Mux3.IN26
alu_op[1] => Mux4.IN26
alu_op[1] => Mux5.IN26
alu_op[1] => Mux6.IN26
alu_op[1] => Mux7.IN26
alu_op[1] => Mux8.IN26
alu_op[1] => Mux9.IN26
alu_op[1] => Mux10.IN26
alu_op[1] => Mux11.IN26
alu_op[1] => Mux12.IN26
alu_op[1] => Mux13.IN26
alu_op[1] => Mux14.IN26
alu_op[1] => Mux15.IN26
alu_op[1] => Mux16.IN26
alu_op[1] => Mux17.IN26
alu_op[1] => Mux18.IN26
alu_op[1] => Mux19.IN26
alu_op[1] => Mux20.IN26
alu_op[1] => Mux21.IN26
alu_op[1] => Mux22.IN26
alu_op[1] => Mux23.IN26
alu_op[1] => Mux24.IN26
alu_op[1] => Mux25.IN26
alu_op[1] => Mux26.IN26
alu_op[1] => Mux27.IN26
alu_op[1] => Mux28.IN26
alu_op[1] => Mux29.IN26
alu_op[1] => Mux30.IN26
alu_op[1] => Mux31.IN24
alu_op[2] => Mux0.IN24
alu_op[2] => Mux1.IN25
alu_op[2] => Mux2.IN25
alu_op[2] => Mux3.IN25
alu_op[2] => Mux4.IN25
alu_op[2] => Mux5.IN25
alu_op[2] => Mux6.IN25
alu_op[2] => Mux7.IN25
alu_op[2] => Mux8.IN25
alu_op[2] => Mux9.IN25
alu_op[2] => Mux10.IN25
alu_op[2] => Mux11.IN25
alu_op[2] => Mux12.IN25
alu_op[2] => Mux13.IN25
alu_op[2] => Mux14.IN25
alu_op[2] => Mux15.IN25
alu_op[2] => Mux16.IN25
alu_op[2] => Mux17.IN25
alu_op[2] => Mux18.IN25
alu_op[2] => Mux19.IN25
alu_op[2] => Mux20.IN25
alu_op[2] => Mux21.IN25
alu_op[2] => Mux22.IN25
alu_op[2] => Mux23.IN25
alu_op[2] => Mux24.IN25
alu_op[2] => Mux25.IN25
alu_op[2] => Mux26.IN25
alu_op[2] => Mux27.IN25
alu_op[2] => Mux28.IN25
alu_op[2] => Mux29.IN25
alu_op[2] => Mux30.IN25
alu_op[2] => Mux31.IN23
alu_op[3] => Mux0.IN23
alu_op[3] => Mux1.IN24
alu_op[3] => Mux2.IN24
alu_op[3] => Mux3.IN24
alu_op[3] => Mux4.IN24
alu_op[3] => Mux5.IN24
alu_op[3] => Mux6.IN24
alu_op[3] => Mux7.IN24
alu_op[3] => Mux8.IN24
alu_op[3] => Mux9.IN24
alu_op[3] => Mux10.IN24
alu_op[3] => Mux11.IN24
alu_op[3] => Mux12.IN24
alu_op[3] => Mux13.IN24
alu_op[3] => Mux14.IN24
alu_op[3] => Mux15.IN24
alu_op[3] => Mux16.IN24
alu_op[3] => Mux17.IN24
alu_op[3] => Mux18.IN24
alu_op[3] => Mux19.IN24
alu_op[3] => Mux20.IN24
alu_op[3] => Mux21.IN24
alu_op[3] => Mux22.IN24
alu_op[3] => Mux23.IN24
alu_op[3] => Mux24.IN24
alu_op[3] => Mux25.IN24
alu_op[3] => Mux26.IN24
alu_op[3] => Mux27.IN24
alu_op[3] => Mux28.IN24
alu_op[3] => Mux29.IN24
alu_op[3] => Mux30.IN24
alu_op[3] => Mux31.IN22
alu_op[4] => Mux0.IN22
alu_op[4] => Mux1.IN23
alu_op[4] => Mux2.IN23
alu_op[4] => Mux3.IN23
alu_op[4] => Mux4.IN23
alu_op[4] => Mux5.IN23
alu_op[4] => Mux6.IN23
alu_op[4] => Mux7.IN23
alu_op[4] => Mux8.IN23
alu_op[4] => Mux9.IN23
alu_op[4] => Mux10.IN23
alu_op[4] => Mux11.IN23
alu_op[4] => Mux12.IN23
alu_op[4] => Mux13.IN23
alu_op[4] => Mux14.IN23
alu_op[4] => Mux15.IN23
alu_op[4] => Mux16.IN23
alu_op[4] => Mux17.IN23
alu_op[4] => Mux18.IN23
alu_op[4] => Mux19.IN23
alu_op[4] => Mux20.IN23
alu_op[4] => Mux21.IN23
alu_op[4] => Mux22.IN23
alu_op[4] => Mux23.IN23
alu_op[4] => Mux24.IN23
alu_op[4] => Mux25.IN23
alu_op[4] => Mux26.IN23
alu_op[4] => Mux27.IN23
alu_op[4] => Mux28.IN23
alu_op[4] => Mux29.IN23
alu_op[4] => Mux30.IN23
alu_op[4] => Mux31.IN21
alu_data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
alu_data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
alu_data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
alu_data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
alu_data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
alu_data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
alu_data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
alu_data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
alu_data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
alu_data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
alu_data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
alu_data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
alu_data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
alu_data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
alu_data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
alu_data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
alu_data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
alu_data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
alu_data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
alu_data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
alu_data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
alu_data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
alu_data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
alu_data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
alu_data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
alu_data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
alu_data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
alu_data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
alu_data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
alu_data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
alu_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
alu_data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|arith_right_shift:ars
din[0] => ShiftRight0.IN32
din[1] => ShiftRight0.IN31
din[2] => ShiftRight0.IN30
din[3] => ShiftRight0.IN29
din[4] => ShiftRight0.IN28
din[5] => ShiftRight0.IN27
din[6] => ShiftRight0.IN26
din[7] => ShiftRight0.IN25
din[8] => ShiftRight0.IN24
din[9] => ShiftRight0.IN23
din[10] => ShiftRight0.IN22
din[11] => ShiftRight0.IN21
din[12] => ShiftRight0.IN20
din[13] => ShiftRight0.IN19
din[14] => ShiftRight0.IN18
din[15] => ShiftRight0.IN17
din[16] => ShiftRight0.IN16
din[17] => ShiftRight0.IN15
din[18] => ShiftRight0.IN14
din[19] => ShiftRight0.IN13
din[20] => ShiftRight0.IN12
din[21] => ShiftRight0.IN11
din[22] => ShiftRight0.IN10
din[23] => ShiftRight0.IN9
din[24] => ShiftRight0.IN8
din[25] => ShiftRight0.IN7
din[26] => ShiftRight0.IN6
din[27] => ShiftRight0.IN5
din[28] => ShiftRight0.IN4
din[29] => ShiftRight0.IN3
din[30] => ShiftRight0.IN2
din[31] => ShiftRight0.IN1
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
din[31] => dout.OUTPUTSELECT
amount[0] => ShiftRight0.IN37
amount[0] => Decoder0.IN4
amount[1] => ShiftRight0.IN36
amount[1] => Decoder0.IN3
amount[1] => Decoder1.IN3
amount[2] => ShiftRight0.IN35
amount[2] => Decoder0.IN2
amount[2] => Decoder1.IN2
amount[2] => Decoder2.IN2
amount[3] => ShiftRight0.IN34
amount[3] => Decoder0.IN1
amount[3] => Decoder1.IN1
amount[3] => Decoder2.IN1
amount[3] => Decoder3.IN1
amount[4] => ShiftRight0.IN33
amount[4] => Decoder0.IN0
amount[4] => Decoder1.IN0
amount[4] => Decoder2.IN0
amount[4] => Decoder3.IN0
amount[4] => dout.OUTPUTSELECT
dout[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN2
out[0] <= twos_comp_64bit:t3.port1
out[1] <= twos_comp_64bit:t3.port1
out[2] <= twos_comp_64bit:t3.port1
out[3] <= twos_comp_64bit:t3.port1
out[4] <= twos_comp_64bit:t3.port1
out[5] <= twos_comp_64bit:t3.port1
out[6] <= twos_comp_64bit:t3.port1
out[7] <= twos_comp_64bit:t3.port1
out[8] <= twos_comp_64bit:t3.port1
out[9] <= twos_comp_64bit:t3.port1
out[10] <= twos_comp_64bit:t3.port1
out[11] <= twos_comp_64bit:t3.port1
out[12] <= twos_comp_64bit:t3.port1
out[13] <= twos_comp_64bit:t3.port1
out[14] <= twos_comp_64bit:t3.port1
out[15] <= twos_comp_64bit:t3.port1
out[16] <= twos_comp_64bit:t3.port1
out[17] <= twos_comp_64bit:t3.port1
out[18] <= twos_comp_64bit:t3.port1
out[19] <= twos_comp_64bit:t3.port1
out[20] <= twos_comp_64bit:t3.port1
out[21] <= twos_comp_64bit:t3.port1
out[22] <= twos_comp_64bit:t3.port1
out[23] <= twos_comp_64bit:t3.port1
out[24] <= twos_comp_64bit:t3.port1
out[25] <= twos_comp_64bit:t3.port1
out[26] <= twos_comp_64bit:t3.port1
out[27] <= twos_comp_64bit:t3.port1
out[28] <= twos_comp_64bit:t3.port1
out[29] <= twos_comp_64bit:t3.port1
out[30] <= twos_comp_64bit:t3.port1
out[31] <= twos_comp_64bit:t3.port1
out[32] <= twos_comp_64bit:t3.port1
out[33] <= twos_comp_64bit:t3.port1
out[34] <= twos_comp_64bit:t3.port1
out[35] <= twos_comp_64bit:t3.port1
out[36] <= twos_comp_64bit:t3.port1
out[37] <= twos_comp_64bit:t3.port1
out[38] <= twos_comp_64bit:t3.port1
out[39] <= twos_comp_64bit:t3.port1
out[40] <= twos_comp_64bit:t3.port1
out[41] <= twos_comp_64bit:t3.port1
out[42] <= twos_comp_64bit:t3.port1
out[43] <= twos_comp_64bit:t3.port1
out[44] <= twos_comp_64bit:t3.port1
out[45] <= twos_comp_64bit:t3.port1
out[46] <= twos_comp_64bit:t3.port1
out[47] <= twos_comp_64bit:t3.port1
out[48] <= twos_comp_64bit:t3.port1
out[49] <= twos_comp_64bit:t3.port1
out[50] <= twos_comp_64bit:t3.port1
out[51] <= twos_comp_64bit:t3.port1
out[52] <= twos_comp_64bit:t3.port1
out[53] <= twos_comp_64bit:t3.port1
out[54] <= twos_comp_64bit:t3.port1
out[55] <= twos_comp_64bit:t3.port1
out[56] <= twos_comp_64bit:t3.port1
out[57] <= twos_comp_64bit:t3.port1
out[58] <= twos_comp_64bit:t3.port1
out[59] <= twos_comp_64bit:t3.port1
out[60] <= twos_comp_64bit:t3.port1
out[61] <= twos_comp_64bit:t3.port1
out[62] <= twos_comp_64bit:t3.port1
out[63] <= twos_comp_64bit:t3.port1


|pipeline|alu:al|signed_vedic_mult_32bit:mul|twos_comp_32bit:t1
in[0] => out.DATAA
in[0] => Add0.IN33
in[1] => out.DATAA
in[1] => Add0.IN34
in[2] => out.DATAA
in[2] => Add0.IN35
in[3] => out.DATAA
in[3] => Add0.IN36
in[4] => out.DATAA
in[4] => Add0.IN37
in[5] => out.DATAA
in[5] => Add0.IN38
in[6] => out.DATAA
in[6] => Add0.IN39
in[7] => out.DATAA
in[7] => Add0.IN40
in[8] => out.DATAA
in[8] => Add0.IN41
in[9] => out.DATAA
in[9] => Add0.IN42
in[10] => out.DATAA
in[10] => Add0.IN43
in[11] => out.DATAA
in[11] => Add0.IN44
in[12] => out.DATAA
in[12] => Add0.IN45
in[13] => out.DATAA
in[13] => Add0.IN46
in[14] => out.DATAA
in[14] => Add0.IN47
in[15] => out.DATAA
in[15] => Add0.IN48
in[16] => out.DATAA
in[16] => Add0.IN49
in[17] => out.DATAA
in[17] => Add0.IN50
in[18] => out.DATAA
in[18] => Add0.IN51
in[19] => out.DATAA
in[19] => Add0.IN52
in[20] => out.DATAA
in[20] => Add0.IN53
in[21] => out.DATAA
in[21] => Add0.IN54
in[22] => out.DATAA
in[22] => Add0.IN55
in[23] => out.DATAA
in[23] => Add0.IN56
in[24] => out.DATAA
in[24] => Add0.IN57
in[25] => out.DATAA
in[25] => Add0.IN58
in[26] => out.DATAA
in[26] => Add0.IN59
in[27] => out.DATAA
in[27] => Add0.IN60
in[28] => out.DATAA
in[28] => Add0.IN61
in[29] => out.DATAA
in[29] => Add0.IN62
in[30] => out.DATAA
in[30] => Add0.IN63
in[31] => out.DATAA
in[31] => Add0.IN64
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT


|pipeline|alu:al|signed_vedic_mult_32bit:mul|twos_comp_32bit:t2
in[0] => out.DATAA
in[0] => Add0.IN33
in[1] => out.DATAA
in[1] => Add0.IN34
in[2] => out.DATAA
in[2] => Add0.IN35
in[3] => out.DATAA
in[3] => Add0.IN36
in[4] => out.DATAA
in[4] => Add0.IN37
in[5] => out.DATAA
in[5] => Add0.IN38
in[6] => out.DATAA
in[6] => Add0.IN39
in[7] => out.DATAA
in[7] => Add0.IN40
in[8] => out.DATAA
in[8] => Add0.IN41
in[9] => out.DATAA
in[9] => Add0.IN42
in[10] => out.DATAA
in[10] => Add0.IN43
in[11] => out.DATAA
in[11] => Add0.IN44
in[12] => out.DATAA
in[12] => Add0.IN45
in[13] => out.DATAA
in[13] => Add0.IN46
in[14] => out.DATAA
in[14] => Add0.IN47
in[15] => out.DATAA
in[15] => Add0.IN48
in[16] => out.DATAA
in[16] => Add0.IN49
in[17] => out.DATAA
in[17] => Add0.IN50
in[18] => out.DATAA
in[18] => Add0.IN51
in[19] => out.DATAA
in[19] => Add0.IN52
in[20] => out.DATAA
in[20] => Add0.IN53
in[21] => out.DATAA
in[21] => Add0.IN54
in[22] => out.DATAA
in[22] => Add0.IN55
in[23] => out.DATAA
in[23] => Add0.IN56
in[24] => out.DATAA
in[24] => Add0.IN57
in[25] => out.DATAA
in[25] => Add0.IN58
in[26] => out.DATAA
in[26] => Add0.IN59
in[27] => out.DATAA
in[27] => Add0.IN60
in[28] => out.DATAA
in[28] => Add0.IN61
in[29] => out.DATAA
in[29] => Add0.IN62
in[30] => out.DATAA
in[30] => Add0.IN63
in[31] => out.DATAA
in[31] => Add0.IN64
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
out[0] <= vedic_mult_16bit:v1.port2
out[1] <= vedic_mult_16bit:v1.port2
out[2] <= vedic_mult_16bit:v1.port2
out[3] <= vedic_mult_16bit:v1.port2
out[4] <= vedic_mult_16bit:v1.port2
out[5] <= vedic_mult_16bit:v1.port2
out[6] <= vedic_mult_16bit:v1.port2
out[7] <= vedic_mult_16bit:v1.port2
out[8] <= vedic_mult_16bit:v1.port2
out[9] <= vedic_mult_16bit:v1.port2
out[10] <= vedic_mult_16bit:v1.port2
out[11] <= vedic_mult_16bit:v1.port2
out[12] <= vedic_mult_16bit:v1.port2
out[13] <= vedic_mult_16bit:v1.port2
out[14] <= vedic_mult_16bit:v1.port2
out[15] <= vedic_mult_16bit:v1.port2
out[16] <= CLA_32bit:cla2.port3
out[17] <= CLA_32bit:cla2.port3
out[18] <= CLA_32bit:cla2.port3
out[19] <= CLA_32bit:cla2.port3
out[20] <= CLA_32bit:cla2.port3
out[21] <= CLA_32bit:cla2.port3
out[22] <= CLA_32bit:cla2.port3
out[23] <= CLA_32bit:cla2.port3
out[24] <= CLA_32bit:cla2.port3
out[25] <= CLA_32bit:cla2.port3
out[26] <= CLA_32bit:cla2.port3
out[27] <= CLA_32bit:cla2.port3
out[28] <= CLA_32bit:cla2.port3
out[29] <= CLA_32bit:cla2.port3
out[30] <= CLA_32bit:cla2.port3
out[31] <= CLA_32bit:cla2.port3
out[32] <= CLA_32bit:cla3.port3
out[33] <= CLA_32bit:cla3.port3
out[34] <= CLA_32bit:cla3.port3
out[35] <= CLA_32bit:cla3.port3
out[36] <= CLA_32bit:cla3.port3
out[37] <= CLA_32bit:cla3.port3
out[38] <= CLA_32bit:cla3.port3
out[39] <= CLA_32bit:cla3.port3
out[40] <= CLA_32bit:cla3.port3
out[41] <= CLA_32bit:cla3.port3
out[42] <= CLA_32bit:cla3.port3
out[43] <= CLA_32bit:cla3.port3
out[44] <= CLA_32bit:cla3.port3
out[45] <= CLA_32bit:cla3.port3
out[46] <= CLA_32bit:cla3.port3
out[47] <= CLA_32bit:cla3.port3
out[48] <= CLA_32bit:cla3.port3
out[49] <= CLA_32bit:cla3.port3
out[50] <= CLA_32bit:cla3.port3
out[51] <= CLA_32bit:cla3.port3
out[52] <= CLA_32bit:cla3.port3
out[53] <= CLA_32bit:cla3.port3
out[54] <= CLA_32bit:cla3.port3
out[55] <= CLA_32bit:cla3.port3
out[56] <= CLA_32bit:cla3.port3
out[57] <= CLA_32bit:cla3.port3
out[58] <= CLA_32bit:cla3.port3
out[59] <= CLA_32bit:cla3.port3
out[60] <= CLA_32bit:cla3.port3
out[61] <= CLA_32bit:cla3.port3
out[62] <= CLA_32bit:cla3.port3
out[63] <= CLA_32bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= CLA_16bit:cla1.port3
sum[1] <= CLA_16bit:cla1.port3
sum[2] <= CLA_16bit:cla1.port3
sum[3] <= CLA_16bit:cla1.port3
sum[4] <= CLA_16bit:cla1.port3
sum[5] <= CLA_16bit:cla1.port3
sum[6] <= CLA_16bit:cla1.port3
sum[7] <= CLA_16bit:cla1.port3
sum[8] <= CLA_16bit:cla1.port3
sum[9] <= CLA_16bit:cla1.port3
sum[10] <= CLA_16bit:cla1.port3
sum[11] <= CLA_16bit:cla1.port3
sum[12] <= CLA_16bit:cla1.port3
sum[13] <= CLA_16bit:cla1.port3
sum[14] <= CLA_16bit:cla1.port3
sum[15] <= CLA_16bit:cla1.port3
sum[16] <= CLA_16bit:cla2.port3
sum[17] <= CLA_16bit:cla2.port3
sum[18] <= CLA_16bit:cla2.port3
sum[19] <= CLA_16bit:cla2.port3
sum[20] <= CLA_16bit:cla2.port3
sum[21] <= CLA_16bit:cla2.port3
sum[22] <= CLA_16bit:cla2.port3
sum[23] <= CLA_16bit:cla2.port3
sum[24] <= CLA_16bit:cla2.port3
sum[25] <= CLA_16bit:cla2.port3
sum[26] <= CLA_16bit:cla2.port3
sum[27] <= CLA_16bit:cla2.port3
sum[28] <= CLA_16bit:cla2.port3
sum[29] <= CLA_16bit:cla2.port3
sum[30] <= CLA_16bit:cla2.port3
sum[31] <= CLA_16bit:cla2.port3
cout <= CLA_16bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= CLA_16bit:cla1.port3
sum[1] <= CLA_16bit:cla1.port3
sum[2] <= CLA_16bit:cla1.port3
sum[3] <= CLA_16bit:cla1.port3
sum[4] <= CLA_16bit:cla1.port3
sum[5] <= CLA_16bit:cla1.port3
sum[6] <= CLA_16bit:cla1.port3
sum[7] <= CLA_16bit:cla1.port3
sum[8] <= CLA_16bit:cla1.port3
sum[9] <= CLA_16bit:cla1.port3
sum[10] <= CLA_16bit:cla1.port3
sum[11] <= CLA_16bit:cla1.port3
sum[12] <= CLA_16bit:cla1.port3
sum[13] <= CLA_16bit:cla1.port3
sum[14] <= CLA_16bit:cla1.port3
sum[15] <= CLA_16bit:cla1.port3
sum[16] <= CLA_16bit:cla2.port3
sum[17] <= CLA_16bit:cla2.port3
sum[18] <= CLA_16bit:cla2.port3
sum[19] <= CLA_16bit:cla2.port3
sum[20] <= CLA_16bit:cla2.port3
sum[21] <= CLA_16bit:cla2.port3
sum[22] <= CLA_16bit:cla2.port3
sum[23] <= CLA_16bit:cla2.port3
sum[24] <= CLA_16bit:cla2.port3
sum[25] <= CLA_16bit:cla2.port3
sum[26] <= CLA_16bit:cla2.port3
sum[27] <= CLA_16bit:cla2.port3
sum[28] <= CLA_16bit:cla2.port3
sum[29] <= CLA_16bit:cla2.port3
sum[30] <= CLA_16bit:cla2.port3
sum[31] <= CLA_16bit:cla2.port3
cout <= CLA_16bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= CLA_16bit:cla1.port3
sum[1] <= CLA_16bit:cla1.port3
sum[2] <= CLA_16bit:cla1.port3
sum[3] <= CLA_16bit:cla1.port3
sum[4] <= CLA_16bit:cla1.port3
sum[5] <= CLA_16bit:cla1.port3
sum[6] <= CLA_16bit:cla1.port3
sum[7] <= CLA_16bit:cla1.port3
sum[8] <= CLA_16bit:cla1.port3
sum[9] <= CLA_16bit:cla1.port3
sum[10] <= CLA_16bit:cla1.port3
sum[11] <= CLA_16bit:cla1.port3
sum[12] <= CLA_16bit:cla1.port3
sum[13] <= CLA_16bit:cla1.port3
sum[14] <= CLA_16bit:cla1.port3
sum[15] <= CLA_16bit:cla1.port3
sum[16] <= CLA_16bit:cla2.port3
sum[17] <= CLA_16bit:cla2.port3
sum[18] <= CLA_16bit:cla2.port3
sum[19] <= CLA_16bit:cla2.port3
sum[20] <= CLA_16bit:cla2.port3
sum[21] <= CLA_16bit:cla2.port3
sum[22] <= CLA_16bit:cla2.port3
sum[23] <= CLA_16bit:cla2.port3
sum[24] <= CLA_16bit:cla2.port3
sum[25] <= CLA_16bit:cla2.port3
sum[26] <= CLA_16bit:cla2.port3
sum[27] <= CLA_16bit:cla2.port3
sum[28] <= CLA_16bit:cla2.port3
sum[29] <= CLA_16bit:cla2.port3
sum[30] <= CLA_16bit:cla2.port3
sum[31] <= CLA_16bit:cla2.port3
cout <= CLA_16bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mul|twos_comp_64bit:t3
in[0] => out.DATAA
in[0] => Add0.IN65
in[1] => out.DATAA
in[1] => Add0.IN66
in[2] => out.DATAA
in[2] => Add0.IN67
in[3] => out.DATAA
in[3] => Add0.IN68
in[4] => out.DATAA
in[4] => Add0.IN69
in[5] => out.DATAA
in[5] => Add0.IN70
in[6] => out.DATAA
in[6] => Add0.IN71
in[7] => out.DATAA
in[7] => Add0.IN72
in[8] => out.DATAA
in[8] => Add0.IN73
in[9] => out.DATAA
in[9] => Add0.IN74
in[10] => out.DATAA
in[10] => Add0.IN75
in[11] => out.DATAA
in[11] => Add0.IN76
in[12] => out.DATAA
in[12] => Add0.IN77
in[13] => out.DATAA
in[13] => Add0.IN78
in[14] => out.DATAA
in[14] => Add0.IN79
in[15] => out.DATAA
in[15] => Add0.IN80
in[16] => out.DATAA
in[16] => Add0.IN81
in[17] => out.DATAA
in[17] => Add0.IN82
in[18] => out.DATAA
in[18] => Add0.IN83
in[19] => out.DATAA
in[19] => Add0.IN84
in[20] => out.DATAA
in[20] => Add0.IN85
in[21] => out.DATAA
in[21] => Add0.IN86
in[22] => out.DATAA
in[22] => Add0.IN87
in[23] => out.DATAA
in[23] => Add0.IN88
in[24] => out.DATAA
in[24] => Add0.IN89
in[25] => out.DATAA
in[25] => Add0.IN90
in[26] => out.DATAA
in[26] => Add0.IN91
in[27] => out.DATAA
in[27] => Add0.IN92
in[28] => out.DATAA
in[28] => Add0.IN93
in[29] => out.DATAA
in[29] => Add0.IN94
in[30] => out.DATAA
in[30] => Add0.IN95
in[31] => out.DATAA
in[31] => Add0.IN96
in[32] => out.DATAA
in[32] => Add0.IN97
in[33] => out.DATAA
in[33] => Add0.IN98
in[34] => out.DATAA
in[34] => Add0.IN99
in[35] => out.DATAA
in[35] => Add0.IN100
in[36] => out.DATAA
in[36] => Add0.IN101
in[37] => out.DATAA
in[37] => Add0.IN102
in[38] => out.DATAA
in[38] => Add0.IN103
in[39] => out.DATAA
in[39] => Add0.IN104
in[40] => out.DATAA
in[40] => Add0.IN105
in[41] => out.DATAA
in[41] => Add0.IN106
in[42] => out.DATAA
in[42] => Add0.IN107
in[43] => out.DATAA
in[43] => Add0.IN108
in[44] => out.DATAA
in[44] => Add0.IN109
in[45] => out.DATAA
in[45] => Add0.IN110
in[46] => out.DATAA
in[46] => Add0.IN111
in[47] => out.DATAA
in[47] => Add0.IN112
in[48] => out.DATAA
in[48] => Add0.IN113
in[49] => out.DATAA
in[49] => Add0.IN114
in[50] => out.DATAA
in[50] => Add0.IN115
in[51] => out.DATAA
in[51] => Add0.IN116
in[52] => out.DATAA
in[52] => Add0.IN117
in[53] => out.DATAA
in[53] => Add0.IN118
in[54] => out.DATAA
in[54] => Add0.IN119
in[55] => out.DATAA
in[55] => Add0.IN120
in[56] => out.DATAA
in[56] => Add0.IN121
in[57] => out.DATAA
in[57] => Add0.IN122
in[58] => out.DATAA
in[58] => Add0.IN123
in[59] => out.DATAA
in[59] => Add0.IN124
in[60] => out.DATAA
in[60] => Add0.IN125
in[61] => out.DATAA
in[61] => Add0.IN126
in[62] => out.DATAA
in[62] => Add0.IN127
in[63] => out.DATAA
in[63] => Add0.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[34] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[35] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[36] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[37] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[38] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[39] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[40] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[41] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[42] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[43] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[44] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[45] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[46] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[47] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[48] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[49] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[50] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[51] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[52] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[53] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[54] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[55] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[56] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[57] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[58] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[59] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[60] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[61] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[62] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[63] <= out.DB_MAX_OUTPUT_PORT_TYPE
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT


|pipeline|alu:al|signed_vedic_mult_32bit:mulh
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN2
out[0] <= twos_comp_64bit:t3.port1
out[1] <= twos_comp_64bit:t3.port1
out[2] <= twos_comp_64bit:t3.port1
out[3] <= twos_comp_64bit:t3.port1
out[4] <= twos_comp_64bit:t3.port1
out[5] <= twos_comp_64bit:t3.port1
out[6] <= twos_comp_64bit:t3.port1
out[7] <= twos_comp_64bit:t3.port1
out[8] <= twos_comp_64bit:t3.port1
out[9] <= twos_comp_64bit:t3.port1
out[10] <= twos_comp_64bit:t3.port1
out[11] <= twos_comp_64bit:t3.port1
out[12] <= twos_comp_64bit:t3.port1
out[13] <= twos_comp_64bit:t3.port1
out[14] <= twos_comp_64bit:t3.port1
out[15] <= twos_comp_64bit:t3.port1
out[16] <= twos_comp_64bit:t3.port1
out[17] <= twos_comp_64bit:t3.port1
out[18] <= twos_comp_64bit:t3.port1
out[19] <= twos_comp_64bit:t3.port1
out[20] <= twos_comp_64bit:t3.port1
out[21] <= twos_comp_64bit:t3.port1
out[22] <= twos_comp_64bit:t3.port1
out[23] <= twos_comp_64bit:t3.port1
out[24] <= twos_comp_64bit:t3.port1
out[25] <= twos_comp_64bit:t3.port1
out[26] <= twos_comp_64bit:t3.port1
out[27] <= twos_comp_64bit:t3.port1
out[28] <= twos_comp_64bit:t3.port1
out[29] <= twos_comp_64bit:t3.port1
out[30] <= twos_comp_64bit:t3.port1
out[31] <= twos_comp_64bit:t3.port1
out[32] <= twos_comp_64bit:t3.port1
out[33] <= twos_comp_64bit:t3.port1
out[34] <= twos_comp_64bit:t3.port1
out[35] <= twos_comp_64bit:t3.port1
out[36] <= twos_comp_64bit:t3.port1
out[37] <= twos_comp_64bit:t3.port1
out[38] <= twos_comp_64bit:t3.port1
out[39] <= twos_comp_64bit:t3.port1
out[40] <= twos_comp_64bit:t3.port1
out[41] <= twos_comp_64bit:t3.port1
out[42] <= twos_comp_64bit:t3.port1
out[43] <= twos_comp_64bit:t3.port1
out[44] <= twos_comp_64bit:t3.port1
out[45] <= twos_comp_64bit:t3.port1
out[46] <= twos_comp_64bit:t3.port1
out[47] <= twos_comp_64bit:t3.port1
out[48] <= twos_comp_64bit:t3.port1
out[49] <= twos_comp_64bit:t3.port1
out[50] <= twos_comp_64bit:t3.port1
out[51] <= twos_comp_64bit:t3.port1
out[52] <= twos_comp_64bit:t3.port1
out[53] <= twos_comp_64bit:t3.port1
out[54] <= twos_comp_64bit:t3.port1
out[55] <= twos_comp_64bit:t3.port1
out[56] <= twos_comp_64bit:t3.port1
out[57] <= twos_comp_64bit:t3.port1
out[58] <= twos_comp_64bit:t3.port1
out[59] <= twos_comp_64bit:t3.port1
out[60] <= twos_comp_64bit:t3.port1
out[61] <= twos_comp_64bit:t3.port1
out[62] <= twos_comp_64bit:t3.port1
out[63] <= twos_comp_64bit:t3.port1


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|twos_comp_32bit:t1
in[0] => out.DATAA
in[0] => Add0.IN33
in[1] => out.DATAA
in[1] => Add0.IN34
in[2] => out.DATAA
in[2] => Add0.IN35
in[3] => out.DATAA
in[3] => Add0.IN36
in[4] => out.DATAA
in[4] => Add0.IN37
in[5] => out.DATAA
in[5] => Add0.IN38
in[6] => out.DATAA
in[6] => Add0.IN39
in[7] => out.DATAA
in[7] => Add0.IN40
in[8] => out.DATAA
in[8] => Add0.IN41
in[9] => out.DATAA
in[9] => Add0.IN42
in[10] => out.DATAA
in[10] => Add0.IN43
in[11] => out.DATAA
in[11] => Add0.IN44
in[12] => out.DATAA
in[12] => Add0.IN45
in[13] => out.DATAA
in[13] => Add0.IN46
in[14] => out.DATAA
in[14] => Add0.IN47
in[15] => out.DATAA
in[15] => Add0.IN48
in[16] => out.DATAA
in[16] => Add0.IN49
in[17] => out.DATAA
in[17] => Add0.IN50
in[18] => out.DATAA
in[18] => Add0.IN51
in[19] => out.DATAA
in[19] => Add0.IN52
in[20] => out.DATAA
in[20] => Add0.IN53
in[21] => out.DATAA
in[21] => Add0.IN54
in[22] => out.DATAA
in[22] => Add0.IN55
in[23] => out.DATAA
in[23] => Add0.IN56
in[24] => out.DATAA
in[24] => Add0.IN57
in[25] => out.DATAA
in[25] => Add0.IN58
in[26] => out.DATAA
in[26] => Add0.IN59
in[27] => out.DATAA
in[27] => Add0.IN60
in[28] => out.DATAA
in[28] => Add0.IN61
in[29] => out.DATAA
in[29] => Add0.IN62
in[30] => out.DATAA
in[30] => Add0.IN63
in[31] => out.DATAA
in[31] => Add0.IN64
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|twos_comp_32bit:t2
in[0] => out.DATAA
in[0] => Add0.IN33
in[1] => out.DATAA
in[1] => Add0.IN34
in[2] => out.DATAA
in[2] => Add0.IN35
in[3] => out.DATAA
in[3] => Add0.IN36
in[4] => out.DATAA
in[4] => Add0.IN37
in[5] => out.DATAA
in[5] => Add0.IN38
in[6] => out.DATAA
in[6] => Add0.IN39
in[7] => out.DATAA
in[7] => Add0.IN40
in[8] => out.DATAA
in[8] => Add0.IN41
in[9] => out.DATAA
in[9] => Add0.IN42
in[10] => out.DATAA
in[10] => Add0.IN43
in[11] => out.DATAA
in[11] => Add0.IN44
in[12] => out.DATAA
in[12] => Add0.IN45
in[13] => out.DATAA
in[13] => Add0.IN46
in[14] => out.DATAA
in[14] => Add0.IN47
in[15] => out.DATAA
in[15] => Add0.IN48
in[16] => out.DATAA
in[16] => Add0.IN49
in[17] => out.DATAA
in[17] => Add0.IN50
in[18] => out.DATAA
in[18] => Add0.IN51
in[19] => out.DATAA
in[19] => Add0.IN52
in[20] => out.DATAA
in[20] => Add0.IN53
in[21] => out.DATAA
in[21] => Add0.IN54
in[22] => out.DATAA
in[22] => Add0.IN55
in[23] => out.DATAA
in[23] => Add0.IN56
in[24] => out.DATAA
in[24] => Add0.IN57
in[25] => out.DATAA
in[25] => Add0.IN58
in[26] => out.DATAA
in[26] => Add0.IN59
in[27] => out.DATAA
in[27] => Add0.IN60
in[28] => out.DATAA
in[28] => Add0.IN61
in[29] => out.DATAA
in[29] => Add0.IN62
in[30] => out.DATAA
in[30] => Add0.IN63
in[31] => out.DATAA
in[31] => Add0.IN64
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
out[0] <= vedic_mult_16bit:v1.port2
out[1] <= vedic_mult_16bit:v1.port2
out[2] <= vedic_mult_16bit:v1.port2
out[3] <= vedic_mult_16bit:v1.port2
out[4] <= vedic_mult_16bit:v1.port2
out[5] <= vedic_mult_16bit:v1.port2
out[6] <= vedic_mult_16bit:v1.port2
out[7] <= vedic_mult_16bit:v1.port2
out[8] <= vedic_mult_16bit:v1.port2
out[9] <= vedic_mult_16bit:v1.port2
out[10] <= vedic_mult_16bit:v1.port2
out[11] <= vedic_mult_16bit:v1.port2
out[12] <= vedic_mult_16bit:v1.port2
out[13] <= vedic_mult_16bit:v1.port2
out[14] <= vedic_mult_16bit:v1.port2
out[15] <= vedic_mult_16bit:v1.port2
out[16] <= CLA_32bit:cla2.port3
out[17] <= CLA_32bit:cla2.port3
out[18] <= CLA_32bit:cla2.port3
out[19] <= CLA_32bit:cla2.port3
out[20] <= CLA_32bit:cla2.port3
out[21] <= CLA_32bit:cla2.port3
out[22] <= CLA_32bit:cla2.port3
out[23] <= CLA_32bit:cla2.port3
out[24] <= CLA_32bit:cla2.port3
out[25] <= CLA_32bit:cla2.port3
out[26] <= CLA_32bit:cla2.port3
out[27] <= CLA_32bit:cla2.port3
out[28] <= CLA_32bit:cla2.port3
out[29] <= CLA_32bit:cla2.port3
out[30] <= CLA_32bit:cla2.port3
out[31] <= CLA_32bit:cla2.port3
out[32] <= CLA_32bit:cla3.port3
out[33] <= CLA_32bit:cla3.port3
out[34] <= CLA_32bit:cla3.port3
out[35] <= CLA_32bit:cla3.port3
out[36] <= CLA_32bit:cla3.port3
out[37] <= CLA_32bit:cla3.port3
out[38] <= CLA_32bit:cla3.port3
out[39] <= CLA_32bit:cla3.port3
out[40] <= CLA_32bit:cla3.port3
out[41] <= CLA_32bit:cla3.port3
out[42] <= CLA_32bit:cla3.port3
out[43] <= CLA_32bit:cla3.port3
out[44] <= CLA_32bit:cla3.port3
out[45] <= CLA_32bit:cla3.port3
out[46] <= CLA_32bit:cla3.port3
out[47] <= CLA_32bit:cla3.port3
out[48] <= CLA_32bit:cla3.port3
out[49] <= CLA_32bit:cla3.port3
out[50] <= CLA_32bit:cla3.port3
out[51] <= CLA_32bit:cla3.port3
out[52] <= CLA_32bit:cla3.port3
out[53] <= CLA_32bit:cla3.port3
out[54] <= CLA_32bit:cla3.port3
out[55] <= CLA_32bit:cla3.port3
out[56] <= CLA_32bit:cla3.port3
out[57] <= CLA_32bit:cla3.port3
out[58] <= CLA_32bit:cla3.port3
out[59] <= CLA_32bit:cla3.port3
out[60] <= CLA_32bit:cla3.port3
out[61] <= CLA_32bit:cla3.port3
out[62] <= CLA_32bit:cla3.port3
out[63] <= CLA_32bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= CLA_16bit:cla1.port3
sum[1] <= CLA_16bit:cla1.port3
sum[2] <= CLA_16bit:cla1.port3
sum[3] <= CLA_16bit:cla1.port3
sum[4] <= CLA_16bit:cla1.port3
sum[5] <= CLA_16bit:cla1.port3
sum[6] <= CLA_16bit:cla1.port3
sum[7] <= CLA_16bit:cla1.port3
sum[8] <= CLA_16bit:cla1.port3
sum[9] <= CLA_16bit:cla1.port3
sum[10] <= CLA_16bit:cla1.port3
sum[11] <= CLA_16bit:cla1.port3
sum[12] <= CLA_16bit:cla1.port3
sum[13] <= CLA_16bit:cla1.port3
sum[14] <= CLA_16bit:cla1.port3
sum[15] <= CLA_16bit:cla1.port3
sum[16] <= CLA_16bit:cla2.port3
sum[17] <= CLA_16bit:cla2.port3
sum[18] <= CLA_16bit:cla2.port3
sum[19] <= CLA_16bit:cla2.port3
sum[20] <= CLA_16bit:cla2.port3
sum[21] <= CLA_16bit:cla2.port3
sum[22] <= CLA_16bit:cla2.port3
sum[23] <= CLA_16bit:cla2.port3
sum[24] <= CLA_16bit:cla2.port3
sum[25] <= CLA_16bit:cla2.port3
sum[26] <= CLA_16bit:cla2.port3
sum[27] <= CLA_16bit:cla2.port3
sum[28] <= CLA_16bit:cla2.port3
sum[29] <= CLA_16bit:cla2.port3
sum[30] <= CLA_16bit:cla2.port3
sum[31] <= CLA_16bit:cla2.port3
cout <= CLA_16bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= CLA_16bit:cla1.port3
sum[1] <= CLA_16bit:cla1.port3
sum[2] <= CLA_16bit:cla1.port3
sum[3] <= CLA_16bit:cla1.port3
sum[4] <= CLA_16bit:cla1.port3
sum[5] <= CLA_16bit:cla1.port3
sum[6] <= CLA_16bit:cla1.port3
sum[7] <= CLA_16bit:cla1.port3
sum[8] <= CLA_16bit:cla1.port3
sum[9] <= CLA_16bit:cla1.port3
sum[10] <= CLA_16bit:cla1.port3
sum[11] <= CLA_16bit:cla1.port3
sum[12] <= CLA_16bit:cla1.port3
sum[13] <= CLA_16bit:cla1.port3
sum[14] <= CLA_16bit:cla1.port3
sum[15] <= CLA_16bit:cla1.port3
sum[16] <= CLA_16bit:cla2.port3
sum[17] <= CLA_16bit:cla2.port3
sum[18] <= CLA_16bit:cla2.port3
sum[19] <= CLA_16bit:cla2.port3
sum[20] <= CLA_16bit:cla2.port3
sum[21] <= CLA_16bit:cla2.port3
sum[22] <= CLA_16bit:cla2.port3
sum[23] <= CLA_16bit:cla2.port3
sum[24] <= CLA_16bit:cla2.port3
sum[25] <= CLA_16bit:cla2.port3
sum[26] <= CLA_16bit:cla2.port3
sum[27] <= CLA_16bit:cla2.port3
sum[28] <= CLA_16bit:cla2.port3
sum[29] <= CLA_16bit:cla2.port3
sum[30] <= CLA_16bit:cla2.port3
sum[31] <= CLA_16bit:cla2.port3
cout <= CLA_16bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= CLA_16bit:cla1.port3
sum[1] <= CLA_16bit:cla1.port3
sum[2] <= CLA_16bit:cla1.port3
sum[3] <= CLA_16bit:cla1.port3
sum[4] <= CLA_16bit:cla1.port3
sum[5] <= CLA_16bit:cla1.port3
sum[6] <= CLA_16bit:cla1.port3
sum[7] <= CLA_16bit:cla1.port3
sum[8] <= CLA_16bit:cla1.port3
sum[9] <= CLA_16bit:cla1.port3
sum[10] <= CLA_16bit:cla1.port3
sum[11] <= CLA_16bit:cla1.port3
sum[12] <= CLA_16bit:cla1.port3
sum[13] <= CLA_16bit:cla1.port3
sum[14] <= CLA_16bit:cla1.port3
sum[15] <= CLA_16bit:cla1.port3
sum[16] <= CLA_16bit:cla2.port3
sum[17] <= CLA_16bit:cla2.port3
sum[18] <= CLA_16bit:cla2.port3
sum[19] <= CLA_16bit:cla2.port3
sum[20] <= CLA_16bit:cla2.port3
sum[21] <= CLA_16bit:cla2.port3
sum[22] <= CLA_16bit:cla2.port3
sum[23] <= CLA_16bit:cla2.port3
sum[24] <= CLA_16bit:cla2.port3
sum[25] <= CLA_16bit:cla2.port3
sum[26] <= CLA_16bit:cla2.port3
sum[27] <= CLA_16bit:cla2.port3
sum[28] <= CLA_16bit:cla2.port3
sum[29] <= CLA_16bit:cla2.port3
sum[30] <= CLA_16bit:cla2.port3
sum[31] <= CLA_16bit:cla2.port3
cout <= CLA_16bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulh|twos_comp_64bit:t3
in[0] => out.DATAA
in[0] => Add0.IN65
in[1] => out.DATAA
in[1] => Add0.IN66
in[2] => out.DATAA
in[2] => Add0.IN67
in[3] => out.DATAA
in[3] => Add0.IN68
in[4] => out.DATAA
in[4] => Add0.IN69
in[5] => out.DATAA
in[5] => Add0.IN70
in[6] => out.DATAA
in[6] => Add0.IN71
in[7] => out.DATAA
in[7] => Add0.IN72
in[8] => out.DATAA
in[8] => Add0.IN73
in[9] => out.DATAA
in[9] => Add0.IN74
in[10] => out.DATAA
in[10] => Add0.IN75
in[11] => out.DATAA
in[11] => Add0.IN76
in[12] => out.DATAA
in[12] => Add0.IN77
in[13] => out.DATAA
in[13] => Add0.IN78
in[14] => out.DATAA
in[14] => Add0.IN79
in[15] => out.DATAA
in[15] => Add0.IN80
in[16] => out.DATAA
in[16] => Add0.IN81
in[17] => out.DATAA
in[17] => Add0.IN82
in[18] => out.DATAA
in[18] => Add0.IN83
in[19] => out.DATAA
in[19] => Add0.IN84
in[20] => out.DATAA
in[20] => Add0.IN85
in[21] => out.DATAA
in[21] => Add0.IN86
in[22] => out.DATAA
in[22] => Add0.IN87
in[23] => out.DATAA
in[23] => Add0.IN88
in[24] => out.DATAA
in[24] => Add0.IN89
in[25] => out.DATAA
in[25] => Add0.IN90
in[26] => out.DATAA
in[26] => Add0.IN91
in[27] => out.DATAA
in[27] => Add0.IN92
in[28] => out.DATAA
in[28] => Add0.IN93
in[29] => out.DATAA
in[29] => Add0.IN94
in[30] => out.DATAA
in[30] => Add0.IN95
in[31] => out.DATAA
in[31] => Add0.IN96
in[32] => out.DATAA
in[32] => Add0.IN97
in[33] => out.DATAA
in[33] => Add0.IN98
in[34] => out.DATAA
in[34] => Add0.IN99
in[35] => out.DATAA
in[35] => Add0.IN100
in[36] => out.DATAA
in[36] => Add0.IN101
in[37] => out.DATAA
in[37] => Add0.IN102
in[38] => out.DATAA
in[38] => Add0.IN103
in[39] => out.DATAA
in[39] => Add0.IN104
in[40] => out.DATAA
in[40] => Add0.IN105
in[41] => out.DATAA
in[41] => Add0.IN106
in[42] => out.DATAA
in[42] => Add0.IN107
in[43] => out.DATAA
in[43] => Add0.IN108
in[44] => out.DATAA
in[44] => Add0.IN109
in[45] => out.DATAA
in[45] => Add0.IN110
in[46] => out.DATAA
in[46] => Add0.IN111
in[47] => out.DATAA
in[47] => Add0.IN112
in[48] => out.DATAA
in[48] => Add0.IN113
in[49] => out.DATAA
in[49] => Add0.IN114
in[50] => out.DATAA
in[50] => Add0.IN115
in[51] => out.DATAA
in[51] => Add0.IN116
in[52] => out.DATAA
in[52] => Add0.IN117
in[53] => out.DATAA
in[53] => Add0.IN118
in[54] => out.DATAA
in[54] => Add0.IN119
in[55] => out.DATAA
in[55] => Add0.IN120
in[56] => out.DATAA
in[56] => Add0.IN121
in[57] => out.DATAA
in[57] => Add0.IN122
in[58] => out.DATAA
in[58] => Add0.IN123
in[59] => out.DATAA
in[59] => Add0.IN124
in[60] => out.DATAA
in[60] => Add0.IN125
in[61] => out.DATAA
in[61] => Add0.IN126
in[62] => out.DATAA
in[62] => Add0.IN127
in[63] => out.DATAA
in[63] => Add0.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[34] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[35] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[36] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[37] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[38] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[39] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[40] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[41] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[42] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[43] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[44] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[45] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[46] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[47] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[48] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[49] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[50] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[51] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[52] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[53] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[54] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[55] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[56] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[57] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[58] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[59] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[60] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[61] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[62] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[63] <= out.DB_MAX_OUTPUT_PORT_TYPE
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT


|pipeline|alu:al|vedic_mult_32bit:mulhu
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
out[0] <= vedic_mult_16bit:v1.port2
out[1] <= vedic_mult_16bit:v1.port2
out[2] <= vedic_mult_16bit:v1.port2
out[3] <= vedic_mult_16bit:v1.port2
out[4] <= vedic_mult_16bit:v1.port2
out[5] <= vedic_mult_16bit:v1.port2
out[6] <= vedic_mult_16bit:v1.port2
out[7] <= vedic_mult_16bit:v1.port2
out[8] <= vedic_mult_16bit:v1.port2
out[9] <= vedic_mult_16bit:v1.port2
out[10] <= vedic_mult_16bit:v1.port2
out[11] <= vedic_mult_16bit:v1.port2
out[12] <= vedic_mult_16bit:v1.port2
out[13] <= vedic_mult_16bit:v1.port2
out[14] <= vedic_mult_16bit:v1.port2
out[15] <= vedic_mult_16bit:v1.port2
out[16] <= CLA_32bit:cla2.port3
out[17] <= CLA_32bit:cla2.port3
out[18] <= CLA_32bit:cla2.port3
out[19] <= CLA_32bit:cla2.port3
out[20] <= CLA_32bit:cla2.port3
out[21] <= CLA_32bit:cla2.port3
out[22] <= CLA_32bit:cla2.port3
out[23] <= CLA_32bit:cla2.port3
out[24] <= CLA_32bit:cla2.port3
out[25] <= CLA_32bit:cla2.port3
out[26] <= CLA_32bit:cla2.port3
out[27] <= CLA_32bit:cla2.port3
out[28] <= CLA_32bit:cla2.port3
out[29] <= CLA_32bit:cla2.port3
out[30] <= CLA_32bit:cla2.port3
out[31] <= CLA_32bit:cla2.port3
out[32] <= CLA_32bit:cla3.port3
out[33] <= CLA_32bit:cla3.port3
out[34] <= CLA_32bit:cla3.port3
out[35] <= CLA_32bit:cla3.port3
out[36] <= CLA_32bit:cla3.port3
out[37] <= CLA_32bit:cla3.port3
out[38] <= CLA_32bit:cla3.port3
out[39] <= CLA_32bit:cla3.port3
out[40] <= CLA_32bit:cla3.port3
out[41] <= CLA_32bit:cla3.port3
out[42] <= CLA_32bit:cla3.port3
out[43] <= CLA_32bit:cla3.port3
out[44] <= CLA_32bit:cla3.port3
out[45] <= CLA_32bit:cla3.port3
out[46] <= CLA_32bit:cla3.port3
out[47] <= CLA_32bit:cla3.port3
out[48] <= CLA_32bit:cla3.port3
out[49] <= CLA_32bit:cla3.port3
out[50] <= CLA_32bit:cla3.port3
out[51] <= CLA_32bit:cla3.port3
out[52] <= CLA_32bit:cla3.port3
out[53] <= CLA_32bit:cla3.port3
out[54] <= CLA_32bit:cla3.port3
out[55] <= CLA_32bit:cla3.port3
out[56] <= CLA_32bit:cla3.port3
out[57] <= CLA_32bit:cla3.port3
out[58] <= CLA_32bit:cla3.port3
out[59] <= CLA_32bit:cla3.port3
out[60] <= CLA_32bit:cla3.port3
out[61] <= CLA_32bit:cla3.port3
out[62] <= CLA_32bit:cla3.port3
out[63] <= CLA_32bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= CLA_16bit:cla1.port3
sum[1] <= CLA_16bit:cla1.port3
sum[2] <= CLA_16bit:cla1.port3
sum[3] <= CLA_16bit:cla1.port3
sum[4] <= CLA_16bit:cla1.port3
sum[5] <= CLA_16bit:cla1.port3
sum[6] <= CLA_16bit:cla1.port3
sum[7] <= CLA_16bit:cla1.port3
sum[8] <= CLA_16bit:cla1.port3
sum[9] <= CLA_16bit:cla1.port3
sum[10] <= CLA_16bit:cla1.port3
sum[11] <= CLA_16bit:cla1.port3
sum[12] <= CLA_16bit:cla1.port3
sum[13] <= CLA_16bit:cla1.port3
sum[14] <= CLA_16bit:cla1.port3
sum[15] <= CLA_16bit:cla1.port3
sum[16] <= CLA_16bit:cla2.port3
sum[17] <= CLA_16bit:cla2.port3
sum[18] <= CLA_16bit:cla2.port3
sum[19] <= CLA_16bit:cla2.port3
sum[20] <= CLA_16bit:cla2.port3
sum[21] <= CLA_16bit:cla2.port3
sum[22] <= CLA_16bit:cla2.port3
sum[23] <= CLA_16bit:cla2.port3
sum[24] <= CLA_16bit:cla2.port3
sum[25] <= CLA_16bit:cla2.port3
sum[26] <= CLA_16bit:cla2.port3
sum[27] <= CLA_16bit:cla2.port3
sum[28] <= CLA_16bit:cla2.port3
sum[29] <= CLA_16bit:cla2.port3
sum[30] <= CLA_16bit:cla2.port3
sum[31] <= CLA_16bit:cla2.port3
cout <= CLA_16bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla1|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla1|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= CLA_16bit:cla1.port3
sum[1] <= CLA_16bit:cla1.port3
sum[2] <= CLA_16bit:cla1.port3
sum[3] <= CLA_16bit:cla1.port3
sum[4] <= CLA_16bit:cla1.port3
sum[5] <= CLA_16bit:cla1.port3
sum[6] <= CLA_16bit:cla1.port3
sum[7] <= CLA_16bit:cla1.port3
sum[8] <= CLA_16bit:cla1.port3
sum[9] <= CLA_16bit:cla1.port3
sum[10] <= CLA_16bit:cla1.port3
sum[11] <= CLA_16bit:cla1.port3
sum[12] <= CLA_16bit:cla1.port3
sum[13] <= CLA_16bit:cla1.port3
sum[14] <= CLA_16bit:cla1.port3
sum[15] <= CLA_16bit:cla1.port3
sum[16] <= CLA_16bit:cla2.port3
sum[17] <= CLA_16bit:cla2.port3
sum[18] <= CLA_16bit:cla2.port3
sum[19] <= CLA_16bit:cla2.port3
sum[20] <= CLA_16bit:cla2.port3
sum[21] <= CLA_16bit:cla2.port3
sum[22] <= CLA_16bit:cla2.port3
sum[23] <= CLA_16bit:cla2.port3
sum[24] <= CLA_16bit:cla2.port3
sum[25] <= CLA_16bit:cla2.port3
sum[26] <= CLA_16bit:cla2.port3
sum[27] <= CLA_16bit:cla2.port3
sum[28] <= CLA_16bit:cla2.port3
sum[29] <= CLA_16bit:cla2.port3
sum[30] <= CLA_16bit:cla2.port3
sum[31] <= CLA_16bit:cla2.port3
cout <= CLA_16bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla2|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla2|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= CLA_16bit:cla1.port3
sum[1] <= CLA_16bit:cla1.port3
sum[2] <= CLA_16bit:cla1.port3
sum[3] <= CLA_16bit:cla1.port3
sum[4] <= CLA_16bit:cla1.port3
sum[5] <= CLA_16bit:cla1.port3
sum[6] <= CLA_16bit:cla1.port3
sum[7] <= CLA_16bit:cla1.port3
sum[8] <= CLA_16bit:cla1.port3
sum[9] <= CLA_16bit:cla1.port3
sum[10] <= CLA_16bit:cla1.port3
sum[11] <= CLA_16bit:cla1.port3
sum[12] <= CLA_16bit:cla1.port3
sum[13] <= CLA_16bit:cla1.port3
sum[14] <= CLA_16bit:cla1.port3
sum[15] <= CLA_16bit:cla1.port3
sum[16] <= CLA_16bit:cla2.port3
sum[17] <= CLA_16bit:cla2.port3
sum[18] <= CLA_16bit:cla2.port3
sum[19] <= CLA_16bit:cla2.port3
sum[20] <= CLA_16bit:cla2.port3
sum[21] <= CLA_16bit:cla2.port3
sum[22] <= CLA_16bit:cla2.port3
sum[23] <= CLA_16bit:cla2.port3
sum[24] <= CLA_16bit:cla2.port3
sum[25] <= CLA_16bit:cla2.port3
sum[26] <= CLA_16bit:cla2.port3
sum[27] <= CLA_16bit:cla2.port3
sum[28] <= CLA_16bit:cla2.port3
sum[29] <= CLA_16bit:cla2.port3
sum[30] <= CLA_16bit:cla2.port3
sum[31] <= CLA_16bit:cla2.port3
cout <= CLA_16bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla3|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla3|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|vedic_mult_32bit:mulhu|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN2
out[0] <= twos_comp_64bit:t3.port1
out[1] <= twos_comp_64bit:t3.port1
out[2] <= twos_comp_64bit:t3.port1
out[3] <= twos_comp_64bit:t3.port1
out[4] <= twos_comp_64bit:t3.port1
out[5] <= twos_comp_64bit:t3.port1
out[6] <= twos_comp_64bit:t3.port1
out[7] <= twos_comp_64bit:t3.port1
out[8] <= twos_comp_64bit:t3.port1
out[9] <= twos_comp_64bit:t3.port1
out[10] <= twos_comp_64bit:t3.port1
out[11] <= twos_comp_64bit:t3.port1
out[12] <= twos_comp_64bit:t3.port1
out[13] <= twos_comp_64bit:t3.port1
out[14] <= twos_comp_64bit:t3.port1
out[15] <= twos_comp_64bit:t3.port1
out[16] <= twos_comp_64bit:t3.port1
out[17] <= twos_comp_64bit:t3.port1
out[18] <= twos_comp_64bit:t3.port1
out[19] <= twos_comp_64bit:t3.port1
out[20] <= twos_comp_64bit:t3.port1
out[21] <= twos_comp_64bit:t3.port1
out[22] <= twos_comp_64bit:t3.port1
out[23] <= twos_comp_64bit:t3.port1
out[24] <= twos_comp_64bit:t3.port1
out[25] <= twos_comp_64bit:t3.port1
out[26] <= twos_comp_64bit:t3.port1
out[27] <= twos_comp_64bit:t3.port1
out[28] <= twos_comp_64bit:t3.port1
out[29] <= twos_comp_64bit:t3.port1
out[30] <= twos_comp_64bit:t3.port1
out[31] <= twos_comp_64bit:t3.port1
out[32] <= twos_comp_64bit:t3.port1
out[33] <= twos_comp_64bit:t3.port1
out[34] <= twos_comp_64bit:t3.port1
out[35] <= twos_comp_64bit:t3.port1
out[36] <= twos_comp_64bit:t3.port1
out[37] <= twos_comp_64bit:t3.port1
out[38] <= twos_comp_64bit:t3.port1
out[39] <= twos_comp_64bit:t3.port1
out[40] <= twos_comp_64bit:t3.port1
out[41] <= twos_comp_64bit:t3.port1
out[42] <= twos_comp_64bit:t3.port1
out[43] <= twos_comp_64bit:t3.port1
out[44] <= twos_comp_64bit:t3.port1
out[45] <= twos_comp_64bit:t3.port1
out[46] <= twos_comp_64bit:t3.port1
out[47] <= twos_comp_64bit:t3.port1
out[48] <= twos_comp_64bit:t3.port1
out[49] <= twos_comp_64bit:t3.port1
out[50] <= twos_comp_64bit:t3.port1
out[51] <= twos_comp_64bit:t3.port1
out[52] <= twos_comp_64bit:t3.port1
out[53] <= twos_comp_64bit:t3.port1
out[54] <= twos_comp_64bit:t3.port1
out[55] <= twos_comp_64bit:t3.port1
out[56] <= twos_comp_64bit:t3.port1
out[57] <= twos_comp_64bit:t3.port1
out[58] <= twos_comp_64bit:t3.port1
out[59] <= twos_comp_64bit:t3.port1
out[60] <= twos_comp_64bit:t3.port1
out[61] <= twos_comp_64bit:t3.port1
out[62] <= twos_comp_64bit:t3.port1
out[63] <= twos_comp_64bit:t3.port1


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|twos_comp_32bit:t1
in[0] => out.DATAA
in[0] => Add0.IN33
in[1] => out.DATAA
in[1] => Add0.IN34
in[2] => out.DATAA
in[2] => Add0.IN35
in[3] => out.DATAA
in[3] => Add0.IN36
in[4] => out.DATAA
in[4] => Add0.IN37
in[5] => out.DATAA
in[5] => Add0.IN38
in[6] => out.DATAA
in[6] => Add0.IN39
in[7] => out.DATAA
in[7] => Add0.IN40
in[8] => out.DATAA
in[8] => Add0.IN41
in[9] => out.DATAA
in[9] => Add0.IN42
in[10] => out.DATAA
in[10] => Add0.IN43
in[11] => out.DATAA
in[11] => Add0.IN44
in[12] => out.DATAA
in[12] => Add0.IN45
in[13] => out.DATAA
in[13] => Add0.IN46
in[14] => out.DATAA
in[14] => Add0.IN47
in[15] => out.DATAA
in[15] => Add0.IN48
in[16] => out.DATAA
in[16] => Add0.IN49
in[17] => out.DATAA
in[17] => Add0.IN50
in[18] => out.DATAA
in[18] => Add0.IN51
in[19] => out.DATAA
in[19] => Add0.IN52
in[20] => out.DATAA
in[20] => Add0.IN53
in[21] => out.DATAA
in[21] => Add0.IN54
in[22] => out.DATAA
in[22] => Add0.IN55
in[23] => out.DATAA
in[23] => Add0.IN56
in[24] => out.DATAA
in[24] => Add0.IN57
in[25] => out.DATAA
in[25] => Add0.IN58
in[26] => out.DATAA
in[26] => Add0.IN59
in[27] => out.DATAA
in[27] => Add0.IN60
in[28] => out.DATAA
in[28] => Add0.IN61
in[29] => out.DATAA
in[29] => Add0.IN62
in[30] => out.DATAA
in[30] => Add0.IN63
in[31] => out.DATAA
in[31] => Add0.IN64
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|twos_comp_32bit:t2
in[0] => out.DATAA
in[0] => Add0.IN33
in[1] => out.DATAA
in[1] => Add0.IN34
in[2] => out.DATAA
in[2] => Add0.IN35
in[3] => out.DATAA
in[3] => Add0.IN36
in[4] => out.DATAA
in[4] => Add0.IN37
in[5] => out.DATAA
in[5] => Add0.IN38
in[6] => out.DATAA
in[6] => Add0.IN39
in[7] => out.DATAA
in[7] => Add0.IN40
in[8] => out.DATAA
in[8] => Add0.IN41
in[9] => out.DATAA
in[9] => Add0.IN42
in[10] => out.DATAA
in[10] => Add0.IN43
in[11] => out.DATAA
in[11] => Add0.IN44
in[12] => out.DATAA
in[12] => Add0.IN45
in[13] => out.DATAA
in[13] => Add0.IN46
in[14] => out.DATAA
in[14] => Add0.IN47
in[15] => out.DATAA
in[15] => Add0.IN48
in[16] => out.DATAA
in[16] => Add0.IN49
in[17] => out.DATAA
in[17] => Add0.IN50
in[18] => out.DATAA
in[18] => Add0.IN51
in[19] => out.DATAA
in[19] => Add0.IN52
in[20] => out.DATAA
in[20] => Add0.IN53
in[21] => out.DATAA
in[21] => Add0.IN54
in[22] => out.DATAA
in[22] => Add0.IN55
in[23] => out.DATAA
in[23] => Add0.IN56
in[24] => out.DATAA
in[24] => Add0.IN57
in[25] => out.DATAA
in[25] => Add0.IN58
in[26] => out.DATAA
in[26] => Add0.IN59
in[27] => out.DATAA
in[27] => Add0.IN60
in[28] => out.DATAA
in[28] => Add0.IN61
in[29] => out.DATAA
in[29] => Add0.IN62
in[30] => out.DATAA
in[30] => Add0.IN63
in[31] => out.DATAA
in[31] => Add0.IN64
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
out[0] <= vedic_mult_16bit:v1.port2
out[1] <= vedic_mult_16bit:v1.port2
out[2] <= vedic_mult_16bit:v1.port2
out[3] <= vedic_mult_16bit:v1.port2
out[4] <= vedic_mult_16bit:v1.port2
out[5] <= vedic_mult_16bit:v1.port2
out[6] <= vedic_mult_16bit:v1.port2
out[7] <= vedic_mult_16bit:v1.port2
out[8] <= vedic_mult_16bit:v1.port2
out[9] <= vedic_mult_16bit:v1.port2
out[10] <= vedic_mult_16bit:v1.port2
out[11] <= vedic_mult_16bit:v1.port2
out[12] <= vedic_mult_16bit:v1.port2
out[13] <= vedic_mult_16bit:v1.port2
out[14] <= vedic_mult_16bit:v1.port2
out[15] <= vedic_mult_16bit:v1.port2
out[16] <= CLA_32bit:cla2.port3
out[17] <= CLA_32bit:cla2.port3
out[18] <= CLA_32bit:cla2.port3
out[19] <= CLA_32bit:cla2.port3
out[20] <= CLA_32bit:cla2.port3
out[21] <= CLA_32bit:cla2.port3
out[22] <= CLA_32bit:cla2.port3
out[23] <= CLA_32bit:cla2.port3
out[24] <= CLA_32bit:cla2.port3
out[25] <= CLA_32bit:cla2.port3
out[26] <= CLA_32bit:cla2.port3
out[27] <= CLA_32bit:cla2.port3
out[28] <= CLA_32bit:cla2.port3
out[29] <= CLA_32bit:cla2.port3
out[30] <= CLA_32bit:cla2.port3
out[31] <= CLA_32bit:cla2.port3
out[32] <= CLA_32bit:cla3.port3
out[33] <= CLA_32bit:cla3.port3
out[34] <= CLA_32bit:cla3.port3
out[35] <= CLA_32bit:cla3.port3
out[36] <= CLA_32bit:cla3.port3
out[37] <= CLA_32bit:cla3.port3
out[38] <= CLA_32bit:cla3.port3
out[39] <= CLA_32bit:cla3.port3
out[40] <= CLA_32bit:cla3.port3
out[41] <= CLA_32bit:cla3.port3
out[42] <= CLA_32bit:cla3.port3
out[43] <= CLA_32bit:cla3.port3
out[44] <= CLA_32bit:cla3.port3
out[45] <= CLA_32bit:cla3.port3
out[46] <= CLA_32bit:cla3.port3
out[47] <= CLA_32bit:cla3.port3
out[48] <= CLA_32bit:cla3.port3
out[49] <= CLA_32bit:cla3.port3
out[50] <= CLA_32bit:cla3.port3
out[51] <= CLA_32bit:cla3.port3
out[52] <= CLA_32bit:cla3.port3
out[53] <= CLA_32bit:cla3.port3
out[54] <= CLA_32bit:cla3.port3
out[55] <= CLA_32bit:cla3.port3
out[56] <= CLA_32bit:cla3.port3
out[57] <= CLA_32bit:cla3.port3
out[58] <= CLA_32bit:cla3.port3
out[59] <= CLA_32bit:cla3.port3
out[60] <= CLA_32bit:cla3.port3
out[61] <= CLA_32bit:cla3.port3
out[62] <= CLA_32bit:cla3.port3
out[63] <= CLA_32bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v1|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v2|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v3|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
out[0] <= vedic_mult_8bit:v1.port2
out[1] <= vedic_mult_8bit:v1.port2
out[2] <= vedic_mult_8bit:v1.port2
out[3] <= vedic_mult_8bit:v1.port2
out[4] <= vedic_mult_8bit:v1.port2
out[5] <= vedic_mult_8bit:v1.port2
out[6] <= vedic_mult_8bit:v1.port2
out[7] <= vedic_mult_8bit:v1.port2
out[8] <= CLA_16bit:cla2.port3
out[9] <= CLA_16bit:cla2.port3
out[10] <= CLA_16bit:cla2.port3
out[11] <= CLA_16bit:cla2.port3
out[12] <= CLA_16bit:cla2.port3
out[13] <= CLA_16bit:cla2.port3
out[14] <= CLA_16bit:cla2.port3
out[15] <= CLA_16bit:cla2.port3
out[16] <= CLA_16bit:cla3.port3
out[17] <= CLA_16bit:cla3.port3
out[18] <= CLA_16bit:cla3.port3
out[19] <= CLA_16bit:cla3.port3
out[20] <= CLA_16bit:cla3.port3
out[21] <= CLA_16bit:cla3.port3
out[22] <= CLA_16bit:cla3.port3
out[23] <= CLA_16bit:cla3.port3
out[24] <= CLA_16bit:cla3.port3
out[25] <= CLA_16bit:cla3.port3
out[26] <= CLA_16bit:cla3.port3
out[27] <= CLA_16bit:cla3.port3
out[28] <= CLA_16bit:cla3.port3
out[29] <= CLA_16bit:cla3.port3
out[30] <= CLA_16bit:cla3.port3
out[31] <= CLA_16bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v1|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v2|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v3|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
out[0] <= vedic_mult_4bit:v1.port2
out[1] <= vedic_mult_4bit:v1.port2
out[2] <= vedic_mult_4bit:v1.port2
out[3] <= vedic_mult_4bit:v1.port2
out[4] <= CLA_8bit:cla2.port3
out[5] <= CLA_8bit:cla2.port3
out[6] <= CLA_8bit:cla2.port3
out[7] <= CLA_8bit:cla2.port3
out[8] <= CLA_8bit:cla3.port3
out[9] <= CLA_8bit:cla3.port3
out[10] <= CLA_8bit:cla3.port3
out[11] <= CLA_8bit:cla3.port3
out[12] <= CLA_8bit:cla3.port3
out[13] <= CLA_8bit:cla3.port3
out[14] <= CLA_8bit:cla3.port3
out[15] <= CLA_8bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v1|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v2|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v3|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
out[0] <= vedic_mult_2bit:v1.port2
out[1] <= vedic_mult_2bit:v1.port2
out[2] <= CLA_4bit:cla2.port3
out[3] <= CLA_4bit:cla2.port3
out[4] <= CLA_4bit:cla3.port3
out[5] <= CLA_4bit:cla3.port3
out[6] <= CLA_4bit:cla3.port3
out[7] <= CLA_4bit:cla3.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v1|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v2|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v3|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4
a[0] => out.IN0
a[0] => w2.IN0
a[1] => w1.IN0
a[1] => w3.IN0
b[0] => out.IN1
b[0] => w1.IN1
b[1] => w2.IN1
b[1] => w3.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= half_adder:h1.port2
out[2] <= half_adder:h2.port2
out[3] <= half_adder:h2.port3


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h1
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|vedic_mult_2bit:v4|half_adder:h2
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|vedic_mult_4bit:v4|CLA_4bit:cla3
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|vedic_mult_8bit:v4|CLA_8bit:cla3|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|vedic_mult_16bit:v4|CLA_16bit:cla3|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= CLA_16bit:cla1.port3
sum[1] <= CLA_16bit:cla1.port3
sum[2] <= CLA_16bit:cla1.port3
sum[3] <= CLA_16bit:cla1.port3
sum[4] <= CLA_16bit:cla1.port3
sum[5] <= CLA_16bit:cla1.port3
sum[6] <= CLA_16bit:cla1.port3
sum[7] <= CLA_16bit:cla1.port3
sum[8] <= CLA_16bit:cla1.port3
sum[9] <= CLA_16bit:cla1.port3
sum[10] <= CLA_16bit:cla1.port3
sum[11] <= CLA_16bit:cla1.port3
sum[12] <= CLA_16bit:cla1.port3
sum[13] <= CLA_16bit:cla1.port3
sum[14] <= CLA_16bit:cla1.port3
sum[15] <= CLA_16bit:cla1.port3
sum[16] <= CLA_16bit:cla2.port3
sum[17] <= CLA_16bit:cla2.port3
sum[18] <= CLA_16bit:cla2.port3
sum[19] <= CLA_16bit:cla2.port3
sum[20] <= CLA_16bit:cla2.port3
sum[21] <= CLA_16bit:cla2.port3
sum[22] <= CLA_16bit:cla2.port3
sum[23] <= CLA_16bit:cla2.port3
sum[24] <= CLA_16bit:cla2.port3
sum[25] <= CLA_16bit:cla2.port3
sum[26] <= CLA_16bit:cla2.port3
sum[27] <= CLA_16bit:cla2.port3
sum[28] <= CLA_16bit:cla2.port3
sum[29] <= CLA_16bit:cla2.port3
sum[30] <= CLA_16bit:cla2.port3
sum[31] <= CLA_16bit:cla2.port3
cout <= CLA_16bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla1|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= CLA_16bit:cla1.port3
sum[1] <= CLA_16bit:cla1.port3
sum[2] <= CLA_16bit:cla1.port3
sum[3] <= CLA_16bit:cla1.port3
sum[4] <= CLA_16bit:cla1.port3
sum[5] <= CLA_16bit:cla1.port3
sum[6] <= CLA_16bit:cla1.port3
sum[7] <= CLA_16bit:cla1.port3
sum[8] <= CLA_16bit:cla1.port3
sum[9] <= CLA_16bit:cla1.port3
sum[10] <= CLA_16bit:cla1.port3
sum[11] <= CLA_16bit:cla1.port3
sum[12] <= CLA_16bit:cla1.port3
sum[13] <= CLA_16bit:cla1.port3
sum[14] <= CLA_16bit:cla1.port3
sum[15] <= CLA_16bit:cla1.port3
sum[16] <= CLA_16bit:cla2.port3
sum[17] <= CLA_16bit:cla2.port3
sum[18] <= CLA_16bit:cla2.port3
sum[19] <= CLA_16bit:cla2.port3
sum[20] <= CLA_16bit:cla2.port3
sum[21] <= CLA_16bit:cla2.port3
sum[22] <= CLA_16bit:cla2.port3
sum[23] <= CLA_16bit:cla2.port3
sum[24] <= CLA_16bit:cla2.port3
sum[25] <= CLA_16bit:cla2.port3
sum[26] <= CLA_16bit:cla2.port3
sum[27] <= CLA_16bit:cla2.port3
sum[28] <= CLA_16bit:cla2.port3
sum[29] <= CLA_16bit:cla2.port3
sum[30] <= CLA_16bit:cla2.port3
sum[31] <= CLA_16bit:cla2.port3
cout <= CLA_16bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla2|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= CLA_16bit:cla1.port3
sum[1] <= CLA_16bit:cla1.port3
sum[2] <= CLA_16bit:cla1.port3
sum[3] <= CLA_16bit:cla1.port3
sum[4] <= CLA_16bit:cla1.port3
sum[5] <= CLA_16bit:cla1.port3
sum[6] <= CLA_16bit:cla1.port3
sum[7] <= CLA_16bit:cla1.port3
sum[8] <= CLA_16bit:cla1.port3
sum[9] <= CLA_16bit:cla1.port3
sum[10] <= CLA_16bit:cla1.port3
sum[11] <= CLA_16bit:cla1.port3
sum[12] <= CLA_16bit:cla1.port3
sum[13] <= CLA_16bit:cla1.port3
sum[14] <= CLA_16bit:cla1.port3
sum[15] <= CLA_16bit:cla1.port3
sum[16] <= CLA_16bit:cla2.port3
sum[17] <= CLA_16bit:cla2.port3
sum[18] <= CLA_16bit:cla2.port3
sum[19] <= CLA_16bit:cla2.port3
sum[20] <= CLA_16bit:cla2.port3
sum[21] <= CLA_16bit:cla2.port3
sum[22] <= CLA_16bit:cla2.port3
sum[23] <= CLA_16bit:cla2.port3
sum[24] <= CLA_16bit:cla2.port3
sum[25] <= CLA_16bit:cla2.port3
sum[26] <= CLA_16bit:cla2.port3
sum[27] <= CLA_16bit:cla2.port3
sum[28] <= CLA_16bit:cla2.port3
sum[29] <= CLA_16bit:cla2.port3
sum[30] <= CLA_16bit:cla2.port3
sum[31] <= CLA_16bit:cla2.port3
cout <= CLA_16bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla1|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= CLA_8bit:cla1.port3
sum[1] <= CLA_8bit:cla1.port3
sum[2] <= CLA_8bit:cla1.port3
sum[3] <= CLA_8bit:cla1.port3
sum[4] <= CLA_8bit:cla1.port3
sum[5] <= CLA_8bit:cla1.port3
sum[6] <= CLA_8bit:cla1.port3
sum[7] <= CLA_8bit:cla1.port3
sum[8] <= CLA_8bit:cla2.port3
sum[9] <= CLA_8bit:cla2.port3
sum[10] <= CLA_8bit:cla2.port3
sum[11] <= CLA_8bit:cla2.port3
sum[12] <= CLA_8bit:cla2.port3
sum[13] <= CLA_8bit:cla2.port3
sum[14] <= CLA_8bit:cla2.port3
sum[15] <= CLA_8bit:cla2.port3
cout <= CLA_8bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla1|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
cin => cin.IN1
sum[0] <= CLA_4bit:cla1.port3
sum[1] <= CLA_4bit:cla1.port3
sum[2] <= CLA_4bit:cla1.port3
sum[3] <= CLA_4bit:cla1.port3
sum[4] <= CLA_4bit:cla2.port3
sum[5] <= CLA_4bit:cla2.port3
sum[6] <= CLA_4bit:cla2.port3
sum[7] <= CLA_4bit:cla2.port3
cout <= CLA_4bit:cla2.port4


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla1
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|vedic_mult_32bit:v1|CLA_32bit:cla3|CLA_16bit:cla2|CLA_8bit:cla2|CLA_4bit:cla2
a[0] => gen[0].IN0
a[0] => prop[0].IN0
a[1] => gen[1].IN0
a[1] => prop[1].IN0
a[2] => gen[2].IN0
a[2] => prop[2].IN0
a[3] => gen[3].IN0
a[3] => prop[3].IN0
b[0] => gen[0].IN1
b[0] => prop[0].IN1
b[1] => gen[1].IN1
b[1] => prop[1].IN1
b[2] => gen[2].IN1
b[2] => prop[2].IN1
b[3] => gen[3].IN1
b[3] => prop[3].IN1
cin => c.IN1
cin => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_vedic_mult_32bit:mulhsu|twos_comp_64bit:t3
in[0] => out.DATAA
in[0] => Add0.IN65
in[1] => out.DATAA
in[1] => Add0.IN66
in[2] => out.DATAA
in[2] => Add0.IN67
in[3] => out.DATAA
in[3] => Add0.IN68
in[4] => out.DATAA
in[4] => Add0.IN69
in[5] => out.DATAA
in[5] => Add0.IN70
in[6] => out.DATAA
in[6] => Add0.IN71
in[7] => out.DATAA
in[7] => Add0.IN72
in[8] => out.DATAA
in[8] => Add0.IN73
in[9] => out.DATAA
in[9] => Add0.IN74
in[10] => out.DATAA
in[10] => Add0.IN75
in[11] => out.DATAA
in[11] => Add0.IN76
in[12] => out.DATAA
in[12] => Add0.IN77
in[13] => out.DATAA
in[13] => Add0.IN78
in[14] => out.DATAA
in[14] => Add0.IN79
in[15] => out.DATAA
in[15] => Add0.IN80
in[16] => out.DATAA
in[16] => Add0.IN81
in[17] => out.DATAA
in[17] => Add0.IN82
in[18] => out.DATAA
in[18] => Add0.IN83
in[19] => out.DATAA
in[19] => Add0.IN84
in[20] => out.DATAA
in[20] => Add0.IN85
in[21] => out.DATAA
in[21] => Add0.IN86
in[22] => out.DATAA
in[22] => Add0.IN87
in[23] => out.DATAA
in[23] => Add0.IN88
in[24] => out.DATAA
in[24] => Add0.IN89
in[25] => out.DATAA
in[25] => Add0.IN90
in[26] => out.DATAA
in[26] => Add0.IN91
in[27] => out.DATAA
in[27] => Add0.IN92
in[28] => out.DATAA
in[28] => Add0.IN93
in[29] => out.DATAA
in[29] => Add0.IN94
in[30] => out.DATAA
in[30] => Add0.IN95
in[31] => out.DATAA
in[31] => Add0.IN96
in[32] => out.DATAA
in[32] => Add0.IN97
in[33] => out.DATAA
in[33] => Add0.IN98
in[34] => out.DATAA
in[34] => Add0.IN99
in[35] => out.DATAA
in[35] => Add0.IN100
in[36] => out.DATAA
in[36] => Add0.IN101
in[37] => out.DATAA
in[37] => Add0.IN102
in[38] => out.DATAA
in[38] => Add0.IN103
in[39] => out.DATAA
in[39] => Add0.IN104
in[40] => out.DATAA
in[40] => Add0.IN105
in[41] => out.DATAA
in[41] => Add0.IN106
in[42] => out.DATAA
in[42] => Add0.IN107
in[43] => out.DATAA
in[43] => Add0.IN108
in[44] => out.DATAA
in[44] => Add0.IN109
in[45] => out.DATAA
in[45] => Add0.IN110
in[46] => out.DATAA
in[46] => Add0.IN111
in[47] => out.DATAA
in[47] => Add0.IN112
in[48] => out.DATAA
in[48] => Add0.IN113
in[49] => out.DATAA
in[49] => Add0.IN114
in[50] => out.DATAA
in[50] => Add0.IN115
in[51] => out.DATAA
in[51] => Add0.IN116
in[52] => out.DATAA
in[52] => Add0.IN117
in[53] => out.DATAA
in[53] => Add0.IN118
in[54] => out.DATAA
in[54] => Add0.IN119
in[55] => out.DATAA
in[55] => Add0.IN120
in[56] => out.DATAA
in[56] => Add0.IN121
in[57] => out.DATAA
in[57] => Add0.IN122
in[58] => out.DATAA
in[58] => Add0.IN123
in[59] => out.DATAA
in[59] => Add0.IN124
in[60] => out.DATAA
in[60] => Add0.IN125
in[61] => out.DATAA
in[61] => Add0.IN126
in[62] => out.DATAA
in[62] => Add0.IN127
in[63] => out.DATAA
in[63] => Add0.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[34] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[35] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[36] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[37] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[38] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[39] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[40] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[41] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[42] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[43] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[44] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[45] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[46] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[47] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[48] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[49] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[50] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[51] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[52] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[53] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[54] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[55] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[56] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[57] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[58] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[59] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[60] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[61] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[62] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[63] <= out.DB_MAX_OUTPUT_PORT_TYPE
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT
en => out.OUTPUTSELECT


|pipeline|alu:al|non_restoring_div:divu
src1[0] => Add62.IN66
src1[1] => Add60.IN66
src1[2] => Add58.IN66
src1[3] => Add56.IN66
src1[4] => Add54.IN66
src1[5] => Add52.IN66
src1[6] => Add50.IN66
src1[7] => Add48.IN66
src1[8] => Add46.IN66
src1[9] => Add44.IN66
src1[10] => Add42.IN66
src1[11] => Add40.IN66
src1[12] => Add38.IN66
src1[13] => Add36.IN66
src1[14] => Add34.IN66
src1[15] => Add32.IN66
src1[16] => Add30.IN66
src1[17] => Add28.IN66
src1[18] => Add26.IN66
src1[19] => Add24.IN66
src1[20] => Add22.IN66
src1[21] => Add20.IN66
src1[22] => Add18.IN66
src1[23] => Add16.IN66
src1[24] => Add14.IN66
src1[25] => Add12.IN66
src1[26] => Add10.IN66
src1[27] => Add8.IN66
src1[28] => Add6.IN66
src1[29] => Add4.IN66
src1[30] => Add2.IN66
src1[31] => Add0.IN64
src2[0] => Add1.IN66
src2[0] => Add3.IN66
src2[0] => Add5.IN66
src2[0] => Add7.IN66
src2[0] => Add9.IN66
src2[0] => Add11.IN66
src2[0] => Add13.IN66
src2[0] => Add15.IN66
src2[0] => Add17.IN66
src2[0] => Add19.IN66
src2[0] => Add21.IN66
src2[0] => Add23.IN66
src2[0] => Add25.IN66
src2[0] => Add27.IN66
src2[0] => Add29.IN66
src2[0] => Add31.IN66
src2[0] => Add33.IN66
src2[0] => Add35.IN66
src2[0] => Add37.IN66
src2[0] => Add39.IN66
src2[0] => Add41.IN66
src2[0] => Add43.IN66
src2[0] => Add45.IN66
src2[0] => Add47.IN66
src2[0] => Add49.IN66
src2[0] => Add51.IN66
src2[0] => Add53.IN66
src2[0] => Add55.IN66
src2[0] => Add57.IN66
src2[0] => Add59.IN66
src2[0] => Add61.IN66
src2[0] => Add63.IN66
src2[0] => Add64.IN66
src2[0] => Add0.IN63
src2[0] => Add2.IN33
src2[0] => Add4.IN33
src2[0] => Add6.IN33
src2[0] => Add8.IN33
src2[0] => Add10.IN33
src2[0] => Add12.IN33
src2[0] => Add14.IN33
src2[0] => Add16.IN33
src2[0] => Add18.IN33
src2[0] => Add20.IN33
src2[0] => Add22.IN33
src2[0] => Add24.IN33
src2[0] => Add26.IN33
src2[0] => Add28.IN33
src2[0] => Add30.IN33
src2[0] => Add32.IN33
src2[0] => Add34.IN33
src2[0] => Add36.IN33
src2[0] => Add38.IN33
src2[0] => Add40.IN33
src2[0] => Add42.IN33
src2[0] => Add44.IN33
src2[0] => Add46.IN33
src2[0] => Add48.IN33
src2[0] => Add50.IN33
src2[0] => Add52.IN33
src2[0] => Add54.IN33
src2[0] => Add56.IN33
src2[0] => Add58.IN33
src2[0] => Add60.IN33
src2[0] => Add62.IN33
src2[1] => Add1.IN65
src2[1] => Add3.IN65
src2[1] => Add5.IN65
src2[1] => Add7.IN65
src2[1] => Add9.IN65
src2[1] => Add11.IN65
src2[1] => Add13.IN65
src2[1] => Add15.IN65
src2[1] => Add17.IN65
src2[1] => Add19.IN65
src2[1] => Add21.IN65
src2[1] => Add23.IN65
src2[1] => Add25.IN65
src2[1] => Add27.IN65
src2[1] => Add29.IN65
src2[1] => Add31.IN65
src2[1] => Add33.IN65
src2[1] => Add35.IN65
src2[1] => Add37.IN65
src2[1] => Add39.IN65
src2[1] => Add41.IN65
src2[1] => Add43.IN65
src2[1] => Add45.IN65
src2[1] => Add47.IN65
src2[1] => Add49.IN65
src2[1] => Add51.IN65
src2[1] => Add53.IN65
src2[1] => Add55.IN65
src2[1] => Add57.IN65
src2[1] => Add59.IN65
src2[1] => Add61.IN65
src2[1] => Add63.IN65
src2[1] => Add64.IN65
src2[1] => Add0.IN62
src2[1] => Add2.IN32
src2[1] => Add4.IN32
src2[1] => Add6.IN32
src2[1] => Add8.IN32
src2[1] => Add10.IN32
src2[1] => Add12.IN32
src2[1] => Add14.IN32
src2[1] => Add16.IN32
src2[1] => Add18.IN32
src2[1] => Add20.IN32
src2[1] => Add22.IN32
src2[1] => Add24.IN32
src2[1] => Add26.IN32
src2[1] => Add28.IN32
src2[1] => Add30.IN32
src2[1] => Add32.IN32
src2[1] => Add34.IN32
src2[1] => Add36.IN32
src2[1] => Add38.IN32
src2[1] => Add40.IN32
src2[1] => Add42.IN32
src2[1] => Add44.IN32
src2[1] => Add46.IN32
src2[1] => Add48.IN32
src2[1] => Add50.IN32
src2[1] => Add52.IN32
src2[1] => Add54.IN32
src2[1] => Add56.IN32
src2[1] => Add58.IN32
src2[1] => Add60.IN32
src2[1] => Add62.IN32
src2[2] => Add1.IN64
src2[2] => Add3.IN64
src2[2] => Add5.IN64
src2[2] => Add7.IN64
src2[2] => Add9.IN64
src2[2] => Add11.IN64
src2[2] => Add13.IN64
src2[2] => Add15.IN64
src2[2] => Add17.IN64
src2[2] => Add19.IN64
src2[2] => Add21.IN64
src2[2] => Add23.IN64
src2[2] => Add25.IN64
src2[2] => Add27.IN64
src2[2] => Add29.IN64
src2[2] => Add31.IN64
src2[2] => Add33.IN64
src2[2] => Add35.IN64
src2[2] => Add37.IN64
src2[2] => Add39.IN64
src2[2] => Add41.IN64
src2[2] => Add43.IN64
src2[2] => Add45.IN64
src2[2] => Add47.IN64
src2[2] => Add49.IN64
src2[2] => Add51.IN64
src2[2] => Add53.IN64
src2[2] => Add55.IN64
src2[2] => Add57.IN64
src2[2] => Add59.IN64
src2[2] => Add61.IN64
src2[2] => Add63.IN64
src2[2] => Add64.IN64
src2[2] => Add0.IN61
src2[2] => Add2.IN31
src2[2] => Add4.IN31
src2[2] => Add6.IN31
src2[2] => Add8.IN31
src2[2] => Add10.IN31
src2[2] => Add12.IN31
src2[2] => Add14.IN31
src2[2] => Add16.IN31
src2[2] => Add18.IN31
src2[2] => Add20.IN31
src2[2] => Add22.IN31
src2[2] => Add24.IN31
src2[2] => Add26.IN31
src2[2] => Add28.IN31
src2[2] => Add30.IN31
src2[2] => Add32.IN31
src2[2] => Add34.IN31
src2[2] => Add36.IN31
src2[2] => Add38.IN31
src2[2] => Add40.IN31
src2[2] => Add42.IN31
src2[2] => Add44.IN31
src2[2] => Add46.IN31
src2[2] => Add48.IN31
src2[2] => Add50.IN31
src2[2] => Add52.IN31
src2[2] => Add54.IN31
src2[2] => Add56.IN31
src2[2] => Add58.IN31
src2[2] => Add60.IN31
src2[2] => Add62.IN31
src2[3] => Add1.IN63
src2[3] => Add3.IN63
src2[3] => Add5.IN63
src2[3] => Add7.IN63
src2[3] => Add9.IN63
src2[3] => Add11.IN63
src2[3] => Add13.IN63
src2[3] => Add15.IN63
src2[3] => Add17.IN63
src2[3] => Add19.IN63
src2[3] => Add21.IN63
src2[3] => Add23.IN63
src2[3] => Add25.IN63
src2[3] => Add27.IN63
src2[3] => Add29.IN63
src2[3] => Add31.IN63
src2[3] => Add33.IN63
src2[3] => Add35.IN63
src2[3] => Add37.IN63
src2[3] => Add39.IN63
src2[3] => Add41.IN63
src2[3] => Add43.IN63
src2[3] => Add45.IN63
src2[3] => Add47.IN63
src2[3] => Add49.IN63
src2[3] => Add51.IN63
src2[3] => Add53.IN63
src2[3] => Add55.IN63
src2[3] => Add57.IN63
src2[3] => Add59.IN63
src2[3] => Add61.IN63
src2[3] => Add63.IN63
src2[3] => Add64.IN63
src2[3] => Add0.IN60
src2[3] => Add2.IN30
src2[3] => Add4.IN30
src2[3] => Add6.IN30
src2[3] => Add8.IN30
src2[3] => Add10.IN30
src2[3] => Add12.IN30
src2[3] => Add14.IN30
src2[3] => Add16.IN30
src2[3] => Add18.IN30
src2[3] => Add20.IN30
src2[3] => Add22.IN30
src2[3] => Add24.IN30
src2[3] => Add26.IN30
src2[3] => Add28.IN30
src2[3] => Add30.IN30
src2[3] => Add32.IN30
src2[3] => Add34.IN30
src2[3] => Add36.IN30
src2[3] => Add38.IN30
src2[3] => Add40.IN30
src2[3] => Add42.IN30
src2[3] => Add44.IN30
src2[3] => Add46.IN30
src2[3] => Add48.IN30
src2[3] => Add50.IN30
src2[3] => Add52.IN30
src2[3] => Add54.IN30
src2[3] => Add56.IN30
src2[3] => Add58.IN30
src2[3] => Add60.IN30
src2[3] => Add62.IN30
src2[4] => Add1.IN62
src2[4] => Add3.IN62
src2[4] => Add5.IN62
src2[4] => Add7.IN62
src2[4] => Add9.IN62
src2[4] => Add11.IN62
src2[4] => Add13.IN62
src2[4] => Add15.IN62
src2[4] => Add17.IN62
src2[4] => Add19.IN62
src2[4] => Add21.IN62
src2[4] => Add23.IN62
src2[4] => Add25.IN62
src2[4] => Add27.IN62
src2[4] => Add29.IN62
src2[4] => Add31.IN62
src2[4] => Add33.IN62
src2[4] => Add35.IN62
src2[4] => Add37.IN62
src2[4] => Add39.IN62
src2[4] => Add41.IN62
src2[4] => Add43.IN62
src2[4] => Add45.IN62
src2[4] => Add47.IN62
src2[4] => Add49.IN62
src2[4] => Add51.IN62
src2[4] => Add53.IN62
src2[4] => Add55.IN62
src2[4] => Add57.IN62
src2[4] => Add59.IN62
src2[4] => Add61.IN62
src2[4] => Add63.IN62
src2[4] => Add64.IN62
src2[4] => Add0.IN59
src2[4] => Add2.IN29
src2[4] => Add4.IN29
src2[4] => Add6.IN29
src2[4] => Add8.IN29
src2[4] => Add10.IN29
src2[4] => Add12.IN29
src2[4] => Add14.IN29
src2[4] => Add16.IN29
src2[4] => Add18.IN29
src2[4] => Add20.IN29
src2[4] => Add22.IN29
src2[4] => Add24.IN29
src2[4] => Add26.IN29
src2[4] => Add28.IN29
src2[4] => Add30.IN29
src2[4] => Add32.IN29
src2[4] => Add34.IN29
src2[4] => Add36.IN29
src2[4] => Add38.IN29
src2[4] => Add40.IN29
src2[4] => Add42.IN29
src2[4] => Add44.IN29
src2[4] => Add46.IN29
src2[4] => Add48.IN29
src2[4] => Add50.IN29
src2[4] => Add52.IN29
src2[4] => Add54.IN29
src2[4] => Add56.IN29
src2[4] => Add58.IN29
src2[4] => Add60.IN29
src2[4] => Add62.IN29
src2[5] => Add1.IN61
src2[5] => Add3.IN61
src2[5] => Add5.IN61
src2[5] => Add7.IN61
src2[5] => Add9.IN61
src2[5] => Add11.IN61
src2[5] => Add13.IN61
src2[5] => Add15.IN61
src2[5] => Add17.IN61
src2[5] => Add19.IN61
src2[5] => Add21.IN61
src2[5] => Add23.IN61
src2[5] => Add25.IN61
src2[5] => Add27.IN61
src2[5] => Add29.IN61
src2[5] => Add31.IN61
src2[5] => Add33.IN61
src2[5] => Add35.IN61
src2[5] => Add37.IN61
src2[5] => Add39.IN61
src2[5] => Add41.IN61
src2[5] => Add43.IN61
src2[5] => Add45.IN61
src2[5] => Add47.IN61
src2[5] => Add49.IN61
src2[5] => Add51.IN61
src2[5] => Add53.IN61
src2[5] => Add55.IN61
src2[5] => Add57.IN61
src2[5] => Add59.IN61
src2[5] => Add61.IN61
src2[5] => Add63.IN61
src2[5] => Add64.IN61
src2[5] => Add0.IN58
src2[5] => Add2.IN28
src2[5] => Add4.IN28
src2[5] => Add6.IN28
src2[5] => Add8.IN28
src2[5] => Add10.IN28
src2[5] => Add12.IN28
src2[5] => Add14.IN28
src2[5] => Add16.IN28
src2[5] => Add18.IN28
src2[5] => Add20.IN28
src2[5] => Add22.IN28
src2[5] => Add24.IN28
src2[5] => Add26.IN28
src2[5] => Add28.IN28
src2[5] => Add30.IN28
src2[5] => Add32.IN28
src2[5] => Add34.IN28
src2[5] => Add36.IN28
src2[5] => Add38.IN28
src2[5] => Add40.IN28
src2[5] => Add42.IN28
src2[5] => Add44.IN28
src2[5] => Add46.IN28
src2[5] => Add48.IN28
src2[5] => Add50.IN28
src2[5] => Add52.IN28
src2[5] => Add54.IN28
src2[5] => Add56.IN28
src2[5] => Add58.IN28
src2[5] => Add60.IN28
src2[5] => Add62.IN28
src2[6] => Add1.IN60
src2[6] => Add3.IN60
src2[6] => Add5.IN60
src2[6] => Add7.IN60
src2[6] => Add9.IN60
src2[6] => Add11.IN60
src2[6] => Add13.IN60
src2[6] => Add15.IN60
src2[6] => Add17.IN60
src2[6] => Add19.IN60
src2[6] => Add21.IN60
src2[6] => Add23.IN60
src2[6] => Add25.IN60
src2[6] => Add27.IN60
src2[6] => Add29.IN60
src2[6] => Add31.IN60
src2[6] => Add33.IN60
src2[6] => Add35.IN60
src2[6] => Add37.IN60
src2[6] => Add39.IN60
src2[6] => Add41.IN60
src2[6] => Add43.IN60
src2[6] => Add45.IN60
src2[6] => Add47.IN60
src2[6] => Add49.IN60
src2[6] => Add51.IN60
src2[6] => Add53.IN60
src2[6] => Add55.IN60
src2[6] => Add57.IN60
src2[6] => Add59.IN60
src2[6] => Add61.IN60
src2[6] => Add63.IN60
src2[6] => Add64.IN60
src2[6] => Add0.IN57
src2[6] => Add2.IN27
src2[6] => Add4.IN27
src2[6] => Add6.IN27
src2[6] => Add8.IN27
src2[6] => Add10.IN27
src2[6] => Add12.IN27
src2[6] => Add14.IN27
src2[6] => Add16.IN27
src2[6] => Add18.IN27
src2[6] => Add20.IN27
src2[6] => Add22.IN27
src2[6] => Add24.IN27
src2[6] => Add26.IN27
src2[6] => Add28.IN27
src2[6] => Add30.IN27
src2[6] => Add32.IN27
src2[6] => Add34.IN27
src2[6] => Add36.IN27
src2[6] => Add38.IN27
src2[6] => Add40.IN27
src2[6] => Add42.IN27
src2[6] => Add44.IN27
src2[6] => Add46.IN27
src2[6] => Add48.IN27
src2[6] => Add50.IN27
src2[6] => Add52.IN27
src2[6] => Add54.IN27
src2[6] => Add56.IN27
src2[6] => Add58.IN27
src2[6] => Add60.IN27
src2[6] => Add62.IN27
src2[7] => Add1.IN59
src2[7] => Add3.IN59
src2[7] => Add5.IN59
src2[7] => Add7.IN59
src2[7] => Add9.IN59
src2[7] => Add11.IN59
src2[7] => Add13.IN59
src2[7] => Add15.IN59
src2[7] => Add17.IN59
src2[7] => Add19.IN59
src2[7] => Add21.IN59
src2[7] => Add23.IN59
src2[7] => Add25.IN59
src2[7] => Add27.IN59
src2[7] => Add29.IN59
src2[7] => Add31.IN59
src2[7] => Add33.IN59
src2[7] => Add35.IN59
src2[7] => Add37.IN59
src2[7] => Add39.IN59
src2[7] => Add41.IN59
src2[7] => Add43.IN59
src2[7] => Add45.IN59
src2[7] => Add47.IN59
src2[7] => Add49.IN59
src2[7] => Add51.IN59
src2[7] => Add53.IN59
src2[7] => Add55.IN59
src2[7] => Add57.IN59
src2[7] => Add59.IN59
src2[7] => Add61.IN59
src2[7] => Add63.IN59
src2[7] => Add64.IN59
src2[7] => Add0.IN56
src2[7] => Add2.IN26
src2[7] => Add4.IN26
src2[7] => Add6.IN26
src2[7] => Add8.IN26
src2[7] => Add10.IN26
src2[7] => Add12.IN26
src2[7] => Add14.IN26
src2[7] => Add16.IN26
src2[7] => Add18.IN26
src2[7] => Add20.IN26
src2[7] => Add22.IN26
src2[7] => Add24.IN26
src2[7] => Add26.IN26
src2[7] => Add28.IN26
src2[7] => Add30.IN26
src2[7] => Add32.IN26
src2[7] => Add34.IN26
src2[7] => Add36.IN26
src2[7] => Add38.IN26
src2[7] => Add40.IN26
src2[7] => Add42.IN26
src2[7] => Add44.IN26
src2[7] => Add46.IN26
src2[7] => Add48.IN26
src2[7] => Add50.IN26
src2[7] => Add52.IN26
src2[7] => Add54.IN26
src2[7] => Add56.IN26
src2[7] => Add58.IN26
src2[7] => Add60.IN26
src2[7] => Add62.IN26
src2[8] => Add1.IN58
src2[8] => Add3.IN58
src2[8] => Add5.IN58
src2[8] => Add7.IN58
src2[8] => Add9.IN58
src2[8] => Add11.IN58
src2[8] => Add13.IN58
src2[8] => Add15.IN58
src2[8] => Add17.IN58
src2[8] => Add19.IN58
src2[8] => Add21.IN58
src2[8] => Add23.IN58
src2[8] => Add25.IN58
src2[8] => Add27.IN58
src2[8] => Add29.IN58
src2[8] => Add31.IN58
src2[8] => Add33.IN58
src2[8] => Add35.IN58
src2[8] => Add37.IN58
src2[8] => Add39.IN58
src2[8] => Add41.IN58
src2[8] => Add43.IN58
src2[8] => Add45.IN58
src2[8] => Add47.IN58
src2[8] => Add49.IN58
src2[8] => Add51.IN58
src2[8] => Add53.IN58
src2[8] => Add55.IN58
src2[8] => Add57.IN58
src2[8] => Add59.IN58
src2[8] => Add61.IN58
src2[8] => Add63.IN58
src2[8] => Add64.IN58
src2[8] => Add0.IN55
src2[8] => Add2.IN25
src2[8] => Add4.IN25
src2[8] => Add6.IN25
src2[8] => Add8.IN25
src2[8] => Add10.IN25
src2[8] => Add12.IN25
src2[8] => Add14.IN25
src2[8] => Add16.IN25
src2[8] => Add18.IN25
src2[8] => Add20.IN25
src2[8] => Add22.IN25
src2[8] => Add24.IN25
src2[8] => Add26.IN25
src2[8] => Add28.IN25
src2[8] => Add30.IN25
src2[8] => Add32.IN25
src2[8] => Add34.IN25
src2[8] => Add36.IN25
src2[8] => Add38.IN25
src2[8] => Add40.IN25
src2[8] => Add42.IN25
src2[8] => Add44.IN25
src2[8] => Add46.IN25
src2[8] => Add48.IN25
src2[8] => Add50.IN25
src2[8] => Add52.IN25
src2[8] => Add54.IN25
src2[8] => Add56.IN25
src2[8] => Add58.IN25
src2[8] => Add60.IN25
src2[8] => Add62.IN25
src2[9] => Add1.IN57
src2[9] => Add3.IN57
src2[9] => Add5.IN57
src2[9] => Add7.IN57
src2[9] => Add9.IN57
src2[9] => Add11.IN57
src2[9] => Add13.IN57
src2[9] => Add15.IN57
src2[9] => Add17.IN57
src2[9] => Add19.IN57
src2[9] => Add21.IN57
src2[9] => Add23.IN57
src2[9] => Add25.IN57
src2[9] => Add27.IN57
src2[9] => Add29.IN57
src2[9] => Add31.IN57
src2[9] => Add33.IN57
src2[9] => Add35.IN57
src2[9] => Add37.IN57
src2[9] => Add39.IN57
src2[9] => Add41.IN57
src2[9] => Add43.IN57
src2[9] => Add45.IN57
src2[9] => Add47.IN57
src2[9] => Add49.IN57
src2[9] => Add51.IN57
src2[9] => Add53.IN57
src2[9] => Add55.IN57
src2[9] => Add57.IN57
src2[9] => Add59.IN57
src2[9] => Add61.IN57
src2[9] => Add63.IN57
src2[9] => Add64.IN57
src2[9] => Add0.IN54
src2[9] => Add2.IN24
src2[9] => Add4.IN24
src2[9] => Add6.IN24
src2[9] => Add8.IN24
src2[9] => Add10.IN24
src2[9] => Add12.IN24
src2[9] => Add14.IN24
src2[9] => Add16.IN24
src2[9] => Add18.IN24
src2[9] => Add20.IN24
src2[9] => Add22.IN24
src2[9] => Add24.IN24
src2[9] => Add26.IN24
src2[9] => Add28.IN24
src2[9] => Add30.IN24
src2[9] => Add32.IN24
src2[9] => Add34.IN24
src2[9] => Add36.IN24
src2[9] => Add38.IN24
src2[9] => Add40.IN24
src2[9] => Add42.IN24
src2[9] => Add44.IN24
src2[9] => Add46.IN24
src2[9] => Add48.IN24
src2[9] => Add50.IN24
src2[9] => Add52.IN24
src2[9] => Add54.IN24
src2[9] => Add56.IN24
src2[9] => Add58.IN24
src2[9] => Add60.IN24
src2[9] => Add62.IN24
src2[10] => Add1.IN56
src2[10] => Add3.IN56
src2[10] => Add5.IN56
src2[10] => Add7.IN56
src2[10] => Add9.IN56
src2[10] => Add11.IN56
src2[10] => Add13.IN56
src2[10] => Add15.IN56
src2[10] => Add17.IN56
src2[10] => Add19.IN56
src2[10] => Add21.IN56
src2[10] => Add23.IN56
src2[10] => Add25.IN56
src2[10] => Add27.IN56
src2[10] => Add29.IN56
src2[10] => Add31.IN56
src2[10] => Add33.IN56
src2[10] => Add35.IN56
src2[10] => Add37.IN56
src2[10] => Add39.IN56
src2[10] => Add41.IN56
src2[10] => Add43.IN56
src2[10] => Add45.IN56
src2[10] => Add47.IN56
src2[10] => Add49.IN56
src2[10] => Add51.IN56
src2[10] => Add53.IN56
src2[10] => Add55.IN56
src2[10] => Add57.IN56
src2[10] => Add59.IN56
src2[10] => Add61.IN56
src2[10] => Add63.IN56
src2[10] => Add64.IN56
src2[10] => Add0.IN53
src2[10] => Add2.IN23
src2[10] => Add4.IN23
src2[10] => Add6.IN23
src2[10] => Add8.IN23
src2[10] => Add10.IN23
src2[10] => Add12.IN23
src2[10] => Add14.IN23
src2[10] => Add16.IN23
src2[10] => Add18.IN23
src2[10] => Add20.IN23
src2[10] => Add22.IN23
src2[10] => Add24.IN23
src2[10] => Add26.IN23
src2[10] => Add28.IN23
src2[10] => Add30.IN23
src2[10] => Add32.IN23
src2[10] => Add34.IN23
src2[10] => Add36.IN23
src2[10] => Add38.IN23
src2[10] => Add40.IN23
src2[10] => Add42.IN23
src2[10] => Add44.IN23
src2[10] => Add46.IN23
src2[10] => Add48.IN23
src2[10] => Add50.IN23
src2[10] => Add52.IN23
src2[10] => Add54.IN23
src2[10] => Add56.IN23
src2[10] => Add58.IN23
src2[10] => Add60.IN23
src2[10] => Add62.IN23
src2[11] => Add1.IN55
src2[11] => Add3.IN55
src2[11] => Add5.IN55
src2[11] => Add7.IN55
src2[11] => Add9.IN55
src2[11] => Add11.IN55
src2[11] => Add13.IN55
src2[11] => Add15.IN55
src2[11] => Add17.IN55
src2[11] => Add19.IN55
src2[11] => Add21.IN55
src2[11] => Add23.IN55
src2[11] => Add25.IN55
src2[11] => Add27.IN55
src2[11] => Add29.IN55
src2[11] => Add31.IN55
src2[11] => Add33.IN55
src2[11] => Add35.IN55
src2[11] => Add37.IN55
src2[11] => Add39.IN55
src2[11] => Add41.IN55
src2[11] => Add43.IN55
src2[11] => Add45.IN55
src2[11] => Add47.IN55
src2[11] => Add49.IN55
src2[11] => Add51.IN55
src2[11] => Add53.IN55
src2[11] => Add55.IN55
src2[11] => Add57.IN55
src2[11] => Add59.IN55
src2[11] => Add61.IN55
src2[11] => Add63.IN55
src2[11] => Add64.IN55
src2[11] => Add0.IN52
src2[11] => Add2.IN22
src2[11] => Add4.IN22
src2[11] => Add6.IN22
src2[11] => Add8.IN22
src2[11] => Add10.IN22
src2[11] => Add12.IN22
src2[11] => Add14.IN22
src2[11] => Add16.IN22
src2[11] => Add18.IN22
src2[11] => Add20.IN22
src2[11] => Add22.IN22
src2[11] => Add24.IN22
src2[11] => Add26.IN22
src2[11] => Add28.IN22
src2[11] => Add30.IN22
src2[11] => Add32.IN22
src2[11] => Add34.IN22
src2[11] => Add36.IN22
src2[11] => Add38.IN22
src2[11] => Add40.IN22
src2[11] => Add42.IN22
src2[11] => Add44.IN22
src2[11] => Add46.IN22
src2[11] => Add48.IN22
src2[11] => Add50.IN22
src2[11] => Add52.IN22
src2[11] => Add54.IN22
src2[11] => Add56.IN22
src2[11] => Add58.IN22
src2[11] => Add60.IN22
src2[11] => Add62.IN22
src2[12] => Add1.IN54
src2[12] => Add3.IN54
src2[12] => Add5.IN54
src2[12] => Add7.IN54
src2[12] => Add9.IN54
src2[12] => Add11.IN54
src2[12] => Add13.IN54
src2[12] => Add15.IN54
src2[12] => Add17.IN54
src2[12] => Add19.IN54
src2[12] => Add21.IN54
src2[12] => Add23.IN54
src2[12] => Add25.IN54
src2[12] => Add27.IN54
src2[12] => Add29.IN54
src2[12] => Add31.IN54
src2[12] => Add33.IN54
src2[12] => Add35.IN54
src2[12] => Add37.IN54
src2[12] => Add39.IN54
src2[12] => Add41.IN54
src2[12] => Add43.IN54
src2[12] => Add45.IN54
src2[12] => Add47.IN54
src2[12] => Add49.IN54
src2[12] => Add51.IN54
src2[12] => Add53.IN54
src2[12] => Add55.IN54
src2[12] => Add57.IN54
src2[12] => Add59.IN54
src2[12] => Add61.IN54
src2[12] => Add63.IN54
src2[12] => Add64.IN54
src2[12] => Add0.IN51
src2[12] => Add2.IN21
src2[12] => Add4.IN21
src2[12] => Add6.IN21
src2[12] => Add8.IN21
src2[12] => Add10.IN21
src2[12] => Add12.IN21
src2[12] => Add14.IN21
src2[12] => Add16.IN21
src2[12] => Add18.IN21
src2[12] => Add20.IN21
src2[12] => Add22.IN21
src2[12] => Add24.IN21
src2[12] => Add26.IN21
src2[12] => Add28.IN21
src2[12] => Add30.IN21
src2[12] => Add32.IN21
src2[12] => Add34.IN21
src2[12] => Add36.IN21
src2[12] => Add38.IN21
src2[12] => Add40.IN21
src2[12] => Add42.IN21
src2[12] => Add44.IN21
src2[12] => Add46.IN21
src2[12] => Add48.IN21
src2[12] => Add50.IN21
src2[12] => Add52.IN21
src2[12] => Add54.IN21
src2[12] => Add56.IN21
src2[12] => Add58.IN21
src2[12] => Add60.IN21
src2[12] => Add62.IN21
src2[13] => Add1.IN53
src2[13] => Add3.IN53
src2[13] => Add5.IN53
src2[13] => Add7.IN53
src2[13] => Add9.IN53
src2[13] => Add11.IN53
src2[13] => Add13.IN53
src2[13] => Add15.IN53
src2[13] => Add17.IN53
src2[13] => Add19.IN53
src2[13] => Add21.IN53
src2[13] => Add23.IN53
src2[13] => Add25.IN53
src2[13] => Add27.IN53
src2[13] => Add29.IN53
src2[13] => Add31.IN53
src2[13] => Add33.IN53
src2[13] => Add35.IN53
src2[13] => Add37.IN53
src2[13] => Add39.IN53
src2[13] => Add41.IN53
src2[13] => Add43.IN53
src2[13] => Add45.IN53
src2[13] => Add47.IN53
src2[13] => Add49.IN53
src2[13] => Add51.IN53
src2[13] => Add53.IN53
src2[13] => Add55.IN53
src2[13] => Add57.IN53
src2[13] => Add59.IN53
src2[13] => Add61.IN53
src2[13] => Add63.IN53
src2[13] => Add64.IN53
src2[13] => Add0.IN50
src2[13] => Add2.IN20
src2[13] => Add4.IN20
src2[13] => Add6.IN20
src2[13] => Add8.IN20
src2[13] => Add10.IN20
src2[13] => Add12.IN20
src2[13] => Add14.IN20
src2[13] => Add16.IN20
src2[13] => Add18.IN20
src2[13] => Add20.IN20
src2[13] => Add22.IN20
src2[13] => Add24.IN20
src2[13] => Add26.IN20
src2[13] => Add28.IN20
src2[13] => Add30.IN20
src2[13] => Add32.IN20
src2[13] => Add34.IN20
src2[13] => Add36.IN20
src2[13] => Add38.IN20
src2[13] => Add40.IN20
src2[13] => Add42.IN20
src2[13] => Add44.IN20
src2[13] => Add46.IN20
src2[13] => Add48.IN20
src2[13] => Add50.IN20
src2[13] => Add52.IN20
src2[13] => Add54.IN20
src2[13] => Add56.IN20
src2[13] => Add58.IN20
src2[13] => Add60.IN20
src2[13] => Add62.IN20
src2[14] => Add1.IN52
src2[14] => Add3.IN52
src2[14] => Add5.IN52
src2[14] => Add7.IN52
src2[14] => Add9.IN52
src2[14] => Add11.IN52
src2[14] => Add13.IN52
src2[14] => Add15.IN52
src2[14] => Add17.IN52
src2[14] => Add19.IN52
src2[14] => Add21.IN52
src2[14] => Add23.IN52
src2[14] => Add25.IN52
src2[14] => Add27.IN52
src2[14] => Add29.IN52
src2[14] => Add31.IN52
src2[14] => Add33.IN52
src2[14] => Add35.IN52
src2[14] => Add37.IN52
src2[14] => Add39.IN52
src2[14] => Add41.IN52
src2[14] => Add43.IN52
src2[14] => Add45.IN52
src2[14] => Add47.IN52
src2[14] => Add49.IN52
src2[14] => Add51.IN52
src2[14] => Add53.IN52
src2[14] => Add55.IN52
src2[14] => Add57.IN52
src2[14] => Add59.IN52
src2[14] => Add61.IN52
src2[14] => Add63.IN52
src2[14] => Add64.IN52
src2[14] => Add0.IN49
src2[14] => Add2.IN19
src2[14] => Add4.IN19
src2[14] => Add6.IN19
src2[14] => Add8.IN19
src2[14] => Add10.IN19
src2[14] => Add12.IN19
src2[14] => Add14.IN19
src2[14] => Add16.IN19
src2[14] => Add18.IN19
src2[14] => Add20.IN19
src2[14] => Add22.IN19
src2[14] => Add24.IN19
src2[14] => Add26.IN19
src2[14] => Add28.IN19
src2[14] => Add30.IN19
src2[14] => Add32.IN19
src2[14] => Add34.IN19
src2[14] => Add36.IN19
src2[14] => Add38.IN19
src2[14] => Add40.IN19
src2[14] => Add42.IN19
src2[14] => Add44.IN19
src2[14] => Add46.IN19
src2[14] => Add48.IN19
src2[14] => Add50.IN19
src2[14] => Add52.IN19
src2[14] => Add54.IN19
src2[14] => Add56.IN19
src2[14] => Add58.IN19
src2[14] => Add60.IN19
src2[14] => Add62.IN19
src2[15] => Add1.IN51
src2[15] => Add3.IN51
src2[15] => Add5.IN51
src2[15] => Add7.IN51
src2[15] => Add9.IN51
src2[15] => Add11.IN51
src2[15] => Add13.IN51
src2[15] => Add15.IN51
src2[15] => Add17.IN51
src2[15] => Add19.IN51
src2[15] => Add21.IN51
src2[15] => Add23.IN51
src2[15] => Add25.IN51
src2[15] => Add27.IN51
src2[15] => Add29.IN51
src2[15] => Add31.IN51
src2[15] => Add33.IN51
src2[15] => Add35.IN51
src2[15] => Add37.IN51
src2[15] => Add39.IN51
src2[15] => Add41.IN51
src2[15] => Add43.IN51
src2[15] => Add45.IN51
src2[15] => Add47.IN51
src2[15] => Add49.IN51
src2[15] => Add51.IN51
src2[15] => Add53.IN51
src2[15] => Add55.IN51
src2[15] => Add57.IN51
src2[15] => Add59.IN51
src2[15] => Add61.IN51
src2[15] => Add63.IN51
src2[15] => Add64.IN51
src2[15] => Add0.IN48
src2[15] => Add2.IN18
src2[15] => Add4.IN18
src2[15] => Add6.IN18
src2[15] => Add8.IN18
src2[15] => Add10.IN18
src2[15] => Add12.IN18
src2[15] => Add14.IN18
src2[15] => Add16.IN18
src2[15] => Add18.IN18
src2[15] => Add20.IN18
src2[15] => Add22.IN18
src2[15] => Add24.IN18
src2[15] => Add26.IN18
src2[15] => Add28.IN18
src2[15] => Add30.IN18
src2[15] => Add32.IN18
src2[15] => Add34.IN18
src2[15] => Add36.IN18
src2[15] => Add38.IN18
src2[15] => Add40.IN18
src2[15] => Add42.IN18
src2[15] => Add44.IN18
src2[15] => Add46.IN18
src2[15] => Add48.IN18
src2[15] => Add50.IN18
src2[15] => Add52.IN18
src2[15] => Add54.IN18
src2[15] => Add56.IN18
src2[15] => Add58.IN18
src2[15] => Add60.IN18
src2[15] => Add62.IN18
src2[16] => Add1.IN50
src2[16] => Add3.IN50
src2[16] => Add5.IN50
src2[16] => Add7.IN50
src2[16] => Add9.IN50
src2[16] => Add11.IN50
src2[16] => Add13.IN50
src2[16] => Add15.IN50
src2[16] => Add17.IN50
src2[16] => Add19.IN50
src2[16] => Add21.IN50
src2[16] => Add23.IN50
src2[16] => Add25.IN50
src2[16] => Add27.IN50
src2[16] => Add29.IN50
src2[16] => Add31.IN50
src2[16] => Add33.IN50
src2[16] => Add35.IN50
src2[16] => Add37.IN50
src2[16] => Add39.IN50
src2[16] => Add41.IN50
src2[16] => Add43.IN50
src2[16] => Add45.IN50
src2[16] => Add47.IN50
src2[16] => Add49.IN50
src2[16] => Add51.IN50
src2[16] => Add53.IN50
src2[16] => Add55.IN50
src2[16] => Add57.IN50
src2[16] => Add59.IN50
src2[16] => Add61.IN50
src2[16] => Add63.IN50
src2[16] => Add64.IN50
src2[16] => Add0.IN47
src2[16] => Add2.IN17
src2[16] => Add4.IN17
src2[16] => Add6.IN17
src2[16] => Add8.IN17
src2[16] => Add10.IN17
src2[16] => Add12.IN17
src2[16] => Add14.IN17
src2[16] => Add16.IN17
src2[16] => Add18.IN17
src2[16] => Add20.IN17
src2[16] => Add22.IN17
src2[16] => Add24.IN17
src2[16] => Add26.IN17
src2[16] => Add28.IN17
src2[16] => Add30.IN17
src2[16] => Add32.IN17
src2[16] => Add34.IN17
src2[16] => Add36.IN17
src2[16] => Add38.IN17
src2[16] => Add40.IN17
src2[16] => Add42.IN17
src2[16] => Add44.IN17
src2[16] => Add46.IN17
src2[16] => Add48.IN17
src2[16] => Add50.IN17
src2[16] => Add52.IN17
src2[16] => Add54.IN17
src2[16] => Add56.IN17
src2[16] => Add58.IN17
src2[16] => Add60.IN17
src2[16] => Add62.IN17
src2[17] => Add1.IN49
src2[17] => Add3.IN49
src2[17] => Add5.IN49
src2[17] => Add7.IN49
src2[17] => Add9.IN49
src2[17] => Add11.IN49
src2[17] => Add13.IN49
src2[17] => Add15.IN49
src2[17] => Add17.IN49
src2[17] => Add19.IN49
src2[17] => Add21.IN49
src2[17] => Add23.IN49
src2[17] => Add25.IN49
src2[17] => Add27.IN49
src2[17] => Add29.IN49
src2[17] => Add31.IN49
src2[17] => Add33.IN49
src2[17] => Add35.IN49
src2[17] => Add37.IN49
src2[17] => Add39.IN49
src2[17] => Add41.IN49
src2[17] => Add43.IN49
src2[17] => Add45.IN49
src2[17] => Add47.IN49
src2[17] => Add49.IN49
src2[17] => Add51.IN49
src2[17] => Add53.IN49
src2[17] => Add55.IN49
src2[17] => Add57.IN49
src2[17] => Add59.IN49
src2[17] => Add61.IN49
src2[17] => Add63.IN49
src2[17] => Add64.IN49
src2[17] => Add0.IN46
src2[17] => Add2.IN16
src2[17] => Add4.IN16
src2[17] => Add6.IN16
src2[17] => Add8.IN16
src2[17] => Add10.IN16
src2[17] => Add12.IN16
src2[17] => Add14.IN16
src2[17] => Add16.IN16
src2[17] => Add18.IN16
src2[17] => Add20.IN16
src2[17] => Add22.IN16
src2[17] => Add24.IN16
src2[17] => Add26.IN16
src2[17] => Add28.IN16
src2[17] => Add30.IN16
src2[17] => Add32.IN16
src2[17] => Add34.IN16
src2[17] => Add36.IN16
src2[17] => Add38.IN16
src2[17] => Add40.IN16
src2[17] => Add42.IN16
src2[17] => Add44.IN16
src2[17] => Add46.IN16
src2[17] => Add48.IN16
src2[17] => Add50.IN16
src2[17] => Add52.IN16
src2[17] => Add54.IN16
src2[17] => Add56.IN16
src2[17] => Add58.IN16
src2[17] => Add60.IN16
src2[17] => Add62.IN16
src2[18] => Add1.IN48
src2[18] => Add3.IN48
src2[18] => Add5.IN48
src2[18] => Add7.IN48
src2[18] => Add9.IN48
src2[18] => Add11.IN48
src2[18] => Add13.IN48
src2[18] => Add15.IN48
src2[18] => Add17.IN48
src2[18] => Add19.IN48
src2[18] => Add21.IN48
src2[18] => Add23.IN48
src2[18] => Add25.IN48
src2[18] => Add27.IN48
src2[18] => Add29.IN48
src2[18] => Add31.IN48
src2[18] => Add33.IN48
src2[18] => Add35.IN48
src2[18] => Add37.IN48
src2[18] => Add39.IN48
src2[18] => Add41.IN48
src2[18] => Add43.IN48
src2[18] => Add45.IN48
src2[18] => Add47.IN48
src2[18] => Add49.IN48
src2[18] => Add51.IN48
src2[18] => Add53.IN48
src2[18] => Add55.IN48
src2[18] => Add57.IN48
src2[18] => Add59.IN48
src2[18] => Add61.IN48
src2[18] => Add63.IN48
src2[18] => Add64.IN48
src2[18] => Add0.IN45
src2[18] => Add2.IN15
src2[18] => Add4.IN15
src2[18] => Add6.IN15
src2[18] => Add8.IN15
src2[18] => Add10.IN15
src2[18] => Add12.IN15
src2[18] => Add14.IN15
src2[18] => Add16.IN15
src2[18] => Add18.IN15
src2[18] => Add20.IN15
src2[18] => Add22.IN15
src2[18] => Add24.IN15
src2[18] => Add26.IN15
src2[18] => Add28.IN15
src2[18] => Add30.IN15
src2[18] => Add32.IN15
src2[18] => Add34.IN15
src2[18] => Add36.IN15
src2[18] => Add38.IN15
src2[18] => Add40.IN15
src2[18] => Add42.IN15
src2[18] => Add44.IN15
src2[18] => Add46.IN15
src2[18] => Add48.IN15
src2[18] => Add50.IN15
src2[18] => Add52.IN15
src2[18] => Add54.IN15
src2[18] => Add56.IN15
src2[18] => Add58.IN15
src2[18] => Add60.IN15
src2[18] => Add62.IN15
src2[19] => Add1.IN47
src2[19] => Add3.IN47
src2[19] => Add5.IN47
src2[19] => Add7.IN47
src2[19] => Add9.IN47
src2[19] => Add11.IN47
src2[19] => Add13.IN47
src2[19] => Add15.IN47
src2[19] => Add17.IN47
src2[19] => Add19.IN47
src2[19] => Add21.IN47
src2[19] => Add23.IN47
src2[19] => Add25.IN47
src2[19] => Add27.IN47
src2[19] => Add29.IN47
src2[19] => Add31.IN47
src2[19] => Add33.IN47
src2[19] => Add35.IN47
src2[19] => Add37.IN47
src2[19] => Add39.IN47
src2[19] => Add41.IN47
src2[19] => Add43.IN47
src2[19] => Add45.IN47
src2[19] => Add47.IN47
src2[19] => Add49.IN47
src2[19] => Add51.IN47
src2[19] => Add53.IN47
src2[19] => Add55.IN47
src2[19] => Add57.IN47
src2[19] => Add59.IN47
src2[19] => Add61.IN47
src2[19] => Add63.IN47
src2[19] => Add64.IN47
src2[19] => Add0.IN44
src2[19] => Add2.IN14
src2[19] => Add4.IN14
src2[19] => Add6.IN14
src2[19] => Add8.IN14
src2[19] => Add10.IN14
src2[19] => Add12.IN14
src2[19] => Add14.IN14
src2[19] => Add16.IN14
src2[19] => Add18.IN14
src2[19] => Add20.IN14
src2[19] => Add22.IN14
src2[19] => Add24.IN14
src2[19] => Add26.IN14
src2[19] => Add28.IN14
src2[19] => Add30.IN14
src2[19] => Add32.IN14
src2[19] => Add34.IN14
src2[19] => Add36.IN14
src2[19] => Add38.IN14
src2[19] => Add40.IN14
src2[19] => Add42.IN14
src2[19] => Add44.IN14
src2[19] => Add46.IN14
src2[19] => Add48.IN14
src2[19] => Add50.IN14
src2[19] => Add52.IN14
src2[19] => Add54.IN14
src2[19] => Add56.IN14
src2[19] => Add58.IN14
src2[19] => Add60.IN14
src2[19] => Add62.IN14
src2[20] => Add1.IN46
src2[20] => Add3.IN46
src2[20] => Add5.IN46
src2[20] => Add7.IN46
src2[20] => Add9.IN46
src2[20] => Add11.IN46
src2[20] => Add13.IN46
src2[20] => Add15.IN46
src2[20] => Add17.IN46
src2[20] => Add19.IN46
src2[20] => Add21.IN46
src2[20] => Add23.IN46
src2[20] => Add25.IN46
src2[20] => Add27.IN46
src2[20] => Add29.IN46
src2[20] => Add31.IN46
src2[20] => Add33.IN46
src2[20] => Add35.IN46
src2[20] => Add37.IN46
src2[20] => Add39.IN46
src2[20] => Add41.IN46
src2[20] => Add43.IN46
src2[20] => Add45.IN46
src2[20] => Add47.IN46
src2[20] => Add49.IN46
src2[20] => Add51.IN46
src2[20] => Add53.IN46
src2[20] => Add55.IN46
src2[20] => Add57.IN46
src2[20] => Add59.IN46
src2[20] => Add61.IN46
src2[20] => Add63.IN46
src2[20] => Add64.IN46
src2[20] => Add0.IN43
src2[20] => Add2.IN13
src2[20] => Add4.IN13
src2[20] => Add6.IN13
src2[20] => Add8.IN13
src2[20] => Add10.IN13
src2[20] => Add12.IN13
src2[20] => Add14.IN13
src2[20] => Add16.IN13
src2[20] => Add18.IN13
src2[20] => Add20.IN13
src2[20] => Add22.IN13
src2[20] => Add24.IN13
src2[20] => Add26.IN13
src2[20] => Add28.IN13
src2[20] => Add30.IN13
src2[20] => Add32.IN13
src2[20] => Add34.IN13
src2[20] => Add36.IN13
src2[20] => Add38.IN13
src2[20] => Add40.IN13
src2[20] => Add42.IN13
src2[20] => Add44.IN13
src2[20] => Add46.IN13
src2[20] => Add48.IN13
src2[20] => Add50.IN13
src2[20] => Add52.IN13
src2[20] => Add54.IN13
src2[20] => Add56.IN13
src2[20] => Add58.IN13
src2[20] => Add60.IN13
src2[20] => Add62.IN13
src2[21] => Add1.IN45
src2[21] => Add3.IN45
src2[21] => Add5.IN45
src2[21] => Add7.IN45
src2[21] => Add9.IN45
src2[21] => Add11.IN45
src2[21] => Add13.IN45
src2[21] => Add15.IN45
src2[21] => Add17.IN45
src2[21] => Add19.IN45
src2[21] => Add21.IN45
src2[21] => Add23.IN45
src2[21] => Add25.IN45
src2[21] => Add27.IN45
src2[21] => Add29.IN45
src2[21] => Add31.IN45
src2[21] => Add33.IN45
src2[21] => Add35.IN45
src2[21] => Add37.IN45
src2[21] => Add39.IN45
src2[21] => Add41.IN45
src2[21] => Add43.IN45
src2[21] => Add45.IN45
src2[21] => Add47.IN45
src2[21] => Add49.IN45
src2[21] => Add51.IN45
src2[21] => Add53.IN45
src2[21] => Add55.IN45
src2[21] => Add57.IN45
src2[21] => Add59.IN45
src2[21] => Add61.IN45
src2[21] => Add63.IN45
src2[21] => Add64.IN45
src2[21] => Add0.IN42
src2[21] => Add2.IN12
src2[21] => Add4.IN12
src2[21] => Add6.IN12
src2[21] => Add8.IN12
src2[21] => Add10.IN12
src2[21] => Add12.IN12
src2[21] => Add14.IN12
src2[21] => Add16.IN12
src2[21] => Add18.IN12
src2[21] => Add20.IN12
src2[21] => Add22.IN12
src2[21] => Add24.IN12
src2[21] => Add26.IN12
src2[21] => Add28.IN12
src2[21] => Add30.IN12
src2[21] => Add32.IN12
src2[21] => Add34.IN12
src2[21] => Add36.IN12
src2[21] => Add38.IN12
src2[21] => Add40.IN12
src2[21] => Add42.IN12
src2[21] => Add44.IN12
src2[21] => Add46.IN12
src2[21] => Add48.IN12
src2[21] => Add50.IN12
src2[21] => Add52.IN12
src2[21] => Add54.IN12
src2[21] => Add56.IN12
src2[21] => Add58.IN12
src2[21] => Add60.IN12
src2[21] => Add62.IN12
src2[22] => Add1.IN44
src2[22] => Add3.IN44
src2[22] => Add5.IN44
src2[22] => Add7.IN44
src2[22] => Add9.IN44
src2[22] => Add11.IN44
src2[22] => Add13.IN44
src2[22] => Add15.IN44
src2[22] => Add17.IN44
src2[22] => Add19.IN44
src2[22] => Add21.IN44
src2[22] => Add23.IN44
src2[22] => Add25.IN44
src2[22] => Add27.IN44
src2[22] => Add29.IN44
src2[22] => Add31.IN44
src2[22] => Add33.IN44
src2[22] => Add35.IN44
src2[22] => Add37.IN44
src2[22] => Add39.IN44
src2[22] => Add41.IN44
src2[22] => Add43.IN44
src2[22] => Add45.IN44
src2[22] => Add47.IN44
src2[22] => Add49.IN44
src2[22] => Add51.IN44
src2[22] => Add53.IN44
src2[22] => Add55.IN44
src2[22] => Add57.IN44
src2[22] => Add59.IN44
src2[22] => Add61.IN44
src2[22] => Add63.IN44
src2[22] => Add64.IN44
src2[22] => Add0.IN41
src2[22] => Add2.IN11
src2[22] => Add4.IN11
src2[22] => Add6.IN11
src2[22] => Add8.IN11
src2[22] => Add10.IN11
src2[22] => Add12.IN11
src2[22] => Add14.IN11
src2[22] => Add16.IN11
src2[22] => Add18.IN11
src2[22] => Add20.IN11
src2[22] => Add22.IN11
src2[22] => Add24.IN11
src2[22] => Add26.IN11
src2[22] => Add28.IN11
src2[22] => Add30.IN11
src2[22] => Add32.IN11
src2[22] => Add34.IN11
src2[22] => Add36.IN11
src2[22] => Add38.IN11
src2[22] => Add40.IN11
src2[22] => Add42.IN11
src2[22] => Add44.IN11
src2[22] => Add46.IN11
src2[22] => Add48.IN11
src2[22] => Add50.IN11
src2[22] => Add52.IN11
src2[22] => Add54.IN11
src2[22] => Add56.IN11
src2[22] => Add58.IN11
src2[22] => Add60.IN11
src2[22] => Add62.IN11
src2[23] => Add1.IN43
src2[23] => Add3.IN43
src2[23] => Add5.IN43
src2[23] => Add7.IN43
src2[23] => Add9.IN43
src2[23] => Add11.IN43
src2[23] => Add13.IN43
src2[23] => Add15.IN43
src2[23] => Add17.IN43
src2[23] => Add19.IN43
src2[23] => Add21.IN43
src2[23] => Add23.IN43
src2[23] => Add25.IN43
src2[23] => Add27.IN43
src2[23] => Add29.IN43
src2[23] => Add31.IN43
src2[23] => Add33.IN43
src2[23] => Add35.IN43
src2[23] => Add37.IN43
src2[23] => Add39.IN43
src2[23] => Add41.IN43
src2[23] => Add43.IN43
src2[23] => Add45.IN43
src2[23] => Add47.IN43
src2[23] => Add49.IN43
src2[23] => Add51.IN43
src2[23] => Add53.IN43
src2[23] => Add55.IN43
src2[23] => Add57.IN43
src2[23] => Add59.IN43
src2[23] => Add61.IN43
src2[23] => Add63.IN43
src2[23] => Add64.IN43
src2[23] => Add0.IN40
src2[23] => Add2.IN10
src2[23] => Add4.IN10
src2[23] => Add6.IN10
src2[23] => Add8.IN10
src2[23] => Add10.IN10
src2[23] => Add12.IN10
src2[23] => Add14.IN10
src2[23] => Add16.IN10
src2[23] => Add18.IN10
src2[23] => Add20.IN10
src2[23] => Add22.IN10
src2[23] => Add24.IN10
src2[23] => Add26.IN10
src2[23] => Add28.IN10
src2[23] => Add30.IN10
src2[23] => Add32.IN10
src2[23] => Add34.IN10
src2[23] => Add36.IN10
src2[23] => Add38.IN10
src2[23] => Add40.IN10
src2[23] => Add42.IN10
src2[23] => Add44.IN10
src2[23] => Add46.IN10
src2[23] => Add48.IN10
src2[23] => Add50.IN10
src2[23] => Add52.IN10
src2[23] => Add54.IN10
src2[23] => Add56.IN10
src2[23] => Add58.IN10
src2[23] => Add60.IN10
src2[23] => Add62.IN10
src2[24] => Add1.IN42
src2[24] => Add3.IN42
src2[24] => Add5.IN42
src2[24] => Add7.IN42
src2[24] => Add9.IN42
src2[24] => Add11.IN42
src2[24] => Add13.IN42
src2[24] => Add15.IN42
src2[24] => Add17.IN42
src2[24] => Add19.IN42
src2[24] => Add21.IN42
src2[24] => Add23.IN42
src2[24] => Add25.IN42
src2[24] => Add27.IN42
src2[24] => Add29.IN42
src2[24] => Add31.IN42
src2[24] => Add33.IN42
src2[24] => Add35.IN42
src2[24] => Add37.IN42
src2[24] => Add39.IN42
src2[24] => Add41.IN42
src2[24] => Add43.IN42
src2[24] => Add45.IN42
src2[24] => Add47.IN42
src2[24] => Add49.IN42
src2[24] => Add51.IN42
src2[24] => Add53.IN42
src2[24] => Add55.IN42
src2[24] => Add57.IN42
src2[24] => Add59.IN42
src2[24] => Add61.IN42
src2[24] => Add63.IN42
src2[24] => Add64.IN42
src2[24] => Add0.IN39
src2[24] => Add2.IN9
src2[24] => Add4.IN9
src2[24] => Add6.IN9
src2[24] => Add8.IN9
src2[24] => Add10.IN9
src2[24] => Add12.IN9
src2[24] => Add14.IN9
src2[24] => Add16.IN9
src2[24] => Add18.IN9
src2[24] => Add20.IN9
src2[24] => Add22.IN9
src2[24] => Add24.IN9
src2[24] => Add26.IN9
src2[24] => Add28.IN9
src2[24] => Add30.IN9
src2[24] => Add32.IN9
src2[24] => Add34.IN9
src2[24] => Add36.IN9
src2[24] => Add38.IN9
src2[24] => Add40.IN9
src2[24] => Add42.IN9
src2[24] => Add44.IN9
src2[24] => Add46.IN9
src2[24] => Add48.IN9
src2[24] => Add50.IN9
src2[24] => Add52.IN9
src2[24] => Add54.IN9
src2[24] => Add56.IN9
src2[24] => Add58.IN9
src2[24] => Add60.IN9
src2[24] => Add62.IN9
src2[25] => Add1.IN41
src2[25] => Add3.IN41
src2[25] => Add5.IN41
src2[25] => Add7.IN41
src2[25] => Add9.IN41
src2[25] => Add11.IN41
src2[25] => Add13.IN41
src2[25] => Add15.IN41
src2[25] => Add17.IN41
src2[25] => Add19.IN41
src2[25] => Add21.IN41
src2[25] => Add23.IN41
src2[25] => Add25.IN41
src2[25] => Add27.IN41
src2[25] => Add29.IN41
src2[25] => Add31.IN41
src2[25] => Add33.IN41
src2[25] => Add35.IN41
src2[25] => Add37.IN41
src2[25] => Add39.IN41
src2[25] => Add41.IN41
src2[25] => Add43.IN41
src2[25] => Add45.IN41
src2[25] => Add47.IN41
src2[25] => Add49.IN41
src2[25] => Add51.IN41
src2[25] => Add53.IN41
src2[25] => Add55.IN41
src2[25] => Add57.IN41
src2[25] => Add59.IN41
src2[25] => Add61.IN41
src2[25] => Add63.IN41
src2[25] => Add64.IN41
src2[25] => Add0.IN38
src2[25] => Add2.IN8
src2[25] => Add4.IN8
src2[25] => Add6.IN8
src2[25] => Add8.IN8
src2[25] => Add10.IN8
src2[25] => Add12.IN8
src2[25] => Add14.IN8
src2[25] => Add16.IN8
src2[25] => Add18.IN8
src2[25] => Add20.IN8
src2[25] => Add22.IN8
src2[25] => Add24.IN8
src2[25] => Add26.IN8
src2[25] => Add28.IN8
src2[25] => Add30.IN8
src2[25] => Add32.IN8
src2[25] => Add34.IN8
src2[25] => Add36.IN8
src2[25] => Add38.IN8
src2[25] => Add40.IN8
src2[25] => Add42.IN8
src2[25] => Add44.IN8
src2[25] => Add46.IN8
src2[25] => Add48.IN8
src2[25] => Add50.IN8
src2[25] => Add52.IN8
src2[25] => Add54.IN8
src2[25] => Add56.IN8
src2[25] => Add58.IN8
src2[25] => Add60.IN8
src2[25] => Add62.IN8
src2[26] => Add1.IN40
src2[26] => Add3.IN40
src2[26] => Add5.IN40
src2[26] => Add7.IN40
src2[26] => Add9.IN40
src2[26] => Add11.IN40
src2[26] => Add13.IN40
src2[26] => Add15.IN40
src2[26] => Add17.IN40
src2[26] => Add19.IN40
src2[26] => Add21.IN40
src2[26] => Add23.IN40
src2[26] => Add25.IN40
src2[26] => Add27.IN40
src2[26] => Add29.IN40
src2[26] => Add31.IN40
src2[26] => Add33.IN40
src2[26] => Add35.IN40
src2[26] => Add37.IN40
src2[26] => Add39.IN40
src2[26] => Add41.IN40
src2[26] => Add43.IN40
src2[26] => Add45.IN40
src2[26] => Add47.IN40
src2[26] => Add49.IN40
src2[26] => Add51.IN40
src2[26] => Add53.IN40
src2[26] => Add55.IN40
src2[26] => Add57.IN40
src2[26] => Add59.IN40
src2[26] => Add61.IN40
src2[26] => Add63.IN40
src2[26] => Add64.IN40
src2[26] => Add0.IN37
src2[26] => Add2.IN7
src2[26] => Add4.IN7
src2[26] => Add6.IN7
src2[26] => Add8.IN7
src2[26] => Add10.IN7
src2[26] => Add12.IN7
src2[26] => Add14.IN7
src2[26] => Add16.IN7
src2[26] => Add18.IN7
src2[26] => Add20.IN7
src2[26] => Add22.IN7
src2[26] => Add24.IN7
src2[26] => Add26.IN7
src2[26] => Add28.IN7
src2[26] => Add30.IN7
src2[26] => Add32.IN7
src2[26] => Add34.IN7
src2[26] => Add36.IN7
src2[26] => Add38.IN7
src2[26] => Add40.IN7
src2[26] => Add42.IN7
src2[26] => Add44.IN7
src2[26] => Add46.IN7
src2[26] => Add48.IN7
src2[26] => Add50.IN7
src2[26] => Add52.IN7
src2[26] => Add54.IN7
src2[26] => Add56.IN7
src2[26] => Add58.IN7
src2[26] => Add60.IN7
src2[26] => Add62.IN7
src2[27] => Add1.IN39
src2[27] => Add3.IN39
src2[27] => Add5.IN39
src2[27] => Add7.IN39
src2[27] => Add9.IN39
src2[27] => Add11.IN39
src2[27] => Add13.IN39
src2[27] => Add15.IN39
src2[27] => Add17.IN39
src2[27] => Add19.IN39
src2[27] => Add21.IN39
src2[27] => Add23.IN39
src2[27] => Add25.IN39
src2[27] => Add27.IN39
src2[27] => Add29.IN39
src2[27] => Add31.IN39
src2[27] => Add33.IN39
src2[27] => Add35.IN39
src2[27] => Add37.IN39
src2[27] => Add39.IN39
src2[27] => Add41.IN39
src2[27] => Add43.IN39
src2[27] => Add45.IN39
src2[27] => Add47.IN39
src2[27] => Add49.IN39
src2[27] => Add51.IN39
src2[27] => Add53.IN39
src2[27] => Add55.IN39
src2[27] => Add57.IN39
src2[27] => Add59.IN39
src2[27] => Add61.IN39
src2[27] => Add63.IN39
src2[27] => Add64.IN39
src2[27] => Add0.IN36
src2[27] => Add2.IN6
src2[27] => Add4.IN6
src2[27] => Add6.IN6
src2[27] => Add8.IN6
src2[27] => Add10.IN6
src2[27] => Add12.IN6
src2[27] => Add14.IN6
src2[27] => Add16.IN6
src2[27] => Add18.IN6
src2[27] => Add20.IN6
src2[27] => Add22.IN6
src2[27] => Add24.IN6
src2[27] => Add26.IN6
src2[27] => Add28.IN6
src2[27] => Add30.IN6
src2[27] => Add32.IN6
src2[27] => Add34.IN6
src2[27] => Add36.IN6
src2[27] => Add38.IN6
src2[27] => Add40.IN6
src2[27] => Add42.IN6
src2[27] => Add44.IN6
src2[27] => Add46.IN6
src2[27] => Add48.IN6
src2[27] => Add50.IN6
src2[27] => Add52.IN6
src2[27] => Add54.IN6
src2[27] => Add56.IN6
src2[27] => Add58.IN6
src2[27] => Add60.IN6
src2[27] => Add62.IN6
src2[28] => Add1.IN38
src2[28] => Add3.IN38
src2[28] => Add5.IN38
src2[28] => Add7.IN38
src2[28] => Add9.IN38
src2[28] => Add11.IN38
src2[28] => Add13.IN38
src2[28] => Add15.IN38
src2[28] => Add17.IN38
src2[28] => Add19.IN38
src2[28] => Add21.IN38
src2[28] => Add23.IN38
src2[28] => Add25.IN38
src2[28] => Add27.IN38
src2[28] => Add29.IN38
src2[28] => Add31.IN38
src2[28] => Add33.IN38
src2[28] => Add35.IN38
src2[28] => Add37.IN38
src2[28] => Add39.IN38
src2[28] => Add41.IN38
src2[28] => Add43.IN38
src2[28] => Add45.IN38
src2[28] => Add47.IN38
src2[28] => Add49.IN38
src2[28] => Add51.IN38
src2[28] => Add53.IN38
src2[28] => Add55.IN38
src2[28] => Add57.IN38
src2[28] => Add59.IN38
src2[28] => Add61.IN38
src2[28] => Add63.IN38
src2[28] => Add64.IN38
src2[28] => Add0.IN35
src2[28] => Add2.IN5
src2[28] => Add4.IN5
src2[28] => Add6.IN5
src2[28] => Add8.IN5
src2[28] => Add10.IN5
src2[28] => Add12.IN5
src2[28] => Add14.IN5
src2[28] => Add16.IN5
src2[28] => Add18.IN5
src2[28] => Add20.IN5
src2[28] => Add22.IN5
src2[28] => Add24.IN5
src2[28] => Add26.IN5
src2[28] => Add28.IN5
src2[28] => Add30.IN5
src2[28] => Add32.IN5
src2[28] => Add34.IN5
src2[28] => Add36.IN5
src2[28] => Add38.IN5
src2[28] => Add40.IN5
src2[28] => Add42.IN5
src2[28] => Add44.IN5
src2[28] => Add46.IN5
src2[28] => Add48.IN5
src2[28] => Add50.IN5
src2[28] => Add52.IN5
src2[28] => Add54.IN5
src2[28] => Add56.IN5
src2[28] => Add58.IN5
src2[28] => Add60.IN5
src2[28] => Add62.IN5
src2[29] => Add1.IN37
src2[29] => Add3.IN37
src2[29] => Add5.IN37
src2[29] => Add7.IN37
src2[29] => Add9.IN37
src2[29] => Add11.IN37
src2[29] => Add13.IN37
src2[29] => Add15.IN37
src2[29] => Add17.IN37
src2[29] => Add19.IN37
src2[29] => Add21.IN37
src2[29] => Add23.IN37
src2[29] => Add25.IN37
src2[29] => Add27.IN37
src2[29] => Add29.IN37
src2[29] => Add31.IN37
src2[29] => Add33.IN37
src2[29] => Add35.IN37
src2[29] => Add37.IN37
src2[29] => Add39.IN37
src2[29] => Add41.IN37
src2[29] => Add43.IN37
src2[29] => Add45.IN37
src2[29] => Add47.IN37
src2[29] => Add49.IN37
src2[29] => Add51.IN37
src2[29] => Add53.IN37
src2[29] => Add55.IN37
src2[29] => Add57.IN37
src2[29] => Add59.IN37
src2[29] => Add61.IN37
src2[29] => Add63.IN37
src2[29] => Add64.IN37
src2[29] => Add0.IN34
src2[29] => Add2.IN4
src2[29] => Add4.IN4
src2[29] => Add6.IN4
src2[29] => Add8.IN4
src2[29] => Add10.IN4
src2[29] => Add12.IN4
src2[29] => Add14.IN4
src2[29] => Add16.IN4
src2[29] => Add18.IN4
src2[29] => Add20.IN4
src2[29] => Add22.IN4
src2[29] => Add24.IN4
src2[29] => Add26.IN4
src2[29] => Add28.IN4
src2[29] => Add30.IN4
src2[29] => Add32.IN4
src2[29] => Add34.IN4
src2[29] => Add36.IN4
src2[29] => Add38.IN4
src2[29] => Add40.IN4
src2[29] => Add42.IN4
src2[29] => Add44.IN4
src2[29] => Add46.IN4
src2[29] => Add48.IN4
src2[29] => Add50.IN4
src2[29] => Add52.IN4
src2[29] => Add54.IN4
src2[29] => Add56.IN4
src2[29] => Add58.IN4
src2[29] => Add60.IN4
src2[29] => Add62.IN4
src2[30] => Add1.IN36
src2[30] => Add3.IN36
src2[30] => Add5.IN36
src2[30] => Add7.IN36
src2[30] => Add9.IN36
src2[30] => Add11.IN36
src2[30] => Add13.IN36
src2[30] => Add15.IN36
src2[30] => Add17.IN36
src2[30] => Add19.IN36
src2[30] => Add21.IN36
src2[30] => Add23.IN36
src2[30] => Add25.IN36
src2[30] => Add27.IN36
src2[30] => Add29.IN36
src2[30] => Add31.IN36
src2[30] => Add33.IN36
src2[30] => Add35.IN36
src2[30] => Add37.IN36
src2[30] => Add39.IN36
src2[30] => Add41.IN36
src2[30] => Add43.IN36
src2[30] => Add45.IN36
src2[30] => Add47.IN36
src2[30] => Add49.IN36
src2[30] => Add51.IN36
src2[30] => Add53.IN36
src2[30] => Add55.IN36
src2[30] => Add57.IN36
src2[30] => Add59.IN36
src2[30] => Add61.IN36
src2[30] => Add63.IN36
src2[30] => Add64.IN36
src2[30] => Add0.IN33
src2[30] => Add2.IN3
src2[30] => Add4.IN3
src2[30] => Add6.IN3
src2[30] => Add8.IN3
src2[30] => Add10.IN3
src2[30] => Add12.IN3
src2[30] => Add14.IN3
src2[30] => Add16.IN3
src2[30] => Add18.IN3
src2[30] => Add20.IN3
src2[30] => Add22.IN3
src2[30] => Add24.IN3
src2[30] => Add26.IN3
src2[30] => Add28.IN3
src2[30] => Add30.IN3
src2[30] => Add32.IN3
src2[30] => Add34.IN3
src2[30] => Add36.IN3
src2[30] => Add38.IN3
src2[30] => Add40.IN3
src2[30] => Add42.IN3
src2[30] => Add44.IN3
src2[30] => Add46.IN3
src2[30] => Add48.IN3
src2[30] => Add50.IN3
src2[30] => Add52.IN3
src2[30] => Add54.IN3
src2[30] => Add56.IN3
src2[30] => Add58.IN3
src2[30] => Add60.IN3
src2[30] => Add62.IN3
src2[31] => Add1.IN35
src2[31] => Add3.IN35
src2[31] => Add5.IN35
src2[31] => Add7.IN35
src2[31] => Add9.IN35
src2[31] => Add11.IN35
src2[31] => Add13.IN35
src2[31] => Add15.IN35
src2[31] => Add17.IN35
src2[31] => Add19.IN35
src2[31] => Add21.IN35
src2[31] => Add23.IN35
src2[31] => Add25.IN35
src2[31] => Add27.IN35
src2[31] => Add29.IN35
src2[31] => Add31.IN35
src2[31] => Add33.IN35
src2[31] => Add35.IN35
src2[31] => Add37.IN35
src2[31] => Add39.IN35
src2[31] => Add41.IN35
src2[31] => Add43.IN35
src2[31] => Add45.IN35
src2[31] => Add47.IN35
src2[31] => Add49.IN35
src2[31] => Add51.IN35
src2[31] => Add53.IN35
src2[31] => Add55.IN35
src2[31] => Add57.IN35
src2[31] => Add59.IN35
src2[31] => Add61.IN35
src2[31] => Add63.IN35
src2[31] => Add64.IN35
src2[31] => Add0.IN32
src2[31] => Add2.IN2
src2[31] => Add4.IN2
src2[31] => Add6.IN2
src2[31] => Add8.IN2
src2[31] => Add10.IN2
src2[31] => Add12.IN2
src2[31] => Add14.IN2
src2[31] => Add16.IN2
src2[31] => Add18.IN2
src2[31] => Add20.IN2
src2[31] => Add22.IN2
src2[31] => Add24.IN2
src2[31] => Add26.IN2
src2[31] => Add28.IN2
src2[31] => Add30.IN2
src2[31] => Add32.IN2
src2[31] => Add34.IN2
src2[31] => Add36.IN2
src2[31] => Add38.IN2
src2[31] => Add40.IN2
src2[31] => Add42.IN2
src2[31] => Add44.IN2
src2[31] => Add46.IN2
src2[31] => Add48.IN2
src2[31] => Add50.IN2
src2[31] => Add52.IN2
src2[31] => Add54.IN2
src2[31] => Add56.IN2
src2[31] => Add58.IN2
src2[31] => Add60.IN2
src2[31] => Add62.IN2
qut[0] <= Add62.DB_MAX_OUTPUT_PORT_TYPE
qut[1] <= Add60.DB_MAX_OUTPUT_PORT_TYPE
qut[2] <= Add58.DB_MAX_OUTPUT_PORT_TYPE
qut[3] <= Add56.DB_MAX_OUTPUT_PORT_TYPE
qut[4] <= Add54.DB_MAX_OUTPUT_PORT_TYPE
qut[5] <= Add52.DB_MAX_OUTPUT_PORT_TYPE
qut[6] <= Add50.DB_MAX_OUTPUT_PORT_TYPE
qut[7] <= Add48.DB_MAX_OUTPUT_PORT_TYPE
qut[8] <= Add46.DB_MAX_OUTPUT_PORT_TYPE
qut[9] <= Add44.DB_MAX_OUTPUT_PORT_TYPE
qut[10] <= Add42.DB_MAX_OUTPUT_PORT_TYPE
qut[11] <= Add40.DB_MAX_OUTPUT_PORT_TYPE
qut[12] <= Add38.DB_MAX_OUTPUT_PORT_TYPE
qut[13] <= Add36.DB_MAX_OUTPUT_PORT_TYPE
qut[14] <= Add34.DB_MAX_OUTPUT_PORT_TYPE
qut[15] <= Add32.DB_MAX_OUTPUT_PORT_TYPE
qut[16] <= Add30.DB_MAX_OUTPUT_PORT_TYPE
qut[17] <= Add28.DB_MAX_OUTPUT_PORT_TYPE
qut[18] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
qut[19] <= Add24.DB_MAX_OUTPUT_PORT_TYPE
qut[20] <= Add22.DB_MAX_OUTPUT_PORT_TYPE
qut[21] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
qut[22] <= Add18.DB_MAX_OUTPUT_PORT_TYPE
qut[23] <= Add16.DB_MAX_OUTPUT_PORT_TYPE
qut[24] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
qut[25] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
qut[26] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
qut[27] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
qut[28] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
qut[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
qut[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
qut[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
rmd[0] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[1] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[2] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[3] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[4] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[5] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[6] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[7] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[8] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[9] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[10] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[11] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[12] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[13] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[14] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[15] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[16] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[17] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[18] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[19] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[20] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[21] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[22] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[23] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[24] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[25] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[26] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[27] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[28] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[29] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[30] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[31] <= acc.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|alu:al|signed_non_restoring_div:div
src1[0] => abs_dividend[0].DATAA
src1[0] => Add0.IN33
src1[1] => abs_dividend[1].DATAA
src1[1] => Add0.IN32
src1[2] => abs_dividend[2].DATAA
src1[2] => Add0.IN31
src1[3] => abs_dividend[3].DATAA
src1[3] => Add0.IN30
src1[4] => abs_dividend[4].DATAA
src1[4] => Add0.IN29
src1[5] => abs_dividend[5].DATAA
src1[5] => Add0.IN28
src1[6] => abs_dividend[6].DATAA
src1[6] => Add0.IN27
src1[7] => abs_dividend[7].DATAA
src1[7] => Add0.IN26
src1[8] => abs_dividend[8].DATAA
src1[8] => Add0.IN25
src1[9] => abs_dividend[9].DATAA
src1[9] => Add0.IN24
src1[10] => abs_dividend[10].DATAA
src1[10] => Add0.IN23
src1[11] => abs_dividend[11].DATAA
src1[11] => Add0.IN22
src1[12] => abs_dividend[12].DATAA
src1[12] => Add0.IN21
src1[13] => abs_dividend[13].DATAA
src1[13] => Add0.IN20
src1[14] => abs_dividend[14].DATAA
src1[14] => Add0.IN19
src1[15] => abs_dividend[15].DATAA
src1[15] => Add0.IN18
src1[16] => abs_dividend[16].DATAA
src1[16] => Add0.IN17
src1[17] => abs_dividend[17].DATAA
src1[17] => Add0.IN16
src1[18] => abs_dividend[18].DATAA
src1[18] => Add0.IN15
src1[19] => abs_dividend[19].DATAA
src1[19] => Add0.IN14
src1[20] => abs_dividend[20].DATAA
src1[20] => Add0.IN13
src1[21] => abs_dividend[21].DATAA
src1[21] => Add0.IN12
src1[22] => abs_dividend[22].DATAA
src1[22] => Add0.IN11
src1[23] => abs_dividend[23].DATAA
src1[23] => Add0.IN10
src1[24] => abs_dividend[24].DATAA
src1[24] => Add0.IN9
src1[25] => abs_dividend[25].DATAA
src1[25] => Add0.IN8
src1[26] => abs_dividend[26].DATAA
src1[26] => Add0.IN7
src1[27] => abs_dividend[27].DATAA
src1[27] => Add0.IN6
src1[28] => abs_dividend[28].DATAA
src1[28] => Add0.IN5
src1[29] => abs_dividend[29].DATAA
src1[29] => Add0.IN4
src1[30] => abs_dividend[30].DATAA
src1[30] => Add0.IN3
src1[31] => sign_result.IN0
src1[31] => abs_dividend[31].OUTPUTSELECT
src1[31] => abs_dividend[30].OUTPUTSELECT
src1[31] => abs_dividend[29].OUTPUTSELECT
src1[31] => abs_dividend[28].OUTPUTSELECT
src1[31] => abs_dividend[27].OUTPUTSELECT
src1[31] => abs_dividend[26].OUTPUTSELECT
src1[31] => abs_dividend[25].OUTPUTSELECT
src1[31] => abs_dividend[24].OUTPUTSELECT
src1[31] => abs_dividend[23].OUTPUTSELECT
src1[31] => abs_dividend[22].OUTPUTSELECT
src1[31] => abs_dividend[21].OUTPUTSELECT
src1[31] => abs_dividend[20].OUTPUTSELECT
src1[31] => abs_dividend[19].OUTPUTSELECT
src1[31] => abs_dividend[18].OUTPUTSELECT
src1[31] => abs_dividend[17].OUTPUTSELECT
src1[31] => abs_dividend[16].OUTPUTSELECT
src1[31] => abs_dividend[15].OUTPUTSELECT
src1[31] => abs_dividend[14].OUTPUTSELECT
src1[31] => abs_dividend[13].OUTPUTSELECT
src1[31] => abs_dividend[12].OUTPUTSELECT
src1[31] => abs_dividend[11].OUTPUTSELECT
src1[31] => abs_dividend[10].OUTPUTSELECT
src1[31] => abs_dividend[9].OUTPUTSELECT
src1[31] => abs_dividend[8].OUTPUTSELECT
src1[31] => abs_dividend[7].OUTPUTSELECT
src1[31] => abs_dividend[6].OUTPUTSELECT
src1[31] => abs_dividend[5].OUTPUTSELECT
src1[31] => abs_dividend[4].OUTPUTSELECT
src1[31] => abs_dividend[3].OUTPUTSELECT
src1[31] => abs_dividend[2].OUTPUTSELECT
src1[31] => abs_dividend[1].OUTPUTSELECT
src1[31] => abs_dividend[0].OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => acc.OUTPUTSELECT
src1[31] => Add0.IN2
src2[0] => abs_divisor[0].DATAA
src2[0] => Add1.IN33
src2[1] => abs_divisor[1].DATAA
src2[1] => Add1.IN32
src2[2] => abs_divisor[2].DATAA
src2[2] => Add1.IN31
src2[3] => abs_divisor[3].DATAA
src2[3] => Add1.IN30
src2[4] => abs_divisor[4].DATAA
src2[4] => Add1.IN29
src2[5] => abs_divisor[5].DATAA
src2[5] => Add1.IN28
src2[6] => abs_divisor[6].DATAA
src2[6] => Add1.IN27
src2[7] => abs_divisor[7].DATAA
src2[7] => Add1.IN26
src2[8] => abs_divisor[8].DATAA
src2[8] => Add1.IN25
src2[9] => abs_divisor[9].DATAA
src2[9] => Add1.IN24
src2[10] => abs_divisor[10].DATAA
src2[10] => Add1.IN23
src2[11] => abs_divisor[11].DATAA
src2[11] => Add1.IN22
src2[12] => abs_divisor[12].DATAA
src2[12] => Add1.IN21
src2[13] => abs_divisor[13].DATAA
src2[13] => Add1.IN20
src2[14] => abs_divisor[14].DATAA
src2[14] => Add1.IN19
src2[15] => abs_divisor[15].DATAA
src2[15] => Add1.IN18
src2[16] => abs_divisor[16].DATAA
src2[16] => Add1.IN17
src2[17] => abs_divisor[17].DATAA
src2[17] => Add1.IN16
src2[18] => abs_divisor[18].DATAA
src2[18] => Add1.IN15
src2[19] => abs_divisor[19].DATAA
src2[19] => Add1.IN14
src2[20] => abs_divisor[20].DATAA
src2[20] => Add1.IN13
src2[21] => abs_divisor[21].DATAA
src2[21] => Add1.IN12
src2[22] => abs_divisor[22].DATAA
src2[22] => Add1.IN11
src2[23] => abs_divisor[23].DATAA
src2[23] => Add1.IN10
src2[24] => abs_divisor[24].DATAA
src2[24] => Add1.IN9
src2[25] => abs_divisor[25].DATAA
src2[25] => Add1.IN8
src2[26] => abs_divisor[26].DATAA
src2[26] => Add1.IN7
src2[27] => abs_divisor[27].DATAA
src2[27] => Add1.IN6
src2[28] => abs_divisor[28].DATAA
src2[28] => Add1.IN5
src2[29] => abs_divisor[29].DATAA
src2[29] => Add1.IN4
src2[30] => abs_divisor[30].DATAA
src2[30] => Add1.IN3
src2[31] => sign_result.IN1
src2[31] => abs_divisor[31].OUTPUTSELECT
src2[31] => abs_divisor[30].OUTPUTSELECT
src2[31] => abs_divisor[29].OUTPUTSELECT
src2[31] => abs_divisor[28].OUTPUTSELECT
src2[31] => abs_divisor[27].OUTPUTSELECT
src2[31] => abs_divisor[26].OUTPUTSELECT
src2[31] => abs_divisor[25].OUTPUTSELECT
src2[31] => abs_divisor[24].OUTPUTSELECT
src2[31] => abs_divisor[23].OUTPUTSELECT
src2[31] => abs_divisor[22].OUTPUTSELECT
src2[31] => abs_divisor[21].OUTPUTSELECT
src2[31] => abs_divisor[20].OUTPUTSELECT
src2[31] => abs_divisor[19].OUTPUTSELECT
src2[31] => abs_divisor[18].OUTPUTSELECT
src2[31] => abs_divisor[17].OUTPUTSELECT
src2[31] => abs_divisor[16].OUTPUTSELECT
src2[31] => abs_divisor[15].OUTPUTSELECT
src2[31] => abs_divisor[14].OUTPUTSELECT
src2[31] => abs_divisor[13].OUTPUTSELECT
src2[31] => abs_divisor[12].OUTPUTSELECT
src2[31] => abs_divisor[11].OUTPUTSELECT
src2[31] => abs_divisor[10].OUTPUTSELECT
src2[31] => abs_divisor[9].OUTPUTSELECT
src2[31] => abs_divisor[8].OUTPUTSELECT
src2[31] => abs_divisor[7].OUTPUTSELECT
src2[31] => abs_divisor[6].OUTPUTSELECT
src2[31] => abs_divisor[5].OUTPUTSELECT
src2[31] => abs_divisor[4].OUTPUTSELECT
src2[31] => abs_divisor[3].OUTPUTSELECT
src2[31] => abs_divisor[2].OUTPUTSELECT
src2[31] => abs_divisor[1].OUTPUTSELECT
src2[31] => abs_divisor[0].OUTPUTSELECT
src2[31] => Add1.IN2
qut[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[18] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[19] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[20] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[21] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[22] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[23] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[24] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[25] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[26] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[27] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[28] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[29] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[30] <= q.DB_MAX_OUTPUT_PORT_TYPE
qut[31] <= q.DB_MAX_OUTPUT_PORT_TYPE
rmd[0] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[1] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[2] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[3] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[4] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[5] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[6] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[7] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[8] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[9] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[10] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[11] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[12] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[13] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[14] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[15] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[16] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[17] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[18] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[19] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[20] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[21] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[22] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[23] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[24] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[25] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[26] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[27] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[28] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[29] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[30] <= acc.DB_MAX_OUTPUT_PORT_TYPE
rmd[31] <= acc.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|reg_execute_memory:memory
mem_wrenE => mem_wrenM~reg0.DATAIN
rd_wrenE => rd_wrenM~reg0.DATAIN
wb_selE[0] => wb_selM[0]~reg0.DATAIN
wb_selE[1] => wb_selM[1]~reg0.DATAIN
ld_selE[0] => ld_selM[0]~reg0.DATAIN
ld_selE[1] => ld_selM[1]~reg0.DATAIN
ld_selE[2] => ld_selM[2]~reg0.DATAIN
byte_enE[0] => byte_enM[0]~reg0.DATAIN
byte_enE[1] => byte_enM[1]~reg0.DATAIN
byte_enE[2] => byte_enM[2]~reg0.DATAIN
byte_enE[3] => byte_enM[3]~reg0.DATAIN
rd_addrE[0] => rd_addrM[0]~reg0.DATAIN
rd_addrE[1] => rd_addrM[1]~reg0.DATAIN
rd_addrE[2] => rd_addrM[2]~reg0.DATAIN
rd_addrE[3] => rd_addrM[3]~reg0.DATAIN
rd_addrE[4] => rd_addrM[4]~reg0.DATAIN
pc4E[0] => pc4M[0]~reg0.DATAIN
pc4E[1] => pc4M[1]~reg0.DATAIN
pc4E[2] => pc4M[2]~reg0.DATAIN
pc4E[3] => pc4M[3]~reg0.DATAIN
pc4E[4] => pc4M[4]~reg0.DATAIN
pc4E[5] => pc4M[5]~reg0.DATAIN
pc4E[6] => pc4M[6]~reg0.DATAIN
pc4E[7] => pc4M[7]~reg0.DATAIN
pc4E[8] => pc4M[8]~reg0.DATAIN
pc4E[9] => pc4M[9]~reg0.DATAIN
pc4E[10] => pc4M[10]~reg0.DATAIN
pc4E[11] => pc4M[11]~reg0.DATAIN
pc4E[12] => pc4M[12]~reg0.DATAIN
alu_dataE[0] => alu_dataM[0]~reg0.DATAIN
alu_dataE[1] => alu_dataM[1]~reg0.DATAIN
alu_dataE[2] => alu_dataM[2]~reg0.DATAIN
alu_dataE[3] => alu_dataM[3]~reg0.DATAIN
alu_dataE[4] => alu_dataM[4]~reg0.DATAIN
alu_dataE[5] => alu_dataM[5]~reg0.DATAIN
alu_dataE[6] => alu_dataM[6]~reg0.DATAIN
alu_dataE[7] => alu_dataM[7]~reg0.DATAIN
alu_dataE[8] => alu_dataM[8]~reg0.DATAIN
alu_dataE[9] => alu_dataM[9]~reg0.DATAIN
alu_dataE[10] => alu_dataM[10]~reg0.DATAIN
alu_dataE[11] => alu_dataM[11]~reg0.DATAIN
alu_dataE[12] => alu_dataM[12]~reg0.DATAIN
alu_dataE[13] => alu_dataM[13]~reg0.DATAIN
alu_dataE[14] => alu_dataM[14]~reg0.DATAIN
alu_dataE[15] => alu_dataM[15]~reg0.DATAIN
alu_dataE[16] => alu_dataM[16]~reg0.DATAIN
alu_dataE[17] => alu_dataM[17]~reg0.DATAIN
alu_dataE[18] => alu_dataM[18]~reg0.DATAIN
alu_dataE[19] => alu_dataM[19]~reg0.DATAIN
alu_dataE[20] => alu_dataM[20]~reg0.DATAIN
alu_dataE[21] => alu_dataM[21]~reg0.DATAIN
alu_dataE[22] => alu_dataM[22]~reg0.DATAIN
alu_dataE[23] => alu_dataM[23]~reg0.DATAIN
alu_dataE[24] => alu_dataM[24]~reg0.DATAIN
alu_dataE[25] => alu_dataM[25]~reg0.DATAIN
alu_dataE[26] => alu_dataM[26]~reg0.DATAIN
alu_dataE[27] => alu_dataM[27]~reg0.DATAIN
alu_dataE[28] => alu_dataM[28]~reg0.DATAIN
alu_dataE[29] => alu_dataM[29]~reg0.DATAIN
alu_dataE[30] => alu_dataM[30]~reg0.DATAIN
alu_dataE[31] => alu_dataM[31]~reg0.DATAIN
forward2outE[0] => forward2outM[0]~reg0.DATAIN
forward2outE[1] => forward2outM[1]~reg0.DATAIN
forward2outE[2] => forward2outM[2]~reg0.DATAIN
forward2outE[3] => forward2outM[3]~reg0.DATAIN
forward2outE[4] => forward2outM[4]~reg0.DATAIN
forward2outE[5] => forward2outM[5]~reg0.DATAIN
forward2outE[6] => forward2outM[6]~reg0.DATAIN
forward2outE[7] => forward2outM[7]~reg0.DATAIN
forward2outE[8] => forward2outM[8]~reg0.DATAIN
forward2outE[9] => forward2outM[9]~reg0.DATAIN
forward2outE[10] => forward2outM[10]~reg0.DATAIN
forward2outE[11] => forward2outM[11]~reg0.DATAIN
forward2outE[12] => forward2outM[12]~reg0.DATAIN
forward2outE[13] => forward2outM[13]~reg0.DATAIN
forward2outE[14] => forward2outM[14]~reg0.DATAIN
forward2outE[15] => forward2outM[15]~reg0.DATAIN
forward2outE[16] => forward2outM[16]~reg0.DATAIN
forward2outE[17] => forward2outM[17]~reg0.DATAIN
forward2outE[18] => forward2outM[18]~reg0.DATAIN
forward2outE[19] => forward2outM[19]~reg0.DATAIN
forward2outE[20] => forward2outM[20]~reg0.DATAIN
forward2outE[21] => forward2outM[21]~reg0.DATAIN
forward2outE[22] => forward2outM[22]~reg0.DATAIN
forward2outE[23] => forward2outM[23]~reg0.DATAIN
forward2outE[24] => forward2outM[24]~reg0.DATAIN
forward2outE[25] => forward2outM[25]~reg0.DATAIN
forward2outE[26] => forward2outM[26]~reg0.DATAIN
forward2outE[27] => forward2outM[27]~reg0.DATAIN
forward2outE[28] => forward2outM[28]~reg0.DATAIN
forward2outE[29] => forward2outM[29]~reg0.DATAIN
forward2outE[30] => forward2outM[30]~reg0.DATAIN
forward2outE[31] => forward2outM[31]~reg0.DATAIN
clk => pc4M[0]~reg0.CLK
clk => pc4M[1]~reg0.CLK
clk => pc4M[2]~reg0.CLK
clk => pc4M[3]~reg0.CLK
clk => pc4M[4]~reg0.CLK
clk => pc4M[5]~reg0.CLK
clk => pc4M[6]~reg0.CLK
clk => pc4M[7]~reg0.CLK
clk => pc4M[8]~reg0.CLK
clk => pc4M[9]~reg0.CLK
clk => pc4M[10]~reg0.CLK
clk => pc4M[11]~reg0.CLK
clk => pc4M[12]~reg0.CLK
clk => rd_addrM[0]~reg0.CLK
clk => rd_addrM[1]~reg0.CLK
clk => rd_addrM[2]~reg0.CLK
clk => rd_addrM[3]~reg0.CLK
clk => rd_addrM[4]~reg0.CLK
clk => forward2outM[0]~reg0.CLK
clk => forward2outM[1]~reg0.CLK
clk => forward2outM[2]~reg0.CLK
clk => forward2outM[3]~reg0.CLK
clk => forward2outM[4]~reg0.CLK
clk => forward2outM[5]~reg0.CLK
clk => forward2outM[6]~reg0.CLK
clk => forward2outM[7]~reg0.CLK
clk => forward2outM[8]~reg0.CLK
clk => forward2outM[9]~reg0.CLK
clk => forward2outM[10]~reg0.CLK
clk => forward2outM[11]~reg0.CLK
clk => forward2outM[12]~reg0.CLK
clk => forward2outM[13]~reg0.CLK
clk => forward2outM[14]~reg0.CLK
clk => forward2outM[15]~reg0.CLK
clk => forward2outM[16]~reg0.CLK
clk => forward2outM[17]~reg0.CLK
clk => forward2outM[18]~reg0.CLK
clk => forward2outM[19]~reg0.CLK
clk => forward2outM[20]~reg0.CLK
clk => forward2outM[21]~reg0.CLK
clk => forward2outM[22]~reg0.CLK
clk => forward2outM[23]~reg0.CLK
clk => forward2outM[24]~reg0.CLK
clk => forward2outM[25]~reg0.CLK
clk => forward2outM[26]~reg0.CLK
clk => forward2outM[27]~reg0.CLK
clk => forward2outM[28]~reg0.CLK
clk => forward2outM[29]~reg0.CLK
clk => forward2outM[30]~reg0.CLK
clk => forward2outM[31]~reg0.CLK
clk => alu_dataM[0]~reg0.CLK
clk => alu_dataM[1]~reg0.CLK
clk => alu_dataM[2]~reg0.CLK
clk => alu_dataM[3]~reg0.CLK
clk => alu_dataM[4]~reg0.CLK
clk => alu_dataM[5]~reg0.CLK
clk => alu_dataM[6]~reg0.CLK
clk => alu_dataM[7]~reg0.CLK
clk => alu_dataM[8]~reg0.CLK
clk => alu_dataM[9]~reg0.CLK
clk => alu_dataM[10]~reg0.CLK
clk => alu_dataM[11]~reg0.CLK
clk => alu_dataM[12]~reg0.CLK
clk => alu_dataM[13]~reg0.CLK
clk => alu_dataM[14]~reg0.CLK
clk => alu_dataM[15]~reg0.CLK
clk => alu_dataM[16]~reg0.CLK
clk => alu_dataM[17]~reg0.CLK
clk => alu_dataM[18]~reg0.CLK
clk => alu_dataM[19]~reg0.CLK
clk => alu_dataM[20]~reg0.CLK
clk => alu_dataM[21]~reg0.CLK
clk => alu_dataM[22]~reg0.CLK
clk => alu_dataM[23]~reg0.CLK
clk => alu_dataM[24]~reg0.CLK
clk => alu_dataM[25]~reg0.CLK
clk => alu_dataM[26]~reg0.CLK
clk => alu_dataM[27]~reg0.CLK
clk => alu_dataM[28]~reg0.CLK
clk => alu_dataM[29]~reg0.CLK
clk => alu_dataM[30]~reg0.CLK
clk => alu_dataM[31]~reg0.CLK
clk => rd_wrenM~reg0.CLK
clk => byte_enM[0]~reg0.CLK
clk => byte_enM[1]~reg0.CLK
clk => byte_enM[2]~reg0.CLK
clk => byte_enM[3]~reg0.CLK
clk => mem_wrenM~reg0.CLK
clk => ld_selM[0]~reg0.CLK
clk => ld_selM[1]~reg0.CLK
clk => ld_selM[2]~reg0.CLK
clk => wb_selM[0]~reg0.CLK
clk => wb_selM[1]~reg0.CLK
aclr => pc4M[0]~reg0.ACLR
aclr => pc4M[1]~reg0.ACLR
aclr => pc4M[2]~reg0.ACLR
aclr => pc4M[3]~reg0.ACLR
aclr => pc4M[4]~reg0.ACLR
aclr => pc4M[5]~reg0.ACLR
aclr => pc4M[6]~reg0.ACLR
aclr => pc4M[7]~reg0.ACLR
aclr => pc4M[8]~reg0.ACLR
aclr => pc4M[9]~reg0.ACLR
aclr => pc4M[10]~reg0.ACLR
aclr => pc4M[11]~reg0.ACLR
aclr => pc4M[12]~reg0.ACLR
aclr => rd_addrM[0]~reg0.ACLR
aclr => rd_addrM[1]~reg0.ACLR
aclr => rd_addrM[2]~reg0.ACLR
aclr => rd_addrM[3]~reg0.ACLR
aclr => rd_addrM[4]~reg0.ACLR
aclr => forward2outM[0]~reg0.ACLR
aclr => forward2outM[1]~reg0.ACLR
aclr => forward2outM[2]~reg0.ACLR
aclr => forward2outM[3]~reg0.ACLR
aclr => forward2outM[4]~reg0.ACLR
aclr => forward2outM[5]~reg0.ACLR
aclr => forward2outM[6]~reg0.ACLR
aclr => forward2outM[7]~reg0.ACLR
aclr => forward2outM[8]~reg0.ACLR
aclr => forward2outM[9]~reg0.ACLR
aclr => forward2outM[10]~reg0.ACLR
aclr => forward2outM[11]~reg0.ACLR
aclr => forward2outM[12]~reg0.ACLR
aclr => forward2outM[13]~reg0.ACLR
aclr => forward2outM[14]~reg0.ACLR
aclr => forward2outM[15]~reg0.ACLR
aclr => forward2outM[16]~reg0.ACLR
aclr => forward2outM[17]~reg0.ACLR
aclr => forward2outM[18]~reg0.ACLR
aclr => forward2outM[19]~reg0.ACLR
aclr => forward2outM[20]~reg0.ACLR
aclr => forward2outM[21]~reg0.ACLR
aclr => forward2outM[22]~reg0.ACLR
aclr => forward2outM[23]~reg0.ACLR
aclr => forward2outM[24]~reg0.ACLR
aclr => forward2outM[25]~reg0.ACLR
aclr => forward2outM[26]~reg0.ACLR
aclr => forward2outM[27]~reg0.ACLR
aclr => forward2outM[28]~reg0.ACLR
aclr => forward2outM[29]~reg0.ACLR
aclr => forward2outM[30]~reg0.ACLR
aclr => forward2outM[31]~reg0.ACLR
aclr => alu_dataM[0]~reg0.ACLR
aclr => alu_dataM[1]~reg0.ACLR
aclr => alu_dataM[2]~reg0.ACLR
aclr => alu_dataM[3]~reg0.ACLR
aclr => alu_dataM[4]~reg0.ACLR
aclr => alu_dataM[5]~reg0.ACLR
aclr => alu_dataM[6]~reg0.ACLR
aclr => alu_dataM[7]~reg0.ACLR
aclr => alu_dataM[8]~reg0.ACLR
aclr => alu_dataM[9]~reg0.ACLR
aclr => alu_dataM[10]~reg0.ACLR
aclr => alu_dataM[11]~reg0.ACLR
aclr => alu_dataM[12]~reg0.ACLR
aclr => alu_dataM[13]~reg0.ACLR
aclr => alu_dataM[14]~reg0.ACLR
aclr => alu_dataM[15]~reg0.ACLR
aclr => alu_dataM[16]~reg0.ACLR
aclr => alu_dataM[17]~reg0.ACLR
aclr => alu_dataM[18]~reg0.ACLR
aclr => alu_dataM[19]~reg0.ACLR
aclr => alu_dataM[20]~reg0.ACLR
aclr => alu_dataM[21]~reg0.ACLR
aclr => alu_dataM[22]~reg0.ACLR
aclr => alu_dataM[23]~reg0.ACLR
aclr => alu_dataM[24]~reg0.ACLR
aclr => alu_dataM[25]~reg0.ACLR
aclr => alu_dataM[26]~reg0.ACLR
aclr => alu_dataM[27]~reg0.ACLR
aclr => alu_dataM[28]~reg0.ACLR
aclr => alu_dataM[29]~reg0.ACLR
aclr => alu_dataM[30]~reg0.ACLR
aclr => alu_dataM[31]~reg0.ACLR
aclr => rd_wrenM~reg0.ACLR
aclr => byte_enM[0]~reg0.ACLR
aclr => byte_enM[1]~reg0.ACLR
aclr => byte_enM[2]~reg0.ACLR
aclr => byte_enM[3]~reg0.ACLR
aclr => mem_wrenM~reg0.ACLR
aclr => ld_selM[0]~reg0.ACLR
aclr => ld_selM[1]~reg0.ACLR
aclr => ld_selM[2]~reg0.ACLR
aclr => wb_selM[0]~reg0.ACLR
aclr => wb_selM[1]~reg0.ACLR
mem_wrenM <= mem_wrenM~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_wrenM <= rd_wrenM~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_selM[0] <= wb_selM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_selM[1] <= wb_selM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_selM[0] <= ld_selM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_selM[1] <= ld_selM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_selM[2] <= ld_selM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enM[0] <= byte_enM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enM[1] <= byte_enM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enM[2] <= byte_enM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enM[3] <= byte_enM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addrM[0] <= rd_addrM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addrM[1] <= rd_addrM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addrM[2] <= rd_addrM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addrM[3] <= rd_addrM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addrM[4] <= rd_addrM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4M[0] <= pc4M[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4M[1] <= pc4M[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4M[2] <= pc4M[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4M[3] <= pc4M[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4M[4] <= pc4M[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4M[5] <= pc4M[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4M[6] <= pc4M[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4M[7] <= pc4M[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4M[8] <= pc4M[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4M[9] <= pc4M[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4M[10] <= pc4M[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4M[11] <= pc4M[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4M[12] <= pc4M[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[0] <= alu_dataM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[1] <= alu_dataM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[2] <= alu_dataM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[3] <= alu_dataM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[4] <= alu_dataM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[5] <= alu_dataM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[6] <= alu_dataM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[7] <= alu_dataM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[8] <= alu_dataM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[9] <= alu_dataM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[10] <= alu_dataM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[11] <= alu_dataM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[12] <= alu_dataM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[13] <= alu_dataM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[14] <= alu_dataM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[15] <= alu_dataM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[16] <= alu_dataM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[17] <= alu_dataM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[18] <= alu_dataM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[19] <= alu_dataM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[20] <= alu_dataM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[21] <= alu_dataM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[22] <= alu_dataM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[23] <= alu_dataM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[24] <= alu_dataM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[25] <= alu_dataM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[26] <= alu_dataM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[27] <= alu_dataM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[28] <= alu_dataM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[29] <= alu_dataM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[30] <= alu_dataM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataM[31] <= alu_dataM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[0] <= forward2outM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[1] <= forward2outM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[2] <= forward2outM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[3] <= forward2outM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[4] <= forward2outM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[5] <= forward2outM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[6] <= forward2outM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[7] <= forward2outM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[8] <= forward2outM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[9] <= forward2outM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[10] <= forward2outM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[11] <= forward2outM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[12] <= forward2outM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[13] <= forward2outM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[14] <= forward2outM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[15] <= forward2outM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[16] <= forward2outM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[17] <= forward2outM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[18] <= forward2outM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[19] <= forward2outM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[20] <= forward2outM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[21] <= forward2outM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[22] <= forward2outM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[23] <= forward2outM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[24] <= forward2outM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[25] <= forward2outM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[26] <= forward2outM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[27] <= forward2outM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[28] <= forward2outM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[29] <= forward2outM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[30] <= forward2outM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forward2outM[31] <= forward2outM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|lsu:dmem
clk_i => clk_i.IN11
rst_ni => rst_ni.IN11
st_en => st_en.IN12
addr[0] => addr[0].IN14
addr[1] => addr[1].IN14
addr[2] => addr[2].IN14
addr[3] => addr[3].IN14
addr[4] => addr[4].IN14
addr[5] => addr[5].IN14
addr[6] => addr[6].IN14
addr[7] => addr[7].IN14
addr[8] => addr[8].IN14
addr[9] => addr[9].IN14
addr[10] => addr[10].IN14
addr[11] => addr[11].IN14
byte_en[0] => byte_en[0].IN13
byte_en[1] => byte_en[1].IN13
byte_en[2] => byte_en[2].IN13
byte_en[3] => byte_en[3].IN13
ld_sel[0] => ld_sel[0].IN1
ld_sel[1] => ld_sel[1].IN1
ld_sel[2] => ld_sel[2].IN1
st_data[0] => st_data[0].IN13
st_data[1] => st_data[1].IN13
st_data[2] => st_data[2].IN13
st_data[3] => st_data[3].IN13
st_data[4] => st_data[4].IN13
st_data[5] => st_data[5].IN13
st_data[6] => st_data[6].IN13
st_data[7] => st_data[7].IN13
st_data[8] => st_data[8].IN13
st_data[9] => st_data[9].IN13
st_data[10] => st_data[10].IN13
st_data[11] => st_data[11].IN13
st_data[12] => st_data[12].IN13
st_data[13] => st_data[13].IN13
st_data[14] => st_data[14].IN13
st_data[15] => st_data[15].IN13
st_data[16] => st_data[16].IN13
st_data[17] => st_data[17].IN13
st_data[18] => st_data[18].IN13
st_data[19] => st_data[19].IN13
st_data[20] => st_data[20].IN13
st_data[21] => st_data[21].IN13
st_data[22] => st_data[22].IN13
st_data[23] => st_data[23].IN13
st_data[24] => st_data[24].IN13
st_data[25] => st_data[25].IN13
st_data[26] => st_data[26].IN13
st_data[27] => st_data[27].IN13
st_data[28] => st_data[28].IN13
st_data[29] => st_data[29].IN13
st_data[30] => st_data[30].IN13
st_data[31] => st_data[31].IN13
io_sw[0] => io_sw[0].IN1
io_sw[1] => io_sw[1].IN1
io_sw[2] => io_sw[2].IN1
io_sw[3] => io_sw[3].IN1
io_sw[4] => io_sw[4].IN1
io_sw[5] => io_sw[5].IN1
io_sw[6] => io_sw[6].IN1
io_sw[7] => io_sw[7].IN1
io_sw[8] => io_sw[8].IN1
io_sw[9] => io_sw[9].IN1
io_sw[10] => io_sw[10].IN1
io_sw[11] => io_sw[11].IN1
io_sw[12] => io_sw[12].IN1
io_sw[13] => io_sw[13].IN1
io_sw[14] => io_sw[14].IN1
io_sw[15] => io_sw[15].IN1
io_sw[16] => io_sw[16].IN1
io_sw[17] => io_sw[17].IN1
io_sw[18] => io_sw[18].IN1
io_sw[19] => io_sw[19].IN1
io_sw[20] => io_sw[20].IN1
io_sw[21] => io_sw[21].IN1
io_sw[22] => io_sw[22].IN1
io_sw[23] => io_sw[23].IN1
io_sw[24] => io_sw[24].IN1
io_sw[25] => io_sw[25].IN1
io_sw[26] => io_sw[26].IN1
io_sw[27] => io_sw[27].IN1
io_sw[28] => io_sw[28].IN1
io_sw[29] => io_sw[29].IN1
io_sw[30] => io_sw[30].IN1
io_sw[31] => io_sw[31].IN1
ld_data[0] <= ld_sel_mux:lsm.ld_data
ld_data[1] <= ld_sel_mux:lsm.ld_data
ld_data[2] <= ld_sel_mux:lsm.ld_data
ld_data[3] <= ld_sel_mux:lsm.ld_data
ld_data[4] <= ld_sel_mux:lsm.ld_data
ld_data[5] <= ld_sel_mux:lsm.ld_data
ld_data[6] <= ld_sel_mux:lsm.ld_data
ld_data[7] <= ld_sel_mux:lsm.ld_data
ld_data[8] <= ld_sel_mux:lsm.ld_data
ld_data[9] <= ld_sel_mux:lsm.ld_data
ld_data[10] <= ld_sel_mux:lsm.ld_data
ld_data[11] <= ld_sel_mux:lsm.ld_data
ld_data[12] <= ld_sel_mux:lsm.ld_data
ld_data[13] <= ld_sel_mux:lsm.ld_data
ld_data[14] <= ld_sel_mux:lsm.ld_data
ld_data[15] <= ld_sel_mux:lsm.ld_data
ld_data[16] <= ld_sel_mux:lsm.ld_data
ld_data[17] <= ld_sel_mux:lsm.ld_data
ld_data[18] <= ld_sel_mux:lsm.ld_data
ld_data[19] <= ld_sel_mux:lsm.ld_data
ld_data[20] <= ld_sel_mux:lsm.ld_data
ld_data[21] <= ld_sel_mux:lsm.ld_data
ld_data[22] <= ld_sel_mux:lsm.ld_data
ld_data[23] <= ld_sel_mux:lsm.ld_data
ld_data[24] <= ld_sel_mux:lsm.ld_data
ld_data[25] <= ld_sel_mux:lsm.ld_data
ld_data[26] <= ld_sel_mux:lsm.ld_data
ld_data[27] <= ld_sel_mux:lsm.ld_data
ld_data[28] <= ld_sel_mux:lsm.ld_data
ld_data[29] <= ld_sel_mux:lsm.ld_data
ld_data[30] <= ld_sel_mux:lsm.ld_data
ld_data[31] <= ld_sel_mux:lsm.ld_data
io_lcd[0] <= reg32_cp:lcd.outs
io_lcd[1] <= reg32_cp:lcd.outs
io_lcd[2] <= reg32_cp:lcd.outs
io_lcd[3] <= reg32_cp:lcd.outs
io_lcd[4] <= reg32_cp:lcd.outs
io_lcd[5] <= reg32_cp:lcd.outs
io_lcd[6] <= reg32_cp:lcd.outs
io_lcd[7] <= reg32_cp:lcd.outs
io_lcd[8] <= reg32_cp:lcd.outs
io_lcd[9] <= reg32_cp:lcd.outs
io_lcd[10] <= reg32_cp:lcd.outs
io_lcd[11] <= reg32_cp:lcd.outs
io_lcd[12] <= reg32_cp:lcd.outs
io_lcd[13] <= reg32_cp:lcd.outs
io_lcd[14] <= reg32_cp:lcd.outs
io_lcd[15] <= reg32_cp:lcd.outs
io_lcd[16] <= reg32_cp:lcd.outs
io_lcd[17] <= reg32_cp:lcd.outs
io_lcd[18] <= reg32_cp:lcd.outs
io_lcd[19] <= reg32_cp:lcd.outs
io_lcd[20] <= reg32_cp:lcd.outs
io_lcd[21] <= reg32_cp:lcd.outs
io_lcd[22] <= reg32_cp:lcd.outs
io_lcd[23] <= reg32_cp:lcd.outs
io_lcd[24] <= reg32_cp:lcd.outs
io_lcd[25] <= reg32_cp:lcd.outs
io_lcd[26] <= reg32_cp:lcd.outs
io_lcd[27] <= reg32_cp:lcd.outs
io_lcd[28] <= reg32_cp:lcd.outs
io_lcd[29] <= reg32_cp:lcd.outs
io_lcd[30] <= reg32_cp:lcd.outs
io_lcd[31] <= reg32_cp:lcd.outs
io_ledg[0] <= reg32_cp:ledg.outs
io_ledg[1] <= reg32_cp:ledg.outs
io_ledg[2] <= reg32_cp:ledg.outs
io_ledg[3] <= reg32_cp:ledg.outs
io_ledg[4] <= reg32_cp:ledg.outs
io_ledg[5] <= reg32_cp:ledg.outs
io_ledg[6] <= reg32_cp:ledg.outs
io_ledg[7] <= reg32_cp:ledg.outs
io_ledg[8] <= reg32_cp:ledg.outs
io_ledg[9] <= reg32_cp:ledg.outs
io_ledg[10] <= reg32_cp:ledg.outs
io_ledg[11] <= reg32_cp:ledg.outs
io_ledg[12] <= reg32_cp:ledg.outs
io_ledg[13] <= reg32_cp:ledg.outs
io_ledg[14] <= reg32_cp:ledg.outs
io_ledg[15] <= reg32_cp:ledg.outs
io_ledg[16] <= reg32_cp:ledg.outs
io_ledg[17] <= reg32_cp:ledg.outs
io_ledg[18] <= reg32_cp:ledg.outs
io_ledg[19] <= reg32_cp:ledg.outs
io_ledg[20] <= reg32_cp:ledg.outs
io_ledg[21] <= reg32_cp:ledg.outs
io_ledg[22] <= reg32_cp:ledg.outs
io_ledg[23] <= reg32_cp:ledg.outs
io_ledg[24] <= reg32_cp:ledg.outs
io_ledg[25] <= reg32_cp:ledg.outs
io_ledg[26] <= reg32_cp:ledg.outs
io_ledg[27] <= reg32_cp:ledg.outs
io_ledg[28] <= reg32_cp:ledg.outs
io_ledg[29] <= reg32_cp:ledg.outs
io_ledg[30] <= reg32_cp:ledg.outs
io_ledg[31] <= reg32_cp:ledg.outs
io_ledr[0] <= reg32_cp:ledr.outs
io_ledr[1] <= reg32_cp:ledr.outs
io_ledr[2] <= reg32_cp:ledr.outs
io_ledr[3] <= reg32_cp:ledr.outs
io_ledr[4] <= reg32_cp:ledr.outs
io_ledr[5] <= reg32_cp:ledr.outs
io_ledr[6] <= reg32_cp:ledr.outs
io_ledr[7] <= reg32_cp:ledr.outs
io_ledr[8] <= reg32_cp:ledr.outs
io_ledr[9] <= reg32_cp:ledr.outs
io_ledr[10] <= reg32_cp:ledr.outs
io_ledr[11] <= reg32_cp:ledr.outs
io_ledr[12] <= reg32_cp:ledr.outs
io_ledr[13] <= reg32_cp:ledr.outs
io_ledr[14] <= reg32_cp:ledr.outs
io_ledr[15] <= reg32_cp:ledr.outs
io_ledr[16] <= reg32_cp:ledr.outs
io_ledr[17] <= reg32_cp:ledr.outs
io_ledr[18] <= reg32_cp:ledr.outs
io_ledr[19] <= reg32_cp:ledr.outs
io_ledr[20] <= reg32_cp:ledr.outs
io_ledr[21] <= reg32_cp:ledr.outs
io_ledr[22] <= reg32_cp:ledr.outs
io_ledr[23] <= reg32_cp:ledr.outs
io_ledr[24] <= reg32_cp:ledr.outs
io_ledr[25] <= reg32_cp:ledr.outs
io_ledr[26] <= reg32_cp:ledr.outs
io_ledr[27] <= reg32_cp:ledr.outs
io_ledr[28] <= reg32_cp:ledr.outs
io_ledr[29] <= reg32_cp:ledr.outs
io_ledr[30] <= reg32_cp:ledr.outs
io_ledr[31] <= reg32_cp:ledr.outs
io_hex0[0] <= reg32_cp:hex0.outs
io_hex0[1] <= reg32_cp:hex0.outs
io_hex0[2] <= reg32_cp:hex0.outs
io_hex0[3] <= reg32_cp:hex0.outs
io_hex0[4] <= reg32_cp:hex0.outs
io_hex0[5] <= reg32_cp:hex0.outs
io_hex0[6] <= reg32_cp:hex0.outs
io_hex0[7] <= reg32_cp:hex0.outs
io_hex0[8] <= reg32_cp:hex0.outs
io_hex0[9] <= reg32_cp:hex0.outs
io_hex0[10] <= reg32_cp:hex0.outs
io_hex0[11] <= reg32_cp:hex0.outs
io_hex0[12] <= reg32_cp:hex0.outs
io_hex0[13] <= reg32_cp:hex0.outs
io_hex0[14] <= reg32_cp:hex0.outs
io_hex0[15] <= reg32_cp:hex0.outs
io_hex0[16] <= reg32_cp:hex0.outs
io_hex0[17] <= reg32_cp:hex0.outs
io_hex0[18] <= reg32_cp:hex0.outs
io_hex0[19] <= reg32_cp:hex0.outs
io_hex0[20] <= reg32_cp:hex0.outs
io_hex0[21] <= reg32_cp:hex0.outs
io_hex0[22] <= reg32_cp:hex0.outs
io_hex0[23] <= reg32_cp:hex0.outs
io_hex0[24] <= reg32_cp:hex0.outs
io_hex0[25] <= reg32_cp:hex0.outs
io_hex0[26] <= reg32_cp:hex0.outs
io_hex0[27] <= reg32_cp:hex0.outs
io_hex0[28] <= reg32_cp:hex0.outs
io_hex0[29] <= reg32_cp:hex0.outs
io_hex0[30] <= reg32_cp:hex0.outs
io_hex0[31] <= reg32_cp:hex0.outs
io_hex1[0] <= reg32_cp:hex1.outs
io_hex1[1] <= reg32_cp:hex1.outs
io_hex1[2] <= reg32_cp:hex1.outs
io_hex1[3] <= reg32_cp:hex1.outs
io_hex1[4] <= reg32_cp:hex1.outs
io_hex1[5] <= reg32_cp:hex1.outs
io_hex1[6] <= reg32_cp:hex1.outs
io_hex1[7] <= reg32_cp:hex1.outs
io_hex1[8] <= reg32_cp:hex1.outs
io_hex1[9] <= reg32_cp:hex1.outs
io_hex1[10] <= reg32_cp:hex1.outs
io_hex1[11] <= reg32_cp:hex1.outs
io_hex1[12] <= reg32_cp:hex1.outs
io_hex1[13] <= reg32_cp:hex1.outs
io_hex1[14] <= reg32_cp:hex1.outs
io_hex1[15] <= reg32_cp:hex1.outs
io_hex1[16] <= reg32_cp:hex1.outs
io_hex1[17] <= reg32_cp:hex1.outs
io_hex1[18] <= reg32_cp:hex1.outs
io_hex1[19] <= reg32_cp:hex1.outs
io_hex1[20] <= reg32_cp:hex1.outs
io_hex1[21] <= reg32_cp:hex1.outs
io_hex1[22] <= reg32_cp:hex1.outs
io_hex1[23] <= reg32_cp:hex1.outs
io_hex1[24] <= reg32_cp:hex1.outs
io_hex1[25] <= reg32_cp:hex1.outs
io_hex1[26] <= reg32_cp:hex1.outs
io_hex1[27] <= reg32_cp:hex1.outs
io_hex1[28] <= reg32_cp:hex1.outs
io_hex1[29] <= reg32_cp:hex1.outs
io_hex1[30] <= reg32_cp:hex1.outs
io_hex1[31] <= reg32_cp:hex1.outs
io_hex2[0] <= reg32_cp:hex2.outs
io_hex2[1] <= reg32_cp:hex2.outs
io_hex2[2] <= reg32_cp:hex2.outs
io_hex2[3] <= reg32_cp:hex2.outs
io_hex2[4] <= reg32_cp:hex2.outs
io_hex2[5] <= reg32_cp:hex2.outs
io_hex2[6] <= reg32_cp:hex2.outs
io_hex2[7] <= reg32_cp:hex2.outs
io_hex2[8] <= reg32_cp:hex2.outs
io_hex2[9] <= reg32_cp:hex2.outs
io_hex2[10] <= reg32_cp:hex2.outs
io_hex2[11] <= reg32_cp:hex2.outs
io_hex2[12] <= reg32_cp:hex2.outs
io_hex2[13] <= reg32_cp:hex2.outs
io_hex2[14] <= reg32_cp:hex2.outs
io_hex2[15] <= reg32_cp:hex2.outs
io_hex2[16] <= reg32_cp:hex2.outs
io_hex2[17] <= reg32_cp:hex2.outs
io_hex2[18] <= reg32_cp:hex2.outs
io_hex2[19] <= reg32_cp:hex2.outs
io_hex2[20] <= reg32_cp:hex2.outs
io_hex2[21] <= reg32_cp:hex2.outs
io_hex2[22] <= reg32_cp:hex2.outs
io_hex2[23] <= reg32_cp:hex2.outs
io_hex2[24] <= reg32_cp:hex2.outs
io_hex2[25] <= reg32_cp:hex2.outs
io_hex2[26] <= reg32_cp:hex2.outs
io_hex2[27] <= reg32_cp:hex2.outs
io_hex2[28] <= reg32_cp:hex2.outs
io_hex2[29] <= reg32_cp:hex2.outs
io_hex2[30] <= reg32_cp:hex2.outs
io_hex2[31] <= reg32_cp:hex2.outs
io_hex3[0] <= reg32_cp:hex3.outs
io_hex3[1] <= reg32_cp:hex3.outs
io_hex3[2] <= reg32_cp:hex3.outs
io_hex3[3] <= reg32_cp:hex3.outs
io_hex3[4] <= reg32_cp:hex3.outs
io_hex3[5] <= reg32_cp:hex3.outs
io_hex3[6] <= reg32_cp:hex3.outs
io_hex3[7] <= reg32_cp:hex3.outs
io_hex3[8] <= reg32_cp:hex3.outs
io_hex3[9] <= reg32_cp:hex3.outs
io_hex3[10] <= reg32_cp:hex3.outs
io_hex3[11] <= reg32_cp:hex3.outs
io_hex3[12] <= reg32_cp:hex3.outs
io_hex3[13] <= reg32_cp:hex3.outs
io_hex3[14] <= reg32_cp:hex3.outs
io_hex3[15] <= reg32_cp:hex3.outs
io_hex3[16] <= reg32_cp:hex3.outs
io_hex3[17] <= reg32_cp:hex3.outs
io_hex3[18] <= reg32_cp:hex3.outs
io_hex3[19] <= reg32_cp:hex3.outs
io_hex3[20] <= reg32_cp:hex3.outs
io_hex3[21] <= reg32_cp:hex3.outs
io_hex3[22] <= reg32_cp:hex3.outs
io_hex3[23] <= reg32_cp:hex3.outs
io_hex3[24] <= reg32_cp:hex3.outs
io_hex3[25] <= reg32_cp:hex3.outs
io_hex3[26] <= reg32_cp:hex3.outs
io_hex3[27] <= reg32_cp:hex3.outs
io_hex3[28] <= reg32_cp:hex3.outs
io_hex3[29] <= reg32_cp:hex3.outs
io_hex3[30] <= reg32_cp:hex3.outs
io_hex3[31] <= reg32_cp:hex3.outs
io_hex4[0] <= reg32_cp:hex4.outs
io_hex4[1] <= reg32_cp:hex4.outs
io_hex4[2] <= reg32_cp:hex4.outs
io_hex4[3] <= reg32_cp:hex4.outs
io_hex4[4] <= reg32_cp:hex4.outs
io_hex4[5] <= reg32_cp:hex4.outs
io_hex4[6] <= reg32_cp:hex4.outs
io_hex4[7] <= reg32_cp:hex4.outs
io_hex4[8] <= reg32_cp:hex4.outs
io_hex4[9] <= reg32_cp:hex4.outs
io_hex4[10] <= reg32_cp:hex4.outs
io_hex4[11] <= reg32_cp:hex4.outs
io_hex4[12] <= reg32_cp:hex4.outs
io_hex4[13] <= reg32_cp:hex4.outs
io_hex4[14] <= reg32_cp:hex4.outs
io_hex4[15] <= reg32_cp:hex4.outs
io_hex4[16] <= reg32_cp:hex4.outs
io_hex4[17] <= reg32_cp:hex4.outs
io_hex4[18] <= reg32_cp:hex4.outs
io_hex4[19] <= reg32_cp:hex4.outs
io_hex4[20] <= reg32_cp:hex4.outs
io_hex4[21] <= reg32_cp:hex4.outs
io_hex4[22] <= reg32_cp:hex4.outs
io_hex4[23] <= reg32_cp:hex4.outs
io_hex4[24] <= reg32_cp:hex4.outs
io_hex4[25] <= reg32_cp:hex4.outs
io_hex4[26] <= reg32_cp:hex4.outs
io_hex4[27] <= reg32_cp:hex4.outs
io_hex4[28] <= reg32_cp:hex4.outs
io_hex4[29] <= reg32_cp:hex4.outs
io_hex4[30] <= reg32_cp:hex4.outs
io_hex4[31] <= reg32_cp:hex4.outs
io_hex5[0] <= reg32_cp:hex5.outs
io_hex5[1] <= reg32_cp:hex5.outs
io_hex5[2] <= reg32_cp:hex5.outs
io_hex5[3] <= reg32_cp:hex5.outs
io_hex5[4] <= reg32_cp:hex5.outs
io_hex5[5] <= reg32_cp:hex5.outs
io_hex5[6] <= reg32_cp:hex5.outs
io_hex5[7] <= reg32_cp:hex5.outs
io_hex5[8] <= reg32_cp:hex5.outs
io_hex5[9] <= reg32_cp:hex5.outs
io_hex5[10] <= reg32_cp:hex5.outs
io_hex5[11] <= reg32_cp:hex5.outs
io_hex5[12] <= reg32_cp:hex5.outs
io_hex5[13] <= reg32_cp:hex5.outs
io_hex5[14] <= reg32_cp:hex5.outs
io_hex5[15] <= reg32_cp:hex5.outs
io_hex5[16] <= reg32_cp:hex5.outs
io_hex5[17] <= reg32_cp:hex5.outs
io_hex5[18] <= reg32_cp:hex5.outs
io_hex5[19] <= reg32_cp:hex5.outs
io_hex5[20] <= reg32_cp:hex5.outs
io_hex5[21] <= reg32_cp:hex5.outs
io_hex5[22] <= reg32_cp:hex5.outs
io_hex5[23] <= reg32_cp:hex5.outs
io_hex5[24] <= reg32_cp:hex5.outs
io_hex5[25] <= reg32_cp:hex5.outs
io_hex5[26] <= reg32_cp:hex5.outs
io_hex5[27] <= reg32_cp:hex5.outs
io_hex5[28] <= reg32_cp:hex5.outs
io_hex5[29] <= reg32_cp:hex5.outs
io_hex5[30] <= reg32_cp:hex5.outs
io_hex5[31] <= reg32_cp:hex5.outs
io_hex6[0] <= reg32_cp:hex6.outs
io_hex6[1] <= reg32_cp:hex6.outs
io_hex6[2] <= reg32_cp:hex6.outs
io_hex6[3] <= reg32_cp:hex6.outs
io_hex6[4] <= reg32_cp:hex6.outs
io_hex6[5] <= reg32_cp:hex6.outs
io_hex6[6] <= reg32_cp:hex6.outs
io_hex6[7] <= reg32_cp:hex6.outs
io_hex6[8] <= reg32_cp:hex6.outs
io_hex6[9] <= reg32_cp:hex6.outs
io_hex6[10] <= reg32_cp:hex6.outs
io_hex6[11] <= reg32_cp:hex6.outs
io_hex6[12] <= reg32_cp:hex6.outs
io_hex6[13] <= reg32_cp:hex6.outs
io_hex6[14] <= reg32_cp:hex6.outs
io_hex6[15] <= reg32_cp:hex6.outs
io_hex6[16] <= reg32_cp:hex6.outs
io_hex6[17] <= reg32_cp:hex6.outs
io_hex6[18] <= reg32_cp:hex6.outs
io_hex6[19] <= reg32_cp:hex6.outs
io_hex6[20] <= reg32_cp:hex6.outs
io_hex6[21] <= reg32_cp:hex6.outs
io_hex6[22] <= reg32_cp:hex6.outs
io_hex6[23] <= reg32_cp:hex6.outs
io_hex6[24] <= reg32_cp:hex6.outs
io_hex6[25] <= reg32_cp:hex6.outs
io_hex6[26] <= reg32_cp:hex6.outs
io_hex6[27] <= reg32_cp:hex6.outs
io_hex6[28] <= reg32_cp:hex6.outs
io_hex6[29] <= reg32_cp:hex6.outs
io_hex6[30] <= reg32_cp:hex6.outs
io_hex6[31] <= reg32_cp:hex6.outs
io_hex7[0] <= reg32_cp:hex7.outs
io_hex7[1] <= reg32_cp:hex7.outs
io_hex7[2] <= reg32_cp:hex7.outs
io_hex7[3] <= reg32_cp:hex7.outs
io_hex7[4] <= reg32_cp:hex7.outs
io_hex7[5] <= reg32_cp:hex7.outs
io_hex7[6] <= reg32_cp:hex7.outs
io_hex7[7] <= reg32_cp:hex7.outs
io_hex7[8] <= reg32_cp:hex7.outs
io_hex7[9] <= reg32_cp:hex7.outs
io_hex7[10] <= reg32_cp:hex7.outs
io_hex7[11] <= reg32_cp:hex7.outs
io_hex7[12] <= reg32_cp:hex7.outs
io_hex7[13] <= reg32_cp:hex7.outs
io_hex7[14] <= reg32_cp:hex7.outs
io_hex7[15] <= reg32_cp:hex7.outs
io_hex7[16] <= reg32_cp:hex7.outs
io_hex7[17] <= reg32_cp:hex7.outs
io_hex7[18] <= reg32_cp:hex7.outs
io_hex7[19] <= reg32_cp:hex7.outs
io_hex7[20] <= reg32_cp:hex7.outs
io_hex7[21] <= reg32_cp:hex7.outs
io_hex7[22] <= reg32_cp:hex7.outs
io_hex7[23] <= reg32_cp:hex7.outs
io_hex7[24] <= reg32_cp:hex7.outs
io_hex7[25] <= reg32_cp:hex7.outs
io_hex7[26] <= reg32_cp:hex7.outs
io_hex7[27] <= reg32_cp:hex7.outs
io_hex7[28] <= reg32_cp:hex7.outs
io_hex7[29] <= reg32_cp:hex7.outs
io_hex7[30] <= reg32_cp:hex7.outs
io_hex7[31] <= reg32_cp:hex7.outs


|pipeline|lsu:dmem|addr_dec:ad
main_addr[0] => LessThan0.IN24
main_addr[0] => LessThan1.IN24
main_addr[0] => LessThan2.IN24
main_addr[0] => LessThan3.IN24
main_addr[0] => LessThan4.IN24
main_addr[1] => LessThan0.IN23
main_addr[1] => LessThan1.IN23
main_addr[1] => LessThan2.IN23
main_addr[1] => LessThan3.IN23
main_addr[1] => LessThan4.IN23
main_addr[2] => LessThan0.IN22
main_addr[2] => LessThan1.IN22
main_addr[2] => LessThan2.IN22
main_addr[2] => LessThan3.IN22
main_addr[2] => LessThan4.IN22
main_addr[2] => data_addr[0].DATAIN
main_addr[2] => out_addr[0].DATAIN
main_addr[2] => in_addr[0].DATAIN
main_addr[3] => LessThan0.IN21
main_addr[3] => LessThan1.IN21
main_addr[3] => LessThan2.IN21
main_addr[3] => LessThan3.IN21
main_addr[3] => LessThan4.IN21
main_addr[3] => data_addr[1].DATAIN
main_addr[3] => out_addr[1].DATAIN
main_addr[3] => in_addr[1].DATAIN
main_addr[4] => LessThan0.IN20
main_addr[4] => LessThan1.IN20
main_addr[4] => LessThan2.IN20
main_addr[4] => LessThan3.IN20
main_addr[4] => LessThan4.IN20
main_addr[4] => data_addr[2].DATAIN
main_addr[4] => out_addr[2].DATAIN
main_addr[4] => in_addr[2].DATAIN
main_addr[5] => LessThan0.IN19
main_addr[5] => LessThan1.IN19
main_addr[5] => LessThan2.IN19
main_addr[5] => LessThan3.IN19
main_addr[5] => LessThan4.IN19
main_addr[5] => data_addr[3].DATAIN
main_addr[5] => out_addr[3].DATAIN
main_addr[5] => in_addr[3].DATAIN
main_addr[6] => LessThan0.IN18
main_addr[6] => LessThan1.IN18
main_addr[6] => LessThan2.IN18
main_addr[6] => LessThan3.IN18
main_addr[6] => LessThan4.IN18
main_addr[6] => data_addr[4].DATAIN
main_addr[6] => out_addr[4].DATAIN
main_addr[6] => in_addr[4].DATAIN
main_addr[7] => LessThan0.IN17
main_addr[7] => LessThan1.IN17
main_addr[7] => LessThan2.IN17
main_addr[7] => LessThan3.IN17
main_addr[7] => LessThan4.IN17
main_addr[7] => data_addr[5].DATAIN
main_addr[7] => out_addr[5].DATAIN
main_addr[7] => in_addr[5].DATAIN
main_addr[8] => LessThan0.IN16
main_addr[8] => LessThan1.IN16
main_addr[8] => LessThan2.IN16
main_addr[8] => LessThan3.IN16
main_addr[8] => LessThan4.IN16
main_addr[8] => data_addr[6].DATAIN
main_addr[9] => LessThan0.IN15
main_addr[9] => LessThan1.IN15
main_addr[9] => LessThan2.IN15
main_addr[9] => LessThan3.IN15
main_addr[9] => LessThan4.IN15
main_addr[9] => data_addr[7].DATAIN
main_addr[10] => LessThan0.IN14
main_addr[10] => LessThan1.IN14
main_addr[10] => LessThan2.IN14
main_addr[10] => LessThan3.IN14
main_addr[10] => LessThan4.IN14
main_addr[10] => data_addr[8].DATAIN
main_addr[11] => LessThan0.IN13
main_addr[11] => LessThan1.IN13
main_addr[11] => LessThan2.IN13
main_addr[11] => LessThan3.IN13
main_addr[11] => LessThan4.IN13
main_we => data_en.IN1
main_we => out_en.IN1
main_we => in_en.IN1
data_addr[0] <= main_addr[2].DB_MAX_OUTPUT_PORT_TYPE
data_addr[1] <= main_addr[3].DB_MAX_OUTPUT_PORT_TYPE
data_addr[2] <= main_addr[4].DB_MAX_OUTPUT_PORT_TYPE
data_addr[3] <= main_addr[5].DB_MAX_OUTPUT_PORT_TYPE
data_addr[4] <= main_addr[6].DB_MAX_OUTPUT_PORT_TYPE
data_addr[5] <= main_addr[7].DB_MAX_OUTPUT_PORT_TYPE
data_addr[6] <= main_addr[8].DB_MAX_OUTPUT_PORT_TYPE
data_addr[7] <= main_addr[9].DB_MAX_OUTPUT_PORT_TYPE
data_addr[8] <= main_addr[10].DB_MAX_OUTPUT_PORT_TYPE
out_addr[0] <= main_addr[2].DB_MAX_OUTPUT_PORT_TYPE
out_addr[1] <= main_addr[3].DB_MAX_OUTPUT_PORT_TYPE
out_addr[2] <= main_addr[4].DB_MAX_OUTPUT_PORT_TYPE
out_addr[3] <= main_addr[5].DB_MAX_OUTPUT_PORT_TYPE
out_addr[4] <= main_addr[6].DB_MAX_OUTPUT_PORT_TYPE
out_addr[5] <= main_addr[7].DB_MAX_OUTPUT_PORT_TYPE
in_addr[0] <= main_addr[2].DB_MAX_OUTPUT_PORT_TYPE
in_addr[1] <= main_addr[3].DB_MAX_OUTPUT_PORT_TYPE
in_addr[2] <= main_addr[4].DB_MAX_OUTPUT_PORT_TYPE
in_addr[3] <= main_addr[5].DB_MAX_OUTPUT_PORT_TYPE
in_addr[4] <= main_addr[6].DB_MAX_OUTPUT_PORT_TYPE
in_addr[5] <= main_addr[7].DB_MAX_OUTPUT_PORT_TYPE
data_en <= data_en.DB_MAX_OUTPUT_PORT_TYPE
out_en <= out_en.DB_MAX_OUTPUT_PORT_TYPE
in_en <= in_en.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|lsu:dmem|latch32_cp:sw
A[0] => Equal0.IN11
A[1] => Equal0.IN10
A[2] => Equal0.IN9
A[3] => Equal0.IN8
A[4] => Equal0.IN7
A[5] => Equal0.IN6
A[6] => Equal0.IN5
A[7] => Equal0.IN4
A[8] => Equal0.IN3
A[9] => Equal0.IN2
A[10] => Equal0.IN1
A[11] => Equal0.IN0
B[0] => Equal0.IN23
B[1] => Equal0.IN22
B[2] => Equal0.IN21
B[3] => Equal0.IN20
B[4] => Equal0.IN19
B[5] => Equal0.IN18
B[6] => Equal0.IN17
B[7] => Equal0.IN16
B[8] => Equal0.IN15
B[9] => Equal0.IN14
B[10] => Equal0.IN13
B[11] => Equal0.IN12
ins[0] => outs.DATAB
ins[1] => outs.DATAB
ins[2] => outs.DATAB
ins[3] => outs.DATAB
ins[4] => outs.DATAB
ins[5] => outs.DATAB
ins[6] => outs.DATAB
ins[7] => outs.DATAB
ins[8] => outs.DATAB
ins[9] => outs.DATAB
ins[10] => outs.DATAB
ins[11] => outs.DATAB
ins[12] => outs.DATAB
ins[13] => outs.DATAB
ins[14] => outs.DATAB
ins[15] => outs.DATAB
ins[16] => outs.DATAB
ins[17] => outs.DATAB
ins[18] => outs.DATAB
ins[19] => outs.DATAB
ins[20] => outs.DATAB
ins[21] => outs.DATAB
ins[22] => outs.DATAB
ins[23] => outs.DATAB
ins[24] => outs.DATAB
ins[25] => outs.DATAB
ins[26] => outs.DATAB
ins[27] => outs.DATAB
ins[28] => outs.DATAB
ins[29] => outs.DATAB
ins[30] => outs.DATAB
ins[31] => outs.DATAB
outs[0] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[1] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[2] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[3] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[4] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[5] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[6] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[7] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[8] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[9] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[10] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[11] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[12] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[13] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[14] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[15] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[16] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[17] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[18] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[19] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[20] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[21] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[22] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[23] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[24] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[25] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[26] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[27] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[28] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[29] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[30] <= outs.DB_MAX_OUTPUT_PORT_TYPE
outs[31] <= outs.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|lsu:dmem|datamem:dmem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|pipeline|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component
wren_a => altsyncram_7uc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7uc1:auto_generated.data_a[0]
data_a[1] => altsyncram_7uc1:auto_generated.data_a[1]
data_a[2] => altsyncram_7uc1:auto_generated.data_a[2]
data_a[3] => altsyncram_7uc1:auto_generated.data_a[3]
data_a[4] => altsyncram_7uc1:auto_generated.data_a[4]
data_a[5] => altsyncram_7uc1:auto_generated.data_a[5]
data_a[6] => altsyncram_7uc1:auto_generated.data_a[6]
data_a[7] => altsyncram_7uc1:auto_generated.data_a[7]
data_a[8] => altsyncram_7uc1:auto_generated.data_a[8]
data_a[9] => altsyncram_7uc1:auto_generated.data_a[9]
data_a[10] => altsyncram_7uc1:auto_generated.data_a[10]
data_a[11] => altsyncram_7uc1:auto_generated.data_a[11]
data_a[12] => altsyncram_7uc1:auto_generated.data_a[12]
data_a[13] => altsyncram_7uc1:auto_generated.data_a[13]
data_a[14] => altsyncram_7uc1:auto_generated.data_a[14]
data_a[15] => altsyncram_7uc1:auto_generated.data_a[15]
data_a[16] => altsyncram_7uc1:auto_generated.data_a[16]
data_a[17] => altsyncram_7uc1:auto_generated.data_a[17]
data_a[18] => altsyncram_7uc1:auto_generated.data_a[18]
data_a[19] => altsyncram_7uc1:auto_generated.data_a[19]
data_a[20] => altsyncram_7uc1:auto_generated.data_a[20]
data_a[21] => altsyncram_7uc1:auto_generated.data_a[21]
data_a[22] => altsyncram_7uc1:auto_generated.data_a[22]
data_a[23] => altsyncram_7uc1:auto_generated.data_a[23]
data_a[24] => altsyncram_7uc1:auto_generated.data_a[24]
data_a[25] => altsyncram_7uc1:auto_generated.data_a[25]
data_a[26] => altsyncram_7uc1:auto_generated.data_a[26]
data_a[27] => altsyncram_7uc1:auto_generated.data_a[27]
data_a[28] => altsyncram_7uc1:auto_generated.data_a[28]
data_a[29] => altsyncram_7uc1:auto_generated.data_a[29]
data_a[30] => altsyncram_7uc1:auto_generated.data_a[30]
data_a[31] => altsyncram_7uc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7uc1:auto_generated.address_a[0]
address_a[1] => altsyncram_7uc1:auto_generated.address_a[1]
address_a[2] => altsyncram_7uc1:auto_generated.address_a[2]
address_a[3] => altsyncram_7uc1:auto_generated.address_a[3]
address_a[4] => altsyncram_7uc1:auto_generated.address_a[4]
address_a[5] => altsyncram_7uc1:auto_generated.address_a[5]
address_a[6] => altsyncram_7uc1:auto_generated.address_a[6]
address_a[7] => altsyncram_7uc1:auto_generated.address_a[7]
address_a[8] => altsyncram_7uc1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7uc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_7uc1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_7uc1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_7uc1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_7uc1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7uc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7uc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7uc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7uc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7uc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7uc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7uc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7uc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7uc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7uc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7uc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7uc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_7uc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_7uc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_7uc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_7uc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_7uc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_7uc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_7uc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_7uc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_7uc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_7uc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_7uc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_7uc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_7uc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_7uc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_7uc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_7uc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_7uc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_7uc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_7uc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_7uc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pipeline|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_7uc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|pipeline|lsu:dmem|outmem:omem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|pipeline|lsu:dmem|outmem:omem|altsyncram:altsyncram_component
wren_a => altsyncram_7uc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7uc1:auto_generated.data_a[0]
data_a[1] => altsyncram_7uc1:auto_generated.data_a[1]
data_a[2] => altsyncram_7uc1:auto_generated.data_a[2]
data_a[3] => altsyncram_7uc1:auto_generated.data_a[3]
data_a[4] => altsyncram_7uc1:auto_generated.data_a[4]
data_a[5] => altsyncram_7uc1:auto_generated.data_a[5]
data_a[6] => altsyncram_7uc1:auto_generated.data_a[6]
data_a[7] => altsyncram_7uc1:auto_generated.data_a[7]
data_a[8] => altsyncram_7uc1:auto_generated.data_a[8]
data_a[9] => altsyncram_7uc1:auto_generated.data_a[9]
data_a[10] => altsyncram_7uc1:auto_generated.data_a[10]
data_a[11] => altsyncram_7uc1:auto_generated.data_a[11]
data_a[12] => altsyncram_7uc1:auto_generated.data_a[12]
data_a[13] => altsyncram_7uc1:auto_generated.data_a[13]
data_a[14] => altsyncram_7uc1:auto_generated.data_a[14]
data_a[15] => altsyncram_7uc1:auto_generated.data_a[15]
data_a[16] => altsyncram_7uc1:auto_generated.data_a[16]
data_a[17] => altsyncram_7uc1:auto_generated.data_a[17]
data_a[18] => altsyncram_7uc1:auto_generated.data_a[18]
data_a[19] => altsyncram_7uc1:auto_generated.data_a[19]
data_a[20] => altsyncram_7uc1:auto_generated.data_a[20]
data_a[21] => altsyncram_7uc1:auto_generated.data_a[21]
data_a[22] => altsyncram_7uc1:auto_generated.data_a[22]
data_a[23] => altsyncram_7uc1:auto_generated.data_a[23]
data_a[24] => altsyncram_7uc1:auto_generated.data_a[24]
data_a[25] => altsyncram_7uc1:auto_generated.data_a[25]
data_a[26] => altsyncram_7uc1:auto_generated.data_a[26]
data_a[27] => altsyncram_7uc1:auto_generated.data_a[27]
data_a[28] => altsyncram_7uc1:auto_generated.data_a[28]
data_a[29] => altsyncram_7uc1:auto_generated.data_a[29]
data_a[30] => altsyncram_7uc1:auto_generated.data_a[30]
data_a[31] => altsyncram_7uc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7uc1:auto_generated.address_a[0]
address_a[1] => altsyncram_7uc1:auto_generated.address_a[1]
address_a[2] => altsyncram_7uc1:auto_generated.address_a[2]
address_a[3] => altsyncram_7uc1:auto_generated.address_a[3]
address_a[4] => altsyncram_7uc1:auto_generated.address_a[4]
address_a[5] => altsyncram_7uc1:auto_generated.address_a[5]
address_a[6] => altsyncram_7uc1:auto_generated.address_a[6]
address_a[7] => altsyncram_7uc1:auto_generated.address_a[7]
address_a[8] => altsyncram_7uc1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7uc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_7uc1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_7uc1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_7uc1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_7uc1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7uc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7uc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7uc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7uc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7uc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7uc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7uc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7uc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7uc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7uc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7uc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7uc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_7uc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_7uc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_7uc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_7uc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_7uc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_7uc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_7uc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_7uc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_7uc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_7uc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_7uc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_7uc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_7uc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_7uc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_7uc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_7uc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_7uc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_7uc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_7uc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_7uc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pipeline|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_7uc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|pipeline|lsu:dmem|inmem:imem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|pipeline|lsu:dmem|inmem:imem|altsyncram:altsyncram_component
wren_a => altsyncram_7uc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7uc1:auto_generated.data_a[0]
data_a[1] => altsyncram_7uc1:auto_generated.data_a[1]
data_a[2] => altsyncram_7uc1:auto_generated.data_a[2]
data_a[3] => altsyncram_7uc1:auto_generated.data_a[3]
data_a[4] => altsyncram_7uc1:auto_generated.data_a[4]
data_a[5] => altsyncram_7uc1:auto_generated.data_a[5]
data_a[6] => altsyncram_7uc1:auto_generated.data_a[6]
data_a[7] => altsyncram_7uc1:auto_generated.data_a[7]
data_a[8] => altsyncram_7uc1:auto_generated.data_a[8]
data_a[9] => altsyncram_7uc1:auto_generated.data_a[9]
data_a[10] => altsyncram_7uc1:auto_generated.data_a[10]
data_a[11] => altsyncram_7uc1:auto_generated.data_a[11]
data_a[12] => altsyncram_7uc1:auto_generated.data_a[12]
data_a[13] => altsyncram_7uc1:auto_generated.data_a[13]
data_a[14] => altsyncram_7uc1:auto_generated.data_a[14]
data_a[15] => altsyncram_7uc1:auto_generated.data_a[15]
data_a[16] => altsyncram_7uc1:auto_generated.data_a[16]
data_a[17] => altsyncram_7uc1:auto_generated.data_a[17]
data_a[18] => altsyncram_7uc1:auto_generated.data_a[18]
data_a[19] => altsyncram_7uc1:auto_generated.data_a[19]
data_a[20] => altsyncram_7uc1:auto_generated.data_a[20]
data_a[21] => altsyncram_7uc1:auto_generated.data_a[21]
data_a[22] => altsyncram_7uc1:auto_generated.data_a[22]
data_a[23] => altsyncram_7uc1:auto_generated.data_a[23]
data_a[24] => altsyncram_7uc1:auto_generated.data_a[24]
data_a[25] => altsyncram_7uc1:auto_generated.data_a[25]
data_a[26] => altsyncram_7uc1:auto_generated.data_a[26]
data_a[27] => altsyncram_7uc1:auto_generated.data_a[27]
data_a[28] => altsyncram_7uc1:auto_generated.data_a[28]
data_a[29] => altsyncram_7uc1:auto_generated.data_a[29]
data_a[30] => altsyncram_7uc1:auto_generated.data_a[30]
data_a[31] => altsyncram_7uc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7uc1:auto_generated.address_a[0]
address_a[1] => altsyncram_7uc1:auto_generated.address_a[1]
address_a[2] => altsyncram_7uc1:auto_generated.address_a[2]
address_a[3] => altsyncram_7uc1:auto_generated.address_a[3]
address_a[4] => altsyncram_7uc1:auto_generated.address_a[4]
address_a[5] => altsyncram_7uc1:auto_generated.address_a[5]
address_a[6] => altsyncram_7uc1:auto_generated.address_a[6]
address_a[7] => altsyncram_7uc1:auto_generated.address_a[7]
address_a[8] => altsyncram_7uc1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7uc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_7uc1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_7uc1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_7uc1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_7uc1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7uc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7uc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7uc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7uc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7uc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7uc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7uc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7uc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7uc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7uc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7uc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7uc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_7uc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_7uc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_7uc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_7uc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_7uc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_7uc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_7uc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_7uc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_7uc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_7uc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_7uc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_7uc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_7uc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_7uc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_7uc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_7uc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_7uc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_7uc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_7uc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_7uc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pipeline|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_7uc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|pipeline|lsu:dmem|reg32_cp:hex0
clk => outs[0]~reg0.CLK
clk => outs[1]~reg0.CLK
clk => outs[2]~reg0.CLK
clk => outs[3]~reg0.CLK
clk => outs[4]~reg0.CLK
clk => outs[5]~reg0.CLK
clk => outs[6]~reg0.CLK
clk => outs[7]~reg0.CLK
clk => outs[8]~reg0.CLK
clk => outs[9]~reg0.CLK
clk => outs[10]~reg0.CLK
clk => outs[11]~reg0.CLK
clk => outs[12]~reg0.CLK
clk => outs[13]~reg0.CLK
clk => outs[14]~reg0.CLK
clk => outs[15]~reg0.CLK
clk => outs[16]~reg0.CLK
clk => outs[17]~reg0.CLK
clk => outs[18]~reg0.CLK
clk => outs[19]~reg0.CLK
clk => outs[20]~reg0.CLK
clk => outs[21]~reg0.CLK
clk => outs[22]~reg0.CLK
clk => outs[23]~reg0.CLK
clk => outs[24]~reg0.CLK
clk => outs[25]~reg0.CLK
clk => outs[26]~reg0.CLK
clk => outs[27]~reg0.CLK
clk => outs[28]~reg0.CLK
clk => outs[29]~reg0.CLK
clk => outs[30]~reg0.CLK
clk => outs[31]~reg0.CLK
rstn => outs[0]~reg0.ACLR
rstn => outs[1]~reg0.ACLR
rstn => outs[2]~reg0.ACLR
rstn => outs[3]~reg0.ACLR
rstn => outs[4]~reg0.ACLR
rstn => outs[5]~reg0.ACLR
rstn => outs[6]~reg0.ACLR
rstn => outs[7]~reg0.ACLR
rstn => outs[8]~reg0.ACLR
rstn => outs[9]~reg0.ACLR
rstn => outs[10]~reg0.ACLR
rstn => outs[11]~reg0.ACLR
rstn => outs[12]~reg0.ACLR
rstn => outs[13]~reg0.ACLR
rstn => outs[14]~reg0.ACLR
rstn => outs[15]~reg0.ACLR
rstn => outs[16]~reg0.ACLR
rstn => outs[17]~reg0.ACLR
rstn => outs[18]~reg0.ACLR
rstn => outs[19]~reg0.ACLR
rstn => outs[20]~reg0.ACLR
rstn => outs[21]~reg0.ACLR
rstn => outs[22]~reg0.ACLR
rstn => outs[23]~reg0.ACLR
rstn => outs[24]~reg0.ACLR
rstn => outs[25]~reg0.ACLR
rstn => outs[26]~reg0.ACLR
rstn => outs[27]~reg0.ACLR
rstn => outs[28]~reg0.ACLR
rstn => outs[29]~reg0.ACLR
rstn => outs[30]~reg0.ACLR
rstn => outs[31]~reg0.ACLR
en => always0.IN1
A[0] => Equal0.IN11
A[1] => Equal0.IN10
A[2] => Equal0.IN9
A[3] => Equal0.IN8
A[4] => Equal0.IN7
A[5] => Equal0.IN6
A[6] => Equal0.IN5
A[7] => Equal0.IN4
A[8] => Equal0.IN3
A[9] => Equal0.IN2
A[10] => Equal0.IN1
A[11] => Equal0.IN0
B[0] => Equal0.IN23
B[1] => Equal0.IN22
B[2] => Equal0.IN21
B[3] => Equal0.IN20
B[4] => Equal0.IN19
B[5] => Equal0.IN18
B[6] => Equal0.IN17
B[7] => Equal0.IN16
B[8] => Equal0.IN15
B[9] => Equal0.IN14
B[10] => Equal0.IN13
B[11] => Equal0.IN12
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
ins[0] => outs.DATAB
ins[1] => outs.DATAB
ins[2] => outs.DATAB
ins[3] => outs.DATAB
ins[4] => outs.DATAB
ins[5] => outs.DATAB
ins[6] => outs.DATAB
ins[7] => outs.DATAB
ins[8] => outs.DATAB
ins[9] => outs.DATAB
ins[10] => outs.DATAB
ins[11] => outs.DATAB
ins[12] => outs.DATAB
ins[13] => outs.DATAB
ins[14] => outs.DATAB
ins[15] => outs.DATAB
ins[16] => outs.DATAB
ins[17] => outs.DATAB
ins[18] => outs.DATAB
ins[19] => outs.DATAB
ins[20] => outs.DATAB
ins[21] => outs.DATAB
ins[22] => outs.DATAB
ins[23] => outs.DATAB
ins[24] => outs.DATAB
ins[25] => outs.DATAB
ins[26] => outs.DATAB
ins[27] => outs.DATAB
ins[28] => outs.DATAB
ins[29] => outs.DATAB
ins[30] => outs.DATAB
ins[31] => outs.DATAB
outs[0] <= outs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[1] <= outs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[2] <= outs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[3] <= outs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[4] <= outs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[5] <= outs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[6] <= outs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[7] <= outs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[8] <= outs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[9] <= outs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[10] <= outs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[11] <= outs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[12] <= outs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[13] <= outs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[14] <= outs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[15] <= outs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[16] <= outs[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[17] <= outs[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[18] <= outs[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[19] <= outs[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[20] <= outs[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[21] <= outs[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[22] <= outs[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[23] <= outs[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[24] <= outs[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[25] <= outs[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[26] <= outs[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[27] <= outs[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[28] <= outs[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[29] <= outs[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[30] <= outs[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[31] <= outs[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|lsu:dmem|reg32_cp:hex1
clk => outs[0]~reg0.CLK
clk => outs[1]~reg0.CLK
clk => outs[2]~reg0.CLK
clk => outs[3]~reg0.CLK
clk => outs[4]~reg0.CLK
clk => outs[5]~reg0.CLK
clk => outs[6]~reg0.CLK
clk => outs[7]~reg0.CLK
clk => outs[8]~reg0.CLK
clk => outs[9]~reg0.CLK
clk => outs[10]~reg0.CLK
clk => outs[11]~reg0.CLK
clk => outs[12]~reg0.CLK
clk => outs[13]~reg0.CLK
clk => outs[14]~reg0.CLK
clk => outs[15]~reg0.CLK
clk => outs[16]~reg0.CLK
clk => outs[17]~reg0.CLK
clk => outs[18]~reg0.CLK
clk => outs[19]~reg0.CLK
clk => outs[20]~reg0.CLK
clk => outs[21]~reg0.CLK
clk => outs[22]~reg0.CLK
clk => outs[23]~reg0.CLK
clk => outs[24]~reg0.CLK
clk => outs[25]~reg0.CLK
clk => outs[26]~reg0.CLK
clk => outs[27]~reg0.CLK
clk => outs[28]~reg0.CLK
clk => outs[29]~reg0.CLK
clk => outs[30]~reg0.CLK
clk => outs[31]~reg0.CLK
rstn => outs[0]~reg0.ACLR
rstn => outs[1]~reg0.ACLR
rstn => outs[2]~reg0.ACLR
rstn => outs[3]~reg0.ACLR
rstn => outs[4]~reg0.ACLR
rstn => outs[5]~reg0.ACLR
rstn => outs[6]~reg0.ACLR
rstn => outs[7]~reg0.ACLR
rstn => outs[8]~reg0.ACLR
rstn => outs[9]~reg0.ACLR
rstn => outs[10]~reg0.ACLR
rstn => outs[11]~reg0.ACLR
rstn => outs[12]~reg0.ACLR
rstn => outs[13]~reg0.ACLR
rstn => outs[14]~reg0.ACLR
rstn => outs[15]~reg0.ACLR
rstn => outs[16]~reg0.ACLR
rstn => outs[17]~reg0.ACLR
rstn => outs[18]~reg0.ACLR
rstn => outs[19]~reg0.ACLR
rstn => outs[20]~reg0.ACLR
rstn => outs[21]~reg0.ACLR
rstn => outs[22]~reg0.ACLR
rstn => outs[23]~reg0.ACLR
rstn => outs[24]~reg0.ACLR
rstn => outs[25]~reg0.ACLR
rstn => outs[26]~reg0.ACLR
rstn => outs[27]~reg0.ACLR
rstn => outs[28]~reg0.ACLR
rstn => outs[29]~reg0.ACLR
rstn => outs[30]~reg0.ACLR
rstn => outs[31]~reg0.ACLR
en => always0.IN1
A[0] => Equal0.IN11
A[1] => Equal0.IN10
A[2] => Equal0.IN9
A[3] => Equal0.IN8
A[4] => Equal0.IN7
A[5] => Equal0.IN6
A[6] => Equal0.IN5
A[7] => Equal0.IN4
A[8] => Equal0.IN3
A[9] => Equal0.IN2
A[10] => Equal0.IN1
A[11] => Equal0.IN0
B[0] => Equal0.IN23
B[1] => Equal0.IN22
B[2] => Equal0.IN21
B[3] => Equal0.IN20
B[4] => Equal0.IN19
B[5] => Equal0.IN18
B[6] => Equal0.IN17
B[7] => Equal0.IN16
B[8] => Equal0.IN15
B[9] => Equal0.IN14
B[10] => Equal0.IN13
B[11] => Equal0.IN12
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
ins[0] => outs.DATAB
ins[1] => outs.DATAB
ins[2] => outs.DATAB
ins[3] => outs.DATAB
ins[4] => outs.DATAB
ins[5] => outs.DATAB
ins[6] => outs.DATAB
ins[7] => outs.DATAB
ins[8] => outs.DATAB
ins[9] => outs.DATAB
ins[10] => outs.DATAB
ins[11] => outs.DATAB
ins[12] => outs.DATAB
ins[13] => outs.DATAB
ins[14] => outs.DATAB
ins[15] => outs.DATAB
ins[16] => outs.DATAB
ins[17] => outs.DATAB
ins[18] => outs.DATAB
ins[19] => outs.DATAB
ins[20] => outs.DATAB
ins[21] => outs.DATAB
ins[22] => outs.DATAB
ins[23] => outs.DATAB
ins[24] => outs.DATAB
ins[25] => outs.DATAB
ins[26] => outs.DATAB
ins[27] => outs.DATAB
ins[28] => outs.DATAB
ins[29] => outs.DATAB
ins[30] => outs.DATAB
ins[31] => outs.DATAB
outs[0] <= outs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[1] <= outs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[2] <= outs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[3] <= outs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[4] <= outs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[5] <= outs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[6] <= outs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[7] <= outs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[8] <= outs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[9] <= outs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[10] <= outs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[11] <= outs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[12] <= outs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[13] <= outs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[14] <= outs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[15] <= outs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[16] <= outs[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[17] <= outs[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[18] <= outs[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[19] <= outs[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[20] <= outs[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[21] <= outs[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[22] <= outs[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[23] <= outs[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[24] <= outs[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[25] <= outs[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[26] <= outs[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[27] <= outs[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[28] <= outs[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[29] <= outs[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[30] <= outs[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[31] <= outs[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|lsu:dmem|reg32_cp:hex2
clk => outs[0]~reg0.CLK
clk => outs[1]~reg0.CLK
clk => outs[2]~reg0.CLK
clk => outs[3]~reg0.CLK
clk => outs[4]~reg0.CLK
clk => outs[5]~reg0.CLK
clk => outs[6]~reg0.CLK
clk => outs[7]~reg0.CLK
clk => outs[8]~reg0.CLK
clk => outs[9]~reg0.CLK
clk => outs[10]~reg0.CLK
clk => outs[11]~reg0.CLK
clk => outs[12]~reg0.CLK
clk => outs[13]~reg0.CLK
clk => outs[14]~reg0.CLK
clk => outs[15]~reg0.CLK
clk => outs[16]~reg0.CLK
clk => outs[17]~reg0.CLK
clk => outs[18]~reg0.CLK
clk => outs[19]~reg0.CLK
clk => outs[20]~reg0.CLK
clk => outs[21]~reg0.CLK
clk => outs[22]~reg0.CLK
clk => outs[23]~reg0.CLK
clk => outs[24]~reg0.CLK
clk => outs[25]~reg0.CLK
clk => outs[26]~reg0.CLK
clk => outs[27]~reg0.CLK
clk => outs[28]~reg0.CLK
clk => outs[29]~reg0.CLK
clk => outs[30]~reg0.CLK
clk => outs[31]~reg0.CLK
rstn => outs[0]~reg0.ACLR
rstn => outs[1]~reg0.ACLR
rstn => outs[2]~reg0.ACLR
rstn => outs[3]~reg0.ACLR
rstn => outs[4]~reg0.ACLR
rstn => outs[5]~reg0.ACLR
rstn => outs[6]~reg0.ACLR
rstn => outs[7]~reg0.ACLR
rstn => outs[8]~reg0.ACLR
rstn => outs[9]~reg0.ACLR
rstn => outs[10]~reg0.ACLR
rstn => outs[11]~reg0.ACLR
rstn => outs[12]~reg0.ACLR
rstn => outs[13]~reg0.ACLR
rstn => outs[14]~reg0.ACLR
rstn => outs[15]~reg0.ACLR
rstn => outs[16]~reg0.ACLR
rstn => outs[17]~reg0.ACLR
rstn => outs[18]~reg0.ACLR
rstn => outs[19]~reg0.ACLR
rstn => outs[20]~reg0.ACLR
rstn => outs[21]~reg0.ACLR
rstn => outs[22]~reg0.ACLR
rstn => outs[23]~reg0.ACLR
rstn => outs[24]~reg0.ACLR
rstn => outs[25]~reg0.ACLR
rstn => outs[26]~reg0.ACLR
rstn => outs[27]~reg0.ACLR
rstn => outs[28]~reg0.ACLR
rstn => outs[29]~reg0.ACLR
rstn => outs[30]~reg0.ACLR
rstn => outs[31]~reg0.ACLR
en => always0.IN1
A[0] => Equal0.IN11
A[1] => Equal0.IN10
A[2] => Equal0.IN9
A[3] => Equal0.IN8
A[4] => Equal0.IN7
A[5] => Equal0.IN6
A[6] => Equal0.IN5
A[7] => Equal0.IN4
A[8] => Equal0.IN3
A[9] => Equal0.IN2
A[10] => Equal0.IN1
A[11] => Equal0.IN0
B[0] => Equal0.IN23
B[1] => Equal0.IN22
B[2] => Equal0.IN21
B[3] => Equal0.IN20
B[4] => Equal0.IN19
B[5] => Equal0.IN18
B[6] => Equal0.IN17
B[7] => Equal0.IN16
B[8] => Equal0.IN15
B[9] => Equal0.IN14
B[10] => Equal0.IN13
B[11] => Equal0.IN12
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
ins[0] => outs.DATAB
ins[1] => outs.DATAB
ins[2] => outs.DATAB
ins[3] => outs.DATAB
ins[4] => outs.DATAB
ins[5] => outs.DATAB
ins[6] => outs.DATAB
ins[7] => outs.DATAB
ins[8] => outs.DATAB
ins[9] => outs.DATAB
ins[10] => outs.DATAB
ins[11] => outs.DATAB
ins[12] => outs.DATAB
ins[13] => outs.DATAB
ins[14] => outs.DATAB
ins[15] => outs.DATAB
ins[16] => outs.DATAB
ins[17] => outs.DATAB
ins[18] => outs.DATAB
ins[19] => outs.DATAB
ins[20] => outs.DATAB
ins[21] => outs.DATAB
ins[22] => outs.DATAB
ins[23] => outs.DATAB
ins[24] => outs.DATAB
ins[25] => outs.DATAB
ins[26] => outs.DATAB
ins[27] => outs.DATAB
ins[28] => outs.DATAB
ins[29] => outs.DATAB
ins[30] => outs.DATAB
ins[31] => outs.DATAB
outs[0] <= outs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[1] <= outs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[2] <= outs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[3] <= outs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[4] <= outs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[5] <= outs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[6] <= outs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[7] <= outs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[8] <= outs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[9] <= outs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[10] <= outs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[11] <= outs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[12] <= outs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[13] <= outs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[14] <= outs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[15] <= outs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[16] <= outs[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[17] <= outs[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[18] <= outs[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[19] <= outs[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[20] <= outs[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[21] <= outs[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[22] <= outs[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[23] <= outs[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[24] <= outs[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[25] <= outs[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[26] <= outs[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[27] <= outs[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[28] <= outs[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[29] <= outs[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[30] <= outs[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[31] <= outs[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|lsu:dmem|reg32_cp:hex3
clk => outs[0]~reg0.CLK
clk => outs[1]~reg0.CLK
clk => outs[2]~reg0.CLK
clk => outs[3]~reg0.CLK
clk => outs[4]~reg0.CLK
clk => outs[5]~reg0.CLK
clk => outs[6]~reg0.CLK
clk => outs[7]~reg0.CLK
clk => outs[8]~reg0.CLK
clk => outs[9]~reg0.CLK
clk => outs[10]~reg0.CLK
clk => outs[11]~reg0.CLK
clk => outs[12]~reg0.CLK
clk => outs[13]~reg0.CLK
clk => outs[14]~reg0.CLK
clk => outs[15]~reg0.CLK
clk => outs[16]~reg0.CLK
clk => outs[17]~reg0.CLK
clk => outs[18]~reg0.CLK
clk => outs[19]~reg0.CLK
clk => outs[20]~reg0.CLK
clk => outs[21]~reg0.CLK
clk => outs[22]~reg0.CLK
clk => outs[23]~reg0.CLK
clk => outs[24]~reg0.CLK
clk => outs[25]~reg0.CLK
clk => outs[26]~reg0.CLK
clk => outs[27]~reg0.CLK
clk => outs[28]~reg0.CLK
clk => outs[29]~reg0.CLK
clk => outs[30]~reg0.CLK
clk => outs[31]~reg0.CLK
rstn => outs[0]~reg0.ACLR
rstn => outs[1]~reg0.ACLR
rstn => outs[2]~reg0.ACLR
rstn => outs[3]~reg0.ACLR
rstn => outs[4]~reg0.ACLR
rstn => outs[5]~reg0.ACLR
rstn => outs[6]~reg0.ACLR
rstn => outs[7]~reg0.ACLR
rstn => outs[8]~reg0.ACLR
rstn => outs[9]~reg0.ACLR
rstn => outs[10]~reg0.ACLR
rstn => outs[11]~reg0.ACLR
rstn => outs[12]~reg0.ACLR
rstn => outs[13]~reg0.ACLR
rstn => outs[14]~reg0.ACLR
rstn => outs[15]~reg0.ACLR
rstn => outs[16]~reg0.ACLR
rstn => outs[17]~reg0.ACLR
rstn => outs[18]~reg0.ACLR
rstn => outs[19]~reg0.ACLR
rstn => outs[20]~reg0.ACLR
rstn => outs[21]~reg0.ACLR
rstn => outs[22]~reg0.ACLR
rstn => outs[23]~reg0.ACLR
rstn => outs[24]~reg0.ACLR
rstn => outs[25]~reg0.ACLR
rstn => outs[26]~reg0.ACLR
rstn => outs[27]~reg0.ACLR
rstn => outs[28]~reg0.ACLR
rstn => outs[29]~reg0.ACLR
rstn => outs[30]~reg0.ACLR
rstn => outs[31]~reg0.ACLR
en => always0.IN1
A[0] => Equal0.IN11
A[1] => Equal0.IN10
A[2] => Equal0.IN9
A[3] => Equal0.IN8
A[4] => Equal0.IN7
A[5] => Equal0.IN6
A[6] => Equal0.IN5
A[7] => Equal0.IN4
A[8] => Equal0.IN3
A[9] => Equal0.IN2
A[10] => Equal0.IN1
A[11] => Equal0.IN0
B[0] => Equal0.IN23
B[1] => Equal0.IN22
B[2] => Equal0.IN21
B[3] => Equal0.IN20
B[4] => Equal0.IN19
B[5] => Equal0.IN18
B[6] => Equal0.IN17
B[7] => Equal0.IN16
B[8] => Equal0.IN15
B[9] => Equal0.IN14
B[10] => Equal0.IN13
B[11] => Equal0.IN12
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
ins[0] => outs.DATAB
ins[1] => outs.DATAB
ins[2] => outs.DATAB
ins[3] => outs.DATAB
ins[4] => outs.DATAB
ins[5] => outs.DATAB
ins[6] => outs.DATAB
ins[7] => outs.DATAB
ins[8] => outs.DATAB
ins[9] => outs.DATAB
ins[10] => outs.DATAB
ins[11] => outs.DATAB
ins[12] => outs.DATAB
ins[13] => outs.DATAB
ins[14] => outs.DATAB
ins[15] => outs.DATAB
ins[16] => outs.DATAB
ins[17] => outs.DATAB
ins[18] => outs.DATAB
ins[19] => outs.DATAB
ins[20] => outs.DATAB
ins[21] => outs.DATAB
ins[22] => outs.DATAB
ins[23] => outs.DATAB
ins[24] => outs.DATAB
ins[25] => outs.DATAB
ins[26] => outs.DATAB
ins[27] => outs.DATAB
ins[28] => outs.DATAB
ins[29] => outs.DATAB
ins[30] => outs.DATAB
ins[31] => outs.DATAB
outs[0] <= outs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[1] <= outs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[2] <= outs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[3] <= outs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[4] <= outs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[5] <= outs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[6] <= outs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[7] <= outs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[8] <= outs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[9] <= outs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[10] <= outs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[11] <= outs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[12] <= outs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[13] <= outs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[14] <= outs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[15] <= outs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[16] <= outs[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[17] <= outs[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[18] <= outs[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[19] <= outs[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[20] <= outs[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[21] <= outs[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[22] <= outs[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[23] <= outs[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[24] <= outs[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[25] <= outs[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[26] <= outs[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[27] <= outs[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[28] <= outs[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[29] <= outs[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[30] <= outs[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[31] <= outs[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|lsu:dmem|reg32_cp:hex4
clk => outs[0]~reg0.CLK
clk => outs[1]~reg0.CLK
clk => outs[2]~reg0.CLK
clk => outs[3]~reg0.CLK
clk => outs[4]~reg0.CLK
clk => outs[5]~reg0.CLK
clk => outs[6]~reg0.CLK
clk => outs[7]~reg0.CLK
clk => outs[8]~reg0.CLK
clk => outs[9]~reg0.CLK
clk => outs[10]~reg0.CLK
clk => outs[11]~reg0.CLK
clk => outs[12]~reg0.CLK
clk => outs[13]~reg0.CLK
clk => outs[14]~reg0.CLK
clk => outs[15]~reg0.CLK
clk => outs[16]~reg0.CLK
clk => outs[17]~reg0.CLK
clk => outs[18]~reg0.CLK
clk => outs[19]~reg0.CLK
clk => outs[20]~reg0.CLK
clk => outs[21]~reg0.CLK
clk => outs[22]~reg0.CLK
clk => outs[23]~reg0.CLK
clk => outs[24]~reg0.CLK
clk => outs[25]~reg0.CLK
clk => outs[26]~reg0.CLK
clk => outs[27]~reg0.CLK
clk => outs[28]~reg0.CLK
clk => outs[29]~reg0.CLK
clk => outs[30]~reg0.CLK
clk => outs[31]~reg0.CLK
rstn => outs[0]~reg0.ACLR
rstn => outs[1]~reg0.ACLR
rstn => outs[2]~reg0.ACLR
rstn => outs[3]~reg0.ACLR
rstn => outs[4]~reg0.ACLR
rstn => outs[5]~reg0.ACLR
rstn => outs[6]~reg0.ACLR
rstn => outs[7]~reg0.ACLR
rstn => outs[8]~reg0.ACLR
rstn => outs[9]~reg0.ACLR
rstn => outs[10]~reg0.ACLR
rstn => outs[11]~reg0.ACLR
rstn => outs[12]~reg0.ACLR
rstn => outs[13]~reg0.ACLR
rstn => outs[14]~reg0.ACLR
rstn => outs[15]~reg0.ACLR
rstn => outs[16]~reg0.ACLR
rstn => outs[17]~reg0.ACLR
rstn => outs[18]~reg0.ACLR
rstn => outs[19]~reg0.ACLR
rstn => outs[20]~reg0.ACLR
rstn => outs[21]~reg0.ACLR
rstn => outs[22]~reg0.ACLR
rstn => outs[23]~reg0.ACLR
rstn => outs[24]~reg0.ACLR
rstn => outs[25]~reg0.ACLR
rstn => outs[26]~reg0.ACLR
rstn => outs[27]~reg0.ACLR
rstn => outs[28]~reg0.ACLR
rstn => outs[29]~reg0.ACLR
rstn => outs[30]~reg0.ACLR
rstn => outs[31]~reg0.ACLR
en => always0.IN1
A[0] => Equal0.IN11
A[1] => Equal0.IN10
A[2] => Equal0.IN9
A[3] => Equal0.IN8
A[4] => Equal0.IN7
A[5] => Equal0.IN6
A[6] => Equal0.IN5
A[7] => Equal0.IN4
A[8] => Equal0.IN3
A[9] => Equal0.IN2
A[10] => Equal0.IN1
A[11] => Equal0.IN0
B[0] => Equal0.IN23
B[1] => Equal0.IN22
B[2] => Equal0.IN21
B[3] => Equal0.IN20
B[4] => Equal0.IN19
B[5] => Equal0.IN18
B[6] => Equal0.IN17
B[7] => Equal0.IN16
B[8] => Equal0.IN15
B[9] => Equal0.IN14
B[10] => Equal0.IN13
B[11] => Equal0.IN12
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
ins[0] => outs.DATAB
ins[1] => outs.DATAB
ins[2] => outs.DATAB
ins[3] => outs.DATAB
ins[4] => outs.DATAB
ins[5] => outs.DATAB
ins[6] => outs.DATAB
ins[7] => outs.DATAB
ins[8] => outs.DATAB
ins[9] => outs.DATAB
ins[10] => outs.DATAB
ins[11] => outs.DATAB
ins[12] => outs.DATAB
ins[13] => outs.DATAB
ins[14] => outs.DATAB
ins[15] => outs.DATAB
ins[16] => outs.DATAB
ins[17] => outs.DATAB
ins[18] => outs.DATAB
ins[19] => outs.DATAB
ins[20] => outs.DATAB
ins[21] => outs.DATAB
ins[22] => outs.DATAB
ins[23] => outs.DATAB
ins[24] => outs.DATAB
ins[25] => outs.DATAB
ins[26] => outs.DATAB
ins[27] => outs.DATAB
ins[28] => outs.DATAB
ins[29] => outs.DATAB
ins[30] => outs.DATAB
ins[31] => outs.DATAB
outs[0] <= outs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[1] <= outs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[2] <= outs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[3] <= outs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[4] <= outs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[5] <= outs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[6] <= outs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[7] <= outs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[8] <= outs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[9] <= outs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[10] <= outs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[11] <= outs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[12] <= outs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[13] <= outs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[14] <= outs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[15] <= outs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[16] <= outs[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[17] <= outs[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[18] <= outs[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[19] <= outs[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[20] <= outs[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[21] <= outs[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[22] <= outs[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[23] <= outs[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[24] <= outs[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[25] <= outs[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[26] <= outs[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[27] <= outs[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[28] <= outs[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[29] <= outs[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[30] <= outs[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[31] <= outs[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|lsu:dmem|reg32_cp:hex5
clk => outs[0]~reg0.CLK
clk => outs[1]~reg0.CLK
clk => outs[2]~reg0.CLK
clk => outs[3]~reg0.CLK
clk => outs[4]~reg0.CLK
clk => outs[5]~reg0.CLK
clk => outs[6]~reg0.CLK
clk => outs[7]~reg0.CLK
clk => outs[8]~reg0.CLK
clk => outs[9]~reg0.CLK
clk => outs[10]~reg0.CLK
clk => outs[11]~reg0.CLK
clk => outs[12]~reg0.CLK
clk => outs[13]~reg0.CLK
clk => outs[14]~reg0.CLK
clk => outs[15]~reg0.CLK
clk => outs[16]~reg0.CLK
clk => outs[17]~reg0.CLK
clk => outs[18]~reg0.CLK
clk => outs[19]~reg0.CLK
clk => outs[20]~reg0.CLK
clk => outs[21]~reg0.CLK
clk => outs[22]~reg0.CLK
clk => outs[23]~reg0.CLK
clk => outs[24]~reg0.CLK
clk => outs[25]~reg0.CLK
clk => outs[26]~reg0.CLK
clk => outs[27]~reg0.CLK
clk => outs[28]~reg0.CLK
clk => outs[29]~reg0.CLK
clk => outs[30]~reg0.CLK
clk => outs[31]~reg0.CLK
rstn => outs[0]~reg0.ACLR
rstn => outs[1]~reg0.ACLR
rstn => outs[2]~reg0.ACLR
rstn => outs[3]~reg0.ACLR
rstn => outs[4]~reg0.ACLR
rstn => outs[5]~reg0.ACLR
rstn => outs[6]~reg0.ACLR
rstn => outs[7]~reg0.ACLR
rstn => outs[8]~reg0.ACLR
rstn => outs[9]~reg0.ACLR
rstn => outs[10]~reg0.ACLR
rstn => outs[11]~reg0.ACLR
rstn => outs[12]~reg0.ACLR
rstn => outs[13]~reg0.ACLR
rstn => outs[14]~reg0.ACLR
rstn => outs[15]~reg0.ACLR
rstn => outs[16]~reg0.ACLR
rstn => outs[17]~reg0.ACLR
rstn => outs[18]~reg0.ACLR
rstn => outs[19]~reg0.ACLR
rstn => outs[20]~reg0.ACLR
rstn => outs[21]~reg0.ACLR
rstn => outs[22]~reg0.ACLR
rstn => outs[23]~reg0.ACLR
rstn => outs[24]~reg0.ACLR
rstn => outs[25]~reg0.ACLR
rstn => outs[26]~reg0.ACLR
rstn => outs[27]~reg0.ACLR
rstn => outs[28]~reg0.ACLR
rstn => outs[29]~reg0.ACLR
rstn => outs[30]~reg0.ACLR
rstn => outs[31]~reg0.ACLR
en => always0.IN1
A[0] => Equal0.IN11
A[1] => Equal0.IN10
A[2] => Equal0.IN9
A[3] => Equal0.IN8
A[4] => Equal0.IN7
A[5] => Equal0.IN6
A[6] => Equal0.IN5
A[7] => Equal0.IN4
A[8] => Equal0.IN3
A[9] => Equal0.IN2
A[10] => Equal0.IN1
A[11] => Equal0.IN0
B[0] => Equal0.IN23
B[1] => Equal0.IN22
B[2] => Equal0.IN21
B[3] => Equal0.IN20
B[4] => Equal0.IN19
B[5] => Equal0.IN18
B[6] => Equal0.IN17
B[7] => Equal0.IN16
B[8] => Equal0.IN15
B[9] => Equal0.IN14
B[10] => Equal0.IN13
B[11] => Equal0.IN12
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
ins[0] => outs.DATAB
ins[1] => outs.DATAB
ins[2] => outs.DATAB
ins[3] => outs.DATAB
ins[4] => outs.DATAB
ins[5] => outs.DATAB
ins[6] => outs.DATAB
ins[7] => outs.DATAB
ins[8] => outs.DATAB
ins[9] => outs.DATAB
ins[10] => outs.DATAB
ins[11] => outs.DATAB
ins[12] => outs.DATAB
ins[13] => outs.DATAB
ins[14] => outs.DATAB
ins[15] => outs.DATAB
ins[16] => outs.DATAB
ins[17] => outs.DATAB
ins[18] => outs.DATAB
ins[19] => outs.DATAB
ins[20] => outs.DATAB
ins[21] => outs.DATAB
ins[22] => outs.DATAB
ins[23] => outs.DATAB
ins[24] => outs.DATAB
ins[25] => outs.DATAB
ins[26] => outs.DATAB
ins[27] => outs.DATAB
ins[28] => outs.DATAB
ins[29] => outs.DATAB
ins[30] => outs.DATAB
ins[31] => outs.DATAB
outs[0] <= outs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[1] <= outs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[2] <= outs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[3] <= outs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[4] <= outs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[5] <= outs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[6] <= outs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[7] <= outs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[8] <= outs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[9] <= outs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[10] <= outs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[11] <= outs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[12] <= outs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[13] <= outs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[14] <= outs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[15] <= outs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[16] <= outs[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[17] <= outs[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[18] <= outs[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[19] <= outs[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[20] <= outs[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[21] <= outs[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[22] <= outs[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[23] <= outs[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[24] <= outs[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[25] <= outs[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[26] <= outs[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[27] <= outs[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[28] <= outs[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[29] <= outs[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[30] <= outs[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[31] <= outs[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|lsu:dmem|reg32_cp:hex6
clk => outs[0]~reg0.CLK
clk => outs[1]~reg0.CLK
clk => outs[2]~reg0.CLK
clk => outs[3]~reg0.CLK
clk => outs[4]~reg0.CLK
clk => outs[5]~reg0.CLK
clk => outs[6]~reg0.CLK
clk => outs[7]~reg0.CLK
clk => outs[8]~reg0.CLK
clk => outs[9]~reg0.CLK
clk => outs[10]~reg0.CLK
clk => outs[11]~reg0.CLK
clk => outs[12]~reg0.CLK
clk => outs[13]~reg0.CLK
clk => outs[14]~reg0.CLK
clk => outs[15]~reg0.CLK
clk => outs[16]~reg0.CLK
clk => outs[17]~reg0.CLK
clk => outs[18]~reg0.CLK
clk => outs[19]~reg0.CLK
clk => outs[20]~reg0.CLK
clk => outs[21]~reg0.CLK
clk => outs[22]~reg0.CLK
clk => outs[23]~reg0.CLK
clk => outs[24]~reg0.CLK
clk => outs[25]~reg0.CLK
clk => outs[26]~reg0.CLK
clk => outs[27]~reg0.CLK
clk => outs[28]~reg0.CLK
clk => outs[29]~reg0.CLK
clk => outs[30]~reg0.CLK
clk => outs[31]~reg0.CLK
rstn => outs[0]~reg0.ACLR
rstn => outs[1]~reg0.ACLR
rstn => outs[2]~reg0.ACLR
rstn => outs[3]~reg0.ACLR
rstn => outs[4]~reg0.ACLR
rstn => outs[5]~reg0.ACLR
rstn => outs[6]~reg0.ACLR
rstn => outs[7]~reg0.ACLR
rstn => outs[8]~reg0.ACLR
rstn => outs[9]~reg0.ACLR
rstn => outs[10]~reg0.ACLR
rstn => outs[11]~reg0.ACLR
rstn => outs[12]~reg0.ACLR
rstn => outs[13]~reg0.ACLR
rstn => outs[14]~reg0.ACLR
rstn => outs[15]~reg0.ACLR
rstn => outs[16]~reg0.ACLR
rstn => outs[17]~reg0.ACLR
rstn => outs[18]~reg0.ACLR
rstn => outs[19]~reg0.ACLR
rstn => outs[20]~reg0.ACLR
rstn => outs[21]~reg0.ACLR
rstn => outs[22]~reg0.ACLR
rstn => outs[23]~reg0.ACLR
rstn => outs[24]~reg0.ACLR
rstn => outs[25]~reg0.ACLR
rstn => outs[26]~reg0.ACLR
rstn => outs[27]~reg0.ACLR
rstn => outs[28]~reg0.ACLR
rstn => outs[29]~reg0.ACLR
rstn => outs[30]~reg0.ACLR
rstn => outs[31]~reg0.ACLR
en => always0.IN1
A[0] => Equal0.IN11
A[1] => Equal0.IN10
A[2] => Equal0.IN9
A[3] => Equal0.IN8
A[4] => Equal0.IN7
A[5] => Equal0.IN6
A[6] => Equal0.IN5
A[7] => Equal0.IN4
A[8] => Equal0.IN3
A[9] => Equal0.IN2
A[10] => Equal0.IN1
A[11] => Equal0.IN0
B[0] => Equal0.IN23
B[1] => Equal0.IN22
B[2] => Equal0.IN21
B[3] => Equal0.IN20
B[4] => Equal0.IN19
B[5] => Equal0.IN18
B[6] => Equal0.IN17
B[7] => Equal0.IN16
B[8] => Equal0.IN15
B[9] => Equal0.IN14
B[10] => Equal0.IN13
B[11] => Equal0.IN12
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
ins[0] => outs.DATAB
ins[1] => outs.DATAB
ins[2] => outs.DATAB
ins[3] => outs.DATAB
ins[4] => outs.DATAB
ins[5] => outs.DATAB
ins[6] => outs.DATAB
ins[7] => outs.DATAB
ins[8] => outs.DATAB
ins[9] => outs.DATAB
ins[10] => outs.DATAB
ins[11] => outs.DATAB
ins[12] => outs.DATAB
ins[13] => outs.DATAB
ins[14] => outs.DATAB
ins[15] => outs.DATAB
ins[16] => outs.DATAB
ins[17] => outs.DATAB
ins[18] => outs.DATAB
ins[19] => outs.DATAB
ins[20] => outs.DATAB
ins[21] => outs.DATAB
ins[22] => outs.DATAB
ins[23] => outs.DATAB
ins[24] => outs.DATAB
ins[25] => outs.DATAB
ins[26] => outs.DATAB
ins[27] => outs.DATAB
ins[28] => outs.DATAB
ins[29] => outs.DATAB
ins[30] => outs.DATAB
ins[31] => outs.DATAB
outs[0] <= outs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[1] <= outs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[2] <= outs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[3] <= outs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[4] <= outs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[5] <= outs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[6] <= outs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[7] <= outs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[8] <= outs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[9] <= outs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[10] <= outs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[11] <= outs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[12] <= outs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[13] <= outs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[14] <= outs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[15] <= outs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[16] <= outs[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[17] <= outs[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[18] <= outs[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[19] <= outs[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[20] <= outs[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[21] <= outs[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[22] <= outs[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[23] <= outs[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[24] <= outs[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[25] <= outs[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[26] <= outs[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[27] <= outs[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[28] <= outs[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[29] <= outs[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[30] <= outs[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[31] <= outs[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|lsu:dmem|reg32_cp:hex7
clk => outs[0]~reg0.CLK
clk => outs[1]~reg0.CLK
clk => outs[2]~reg0.CLK
clk => outs[3]~reg0.CLK
clk => outs[4]~reg0.CLK
clk => outs[5]~reg0.CLK
clk => outs[6]~reg0.CLK
clk => outs[7]~reg0.CLK
clk => outs[8]~reg0.CLK
clk => outs[9]~reg0.CLK
clk => outs[10]~reg0.CLK
clk => outs[11]~reg0.CLK
clk => outs[12]~reg0.CLK
clk => outs[13]~reg0.CLK
clk => outs[14]~reg0.CLK
clk => outs[15]~reg0.CLK
clk => outs[16]~reg0.CLK
clk => outs[17]~reg0.CLK
clk => outs[18]~reg0.CLK
clk => outs[19]~reg0.CLK
clk => outs[20]~reg0.CLK
clk => outs[21]~reg0.CLK
clk => outs[22]~reg0.CLK
clk => outs[23]~reg0.CLK
clk => outs[24]~reg0.CLK
clk => outs[25]~reg0.CLK
clk => outs[26]~reg0.CLK
clk => outs[27]~reg0.CLK
clk => outs[28]~reg0.CLK
clk => outs[29]~reg0.CLK
clk => outs[30]~reg0.CLK
clk => outs[31]~reg0.CLK
rstn => outs[0]~reg0.ACLR
rstn => outs[1]~reg0.ACLR
rstn => outs[2]~reg0.ACLR
rstn => outs[3]~reg0.ACLR
rstn => outs[4]~reg0.ACLR
rstn => outs[5]~reg0.ACLR
rstn => outs[6]~reg0.ACLR
rstn => outs[7]~reg0.ACLR
rstn => outs[8]~reg0.ACLR
rstn => outs[9]~reg0.ACLR
rstn => outs[10]~reg0.ACLR
rstn => outs[11]~reg0.ACLR
rstn => outs[12]~reg0.ACLR
rstn => outs[13]~reg0.ACLR
rstn => outs[14]~reg0.ACLR
rstn => outs[15]~reg0.ACLR
rstn => outs[16]~reg0.ACLR
rstn => outs[17]~reg0.ACLR
rstn => outs[18]~reg0.ACLR
rstn => outs[19]~reg0.ACLR
rstn => outs[20]~reg0.ACLR
rstn => outs[21]~reg0.ACLR
rstn => outs[22]~reg0.ACLR
rstn => outs[23]~reg0.ACLR
rstn => outs[24]~reg0.ACLR
rstn => outs[25]~reg0.ACLR
rstn => outs[26]~reg0.ACLR
rstn => outs[27]~reg0.ACLR
rstn => outs[28]~reg0.ACLR
rstn => outs[29]~reg0.ACLR
rstn => outs[30]~reg0.ACLR
rstn => outs[31]~reg0.ACLR
en => always0.IN1
A[0] => Equal0.IN11
A[1] => Equal0.IN10
A[2] => Equal0.IN9
A[3] => Equal0.IN8
A[4] => Equal0.IN7
A[5] => Equal0.IN6
A[6] => Equal0.IN5
A[7] => Equal0.IN4
A[8] => Equal0.IN3
A[9] => Equal0.IN2
A[10] => Equal0.IN1
A[11] => Equal0.IN0
B[0] => Equal0.IN23
B[1] => Equal0.IN22
B[2] => Equal0.IN21
B[3] => Equal0.IN20
B[4] => Equal0.IN19
B[5] => Equal0.IN18
B[6] => Equal0.IN17
B[7] => Equal0.IN16
B[8] => Equal0.IN15
B[9] => Equal0.IN14
B[10] => Equal0.IN13
B[11] => Equal0.IN12
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
ins[0] => outs.DATAB
ins[1] => outs.DATAB
ins[2] => outs.DATAB
ins[3] => outs.DATAB
ins[4] => outs.DATAB
ins[5] => outs.DATAB
ins[6] => outs.DATAB
ins[7] => outs.DATAB
ins[8] => outs.DATAB
ins[9] => outs.DATAB
ins[10] => outs.DATAB
ins[11] => outs.DATAB
ins[12] => outs.DATAB
ins[13] => outs.DATAB
ins[14] => outs.DATAB
ins[15] => outs.DATAB
ins[16] => outs.DATAB
ins[17] => outs.DATAB
ins[18] => outs.DATAB
ins[19] => outs.DATAB
ins[20] => outs.DATAB
ins[21] => outs.DATAB
ins[22] => outs.DATAB
ins[23] => outs.DATAB
ins[24] => outs.DATAB
ins[25] => outs.DATAB
ins[26] => outs.DATAB
ins[27] => outs.DATAB
ins[28] => outs.DATAB
ins[29] => outs.DATAB
ins[30] => outs.DATAB
ins[31] => outs.DATAB
outs[0] <= outs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[1] <= outs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[2] <= outs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[3] <= outs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[4] <= outs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[5] <= outs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[6] <= outs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[7] <= outs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[8] <= outs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[9] <= outs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[10] <= outs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[11] <= outs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[12] <= outs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[13] <= outs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[14] <= outs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[15] <= outs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[16] <= outs[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[17] <= outs[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[18] <= outs[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[19] <= outs[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[20] <= outs[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[21] <= outs[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[22] <= outs[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[23] <= outs[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[24] <= outs[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[25] <= outs[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[26] <= outs[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[27] <= outs[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[28] <= outs[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[29] <= outs[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[30] <= outs[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[31] <= outs[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|lsu:dmem|reg32_cp:ledr
clk => outs[0]~reg0.CLK
clk => outs[1]~reg0.CLK
clk => outs[2]~reg0.CLK
clk => outs[3]~reg0.CLK
clk => outs[4]~reg0.CLK
clk => outs[5]~reg0.CLK
clk => outs[6]~reg0.CLK
clk => outs[7]~reg0.CLK
clk => outs[8]~reg0.CLK
clk => outs[9]~reg0.CLK
clk => outs[10]~reg0.CLK
clk => outs[11]~reg0.CLK
clk => outs[12]~reg0.CLK
clk => outs[13]~reg0.CLK
clk => outs[14]~reg0.CLK
clk => outs[15]~reg0.CLK
clk => outs[16]~reg0.CLK
clk => outs[17]~reg0.CLK
clk => outs[18]~reg0.CLK
clk => outs[19]~reg0.CLK
clk => outs[20]~reg0.CLK
clk => outs[21]~reg0.CLK
clk => outs[22]~reg0.CLK
clk => outs[23]~reg0.CLK
clk => outs[24]~reg0.CLK
clk => outs[25]~reg0.CLK
clk => outs[26]~reg0.CLK
clk => outs[27]~reg0.CLK
clk => outs[28]~reg0.CLK
clk => outs[29]~reg0.CLK
clk => outs[30]~reg0.CLK
clk => outs[31]~reg0.CLK
rstn => outs[0]~reg0.ACLR
rstn => outs[1]~reg0.ACLR
rstn => outs[2]~reg0.ACLR
rstn => outs[3]~reg0.ACLR
rstn => outs[4]~reg0.ACLR
rstn => outs[5]~reg0.ACLR
rstn => outs[6]~reg0.ACLR
rstn => outs[7]~reg0.ACLR
rstn => outs[8]~reg0.ACLR
rstn => outs[9]~reg0.ACLR
rstn => outs[10]~reg0.ACLR
rstn => outs[11]~reg0.ACLR
rstn => outs[12]~reg0.ACLR
rstn => outs[13]~reg0.ACLR
rstn => outs[14]~reg0.ACLR
rstn => outs[15]~reg0.ACLR
rstn => outs[16]~reg0.ACLR
rstn => outs[17]~reg0.ACLR
rstn => outs[18]~reg0.ACLR
rstn => outs[19]~reg0.ACLR
rstn => outs[20]~reg0.ACLR
rstn => outs[21]~reg0.ACLR
rstn => outs[22]~reg0.ACLR
rstn => outs[23]~reg0.ACLR
rstn => outs[24]~reg0.ACLR
rstn => outs[25]~reg0.ACLR
rstn => outs[26]~reg0.ACLR
rstn => outs[27]~reg0.ACLR
rstn => outs[28]~reg0.ACLR
rstn => outs[29]~reg0.ACLR
rstn => outs[30]~reg0.ACLR
rstn => outs[31]~reg0.ACLR
en => always0.IN1
A[0] => Equal0.IN11
A[1] => Equal0.IN10
A[2] => Equal0.IN9
A[3] => Equal0.IN8
A[4] => Equal0.IN7
A[5] => Equal0.IN6
A[6] => Equal0.IN5
A[7] => Equal0.IN4
A[8] => Equal0.IN3
A[9] => Equal0.IN2
A[10] => Equal0.IN1
A[11] => Equal0.IN0
B[0] => Equal0.IN23
B[1] => Equal0.IN22
B[2] => Equal0.IN21
B[3] => Equal0.IN20
B[4] => Equal0.IN19
B[5] => Equal0.IN18
B[6] => Equal0.IN17
B[7] => Equal0.IN16
B[8] => Equal0.IN15
B[9] => Equal0.IN14
B[10] => Equal0.IN13
B[11] => Equal0.IN12
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
ins[0] => outs.DATAB
ins[1] => outs.DATAB
ins[2] => outs.DATAB
ins[3] => outs.DATAB
ins[4] => outs.DATAB
ins[5] => outs.DATAB
ins[6] => outs.DATAB
ins[7] => outs.DATAB
ins[8] => outs.DATAB
ins[9] => outs.DATAB
ins[10] => outs.DATAB
ins[11] => outs.DATAB
ins[12] => outs.DATAB
ins[13] => outs.DATAB
ins[14] => outs.DATAB
ins[15] => outs.DATAB
ins[16] => outs.DATAB
ins[17] => outs.DATAB
ins[18] => outs.DATAB
ins[19] => outs.DATAB
ins[20] => outs.DATAB
ins[21] => outs.DATAB
ins[22] => outs.DATAB
ins[23] => outs.DATAB
ins[24] => outs.DATAB
ins[25] => outs.DATAB
ins[26] => outs.DATAB
ins[27] => outs.DATAB
ins[28] => outs.DATAB
ins[29] => outs.DATAB
ins[30] => outs.DATAB
ins[31] => outs.DATAB
outs[0] <= outs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[1] <= outs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[2] <= outs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[3] <= outs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[4] <= outs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[5] <= outs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[6] <= outs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[7] <= outs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[8] <= outs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[9] <= outs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[10] <= outs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[11] <= outs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[12] <= outs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[13] <= outs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[14] <= outs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[15] <= outs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[16] <= outs[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[17] <= outs[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[18] <= outs[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[19] <= outs[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[20] <= outs[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[21] <= outs[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[22] <= outs[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[23] <= outs[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[24] <= outs[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[25] <= outs[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[26] <= outs[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[27] <= outs[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[28] <= outs[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[29] <= outs[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[30] <= outs[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[31] <= outs[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|lsu:dmem|reg32_cp:ledg
clk => outs[0]~reg0.CLK
clk => outs[1]~reg0.CLK
clk => outs[2]~reg0.CLK
clk => outs[3]~reg0.CLK
clk => outs[4]~reg0.CLK
clk => outs[5]~reg0.CLK
clk => outs[6]~reg0.CLK
clk => outs[7]~reg0.CLK
clk => outs[8]~reg0.CLK
clk => outs[9]~reg0.CLK
clk => outs[10]~reg0.CLK
clk => outs[11]~reg0.CLK
clk => outs[12]~reg0.CLK
clk => outs[13]~reg0.CLK
clk => outs[14]~reg0.CLK
clk => outs[15]~reg0.CLK
clk => outs[16]~reg0.CLK
clk => outs[17]~reg0.CLK
clk => outs[18]~reg0.CLK
clk => outs[19]~reg0.CLK
clk => outs[20]~reg0.CLK
clk => outs[21]~reg0.CLK
clk => outs[22]~reg0.CLK
clk => outs[23]~reg0.CLK
clk => outs[24]~reg0.CLK
clk => outs[25]~reg0.CLK
clk => outs[26]~reg0.CLK
clk => outs[27]~reg0.CLK
clk => outs[28]~reg0.CLK
clk => outs[29]~reg0.CLK
clk => outs[30]~reg0.CLK
clk => outs[31]~reg0.CLK
rstn => outs[0]~reg0.ACLR
rstn => outs[1]~reg0.ACLR
rstn => outs[2]~reg0.ACLR
rstn => outs[3]~reg0.ACLR
rstn => outs[4]~reg0.ACLR
rstn => outs[5]~reg0.ACLR
rstn => outs[6]~reg0.ACLR
rstn => outs[7]~reg0.ACLR
rstn => outs[8]~reg0.ACLR
rstn => outs[9]~reg0.ACLR
rstn => outs[10]~reg0.ACLR
rstn => outs[11]~reg0.ACLR
rstn => outs[12]~reg0.ACLR
rstn => outs[13]~reg0.ACLR
rstn => outs[14]~reg0.ACLR
rstn => outs[15]~reg0.ACLR
rstn => outs[16]~reg0.ACLR
rstn => outs[17]~reg0.ACLR
rstn => outs[18]~reg0.ACLR
rstn => outs[19]~reg0.ACLR
rstn => outs[20]~reg0.ACLR
rstn => outs[21]~reg0.ACLR
rstn => outs[22]~reg0.ACLR
rstn => outs[23]~reg0.ACLR
rstn => outs[24]~reg0.ACLR
rstn => outs[25]~reg0.ACLR
rstn => outs[26]~reg0.ACLR
rstn => outs[27]~reg0.ACLR
rstn => outs[28]~reg0.ACLR
rstn => outs[29]~reg0.ACLR
rstn => outs[30]~reg0.ACLR
rstn => outs[31]~reg0.ACLR
en => always0.IN1
A[0] => Equal0.IN11
A[1] => Equal0.IN10
A[2] => Equal0.IN9
A[3] => Equal0.IN8
A[4] => Equal0.IN7
A[5] => Equal0.IN6
A[6] => Equal0.IN5
A[7] => Equal0.IN4
A[8] => Equal0.IN3
A[9] => Equal0.IN2
A[10] => Equal0.IN1
A[11] => Equal0.IN0
B[0] => Equal0.IN23
B[1] => Equal0.IN22
B[2] => Equal0.IN21
B[3] => Equal0.IN20
B[4] => Equal0.IN19
B[5] => Equal0.IN18
B[6] => Equal0.IN17
B[7] => Equal0.IN16
B[8] => Equal0.IN15
B[9] => Equal0.IN14
B[10] => Equal0.IN13
B[11] => Equal0.IN12
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
ins[0] => outs.DATAB
ins[1] => outs.DATAB
ins[2] => outs.DATAB
ins[3] => outs.DATAB
ins[4] => outs.DATAB
ins[5] => outs.DATAB
ins[6] => outs.DATAB
ins[7] => outs.DATAB
ins[8] => outs.DATAB
ins[9] => outs.DATAB
ins[10] => outs.DATAB
ins[11] => outs.DATAB
ins[12] => outs.DATAB
ins[13] => outs.DATAB
ins[14] => outs.DATAB
ins[15] => outs.DATAB
ins[16] => outs.DATAB
ins[17] => outs.DATAB
ins[18] => outs.DATAB
ins[19] => outs.DATAB
ins[20] => outs.DATAB
ins[21] => outs.DATAB
ins[22] => outs.DATAB
ins[23] => outs.DATAB
ins[24] => outs.DATAB
ins[25] => outs.DATAB
ins[26] => outs.DATAB
ins[27] => outs.DATAB
ins[28] => outs.DATAB
ins[29] => outs.DATAB
ins[30] => outs.DATAB
ins[31] => outs.DATAB
outs[0] <= outs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[1] <= outs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[2] <= outs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[3] <= outs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[4] <= outs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[5] <= outs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[6] <= outs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[7] <= outs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[8] <= outs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[9] <= outs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[10] <= outs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[11] <= outs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[12] <= outs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[13] <= outs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[14] <= outs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[15] <= outs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[16] <= outs[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[17] <= outs[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[18] <= outs[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[19] <= outs[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[20] <= outs[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[21] <= outs[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[22] <= outs[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[23] <= outs[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[24] <= outs[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[25] <= outs[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[26] <= outs[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[27] <= outs[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[28] <= outs[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[29] <= outs[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[30] <= outs[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[31] <= outs[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|lsu:dmem|reg32_cp:lcd
clk => outs[0]~reg0.CLK
clk => outs[1]~reg0.CLK
clk => outs[2]~reg0.CLK
clk => outs[3]~reg0.CLK
clk => outs[4]~reg0.CLK
clk => outs[5]~reg0.CLK
clk => outs[6]~reg0.CLK
clk => outs[7]~reg0.CLK
clk => outs[8]~reg0.CLK
clk => outs[9]~reg0.CLK
clk => outs[10]~reg0.CLK
clk => outs[11]~reg0.CLK
clk => outs[12]~reg0.CLK
clk => outs[13]~reg0.CLK
clk => outs[14]~reg0.CLK
clk => outs[15]~reg0.CLK
clk => outs[16]~reg0.CLK
clk => outs[17]~reg0.CLK
clk => outs[18]~reg0.CLK
clk => outs[19]~reg0.CLK
clk => outs[20]~reg0.CLK
clk => outs[21]~reg0.CLK
clk => outs[22]~reg0.CLK
clk => outs[23]~reg0.CLK
clk => outs[24]~reg0.CLK
clk => outs[25]~reg0.CLK
clk => outs[26]~reg0.CLK
clk => outs[27]~reg0.CLK
clk => outs[28]~reg0.CLK
clk => outs[29]~reg0.CLK
clk => outs[30]~reg0.CLK
clk => outs[31]~reg0.CLK
rstn => outs[0]~reg0.ACLR
rstn => outs[1]~reg0.ACLR
rstn => outs[2]~reg0.ACLR
rstn => outs[3]~reg0.ACLR
rstn => outs[4]~reg0.ACLR
rstn => outs[5]~reg0.ACLR
rstn => outs[6]~reg0.ACLR
rstn => outs[7]~reg0.ACLR
rstn => outs[8]~reg0.ACLR
rstn => outs[9]~reg0.ACLR
rstn => outs[10]~reg0.ACLR
rstn => outs[11]~reg0.ACLR
rstn => outs[12]~reg0.ACLR
rstn => outs[13]~reg0.ACLR
rstn => outs[14]~reg0.ACLR
rstn => outs[15]~reg0.ACLR
rstn => outs[16]~reg0.ACLR
rstn => outs[17]~reg0.ACLR
rstn => outs[18]~reg0.ACLR
rstn => outs[19]~reg0.ACLR
rstn => outs[20]~reg0.ACLR
rstn => outs[21]~reg0.ACLR
rstn => outs[22]~reg0.ACLR
rstn => outs[23]~reg0.ACLR
rstn => outs[24]~reg0.ACLR
rstn => outs[25]~reg0.ACLR
rstn => outs[26]~reg0.ACLR
rstn => outs[27]~reg0.ACLR
rstn => outs[28]~reg0.ACLR
rstn => outs[29]~reg0.ACLR
rstn => outs[30]~reg0.ACLR
rstn => outs[31]~reg0.ACLR
en => always0.IN1
A[0] => Equal0.IN11
A[1] => Equal0.IN10
A[2] => Equal0.IN9
A[3] => Equal0.IN8
A[4] => Equal0.IN7
A[5] => Equal0.IN6
A[6] => Equal0.IN5
A[7] => Equal0.IN4
A[8] => Equal0.IN3
A[9] => Equal0.IN2
A[10] => Equal0.IN1
A[11] => Equal0.IN0
B[0] => Equal0.IN23
B[1] => Equal0.IN22
B[2] => Equal0.IN21
B[3] => Equal0.IN20
B[4] => Equal0.IN19
B[5] => Equal0.IN18
B[6] => Equal0.IN17
B[7] => Equal0.IN16
B[8] => Equal0.IN15
B[9] => Equal0.IN14
B[10] => Equal0.IN13
B[11] => Equal0.IN12
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[0] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[1] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[2] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
byte_en[3] => outs.OUTPUTSELECT
ins[0] => outs.DATAB
ins[1] => outs.DATAB
ins[2] => outs.DATAB
ins[3] => outs.DATAB
ins[4] => outs.DATAB
ins[5] => outs.DATAB
ins[6] => outs.DATAB
ins[7] => outs.DATAB
ins[8] => outs.DATAB
ins[9] => outs.DATAB
ins[10] => outs.DATAB
ins[11] => outs.DATAB
ins[12] => outs.DATAB
ins[13] => outs.DATAB
ins[14] => outs.DATAB
ins[15] => outs.DATAB
ins[16] => outs.DATAB
ins[17] => outs.DATAB
ins[18] => outs.DATAB
ins[19] => outs.DATAB
ins[20] => outs.DATAB
ins[21] => outs.DATAB
ins[22] => outs.DATAB
ins[23] => outs.DATAB
ins[24] => outs.DATAB
ins[25] => outs.DATAB
ins[26] => outs.DATAB
ins[27] => outs.DATAB
ins[28] => outs.DATAB
ins[29] => outs.DATAB
ins[30] => outs.DATAB
ins[31] => outs.DATAB
outs[0] <= outs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[1] <= outs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[2] <= outs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[3] <= outs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[4] <= outs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[5] <= outs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[6] <= outs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[7] <= outs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[8] <= outs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[9] <= outs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[10] <= outs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[11] <= outs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[12] <= outs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[13] <= outs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[14] <= outs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[15] <= outs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[16] <= outs[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[17] <= outs[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[18] <= outs[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[19] <= outs[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[20] <= outs[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[21] <= outs[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[22] <= outs[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[23] <= outs[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[24] <= outs[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[25] <= outs[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[26] <= outs[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[27] <= outs[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[28] <= outs[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[29] <= outs[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[30] <= outs[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outs[31] <= outs[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|lsu:dmem|ld_mux:loader
main_addr[0] => LessThan0.IN24
main_addr[0] => LessThan1.IN24
main_addr[0] => LessThan2.IN24
main_addr[0] => LessThan3.IN24
main_addr[0] => LessThan4.IN24
main_addr[1] => LessThan0.IN23
main_addr[1] => LessThan1.IN23
main_addr[1] => LessThan2.IN23
main_addr[1] => LessThan3.IN23
main_addr[1] => LessThan4.IN23
main_addr[2] => LessThan0.IN22
main_addr[2] => LessThan1.IN22
main_addr[2] => LessThan2.IN22
main_addr[2] => LessThan3.IN22
main_addr[2] => LessThan4.IN22
main_addr[3] => LessThan0.IN21
main_addr[3] => LessThan1.IN21
main_addr[3] => LessThan2.IN21
main_addr[3] => LessThan3.IN21
main_addr[3] => LessThan4.IN21
main_addr[4] => LessThan0.IN20
main_addr[4] => LessThan1.IN20
main_addr[4] => LessThan2.IN20
main_addr[4] => LessThan3.IN20
main_addr[4] => LessThan4.IN20
main_addr[5] => LessThan0.IN19
main_addr[5] => LessThan1.IN19
main_addr[5] => LessThan2.IN19
main_addr[5] => LessThan3.IN19
main_addr[5] => LessThan4.IN19
main_addr[6] => LessThan0.IN18
main_addr[6] => LessThan1.IN18
main_addr[6] => LessThan2.IN18
main_addr[6] => LessThan3.IN18
main_addr[6] => LessThan4.IN18
main_addr[7] => LessThan0.IN17
main_addr[7] => LessThan1.IN17
main_addr[7] => LessThan2.IN17
main_addr[7] => LessThan3.IN17
main_addr[7] => LessThan4.IN17
main_addr[8] => LessThan0.IN16
main_addr[8] => LessThan1.IN16
main_addr[8] => LessThan2.IN16
main_addr[8] => LessThan3.IN16
main_addr[8] => LessThan4.IN16
main_addr[9] => LessThan0.IN15
main_addr[9] => LessThan1.IN15
main_addr[9] => LessThan2.IN15
main_addr[9] => LessThan3.IN15
main_addr[9] => LessThan4.IN15
main_addr[10] => LessThan0.IN14
main_addr[10] => LessThan1.IN14
main_addr[10] => LessThan2.IN14
main_addr[10] => LessThan3.IN14
main_addr[10] => LessThan4.IN14
main_addr[11] => LessThan0.IN13
main_addr[11] => LessThan1.IN13
main_addr[11] => LessThan2.IN13
main_addr[11] => LessThan3.IN13
main_addr[11] => LessThan4.IN13
mem_data[0] => data_out.DATAB
mem_data[1] => data_out.DATAB
mem_data[2] => data_out.DATAB
mem_data[3] => data_out.DATAB
mem_data[4] => data_out.DATAB
mem_data[5] => data_out.DATAB
mem_data[6] => data_out.DATAB
mem_data[7] => data_out.DATAB
mem_data[8] => data_out.DATAB
mem_data[9] => data_out.DATAB
mem_data[10] => data_out.DATAB
mem_data[11] => data_out.DATAB
mem_data[12] => data_out.DATAB
mem_data[13] => data_out.DATAB
mem_data[14] => data_out.DATAB
mem_data[15] => data_out.DATAB
mem_data[16] => data_out.DATAB
mem_data[17] => data_out.DATAB
mem_data[18] => data_out.DATAB
mem_data[19] => data_out.DATAB
mem_data[20] => data_out.DATAB
mem_data[21] => data_out.DATAB
mem_data[22] => data_out.DATAB
mem_data[23] => data_out.DATAB
mem_data[24] => data_out.DATAB
mem_data[25] => data_out.DATAB
mem_data[26] => data_out.DATAB
mem_data[27] => data_out.DATAB
mem_data[28] => data_out.DATAB
mem_data[29] => data_out.DATAB
mem_data[30] => data_out.DATAB
mem_data[31] => data_out.DATAB
out_data[0] => data_out.DATAB
out_data[1] => data_out.DATAB
out_data[2] => data_out.DATAB
out_data[3] => data_out.DATAB
out_data[4] => data_out.DATAB
out_data[5] => data_out.DATAB
out_data[6] => data_out.DATAB
out_data[7] => data_out.DATAB
out_data[8] => data_out.DATAB
out_data[9] => data_out.DATAB
out_data[10] => data_out.DATAB
out_data[11] => data_out.DATAB
out_data[12] => data_out.DATAB
out_data[13] => data_out.DATAB
out_data[14] => data_out.DATAB
out_data[15] => data_out.DATAB
out_data[16] => data_out.DATAB
out_data[17] => data_out.DATAB
out_data[18] => data_out.DATAB
out_data[19] => data_out.DATAB
out_data[20] => data_out.DATAB
out_data[21] => data_out.DATAB
out_data[22] => data_out.DATAB
out_data[23] => data_out.DATAB
out_data[24] => data_out.DATAB
out_data[25] => data_out.DATAB
out_data[26] => data_out.DATAB
out_data[27] => data_out.DATAB
out_data[28] => data_out.DATAB
out_data[29] => data_out.DATAB
out_data[30] => data_out.DATAB
out_data[31] => data_out.DATAB
in_data[0] => data_out.DATAB
in_data[1] => data_out.DATAB
in_data[2] => data_out.DATAB
in_data[3] => data_out.DATAB
in_data[4] => data_out.DATAB
in_data[5] => data_out.DATAB
in_data[6] => data_out.DATAB
in_data[7] => data_out.DATAB
in_data[8] => data_out.DATAB
in_data[9] => data_out.DATAB
in_data[10] => data_out.DATAB
in_data[11] => data_out.DATAB
in_data[12] => data_out.DATAB
in_data[13] => data_out.DATAB
in_data[14] => data_out.DATAB
in_data[15] => data_out.DATAB
in_data[16] => data_out.DATAB
in_data[17] => data_out.DATAB
in_data[18] => data_out.DATAB
in_data[19] => data_out.DATAB
in_data[20] => data_out.DATAB
in_data[21] => data_out.DATAB
in_data[22] => data_out.DATAB
in_data[23] => data_out.DATAB
in_data[24] => data_out.DATAB
in_data[25] => data_out.DATAB
in_data[26] => data_out.DATAB
in_data[27] => data_out.DATAB
in_data[28] => data_out.DATAB
in_data[29] => data_out.DATAB
in_data[30] => data_out.DATAB
in_data[31] => data_out.DATAB
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|lsu:dmem|ld_sel_mux:lsm
LW[0] => ld_data.DATAA
LW[1] => ld_data.DATAA
LW[2] => ld_data.DATAA
LW[3] => ld_data.DATAA
LW[4] => ld_data.DATAA
LW[5] => ld_data.DATAA
LW[6] => ld_data.DATAA
LW[7] => ld_data.DATAA
LW[8] => ld_data.DATAA
LW[9] => ld_data.DATAA
LW[10] => ld_data.DATAA
LW[11] => ld_data.DATAA
LW[12] => ld_data.DATAA
LW[13] => ld_data.DATAA
LW[14] => ld_data.DATAA
LW[15] => ld_data.DATAA
LW[16] => ld_data.DATAA
LW[17] => ld_data.DATAA
LW[18] => ld_data.DATAA
LW[19] => ld_data.DATAA
LW[20] => ld_data.DATAA
LW[21] => ld_data.DATAA
LW[22] => ld_data.DATAA
LW[23] => ld_data.DATAA
LW[24] => ld_data.DATAA
LW[25] => ld_data.DATAA
LW[26] => ld_data.DATAA
LW[27] => ld_data.DATAA
LW[28] => ld_data.DATAA
LW[29] => ld_data.DATAA
LW[30] => ld_data.DATAA
LW[31] => ld_data.DATAA
LB[0] => ld_data.DATAB
LB[1] => ld_data.DATAB
LB[2] => ld_data.DATAB
LB[3] => ld_data.DATAB
LB[4] => ld_data.DATAB
LB[5] => ld_data.DATAB
LB[6] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LB[7] => ld_data.DATAB
LBU[0] => ld_data.DATAB
LBU[1] => ld_data.DATAB
LBU[2] => ld_data.DATAB
LBU[3] => ld_data.DATAB
LBU[4] => ld_data.DATAB
LBU[5] => ld_data.DATAB
LBU[6] => ld_data.DATAB
LBU[7] => ld_data.DATAB
LH[0] => ld_data.DATAB
LH[1] => ld_data.DATAB
LH[2] => ld_data.DATAB
LH[3] => ld_data.DATAB
LH[4] => ld_data.DATAB
LH[5] => ld_data.DATAB
LH[6] => ld_data.DATAB
LH[7] => ld_data.DATAB
LH[8] => ld_data.DATAB
LH[9] => ld_data.DATAB
LH[10] => ld_data.DATAB
LH[11] => ld_data.DATAB
LH[12] => ld_data.DATAB
LH[13] => ld_data.DATAB
LH[14] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LH[15] => ld_data.DATAB
LHU[0] => ld_data.DATAB
LHU[1] => ld_data.DATAB
LHU[2] => ld_data.DATAB
LHU[3] => ld_data.DATAB
LHU[4] => ld_data.DATAB
LHU[5] => ld_data.DATAB
LHU[6] => ld_data.DATAB
LHU[7] => ld_data.DATAB
LHU[8] => ld_data.DATAB
LHU[9] => ld_data.DATAB
LHU[10] => ld_data.DATAB
LHU[11] => ld_data.DATAB
LHU[12] => ld_data.DATAB
LHU[13] => ld_data.DATAB
LHU[14] => ld_data.DATAB
LHU[15] => ld_data.DATAB
ld_sel[0] => Equal0.IN2
ld_sel[0] => Equal1.IN0
ld_sel[0] => Equal2.IN2
ld_sel[0] => Equal3.IN1
ld_sel[0] => Equal4.IN2
ld_sel[0] => Equal5.IN1
ld_sel[1] => Equal0.IN1
ld_sel[1] => Equal1.IN2
ld_sel[1] => Equal2.IN0
ld_sel[1] => Equal3.IN0
ld_sel[1] => Equal4.IN1
ld_sel[1] => Equal5.IN2
ld_sel[2] => Equal0.IN0
ld_sel[2] => Equal1.IN1
ld_sel[2] => Equal2.IN1
ld_sel[2] => Equal3.IN2
ld_sel[2] => Equal4.IN0
ld_sel[2] => Equal5.IN0
ld_data[0] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[1] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[2] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[3] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[4] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[5] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[6] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[7] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[8] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[9] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[10] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[11] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[12] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[13] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[14] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[15] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[16] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[17] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[18] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[19] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[20] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[21] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[22] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[23] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[24] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[25] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[26] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[27] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[28] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[29] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[30] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE
ld_data[31] <= ld_data.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|reg_memory_writeback:writeback
rd_wrenM => rd_wrenW~reg0.DATAIN
wb_selM[0] => wb_selW[0]~reg0.DATAIN
wb_selM[1] => wb_selW[1]~reg0.DATAIN
rd_addrM[0] => rd_addrW[0]~reg0.DATAIN
rd_addrM[1] => rd_addrW[1]~reg0.DATAIN
rd_addrM[2] => rd_addrW[2]~reg0.DATAIN
rd_addrM[3] => rd_addrW[3]~reg0.DATAIN
rd_addrM[4] => rd_addrW[4]~reg0.DATAIN
pc4M[0] => pc4W[0]~reg0.DATAIN
pc4M[1] => pc4W[1]~reg0.DATAIN
pc4M[2] => pc4W[2]~reg0.DATAIN
pc4M[3] => pc4W[3]~reg0.DATAIN
pc4M[4] => pc4W[4]~reg0.DATAIN
pc4M[5] => pc4W[5]~reg0.DATAIN
pc4M[6] => pc4W[6]~reg0.DATAIN
pc4M[7] => pc4W[7]~reg0.DATAIN
pc4M[8] => pc4W[8]~reg0.DATAIN
pc4M[9] => pc4W[9]~reg0.DATAIN
pc4M[10] => pc4W[10]~reg0.DATAIN
pc4M[11] => pc4W[11]~reg0.DATAIN
pc4M[12] => pc4W[12]~reg0.DATAIN
alu_dataM[0] => alu_dataW[0]~reg0.DATAIN
alu_dataM[1] => alu_dataW[1]~reg0.DATAIN
alu_dataM[2] => alu_dataW[2]~reg0.DATAIN
alu_dataM[3] => alu_dataW[3]~reg0.DATAIN
alu_dataM[4] => alu_dataW[4]~reg0.DATAIN
alu_dataM[5] => alu_dataW[5]~reg0.DATAIN
alu_dataM[6] => alu_dataW[6]~reg0.DATAIN
alu_dataM[7] => alu_dataW[7]~reg0.DATAIN
alu_dataM[8] => alu_dataW[8]~reg0.DATAIN
alu_dataM[9] => alu_dataW[9]~reg0.DATAIN
alu_dataM[10] => alu_dataW[10]~reg0.DATAIN
alu_dataM[11] => alu_dataW[11]~reg0.DATAIN
alu_dataM[12] => alu_dataW[12]~reg0.DATAIN
alu_dataM[13] => alu_dataW[13]~reg0.DATAIN
alu_dataM[14] => alu_dataW[14]~reg0.DATAIN
alu_dataM[15] => alu_dataW[15]~reg0.DATAIN
alu_dataM[16] => alu_dataW[16]~reg0.DATAIN
alu_dataM[17] => alu_dataW[17]~reg0.DATAIN
alu_dataM[18] => alu_dataW[18]~reg0.DATAIN
alu_dataM[19] => alu_dataW[19]~reg0.DATAIN
alu_dataM[20] => alu_dataW[20]~reg0.DATAIN
alu_dataM[21] => alu_dataW[21]~reg0.DATAIN
alu_dataM[22] => alu_dataW[22]~reg0.DATAIN
alu_dataM[23] => alu_dataW[23]~reg0.DATAIN
alu_dataM[24] => alu_dataW[24]~reg0.DATAIN
alu_dataM[25] => alu_dataW[25]~reg0.DATAIN
alu_dataM[26] => alu_dataW[26]~reg0.DATAIN
alu_dataM[27] => alu_dataW[27]~reg0.DATAIN
alu_dataM[28] => alu_dataW[28]~reg0.DATAIN
alu_dataM[29] => alu_dataW[29]~reg0.DATAIN
alu_dataM[30] => alu_dataW[30]~reg0.DATAIN
alu_dataM[31] => alu_dataW[31]~reg0.DATAIN
ld_dataM[0] => ld_dataW[0]~reg0.DATAIN
ld_dataM[1] => ld_dataW[1]~reg0.DATAIN
ld_dataM[2] => ld_dataW[2]~reg0.DATAIN
ld_dataM[3] => ld_dataW[3]~reg0.DATAIN
ld_dataM[4] => ld_dataW[4]~reg0.DATAIN
ld_dataM[5] => ld_dataW[5]~reg0.DATAIN
ld_dataM[6] => ld_dataW[6]~reg0.DATAIN
ld_dataM[7] => ld_dataW[7]~reg0.DATAIN
ld_dataM[8] => ld_dataW[8]~reg0.DATAIN
ld_dataM[9] => ld_dataW[9]~reg0.DATAIN
ld_dataM[10] => ld_dataW[10]~reg0.DATAIN
ld_dataM[11] => ld_dataW[11]~reg0.DATAIN
ld_dataM[12] => ld_dataW[12]~reg0.DATAIN
ld_dataM[13] => ld_dataW[13]~reg0.DATAIN
ld_dataM[14] => ld_dataW[14]~reg0.DATAIN
ld_dataM[15] => ld_dataW[15]~reg0.DATAIN
ld_dataM[16] => ld_dataW[16]~reg0.DATAIN
ld_dataM[17] => ld_dataW[17]~reg0.DATAIN
ld_dataM[18] => ld_dataW[18]~reg0.DATAIN
ld_dataM[19] => ld_dataW[19]~reg0.DATAIN
ld_dataM[20] => ld_dataW[20]~reg0.DATAIN
ld_dataM[21] => ld_dataW[21]~reg0.DATAIN
ld_dataM[22] => ld_dataW[22]~reg0.DATAIN
ld_dataM[23] => ld_dataW[23]~reg0.DATAIN
ld_dataM[24] => ld_dataW[24]~reg0.DATAIN
ld_dataM[25] => ld_dataW[25]~reg0.DATAIN
ld_dataM[26] => ld_dataW[26]~reg0.DATAIN
ld_dataM[27] => ld_dataW[27]~reg0.DATAIN
ld_dataM[28] => ld_dataW[28]~reg0.DATAIN
ld_dataM[29] => ld_dataW[29]~reg0.DATAIN
ld_dataM[30] => ld_dataW[30]~reg0.DATAIN
ld_dataM[31] => ld_dataW[31]~reg0.DATAIN
clk => pc4W[0]~reg0.CLK
clk => pc4W[1]~reg0.CLK
clk => pc4W[2]~reg0.CLK
clk => pc4W[3]~reg0.CLK
clk => pc4W[4]~reg0.CLK
clk => pc4W[5]~reg0.CLK
clk => pc4W[6]~reg0.CLK
clk => pc4W[7]~reg0.CLK
clk => pc4W[8]~reg0.CLK
clk => pc4W[9]~reg0.CLK
clk => pc4W[10]~reg0.CLK
clk => pc4W[11]~reg0.CLK
clk => pc4W[12]~reg0.CLK
clk => rd_addrW[0]~reg0.CLK
clk => rd_addrW[1]~reg0.CLK
clk => rd_addrW[2]~reg0.CLK
clk => rd_addrW[3]~reg0.CLK
clk => rd_addrW[4]~reg0.CLK
clk => ld_dataW[0]~reg0.CLK
clk => ld_dataW[1]~reg0.CLK
clk => ld_dataW[2]~reg0.CLK
clk => ld_dataW[3]~reg0.CLK
clk => ld_dataW[4]~reg0.CLK
clk => ld_dataW[5]~reg0.CLK
clk => ld_dataW[6]~reg0.CLK
clk => ld_dataW[7]~reg0.CLK
clk => ld_dataW[8]~reg0.CLK
clk => ld_dataW[9]~reg0.CLK
clk => ld_dataW[10]~reg0.CLK
clk => ld_dataW[11]~reg0.CLK
clk => ld_dataW[12]~reg0.CLK
clk => ld_dataW[13]~reg0.CLK
clk => ld_dataW[14]~reg0.CLK
clk => ld_dataW[15]~reg0.CLK
clk => ld_dataW[16]~reg0.CLK
clk => ld_dataW[17]~reg0.CLK
clk => ld_dataW[18]~reg0.CLK
clk => ld_dataW[19]~reg0.CLK
clk => ld_dataW[20]~reg0.CLK
clk => ld_dataW[21]~reg0.CLK
clk => ld_dataW[22]~reg0.CLK
clk => ld_dataW[23]~reg0.CLK
clk => ld_dataW[24]~reg0.CLK
clk => ld_dataW[25]~reg0.CLK
clk => ld_dataW[26]~reg0.CLK
clk => ld_dataW[27]~reg0.CLK
clk => ld_dataW[28]~reg0.CLK
clk => ld_dataW[29]~reg0.CLK
clk => ld_dataW[30]~reg0.CLK
clk => ld_dataW[31]~reg0.CLK
clk => alu_dataW[0]~reg0.CLK
clk => alu_dataW[1]~reg0.CLK
clk => alu_dataW[2]~reg0.CLK
clk => alu_dataW[3]~reg0.CLK
clk => alu_dataW[4]~reg0.CLK
clk => alu_dataW[5]~reg0.CLK
clk => alu_dataW[6]~reg0.CLK
clk => alu_dataW[7]~reg0.CLK
clk => alu_dataW[8]~reg0.CLK
clk => alu_dataW[9]~reg0.CLK
clk => alu_dataW[10]~reg0.CLK
clk => alu_dataW[11]~reg0.CLK
clk => alu_dataW[12]~reg0.CLK
clk => alu_dataW[13]~reg0.CLK
clk => alu_dataW[14]~reg0.CLK
clk => alu_dataW[15]~reg0.CLK
clk => alu_dataW[16]~reg0.CLK
clk => alu_dataW[17]~reg0.CLK
clk => alu_dataW[18]~reg0.CLK
clk => alu_dataW[19]~reg0.CLK
clk => alu_dataW[20]~reg0.CLK
clk => alu_dataW[21]~reg0.CLK
clk => alu_dataW[22]~reg0.CLK
clk => alu_dataW[23]~reg0.CLK
clk => alu_dataW[24]~reg0.CLK
clk => alu_dataW[25]~reg0.CLK
clk => alu_dataW[26]~reg0.CLK
clk => alu_dataW[27]~reg0.CLK
clk => alu_dataW[28]~reg0.CLK
clk => alu_dataW[29]~reg0.CLK
clk => alu_dataW[30]~reg0.CLK
clk => alu_dataW[31]~reg0.CLK
clk => rd_wrenW~reg0.CLK
clk => wb_selW[0]~reg0.CLK
clk => wb_selW[1]~reg0.CLK
aclr => pc4W[0]~reg0.ACLR
aclr => pc4W[1]~reg0.ACLR
aclr => pc4W[2]~reg0.ACLR
aclr => pc4W[3]~reg0.ACLR
aclr => pc4W[4]~reg0.ACLR
aclr => pc4W[5]~reg0.ACLR
aclr => pc4W[6]~reg0.ACLR
aclr => pc4W[7]~reg0.ACLR
aclr => pc4W[8]~reg0.ACLR
aclr => pc4W[9]~reg0.ACLR
aclr => pc4W[10]~reg0.ACLR
aclr => pc4W[11]~reg0.ACLR
aclr => pc4W[12]~reg0.ACLR
aclr => rd_addrW[0]~reg0.ACLR
aclr => rd_addrW[1]~reg0.ACLR
aclr => rd_addrW[2]~reg0.ACLR
aclr => rd_addrW[3]~reg0.ACLR
aclr => rd_addrW[4]~reg0.ACLR
aclr => ld_dataW[0]~reg0.ACLR
aclr => ld_dataW[1]~reg0.ACLR
aclr => ld_dataW[2]~reg0.ACLR
aclr => ld_dataW[3]~reg0.ACLR
aclr => ld_dataW[4]~reg0.ACLR
aclr => ld_dataW[5]~reg0.ACLR
aclr => ld_dataW[6]~reg0.ACLR
aclr => ld_dataW[7]~reg0.ACLR
aclr => ld_dataW[8]~reg0.ACLR
aclr => ld_dataW[9]~reg0.ACLR
aclr => ld_dataW[10]~reg0.ACLR
aclr => ld_dataW[11]~reg0.ACLR
aclr => ld_dataW[12]~reg0.ACLR
aclr => ld_dataW[13]~reg0.ACLR
aclr => ld_dataW[14]~reg0.ACLR
aclr => ld_dataW[15]~reg0.ACLR
aclr => ld_dataW[16]~reg0.ACLR
aclr => ld_dataW[17]~reg0.ACLR
aclr => ld_dataW[18]~reg0.ACLR
aclr => ld_dataW[19]~reg0.ACLR
aclr => ld_dataW[20]~reg0.ACLR
aclr => ld_dataW[21]~reg0.ACLR
aclr => ld_dataW[22]~reg0.ACLR
aclr => ld_dataW[23]~reg0.ACLR
aclr => ld_dataW[24]~reg0.ACLR
aclr => ld_dataW[25]~reg0.ACLR
aclr => ld_dataW[26]~reg0.ACLR
aclr => ld_dataW[27]~reg0.ACLR
aclr => ld_dataW[28]~reg0.ACLR
aclr => ld_dataW[29]~reg0.ACLR
aclr => ld_dataW[30]~reg0.ACLR
aclr => ld_dataW[31]~reg0.ACLR
aclr => alu_dataW[0]~reg0.ACLR
aclr => alu_dataW[1]~reg0.ACLR
aclr => alu_dataW[2]~reg0.ACLR
aclr => alu_dataW[3]~reg0.ACLR
aclr => alu_dataW[4]~reg0.ACLR
aclr => alu_dataW[5]~reg0.ACLR
aclr => alu_dataW[6]~reg0.ACLR
aclr => alu_dataW[7]~reg0.ACLR
aclr => alu_dataW[8]~reg0.ACLR
aclr => alu_dataW[9]~reg0.ACLR
aclr => alu_dataW[10]~reg0.ACLR
aclr => alu_dataW[11]~reg0.ACLR
aclr => alu_dataW[12]~reg0.ACLR
aclr => alu_dataW[13]~reg0.ACLR
aclr => alu_dataW[14]~reg0.ACLR
aclr => alu_dataW[15]~reg0.ACLR
aclr => alu_dataW[16]~reg0.ACLR
aclr => alu_dataW[17]~reg0.ACLR
aclr => alu_dataW[18]~reg0.ACLR
aclr => alu_dataW[19]~reg0.ACLR
aclr => alu_dataW[20]~reg0.ACLR
aclr => alu_dataW[21]~reg0.ACLR
aclr => alu_dataW[22]~reg0.ACLR
aclr => alu_dataW[23]~reg0.ACLR
aclr => alu_dataW[24]~reg0.ACLR
aclr => alu_dataW[25]~reg0.ACLR
aclr => alu_dataW[26]~reg0.ACLR
aclr => alu_dataW[27]~reg0.ACLR
aclr => alu_dataW[28]~reg0.ACLR
aclr => alu_dataW[29]~reg0.ACLR
aclr => alu_dataW[30]~reg0.ACLR
aclr => alu_dataW[31]~reg0.ACLR
aclr => rd_wrenW~reg0.ACLR
aclr => wb_selW[0]~reg0.ACLR
aclr => wb_selW[1]~reg0.ACLR
rd_wrenW <= rd_wrenW~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_selW[0] <= wb_selW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_selW[1] <= wb_selW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addrW[0] <= rd_addrW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addrW[1] <= rd_addrW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addrW[2] <= rd_addrW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addrW[3] <= rd_addrW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addrW[4] <= rd_addrW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4W[0] <= pc4W[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4W[1] <= pc4W[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4W[2] <= pc4W[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4W[3] <= pc4W[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4W[4] <= pc4W[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4W[5] <= pc4W[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4W[6] <= pc4W[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4W[7] <= pc4W[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4W[8] <= pc4W[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4W[9] <= pc4W[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4W[10] <= pc4W[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4W[11] <= pc4W[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4W[12] <= pc4W[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[0] <= alu_dataW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[1] <= alu_dataW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[2] <= alu_dataW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[3] <= alu_dataW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[4] <= alu_dataW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[5] <= alu_dataW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[6] <= alu_dataW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[7] <= alu_dataW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[8] <= alu_dataW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[9] <= alu_dataW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[10] <= alu_dataW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[11] <= alu_dataW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[12] <= alu_dataW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[13] <= alu_dataW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[14] <= alu_dataW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[15] <= alu_dataW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[16] <= alu_dataW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[17] <= alu_dataW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[18] <= alu_dataW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[19] <= alu_dataW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[20] <= alu_dataW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[21] <= alu_dataW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[22] <= alu_dataW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[23] <= alu_dataW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[24] <= alu_dataW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[25] <= alu_dataW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[26] <= alu_dataW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[27] <= alu_dataW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[28] <= alu_dataW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[29] <= alu_dataW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[30] <= alu_dataW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_dataW[31] <= alu_dataW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[0] <= ld_dataW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[1] <= ld_dataW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[2] <= ld_dataW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[3] <= ld_dataW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[4] <= ld_dataW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[5] <= ld_dataW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[6] <= ld_dataW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[7] <= ld_dataW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[8] <= ld_dataW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[9] <= ld_dataW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[10] <= ld_dataW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[11] <= ld_dataW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[12] <= ld_dataW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[13] <= ld_dataW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[14] <= ld_dataW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[15] <= ld_dataW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[16] <= ld_dataW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[17] <= ld_dataW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[18] <= ld_dataW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[19] <= ld_dataW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[20] <= ld_dataW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[21] <= ld_dataW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[22] <= ld_dataW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[23] <= ld_dataW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[24] <= ld_dataW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[25] <= ld_dataW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[26] <= ld_dataW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[27] <= ld_dataW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[28] <= ld_dataW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[29] <= ld_dataW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[30] <= ld_dataW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_dataW[31] <= ld_dataW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|wb_mux:wbm
pc_four[0] => wb_data.DATAA
pc_four[1] => wb_data.DATAA
pc_four[2] => wb_data.DATAA
pc_four[3] => wb_data.DATAA
pc_four[4] => wb_data.DATAA
pc_four[5] => wb_data.DATAA
pc_four[6] => wb_data.DATAA
pc_four[7] => wb_data.DATAA
pc_four[8] => wb_data.DATAA
pc_four[9] => wb_data.DATAA
pc_four[10] => wb_data.DATAA
pc_four[11] => wb_data.DATAA
pc_four[12] => wb_data.DATAA
alu_data[0] => wb_data.DATAB
alu_data[1] => wb_data.DATAB
alu_data[2] => wb_data.DATAB
alu_data[3] => wb_data.DATAB
alu_data[4] => wb_data.DATAB
alu_data[5] => wb_data.DATAB
alu_data[6] => wb_data.DATAB
alu_data[7] => wb_data.DATAB
alu_data[8] => wb_data.DATAB
alu_data[9] => wb_data.DATAB
alu_data[10] => wb_data.DATAB
alu_data[11] => wb_data.DATAB
alu_data[12] => wb_data.DATAB
alu_data[13] => wb_data.DATAB
alu_data[14] => wb_data.DATAB
alu_data[15] => wb_data.DATAB
alu_data[16] => wb_data.DATAB
alu_data[17] => wb_data.DATAB
alu_data[18] => wb_data.DATAB
alu_data[19] => wb_data.DATAB
alu_data[20] => wb_data.DATAB
alu_data[21] => wb_data.DATAB
alu_data[22] => wb_data.DATAB
alu_data[23] => wb_data.DATAB
alu_data[24] => wb_data.DATAB
alu_data[25] => wb_data.DATAB
alu_data[26] => wb_data.DATAB
alu_data[27] => wb_data.DATAB
alu_data[28] => wb_data.DATAB
alu_data[29] => wb_data.DATAB
alu_data[30] => wb_data.DATAB
alu_data[31] => wb_data.DATAB
ld_data[0] => wb_data.DATAB
ld_data[1] => wb_data.DATAB
ld_data[2] => wb_data.DATAB
ld_data[3] => wb_data.DATAB
ld_data[4] => wb_data.DATAB
ld_data[5] => wb_data.DATAB
ld_data[6] => wb_data.DATAB
ld_data[7] => wb_data.DATAB
ld_data[8] => wb_data.DATAB
ld_data[9] => wb_data.DATAB
ld_data[10] => wb_data.DATAB
ld_data[11] => wb_data.DATAB
ld_data[12] => wb_data.DATAB
ld_data[13] => wb_data.DATAB
ld_data[14] => wb_data.DATAB
ld_data[15] => wb_data.DATAB
ld_data[16] => wb_data.DATAB
ld_data[17] => wb_data.DATAB
ld_data[18] => wb_data.DATAB
ld_data[19] => wb_data.DATAB
ld_data[20] => wb_data.DATAB
ld_data[21] => wb_data.DATAB
ld_data[22] => wb_data.DATAB
ld_data[23] => wb_data.DATAB
ld_data[24] => wb_data.DATAB
ld_data[25] => wb_data.DATAB
ld_data[26] => wb_data.DATAB
ld_data[27] => wb_data.DATAB
ld_data[28] => wb_data.DATAB
ld_data[29] => wb_data.DATAB
ld_data[30] => wb_data.DATAB
ld_data[31] => wb_data.DATAB
wb_sel[0] => Equal0.IN1
wb_sel[0] => Equal1.IN0
wb_sel[1] => Equal0.IN0
wb_sel[1] => Equal1.IN1
wb_data[0] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[1] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[2] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[3] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[4] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[5] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[6] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[7] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[8] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[9] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[10] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[11] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[12] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[13] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[14] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[15] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[16] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[17] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[18] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[19] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[20] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[21] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[22] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[23] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[24] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[25] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[26] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[27] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[28] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[29] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[30] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE
wb_data[31] <= wb_data.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|hazard_unit:hu
br_selE => flushE.IN1
br_selE => flushD.DATAIN
rd_wrenE => always0.IN1
rd_wrenE => always0.IN1
rd_wrenM => always0.IN1
rd_wrenM => always0.IN1
rd_wrenM => always0.IN1
rd_wrenM => always0.IN1
rd_wrenW => always0.IN1
rd_wrenW => always0.IN1
wb_selE[0] => load_hazard.IN1
wb_selE[1] => ~NO_FANOUT~
wb_selM[0] => WideOr0.IN0
wb_selM[1] => WideOr0.IN1
rs1_addrD[0] => Equal7.IN4
rs1_addrD[0] => Equal10.IN4
rs1_addrD[0] => Equal6.IN4
rs1_addrD[1] => Equal7.IN3
rs1_addrD[1] => Equal10.IN3
rs1_addrD[1] => Equal6.IN3
rs1_addrD[2] => Equal7.IN2
rs1_addrD[2] => Equal10.IN2
rs1_addrD[2] => Equal6.IN2
rs1_addrD[3] => Equal7.IN1
rs1_addrD[3] => Equal10.IN1
rs1_addrD[3] => Equal6.IN1
rs1_addrD[4] => Equal7.IN0
rs1_addrD[4] => Equal10.IN0
rs1_addrD[4] => Equal6.IN0
rs2_addrD[0] => Equal9.IN4
rs2_addrD[0] => Equal11.IN4
rs2_addrD[0] => Equal8.IN4
rs2_addrD[1] => Equal9.IN3
rs2_addrD[1] => Equal11.IN3
rs2_addrD[1] => Equal8.IN3
rs2_addrD[2] => Equal9.IN2
rs2_addrD[2] => Equal11.IN2
rs2_addrD[2] => Equal8.IN2
rs2_addrD[3] => Equal9.IN1
rs2_addrD[3] => Equal11.IN1
rs2_addrD[3] => Equal8.IN1
rs2_addrD[4] => Equal9.IN0
rs2_addrD[4] => Equal11.IN0
rs2_addrD[4] => Equal8.IN0
rs1_addrE[0] => Equal1.IN4
rs1_addrE[0] => Equal2.IN4
rs1_addrE[0] => Equal0.IN4
rs1_addrE[1] => Equal1.IN3
rs1_addrE[1] => Equal2.IN3
rs1_addrE[1] => Equal0.IN3
rs1_addrE[2] => Equal1.IN2
rs1_addrE[2] => Equal2.IN2
rs1_addrE[2] => Equal0.IN2
rs1_addrE[3] => Equal1.IN1
rs1_addrE[3] => Equal2.IN1
rs1_addrE[3] => Equal0.IN1
rs1_addrE[4] => Equal1.IN0
rs1_addrE[4] => Equal2.IN0
rs1_addrE[4] => Equal0.IN0
rs2_addrE[0] => Equal4.IN4
rs2_addrE[0] => Equal5.IN4
rs2_addrE[0] => Equal3.IN4
rs2_addrE[1] => Equal4.IN3
rs2_addrE[1] => Equal5.IN3
rs2_addrE[1] => Equal3.IN3
rs2_addrE[2] => Equal4.IN2
rs2_addrE[2] => Equal5.IN2
rs2_addrE[2] => Equal3.IN2
rs2_addrE[3] => Equal4.IN1
rs2_addrE[3] => Equal5.IN1
rs2_addrE[3] => Equal3.IN1
rs2_addrE[4] => Equal4.IN0
rs2_addrE[4] => Equal5.IN0
rs2_addrE[4] => Equal3.IN0
rd_addrE[0] => Equal10.IN9
rd_addrE[0] => Equal11.IN9
rd_addrE[1] => Equal10.IN8
rd_addrE[1] => Equal11.IN8
rd_addrE[2] => Equal10.IN7
rd_addrE[2] => Equal11.IN7
rd_addrE[3] => Equal10.IN6
rd_addrE[3] => Equal11.IN6
rd_addrE[4] => Equal10.IN5
rd_addrE[4] => Equal11.IN5
rd_addrM[0] => Equal1.IN9
rd_addrM[0] => Equal4.IN9
rd_addrM[0] => Equal7.IN9
rd_addrM[0] => Equal9.IN9
rd_addrM[1] => Equal1.IN8
rd_addrM[1] => Equal4.IN8
rd_addrM[1] => Equal7.IN8
rd_addrM[1] => Equal9.IN8
rd_addrM[2] => Equal1.IN7
rd_addrM[2] => Equal4.IN7
rd_addrM[2] => Equal7.IN7
rd_addrM[2] => Equal9.IN7
rd_addrM[3] => Equal1.IN6
rd_addrM[3] => Equal4.IN6
rd_addrM[3] => Equal7.IN6
rd_addrM[3] => Equal9.IN6
rd_addrM[4] => Equal1.IN5
rd_addrM[4] => Equal4.IN5
rd_addrM[4] => Equal7.IN5
rd_addrM[4] => Equal9.IN5
rd_addrW[0] => Equal2.IN9
rd_addrW[0] => Equal5.IN9
rd_addrW[1] => Equal2.IN8
rd_addrW[1] => Equal5.IN8
rd_addrW[2] => Equal2.IN7
rd_addrW[2] => Equal5.IN7
rd_addrW[3] => Equal2.IN6
rd_addrW[3] => Equal5.IN6
rd_addrW[4] => Equal2.IN5
rd_addrW[4] => Equal5.IN5
stallF <= load_hazard.DB_MAX_OUTPUT_PORT_TYPE
stallD <= load_hazard.DB_MAX_OUTPUT_PORT_TYPE
flushD <= br_selE.DB_MAX_OUTPUT_PORT_TYPE
flushE <= flushE.DB_MAX_OUTPUT_PORT_TYPE
forward1sel[0] <= forward1sel.DB_MAX_OUTPUT_PORT_TYPE
forward1sel[1] <= forward1sel.DB_MAX_OUTPUT_PORT_TYPE
forward2sel[0] <= forward2sel.DB_MAX_OUTPUT_PORT_TYPE
forward2sel[1] <= forward2sel.DB_MAX_OUTPUT_PORT_TYPE
rs1d_sel[0] <= rs1d_sel.DB_MAX_OUTPUT_PORT_TYPE
rs1d_sel[1] <= rs1d_sel.DB_MAX_OUTPUT_PORT_TYPE
rs2d_sel[0] <= rs2d_sel.DB_MAX_OUTPUT_PORT_TYPE
rs2d_sel[1] <= rs2d_sel.DB_MAX_OUTPUT_PORT_TYPE


