#MOD 8 COUNT


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;

entity exp3 is
    Port ( clk : in  STD_LOGIC;
           rst : in  STD_LOGIC;
           op : out  STD_LOGIC_vector(2 downto 0));
end exp3;

architecture Behavioral of exp3 is
signal count: std_logic_vector( 2 downto 0);
begin 
process(rst,clk)
begin
if(rst='1') then
count<="000";
elsif(clk ' event and clk='1')then
count<= count + '1';
op<=count;
end if;
end process;

end Behavioral;