$comment
	File created using the following command:
		vcd file pi_po_register_74175.msim.vcd -direction
$end
$date
	Fri Mar 23 10:31:04 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module pi_po_register_74175_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var reg 1 $ Clear $end
$var reg 1 % D $end
$var reg 1 & Load $end
$var wire 1 ' Aout $end
$var wire 1 ( Bout $end
$var wire 1 ) Cout $end
$var wire 1 * Dout $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 Load~combout $end
$var wire 1 3 Load~clkctrl_outclk $end
$var wire 1 4 A~combout $end
$var wire 1 5 inst|16~feeder_combout $end
$var wire 1 6 Clear~combout $end
$var wire 1 7 Clear~clkctrl_outclk $end
$var wire 1 8 inst|16~regout $end
$var wire 1 9 B~combout $end
$var wire 1 : inst|15~feeder_combout $end
$var wire 1 ; inst|15~regout $end
$var wire 1 < C~combout $end
$var wire 1 = inst|14~feeder_combout $end
$var wire 1 > inst|14~regout $end
$var wire 1 ? D~combout $end
$var wire 1 @ inst|13~regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
0$
1%
1&
0'
0(
0)
0*
x+
0,
1-
x.
1/
10
11
12
13
14
15
06
07
08
19
1:
0;
1<
1=
0>
1?
0@
$end
#50000
0&
02
03
0+
#100000
1&
12
13
1+
#150000
0&
02
03
0+
#200000
1$
1&
16
12
13
17
1+
#250000
0&
02
03
0+
18
1;
1>
1@
1'
1(
1)
1*
#300000
1&
12
13
1+
#350000
0&
02
03
0+
#400000
0!
0"
0#
0%
1&
04
09
0<
0?
12
13
1+
05
0:
0=
#450000
0&
02
03
0+
08
0;
0>
0@
0'
0(
0)
0*
#500000
1&
12
13
1+
#550000
0&
02
03
0+
#600000
0$
06
07
1+
#1000000
