Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/nahshal/Documents/13000120095_Nahshal_ISE_Design/Up_Down_Counter_4Bit/upDown_counter_testcases_isim_beh.exe -prj /home/nahshal/Documents/13000120095_Nahshal_ISE_Design/Up_Down_Counter_4Bit/upDown_counter_testcases_beh.prj work.upDown_counter_testcases 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/nahshal/Documents/13000120095_Nahshal_ISE_Design/Up_Down_Counter_4Bit/../../../Downloads/up-down_counter_rtl.vhd" into library work
Parsing VHDL file "/home/nahshal/Documents/13000120095_Nahshal_ISE_Design/Up_Down_Counter_4Bit/upDown_counter_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84612 KB
Fuse CPU Usage: 950 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity upDown_counter_rtl [updown_counter_rtl_default]
Compiling architecture behavior of entity updown_counter_testcases
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/nahshal/Documents/13000120095_Nahshal_ISE_Design/Up_Down_Counter_4Bit/upDown_counter_testcases_isim_beh.exe
Fuse Memory Usage: 1181268 KB
Fuse CPU Usage: 1020 ms
GCC CPU Usage: 180 ms
