// Seed: 2452648345
module module_0 ();
  wire id_1, id_2, id_3, id_4, id_5;
  wire id_6;
  ;
  parameter id_7 = 1;
endmodule
module module_1 (
    output wor id_0,
    output logic id_1,
    input tri id_2,
    output supply0 id_3,
    output wand id_4,
    output tri id_5,
    input supply1 id_6,
    input wire id_7,
    output wire id_8,
    input supply0 id_9,
    input supply0 id_10,
    output tri1 id_11,
    output wor id_12,
    output wand id_13,
    input supply0 id_14,
    output uwire id_15,
    input wire id_16,
    output uwire id_17,
    input wor id_18
);
  always id_1 <= -1'b0;
  assign id_5 = id_10;
  module_0 modCall_1 ();
  logic id_20 = id_2;
endmodule
