Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 11 17:44:17 2023
| Host         : R9-5950X running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_control_sets_placed.rpt
| Design       : main_control
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           20 |
| No           | No                    | Yes                    |               6 |            4 |
| No           | Yes                   | No                     |              80 |           23 |
| Yes          | No                    | No                     |              40 |           19 |
| Yes          | No                    | Yes                    |             148 |           51 |
| Yes          | Yes                   | No                     |              49 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                Enable Signal               |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+--------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                |                                            |                                                |                1 |              1 |         1.00 |
|  baud_BUFG                    | nolabel_line64/transmitter/bit_out_i_2_n_0 | nolabel_line64/transmitter/bit_out0            |                1 |              1 |         1.00 |
|  nolabel_line56/inst/clk_out1 | nolabel_line64/vertical_scanning_buffer    |                                                |                1 |              1 |         1.00 |
|  nolabel_line56/inst/clk_out1 | nolabel_line62/y_counter                   | nolabel_line62/y_counter[5]_i_1_n_0            |                1 |              1 |         1.00 |
|  nolabel_line56/inst/clk_out1 | start_IBUF                                 | nolabel_line64/reset                           |                2 |              2 |         1.00 |
|  nolabel_line56/inst/clk_out1 | nolabel_line59/E[0]                        |                                                |                2 |              4 |         2.00 |
|  nolabel_line56/inst/clk_out1 | nolabel_line59/player2_score_digit2        |                                                |                1 |              4 |         4.00 |
|  nolabel_line56/inst/clk_out1 | nolabel_line59/player1_score_digit2        |                                                |                2 |              4 |         2.00 |
|  nolabel_line56/inst/clk_out1 | nolabel_line59/reset_reg[0]                |                                                |                2 |              4 |         2.00 |
|  baud_BUFG                    | nolabel_line64/receiver/enable12_out       | nolabel_line64/receiver/data_reg[7]_0          |                3 |              6 |         2.00 |
|  nolabel_line56/inst/clk_out1 |                                            | nolabel_line64/reset                           |                4 |              6 |         1.50 |
|  nolabel_line56/inst/clk_out1 | nolabel_line62/y_counter                   |                                                |                4 |              7 |         1.75 |
|  baud_BUFG                    |                                            | nolabel_line64/receiver/count[7]_i_1_n_0       |                3 |              8 |         2.67 |
|  baud_BUFG                    |                                            | nolabel_line64/transmitter/count[7]_i_1__0_n_0 |                3 |              8 |         2.67 |
|  baud_BUFG                    | nolabel_line64/receiver/enable12_out       |                                                |                5 |              8 |         1.60 |
|  baud_BUFG                    | nolabel_line64/transmitter/temp[7]_i_1_n_0 |                                                |                2 |              8 |         4.00 |
|  nolabel_line56/inst/clk_out1 | nolabel_line62/counter_h                   | nolabel_line64/reset                           |                4 |             10 |         2.50 |
|  nolabel_line56/inst/clk_out1 | nolabel_line62/counter_v                   | nolabel_line64/reset                           |                3 |             10 |         3.33 |
|  baud_BUFG                    |                                            |                                                |                6 |             15 |         2.50 |
|  nolabel_line56/inst/clk_out1 |                                            |                                                |               13 |             28 |         2.15 |
|  nolabel_line56/inst/clk_out1 | nolabel_line59/topbar_l[1]_i_1_n_0         | nolabel_line64/reset                           |                8 |             31 |         3.88 |
|  nolabel_line56/inst/clk_out1 | nolabel_line59/bottombar_l[1]_i_1_n_0      | nolabel_line64/reset                           |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                |                                            | nolabel_line64/baudrate_gen/clear              |                8 |             32 |         4.00 |
|  nolabel_line56/inst/clk_out1 |                                            | nolabel_line59/p_0_out                         |                9 |             32 |         3.56 |
|  nolabel_line56/inst/clk_out1 | nolabel_line62/x_counter                   | nolabel_line64/reset_reg_0                     |               25 |             41 |         1.64 |
|  nolabel_line56/inst/clk_out1 | nolabel_line59/refresh_rate                | nolabel_line64/reset                           |               26 |             64 |         2.46 |
+-------------------------------+--------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


