// Seed: 787337981
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output uwire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = -1;
  logic [1 : 1] id_9 = -1;
endmodule
module module_1 #(
    parameter id_16 = 32'd66,
    parameter id_18 = 32'd67,
    parameter id_21 = 32'd63
) (
    input wor id_0,
    output wire id_1,
    input tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri id_8,
    output tri id_9,
    input uwire id_10,
    output uwire id_11
    , id_20,
    input wire id_12,
    input tri id_13,
    input tri0 id_14,
    output uwire id_15,
    input tri1 _id_16,
    output tri1 id_17,
    output wand _id_18
);
  parameter id_21 = 1;
  always repeat (-1) id_20 = id_12;
  wire id_22;
  assign id_9 = id_0 / "";
  struct packed {
    logic [-1 'b0 ==  id_16 : (  id_18  )  ==  1] id_23;
    logic id_24;
  }
      id_25, id_26, id_27, id_28;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_28,
      id_24,
      id_23,
      id_22,
      id_23,
      id_25
  );
  defparam id_21.id_21 = id_21 * -1'b0;
endmodule
