$date
	Sat Nov 22 16:57:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and_p_tb $end
$var wire 1 ! t $end
$var wire 1 " y $end
$var parameter 32 # DELAY $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module UUT0 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & gnd $end
$var wire 1 ' nmos_con $end
$var wire 1 ( out_1 $end
$var wire 1 ) vdd $end
$var wire 1 " y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 #
$end
#0
$dumpvars
1)
1(
z'
0&
0%
0$
0"
0!
$end
#20000
0'
1%
#40000
1$
z'
0%
#60000
1!
1"
0(
0'
1%
#80000
