<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Constraints</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part101.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part103.htm">Next &gt;</a></p><p class="s25" style="padding-top: 18pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark130">&zwnj;</a>Constraints<a name="bookmark146">&zwnj;</a></p><p class="s3" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The ACX_CLKDIV component does <i>not </i>propagate the input clock frequency from <span class="s17">clk_in </span>to <span class="s17">clk_out</span>. Therefore, suitable constraints for <span class="s17">clk_out </span>must be specified to ensure that correct timing is applied. These constraints should be present in both the Synplify Pro and ACE constraint files.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;line-height: 137%;text-align: left;"># Example of constraint required with divide by <span style=" color: #090;">2</span>, and offset of <span style=" color: #090;">1</span>. Internal net is <span style=" color: #036;">&quot;master_clk&quot;</span>. Output of divider connects to port named <span style=" color: #036;">&quot;o_clk_out_div_2&quot;</span></p><p style="padding-left: 7pt;text-indent: 0pt;line-height: 8pt;text-align: left;">create_generated_clock -name clk_div_2 -source [get_nets master_clk] -divide_by <span style=" color: #090;">2 </span>-phase <span style=" color: #090;">180</span></p><p style="padding-top: 3pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">[get_ports o_clk_out_div_2]</p><p style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;line-height: 137%;text-align: left;"># Example of constraint required with divide by <span style=" color: #090;">2</span>, and offset of <span style=" color: #090;">1</span>. Internal net is <span style=" color: #036;">&quot;master_clk&quot;</span>. Output of divider connects to port named <span style=" color: #036;">&quot;o_clk_out_div_2&quot;</span></p><p style="padding-left: 7pt;text-indent: 0pt;line-height: 8pt;text-align: left;">create_generated_clock -name clk_div_2 -source [get_nets master_clk] -divide_by <span style=" color: #090;">2 </span>-phase <span style=" color: #090;">180</span></p><p style="padding-top: 3pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">[get_ports o_clk_out_div_2]</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;line-height: 137%;text-align: left;"># Example of constraint required with divide by <span style=" color: #090;">2</span>, and offset of <span style=" color: #090;">1</span>. Internal net is <span style=" color: #036;">&quot;master_clk&quot;</span>. Output of divider connects to port named <span style=" color: #036;">&quot;o_clk_out_div_2&quot;</span></p><p style="padding-left: 7pt;text-indent: 0pt;line-height: 8pt;text-align: left;">create_generated_clock -name clk_div_2 -source [get_nets master_clk] -divide_by <span style=" color: #090;">2 </span>-phase <span style=" color: #090;">180</span></p><p style="padding-top: 3pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">[get_ports o_clk_out_div_2]</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part101.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part103.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
