{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621481201404 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "control_VGA EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"control_VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621481201440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621481201484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621481201484 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621481201632 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621481201645 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621481201922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621481201922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621481201922 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1621481201922 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 10863 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621481201927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 10865 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621481201927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 10867 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621481201927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 10869 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621481201927 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1621481201927 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621481201929 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1621481201951 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "control_VGA.sdc " "Synopsys Design Constraints File file not found: 'control_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621481203177 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621481203178 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621481203202 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621481203203 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621481203204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621481203357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[1\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[1\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[2\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[2\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[3\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[3\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[4\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[4\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[5\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[5\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[6\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[6\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[7\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[7\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[8\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[8\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[9\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[9\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[10\] " "Destination node Raquetas:Jugadores\|univ_bin_counter:contador\|temp\[10\]" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|temp[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1621481203357 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621481203357 ""}  } { { "Pong.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pong.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 10853 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621481203357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_VGA:Pantalla\|clk_out  " "Automatically promoted node control_VGA:Pantalla\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621481203358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_VGA:Pantalla\|clk_out~0 " "Destination node control_VGA:Pantalla\|clk_out~0" {  } { { "control_VGA.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_VGA:Pantalla|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 3126 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203358 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621481203358 ""}  } { { "control_VGA.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_VGA:Pantalla|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 1566 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621481203358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pelota:Bola_mov\|Control_bol:mov_bola\|Selector0  " "Automatically promoted node Pelota:Bola_mov\|Control_bol:mov_bola\|Selector0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621481203359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pelota:Bola_mov\|registro_bol:registro\|reset " "Destination node Pelota:Bola_mov\|registro_bol:registro\|reset" {  } { { "registro_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_bol.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Pelota:Bola_mov|registro_bol:registro|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203359 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621481203359 ""}  } { { "Control_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control_bol.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Pelota:Bola_mov|Control_bol:mov_bola|Selector0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621481203359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pelota:Bola_mov\|Control_bol:mov_bola\|Selector1  " "Automatically promoted node Pelota:Bola_mov\|Control_bol:mov_bola\|Selector1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621481203359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pelota:Bola_mov\|registro_bol:registro\|reset " "Destination node Pelota:Bola_mov\|registro_bol:registro\|reset" {  } { { "registro_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_bol.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Pelota:Bola_mov|registro_bol:registro|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203359 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621481203359 ""}  } { { "Control_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control_bol.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Pelota:Bola_mov|Control_bol:mov_bola|Selector1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621481203359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Raquetas:Jugadores\|univ_bin_counter:contador\|Equal0  " "Automatically promoted node Raquetas:Jugadores\|univ_bin_counter:contador\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621481203359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[0\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[0\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[2\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[2\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[3\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[3\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[4\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[4\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[5\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[5\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[6\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[6\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[7\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[7\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_1\|q\[8\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_1\|q\[8\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_1|q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_2\|q\[0\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_2\|q\[0\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_2|q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 1652 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Raquetas:Jugadores\|registro_raq:reg_2\|q\[2\] " "Destination node Raquetas:Jugadores\|registro_raq:reg_2\|q\[2\]" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|registro_raq:reg_2|q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 1651 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621481203359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1621481203359 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621481203359 ""}  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 47 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Raquetas:Jugadores|univ_bin_counter:contador|Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621481203359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Control:control_juego\|reinicio  " "Automatically promoted node Control:control_juego\|reinicio " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621481203361 ""}  } { { "Control.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control:control_juego|reinicio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621481203361 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621481203848 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621481203851 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621481203852 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621481203856 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621481203859 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621481203862 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621481203862 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621481203865 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621481204279 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1621481204282 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621481204282 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621481204426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621481205322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621481205806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621481205827 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621481208129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621481208130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621481208710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1621481210766 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621481210766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621481213928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1621481213931 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621481213931 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.08 " "Total time spent on timing analysis during the Fitter is 3.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1621481214028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621481214067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621481214470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621481214543 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621481214752 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621481215346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/output_files/control_VGA.fit.smsg " "Generated suppressed messages file C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/output_files/control_VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621481216387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5569 " "Peak virtual memory: 5569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621481217087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 22:26:57 2021 " "Processing ended: Wed May 19 22:26:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621481217087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621481217087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621481217087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621481217087 ""}
