sourcing C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\message_override.tcl


Starting:    C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
Hostname:    SCOTT-PC
Date:        Tue Feb 02 20:20:31 2016
Version:     J-2015.03M-3

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log write_address_traversal_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


"clock_globalthreshold" is unrecognized option for current device
"low_power_ram_decomp" is unrecognized option for current device
Implementation not found: synthesis

log file: "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\write_address_traversal.srr"

Running: synthesis in foreground



Running write_address_traversal_syn|synthesis


Running: compile (Compile) on write_address_traversal_syn|synthesis


Running: compile_flow (Compile Process) on write_address_traversal_syn|synthesis


Running: compiler (Compile Input) on write_address_traversal_syn|synthesis

Copied C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\write_address_traversal_comp.srs to C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\write_address_traversal.srs


compiler Completed
Return Code: 0
Run Time:0h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on write_address_traversal_syn|synthesis

Copied C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\write_address_traversal_comp.srs to C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\write_address_traversal_s.srs


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:01s

Copied C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\write_address_traversal_mult.srs to C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\write_address_traversal.srs

Complete: Compile Process on write_address_traversal_syn|synthesis


Running: premap (Pre-mapping) on write_address_traversal_syn|synthesis

Copied C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\write_address_traversal.sap to C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\write_address_traversal_s.sap


premap Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Compile on write_address_traversal_syn|synthesis


Running: map (Map) on write_address_traversal_syn|synthesis


Running: fpga_mapper (Map & Optimize) on write_address_traversal_syn|synthesis

Copied C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\write_address_traversal_m.srm to C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\write_address_traversal.srm


fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Map on write_address_traversal_syn|synthesis

Complete: Logic Synthesis on write_address_traversal_syn|synthesis

Copied C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\write_address_traversal.srr to C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\backup\write_address_traversal.srr

TCL script complete: "write_address_traversal_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

