[2025-05-04 13:26:33,444] Running step: custom_step_add_pre_proc [1/23]
[2025-05-04 13:26:33,526] /home/users/Nicolo.Vacis/finn/deps/qonnx/src/qonnx/transformation/merge_onnx_models.py:70: UserWarning: [MergeONNXModels] opsets for models to merge differ: 11 vs 17, output model will use opset 17
[2025-05-04 13:26:33,526]   warnings.warn(
[2025-05-04 13:26:33,631] /home/users/Nicolo.Vacis/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:127: UserWarning: Assuming 4D input is NCHW
[2025-05-04 13:26:33,632]   warnings.warn("Assuming 4D input is NCHW")
[2025-05-04 13:26:33,879] Running step: custom_step_add_post_proc [2/23]
[2025-05-04 13:26:33,892] Running step: step_qonnx_to_finn [3/23]
[2025-05-04 13:26:34,181] /home/users/Nicolo.Vacis/finn/deps/qonnx/src/qonnx/transformation/gemm_to_matmul.py:57: UserWarning: The GemmToMatMul transformation only offers explicit support for version 9 of the Gemm node, but the ONNX version of the supplied model is 17. Thus the transformation may fail or return incomplete results.
[2025-05-04 13:26:34,181]   warnings.warn(
[2025-05-04 13:26:35,041] Running step: step_tidy_up [4/23]
[2025-05-04 13:26:35,374] Running step: step_streamline [5/23]
[2025-05-04 13:26:44,530] Running step: step_manage_gap [6/23]
[2025-05-04 13:26:44,606] Running step: step_streamline [7/23]
[2025-05-04 13:26:51,245] Running step: step_convert_to_hw [8/23]
[2025-05-04 13:26:51,622] Running step: step_create_dataflow_partition [9/23]
[2025-05-04 13:26:51,667] Running step: step_specialize_layers [10/23]
[2025-05-04 13:26:51,724] Running step: step_target_fps_parallelization [11/23]
[2025-05-04 13:26:51,726] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/set_folding.py:221: UserWarning: SetFolding doesn't know how to handle op_type FMPadding_rtl
[2025-05-04 13:26:51,726]   warnings.warn("SetFolding doesn't know how to handle op_type " + op_type)
[2025-05-04 13:26:51,728] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/set_folding.py:221: UserWarning: SetFolding doesn't know how to handle op_type StreamingMaxPool_hls
[2025-05-04 13:26:51,728]   warnings.warn("SetFolding doesn't know how to handle op_type " + op_type)
[2025-05-04 13:26:51,749] /home/users/Nicolo.Vacis/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_0 can be lower than
[2025-05-04 13:26:51,749]              actual latency!
[2025-05-04 13:26:51,749]   warnings.warn(
[2025-05-04 13:26:51,751] /home/users/Nicolo.Vacis/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_1 can be lower than
[2025-05-04 13:26:51,751]              actual latency!
[2025-05-04 13:26:51,751]   warnings.warn(
[2025-05-04 13:26:51,753] /home/users/Nicolo.Vacis/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_2 can be lower than
[2025-05-04 13:26:51,753]              actual latency!
[2025-05-04 13:26:51,753]   warnings.warn(
[2025-05-04 13:26:51,755] /home/users/Nicolo.Vacis/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_3 can be lower than
[2025-05-04 13:26:51,755]              actual latency!
[2025-05-04 13:26:51,755]   warnings.warn(
[2025-05-04 13:26:51,757] /home/users/Nicolo.Vacis/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_4 can be lower than
[2025-05-04 13:26:51,757]              actual latency!
[2025-05-04 13:26:51,758]   warnings.warn(
[2025-05-04 13:26:51,782] Running step: step_apply_folding_config [12/23]
[2025-05-04 13:26:51,785] Running step: step_minimize_bit_width [13/23]
[2025-05-04 13:26:51,821] /home/users/Nicolo.Vacis/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:494: UserWarning: Clipping some thresholds in MVAU_hls_0
[2025-05-04 13:26:51,821]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-05-04 13:26:51,905] /home/users/Nicolo.Vacis/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:494: UserWarning: Clipping some thresholds in MVAU_hls_1
[2025-05-04 13:26:51,905]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-05-04 13:26:51,982] /home/users/Nicolo.Vacis/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:494: UserWarning: Clipping some thresholds in MVAU_hls_2
[2025-05-04 13:26:51,982]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-05-04 13:26:52,062] /home/users/Nicolo.Vacis/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:494: UserWarning: Clipping some thresholds in MVAU_hls_3
[2025-05-04 13:26:52,062]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-05-04 13:26:52,146] /home/users/Nicolo.Vacis/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:494: UserWarning: Clipping some thresholds in MVAU_hls_4
[2025-05-04 13:26:52,146]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-05-04 13:26:52,203] /home/users/Nicolo.Vacis/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:494: UserWarning: Clipping some thresholds in MVAU_hls_5
[2025-05-04 13:26:52,203]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-05-04 13:26:52,293] Running step: step_generate_estimate_reports [14/23]
[2025-05-04 13:26:52,431] Running step: step_hw_codegen [15/23]
[2025-05-04 13:26:54,273] Running step: step_hw_ipgen [16/23]
[2025-05-04 13:32:09,531] Running step: step_set_fifo_depths [17/23]
[2025-05-04 13:32:10,060] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_0
[2025-05-04 13:32:10,060]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,061] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for FMPadding_rtl_0
[2025-05-04 13:32:10,061]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,063] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_0
[2025-05-04 13:32:10,063]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,064] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-05-04 13:32:10,064]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,065] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_1
[2025-05-04 13:32:10,065]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,068] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_0
[2025-05-04 13:32:10,068]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,072] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_2
[2025-05-04 13:32:10,072]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,075] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for FMPadding_rtl_1
[2025-05-04 13:32:10,075]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,078] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_1
[2025-05-04 13:32:10,078]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,079] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-05-04 13:32:10,080]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,081] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_3
[2025-05-04 13:32:10,081]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,084] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_1
[2025-05-04 13:32:10,084]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,087] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_4
[2025-05-04 13:32:10,087]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,091] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for FMPadding_rtl_2
[2025-05-04 13:32:10,091]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,094] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_2
[2025-05-04 13:32:10,094]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,095] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-05-04 13:32:10,095]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,096] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_5
[2025-05-04 13:32:10,096]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,100] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_2
[2025-05-04 13:32:10,100]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,103] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_6
[2025-05-04 13:32:10,103]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,106] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for FMPadding_rtl_3
[2025-05-04 13:32:10,106]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,109] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_3
[2025-05-04 13:32:10,110]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,111] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-05-04 13:32:10,111]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,112] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_7
[2025-05-04 13:32:10,112]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,115] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_3
[2025-05-04 13:32:10,115]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,119] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_8
[2025-05-04 13:32:10,119]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,122] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for FMPadding_rtl_4
[2025-05-04 13:32:10,122]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,125] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_4
[2025-05-04 13:32:10,125]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,126] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_4
[2025-05-04 13:32:10,126]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,128] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_9
[2025-05-04 13:32:10,128]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,131] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_4
[2025-05-04 13:32:10,131]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,134] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for GlobalAccPool_hls_0
[2025-05-04 13:32:10,134]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,135] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_5
[2025-05-04 13:32:10,135]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,137] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_rtl_0
[2025-05-04 13:32:10,137]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,138] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for LabelSelect_hls_0
[2025-05-04 13:32:10,138]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-04 13:32:10,204] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for LabelSelect_hls_0
[2025-05-04 13:32:10,204]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-04 13:32:10,213] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_5
[2025-05-04 13:32:10,214]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-04 13:32:10,221] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for GlobalAccPool_hls_0
[2025-05-04 13:32:10,221]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-04 13:32:10,233] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_4
[2025-05-04 13:32:10,234]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-04 13:32:10,255] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_4
[2025-05-04 13:32:10,255]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-04 13:32:10,303] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_3
[2025-05-04 13:32:10,303]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-04 13:32:10,325] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-05-04 13:32:10,325]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-04 13:32:10,377] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_2
[2025-05-04 13:32:10,378]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-04 13:32:10,399] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-05-04 13:32:10,399]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-04 13:32:10,447] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_1
[2025-05-04 13:32:10,447]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-04 13:32:10,468] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-05-04 13:32:10,468]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-04 13:32:10,518] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_0
[2025-05-04 13:32:10,518]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-04 13:32:10,538] /home/users/Nicolo.Vacis/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-05-04 13:32:10,538]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-04 13:47:44,064] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:7122:8: Duplicate declaration of module: 'axi4lite_if'
[2025-05-04 13:47:44,065]  7122 | module axi4lite_if
[2025-05-04 13:47:44,065]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,065]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1847:8: ... Location of original declaration
[2025-05-04 13:47:44,065]  1847 | module axi4lite_if
[2025-05-04 13:47:44,065]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,065]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-05-04 13:47:44,065]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-05-04 13:47:44,065] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:7458:8: Duplicate declaration of module: 'fmpadding'
[2025-05-04 13:47:44,066]  7458 | module fmpadding #(
[2025-05-04 13:47:44,066]       |        ^~~~~~~~~
[2025-05-04 13:47:44,066]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2291:8: ... Location of original declaration
[2025-05-04 13:47:44,066]  2291 | module fmpadding #(
[2025-05-04 13:47:44,066]       |        ^~~~~~~~~
[2025-05-04 13:47:44,066] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:7889:8: Duplicate declaration of module: 'thresholding_axi'
[2025-05-04 13:47:44,066]  7889 | module thresholding_axi #(
[2025-05-04 13:47:44,066]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,066]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5597:8: ... Location of original declaration
[2025-05-04 13:47:44,066]  5597 | module thresholding_axi #(
[2025-05-04 13:47:44,066]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,066] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:9138:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,066]  9138 | module dwc_axi #(
[2025-05-04 13:47:44,066]       |        ^~~~~~~
[2025-05-04 13:47:44,066]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,067]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,067]       |        ^~~~~~~
[2025-05-04 13:47:44,067] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:9282:8: Duplicate declaration of module: 'fmpadding_axi'
[2025-05-04 13:47:44,067]  9282 | module fmpadding_axi #(
[2025-05-04 13:47:44,067]       |        ^~~~~~~~~~~~~
[2025-05-04 13:47:44,067]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2993:8: ... Location of original declaration
[2025-05-04 13:47:44,067]  2993 | module fmpadding_axi #(
[2025-05-04 13:47:44,067]       |        ^~~~~~~~~~~~~
[2025-05-04 13:47:44,067] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:9452:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,067]  9452 | module dwc #(
[2025-05-04 13:47:44,067]       |        ^~~
[2025-05-04 13:47:44,067]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,067]  6335 | module dwc #(
[2025-05-04 13:47:44,067]       |        ^~~
[2025-05-04 13:47:44,067] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:9611:8: Duplicate declaration of module: 'axi4lite_if'
[2025-05-04 13:47:44,068]  9611 | module axi4lite_if
[2025-05-04 13:47:44,068]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,068]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1847:8: ... Location of original declaration
[2025-05-04 13:47:44,068]  1847 | module axi4lite_if
[2025-05-04 13:47:44,068]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,068] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:11648:8: Duplicate declaration of module: 'swg_controller'
[2025-05-04 13:47:44,068] 11648 | module swg_controller
[2025-05-04 13:47:44,068]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,068]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10197:8: ... Location of original declaration
[2025-05-04 13:47:44,068] 10197 | module swg_controller
[2025-05-04 13:47:44,068]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,068] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:11763:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-05-04 13:47:44,068] 11763 | module swg_cyclic_buffer_addressable #(
[2025-05-04 13:47:44,068]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,068]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10312:8: ... Location of original declaration
[2025-05-04 13:47:44,069] 10312 | module swg_cyclic_buffer_addressable #(
[2025-05-04 13:47:44,069]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,069] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:11790:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-05-04 13:47:44,069] 11790 | module swg_reg_buffer
[2025-05-04 13:47:44,069]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,069]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10339:8: ... Location of original declaration
[2025-05-04 13:47:44,069] 10339 | module swg_reg_buffer
[2025-05-04 13:47:44,069]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,069] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:11819:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-05-04 13:47:44,069] 11819 | module swg_ram_buffer
[2025-05-04 13:47:44,069]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,069]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10368:8: ... Location of original declaration
[2025-05-04 13:47:44,069] 10368 | module swg_ram_buffer
[2025-05-04 13:47:44,069]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,069] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24196:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,070] 24196 | module dwc #(
[2025-05-04 13:47:44,070]       |        ^~~
[2025-05-04 13:47:44,070]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,070]  6335 | module dwc #(
[2025-05-04 13:47:44,070]       |        ^~~
[2025-05-04 13:47:44,070] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24506:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,070] 24506 | module dwc_axi #(
[2025-05-04 13:47:44,070]       |        ^~~~~~~
[2025-05-04 13:47:44,070]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,070]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,070]       |        ^~~~~~~
[2025-05-04 13:47:44,070] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25485:8: Duplicate declaration of module: 'thresholding'
[2025-05-04 13:47:44,070] 25485 | module thresholding #(
[2025-05-04 13:47:44,070]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,070]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8381:8: ... Location of original declaration
[2025-05-04 13:47:44,071]  8381 | module thresholding #(
[2025-05-04 13:47:44,071]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,071] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25861:8: Duplicate declaration of module: 'thresholding'
[2025-05-04 13:47:44,071] 25861 | module thresholding #(
[2025-05-04 13:47:44,071]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,071]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8381:8: ... Location of original declaration
[2025-05-04 13:47:44,071]  8381 | module thresholding #(
[2025-05-04 13:47:44,071]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,071] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:28229:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,071] 28229 | module dwc #(
[2025-05-04 13:47:44,071]       |        ^~~
[2025-05-04 13:47:44,071]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,071]  6335 | module dwc #(
[2025-05-04 13:47:44,071]       |        ^~~
[2025-05-04 13:47:44,071] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33945:8: Duplicate declaration of module: 'swg_controller'
[2025-05-04 13:47:44,072] 33945 | module swg_controller
[2025-05-04 13:47:44,072]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,072]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10197:8: ... Location of original declaration
[2025-05-04 13:47:44,072] 10197 | module swg_controller
[2025-05-04 13:47:44,072]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,072] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:34060:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-05-04 13:47:44,072] 34060 | module swg_cyclic_buffer_addressable #(
[2025-05-04 13:47:44,072]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,072]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10312:8: ... Location of original declaration
[2025-05-04 13:47:44,072] 10312 | module swg_cyclic_buffer_addressable #(
[2025-05-04 13:47:44,072]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,072] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:34087:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-05-04 13:47:44,072] 34087 | module swg_reg_buffer
[2025-05-04 13:47:44,072]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,072]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10339:8: ... Location of original declaration
[2025-05-04 13:47:44,072] 10339 | module swg_reg_buffer
[2025-05-04 13:47:44,073]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,073] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:34116:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-05-04 13:47:44,073] 34116 | module swg_ram_buffer
[2025-05-04 13:47:44,073]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,073]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10368:8: ... Location of original declaration
[2025-05-04 13:47:44,073] 10368 | module swg_ram_buffer
[2025-05-04 13:47:44,073]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,073] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:34731:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,073] 34731 | module dwc_axi #(
[2025-05-04 13:47:44,073]       |        ^~~~~~~
[2025-05-04 13:47:44,073]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,073]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,073]       |        ^~~~~~~
[2025-05-04 13:47:44,073] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:35640:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,073] 35640 | module dwc #(
[2025-05-04 13:47:44,074]       |        ^~~
[2025-05-04 13:47:44,074]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,074]  6335 | module dwc #(
[2025-05-04 13:47:44,074]       |        ^~~
[2025-05-04 13:47:44,074] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:35808:8: Duplicate declaration of module: 'thresholding_axi'
[2025-05-04 13:47:44,074] 35808 | module thresholding_axi #(
[2025-05-04 13:47:44,074]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,074]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5597:8: ... Location of original declaration
[2025-05-04 13:47:44,074]  5597 | module thresholding_axi #(
[2025-05-04 13:47:44,074]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,074] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36747:8: Duplicate declaration of module: 'axi4lite_if'
[2025-05-04 13:47:44,074] 36747 | module axi4lite_if
[2025-05-04 13:47:44,074]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,074]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1847:8: ... Location of original declaration
[2025-05-04 13:47:44,074]  1847 | module axi4lite_if
[2025-05-04 13:47:44,075]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,075] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:37760:8: Duplicate declaration of module: 'axi2we'
[2025-05-04 13:47:44,075] 37760 | module axi2we #(
[2025-05-04 13:47:44,075]       |        ^~~~~~
[2025-05-04 13:47:44,075]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36625:8: ... Location of original declaration
[2025-05-04 13:47:44,075] 36625 | module axi2we #(
[2025-05-04 13:47:44,075]       |        ^~~~~~
[2025-05-04 13:47:44,075] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39655:8: Duplicate declaration of module: 'fmpadding_axi'
[2025-05-04 13:47:44,075] 39655 | module fmpadding_axi #(
[2025-05-04 13:47:44,075]       |        ^~~~~~~~~~~~~
[2025-05-04 13:47:44,075]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2993:8: ... Location of original declaration
[2025-05-04 13:47:44,075]  2993 | module fmpadding_axi #(
[2025-05-04 13:47:44,075]       |        ^~~~~~~~~~~~~
[2025-05-04 13:47:44,075] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:41973:8: Duplicate declaration of module: 'axi4lite_if'
[2025-05-04 13:47:44,075] 41973 | module axi4lite_if
[2025-05-04 13:47:44,076]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,076]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1847:8: ... Location of original declaration
[2025-05-04 13:47:44,076]  1847 | module axi4lite_if
[2025-05-04 13:47:44,076]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,076] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:44245:8: Duplicate declaration of module: 'axi4lite_if'
[2025-05-04 13:47:44,076] 44245 | module axi4lite_if
[2025-05-04 13:47:44,076]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,076]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1847:8: ... Location of original declaration
[2025-05-04 13:47:44,076]  1847 | module axi4lite_if
[2025-05-04 13:47:44,076]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,076] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:44879:8: Duplicate declaration of module: 'thresholding'
[2025-05-04 13:47:44,076] 44879 | module thresholding #(
[2025-05-04 13:47:44,076]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,076]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8381:8: ... Location of original declaration
[2025-05-04 13:47:44,076]  8381 | module thresholding #(
[2025-05-04 13:47:44,076]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,077] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:46205:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,077] 46205 | module dwc_axi #(
[2025-05-04 13:47:44,077]       |        ^~~~~~~
[2025-05-04 13:47:44,077]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,077]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,077]       |        ^~~~~~~
[2025-05-04 13:47:44,077] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:46716:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,077] 46716 | module dwc_axi #(
[2025-05-04 13:47:44,077]       |        ^~~~~~~
[2025-05-04 13:47:44,077]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,077]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,077]       |        ^~~~~~~
[2025-05-04 13:47:44,077] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:46785:8: Duplicate declaration of module: 'fmpadding_axi'
[2025-05-04 13:47:44,077] 46785 | module fmpadding_axi #(
[2025-05-04 13:47:44,077]       |        ^~~~~~~~~~~~~
[2025-05-04 13:47:44,078]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2993:8: ... Location of original declaration
[2025-05-04 13:47:44,078]  2993 | module fmpadding_axi #(
[2025-05-04 13:47:44,078]       |        ^~~~~~~~~~~~~
[2025-05-04 13:47:44,078] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:47645:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,078] 47645 | module dwc #(
[2025-05-04 13:47:44,078]       |        ^~~
[2025-05-04 13:47:44,078]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,078]  6335 | module dwc #(
[2025-05-04 13:47:44,078]       |        ^~~
[2025-05-04 13:47:44,078] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:48424:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,078] 48424 | module dwc #(
[2025-05-04 13:47:44,078]       |        ^~~
[2025-05-04 13:47:44,078]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,078]  6335 | module dwc #(
[2025-05-04 13:47:44,079]       |        ^~~
[2025-05-04 13:47:44,079] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:53895:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,079] 53895 | module dwc #(
[2025-05-04 13:47:44,079]       |        ^~~
[2025-05-04 13:47:44,079]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,079]  6335 | module dwc #(
[2025-05-04 13:47:44,079]       |        ^~~
[2025-05-04 13:47:44,079] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:54216:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,079] 54216 | module dwc #(
[2025-05-04 13:47:44,079]       |        ^~~
[2025-05-04 13:47:44,079]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,079]  6335 | module dwc #(
[2025-05-04 13:47:44,079]       |        ^~~
[2025-05-04 13:47:44,079] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:54583:8: Duplicate declaration of module: 'thresholding'
[2025-05-04 13:47:44,079] 54583 | module thresholding #(
[2025-05-04 13:47:44,079]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,080]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8381:8: ... Location of original declaration
[2025-05-04 13:47:44,080]  8381 | module thresholding #(
[2025-05-04 13:47:44,080]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,080] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:59113:8: Duplicate declaration of module: 'thresholding_axi'
[2025-05-04 13:47:44,080] 59113 | module thresholding_axi #(
[2025-05-04 13:47:44,080]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,080]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5597:8: ... Location of original declaration
[2025-05-04 13:47:44,080]  5597 | module thresholding_axi #(
[2025-05-04 13:47:44,080]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,080] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:59570:8: Duplicate declaration of module: 'fmpadding'
[2025-05-04 13:47:44,080] 59570 | module fmpadding #(
[2025-05-04 13:47:44,080]       |        ^~~~~~~~~
[2025-05-04 13:47:44,080]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2291:8: ... Location of original declaration
[2025-05-04 13:47:44,080]  2291 | module fmpadding #(
[2025-05-04 13:47:44,080]       |        ^~~~~~~~~
[2025-05-04 13:47:44,080] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62639:8: Duplicate declaration of module: 'thresholding_axi'
[2025-05-04 13:47:44,081] 62639 | module thresholding_axi #(
[2025-05-04 13:47:44,081]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,081]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5597:8: ... Location of original declaration
[2025-05-04 13:47:44,081]  5597 | module thresholding_axi #(
[2025-05-04 13:47:44,081]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,081] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:65010:8: Duplicate declaration of module: 'fmpadding'
[2025-05-04 13:47:44,081] 65010 | module fmpadding #(
[2025-05-04 13:47:44,081]       |        ^~~~~~~~~
[2025-05-04 13:47:44,081]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2291:8: ... Location of original declaration
[2025-05-04 13:47:44,081]  2291 | module fmpadding #(
[2025-05-04 13:47:44,081]       |        ^~~~~~~~~
[2025-05-04 13:47:44,081] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:65310:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,081] 65310 | module dwc_axi #(
[2025-05-04 13:47:44,081]       |        ^~~~~~~
[2025-05-04 13:47:44,081]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,082]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,082]       |        ^~~~~~~
[2025-05-04 13:47:44,082] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:66314:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,082] 66314 | module dwc #(
[2025-05-04 13:47:44,082]       |        ^~~
[2025-05-04 13:47:44,082]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,082]  6335 | module dwc #(
[2025-05-04 13:47:44,082]       |        ^~~
[2025-05-04 13:47:44,082] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:66540:8: Duplicate declaration of module: 'thresholding'
[2025-05-04 13:47:44,082] 66540 | module thresholding #(
[2025-05-04 13:47:44,082]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,082]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8381:8: ... Location of original declaration
[2025-05-04 13:47:44,082]  8381 | module thresholding #(
[2025-05-04 13:47:44,082]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,082] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:66903:8: Duplicate declaration of module: 'thresholding_axi'
[2025-05-04 13:47:44,083] 66903 | module thresholding_axi #(
[2025-05-04 13:47:44,083]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,083]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5597:8: ... Location of original declaration
[2025-05-04 13:47:44,083]  5597 | module thresholding_axi #(
[2025-05-04 13:47:44,083]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,083] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:67973:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,083] 67973 | module dwc #(
[2025-05-04 13:47:44,083]       |        ^~~
[2025-05-04 13:47:44,083]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,083]  6335 | module dwc #(
[2025-05-04 13:47:44,083]       |        ^~~
[2025-05-04 13:47:44,083] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:68297:8: Duplicate declaration of module: 'axi4lite_if'
[2025-05-04 13:47:44,083] 68297 | module axi4lite_if
[2025-05-04 13:47:44,083]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,084]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1847:8: ... Location of original declaration
[2025-05-04 13:47:44,084]  1847 | module axi4lite_if
[2025-05-04 13:47:44,084]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,084] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69750:8: Duplicate declaration of module: 'axi4lite_if'
[2025-05-04 13:47:44,084] 69750 | module axi4lite_if
[2025-05-04 13:47:44,084]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,084]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1847:8: ... Location of original declaration
[2025-05-04 13:47:44,084]  1847 | module axi4lite_if
[2025-05-04 13:47:44,084]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,084] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69966:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,084] 69966 | module dwc_axi #(
[2025-05-04 13:47:44,084]       |        ^~~~~~~
[2025-05-04 13:47:44,084]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,084]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,084]       |        ^~~~~~~
[2025-05-04 13:47:44,085] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:71697:8: Duplicate declaration of module: 'thresholding_axi'
[2025-05-04 13:47:44,085] 71697 | module thresholding_axi #(
[2025-05-04 13:47:44,085]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,085]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5597:8: ... Location of original declaration
[2025-05-04 13:47:44,085]  5597 | module thresholding_axi #(
[2025-05-04 13:47:44,085]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,085] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:72433:8: Duplicate declaration of module: 'swg_controller'
[2025-05-04 13:47:44,085] 72433 | module swg_controller
[2025-05-04 13:47:44,085]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,085]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10197:8: ... Location of original declaration
[2025-05-04 13:47:44,085] 10197 | module swg_controller
[2025-05-04 13:47:44,085]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,085] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:72548:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-05-04 13:47:44,085] 72548 | module swg_cyclic_buffer_addressable #(
[2025-05-04 13:47:44,085]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,085]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10312:8: ... Location of original declaration
[2025-05-04 13:47:44,086] 10312 | module swg_cyclic_buffer_addressable #(
[2025-05-04 13:47:44,086]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,086] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:72575:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-05-04 13:47:44,086] 72575 | module swg_reg_buffer
[2025-05-04 13:47:44,086]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,086]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10339:8: ... Location of original declaration
[2025-05-04 13:47:44,086] 10339 | module swg_reg_buffer
[2025-05-04 13:47:44,086]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,086] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:72604:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-05-04 13:47:44,086] 72604 | module swg_ram_buffer
[2025-05-04 13:47:44,086]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,086]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10368:8: ... Location of original declaration
[2025-05-04 13:47:44,086] 10368 | module swg_ram_buffer
[2025-05-04 13:47:44,086]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,086] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:74650:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,087] 74650 | module dwc #(
[2025-05-04 13:47:44,087]       |        ^~~
[2025-05-04 13:47:44,087]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,087]  6335 | module dwc #(
[2025-05-04 13:47:44,087]       |        ^~~
[2025-05-04 13:47:44,087] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:75103:8: Duplicate declaration of module: 'swg_controller'
[2025-05-04 13:47:44,087] 75103 | module swg_controller
[2025-05-04 13:47:44,087]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,087]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10197:8: ... Location of original declaration
[2025-05-04 13:47:44,087] 10197 | module swg_controller
[2025-05-04 13:47:44,087]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,087] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:75218:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-05-04 13:47:44,087] 75218 | module swg_cyclic_buffer_addressable #(
[2025-05-04 13:47:44,087]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,087]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10312:8: ... Location of original declaration
[2025-05-04 13:47:44,087] 10312 | module swg_cyclic_buffer_addressable #(
[2025-05-04 13:47:44,088]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,088] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:75245:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-05-04 13:47:44,088] 75245 | module swg_reg_buffer
[2025-05-04 13:47:44,088]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,088]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10339:8: ... Location of original declaration
[2025-05-04 13:47:44,088] 10339 | module swg_reg_buffer
[2025-05-04 13:47:44,088]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,088] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:75274:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-05-04 13:47:44,088] 75274 | module swg_ram_buffer
[2025-05-04 13:47:44,088]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,088]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10368:8: ... Location of original declaration
[2025-05-04 13:47:44,088] 10368 | module swg_ram_buffer
[2025-05-04 13:47:44,088]       |        ^~~~~~~~~~~~~~
[2025-05-04 13:47:44,088] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:75706:8: Duplicate declaration of module: 'axi2we'
[2025-05-04 13:47:44,088] 75706 | module axi2we #(
[2025-05-04 13:47:44,089]       |        ^~~~~~
[2025-05-04 13:47:44,089]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36625:8: ... Location of original declaration
[2025-05-04 13:47:44,089] 36625 | module axi2we #(
[2025-05-04 13:47:44,089]       |        ^~~~~~
[2025-05-04 13:47:44,089] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:77324:8: Duplicate declaration of module: 'axi4lite_if'
[2025-05-04 13:47:44,089] 77324 | module axi4lite_if
[2025-05-04 13:47:44,089]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,089]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1847:8: ... Location of original declaration
[2025-05-04 13:47:44,089]  1847 | module axi4lite_if
[2025-05-04 13:47:44,089]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,089] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:79311:8: Duplicate declaration of module: 'axi4lite_if'
[2025-05-04 13:47:44,089] 79311 | module axi4lite_if
[2025-05-04 13:47:44,089]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,089]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1847:8: ... Location of original declaration
[2025-05-04 13:47:44,089]  1847 | module axi4lite_if
[2025-05-04 13:47:44,090]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,090] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:80435:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,090] 80435 | module dwc_axi #(
[2025-05-04 13:47:44,090]       |        ^~~~~~~
[2025-05-04 13:47:44,090]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,090]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,090]       |        ^~~~~~~
[2025-05-04 13:47:44,090] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:81937:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,090] 81937 | module dwc_axi #(
[2025-05-04 13:47:44,090]       |        ^~~~~~~
[2025-05-04 13:47:44,090]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,090]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,090]       |        ^~~~~~~
[2025-05-04 13:47:44,090] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:82179:8: Duplicate declaration of module: 'thresholding'
[2025-05-04 13:47:44,090] 82179 | module thresholding #(
[2025-05-04 13:47:44,091]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,091]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8381:8: ... Location of original declaration
[2025-05-04 13:47:44,091]  8381 | module thresholding #(
[2025-05-04 13:47:44,091]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,091] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86900:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,091] 86900 | module dwc_axi #(
[2025-05-04 13:47:44,091]       |        ^~~~~~~
[2025-05-04 13:47:44,091]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,091]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,091]       |        ^~~~~~~
[2025-05-04 13:47:44,091] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:87840:8: Duplicate declaration of module: 'thresholding_axi'
[2025-05-04 13:47:44,091] 87840 | module thresholding_axi #(
[2025-05-04 13:47:44,091]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,091]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5597:8: ... Location of original declaration
[2025-05-04 13:47:44,091]  5597 | module thresholding_axi #(
[2025-05-04 13:47:44,092]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,092] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:88108:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,092] 88108 | module dwc #(
[2025-05-04 13:47:44,092]       |        ^~~
[2025-05-04 13:47:44,092]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,092]  6335 | module dwc #(
[2025-05-04 13:47:44,092]       |        ^~~
[2025-05-04 13:47:44,092] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:88642:8: Duplicate declaration of module: 'thresholding'
[2025-05-04 13:47:44,092] 88642 | module thresholding #(
[2025-05-04 13:47:44,092]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,092]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8381:8: ... Location of original declaration
[2025-05-04 13:47:44,092]  8381 | module thresholding #(
[2025-05-04 13:47:44,092]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,092] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:89211:8: Duplicate declaration of module: 'axi2we'
[2025-05-04 13:47:44,092] 89211 | module axi2we #(
[2025-05-04 13:47:44,092]       |        ^~~~~~
[2025-05-04 13:47:44,093]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36625:8: ... Location of original declaration
[2025-05-04 13:47:44,093] 36625 | module axi2we #(
[2025-05-04 13:47:44,093]       |        ^~~~~~
[2025-05-04 13:47:44,093] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:89375:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,093] 89375 | module dwc_axi #(
[2025-05-04 13:47:44,093]       |        ^~~~~~~
[2025-05-04 13:47:44,093]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,093]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,093]       |        ^~~~~~~
[2025-05-04 13:47:44,093] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:103959:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,093] 103959 | module dwc_axi #(
[2025-05-04 13:47:44,093]        |        ^~~~~~~
[2025-05-04 13:47:44,093]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,093]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,093]       |        ^~~~~~~
[2025-05-04 13:47:44,093] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:106062:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,094] 106062 | module dwc #(
[2025-05-04 13:47:44,094]        |        ^~~
[2025-05-04 13:47:44,094]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,094]  6335 | module dwc #(
[2025-05-04 13:47:44,094]       |        ^~~
[2025-05-04 13:47:44,094] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:106599:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,094] 106599 | module dwc_axi #(
[2025-05-04 13:47:44,094]        |        ^~~~~~~
[2025-05-04 13:47:44,094]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,094]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,094]       |        ^~~~~~~
[2025-05-04 13:47:44,094] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120271:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,094] 120271 | module dwc #(
[2025-05-04 13:47:44,094]        |        ^~~
[2025-05-04 13:47:44,095]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,095]  6335 | module dwc #(
[2025-05-04 13:47:44,095]       |        ^~~
[2025-05-04 13:47:44,095] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:121954:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,095] 121954 | module dwc_axi #(
[2025-05-04 13:47:44,095]        |        ^~~~~~~
[2025-05-04 13:47:44,095]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,095]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,095]       |        ^~~~~~~
[2025-05-04 13:47:44,095] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147069:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,095] 147069 | module dwc_axi #(
[2025-05-04 13:47:44,095]        |        ^~~~~~~
[2025-05-04 13:47:44,095]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,095]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,095]       |        ^~~~~~~
[2025-05-04 13:47:44,095] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:148113:8: Duplicate declaration of module: 'fmpadding'
[2025-05-04 13:47:44,096] 148113 | module fmpadding #(
[2025-05-04 13:47:44,096]        |        ^~~~~~~~~
[2025-05-04 13:47:44,096]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2291:8: ... Location of original declaration
[2025-05-04 13:47:44,096]  2291 | module fmpadding #(
[2025-05-04 13:47:44,096]       |        ^~~~~~~~~
[2025-05-04 13:47:44,096] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:150178:8: Duplicate declaration of module: 'fmpadding_axi'
[2025-05-04 13:47:44,096] 150178 | module fmpadding_axi #(
[2025-05-04 13:47:44,096]        |        ^~~~~~~~~~~~~
[2025-05-04 13:47:44,096]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2993:8: ... Location of original declaration
[2025-05-04 13:47:44,096]  2993 | module fmpadding_axi #(
[2025-05-04 13:47:44,096]       |        ^~~~~~~~~~~~~
[2025-05-04 13:47:44,096] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:153152:8: Duplicate declaration of module: 'thresholding'
[2025-05-04 13:47:44,096] 153152 | module thresholding #(
[2025-05-04 13:47:44,096]        |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,096]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8381:8: ... Location of original declaration
[2025-05-04 13:47:44,096]  8381 | module thresholding #(
[2025-05-04 13:47:44,097]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,097] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:153877:8: Duplicate declaration of module: 'axi4lite_if'
[2025-05-04 13:47:44,097] 153877 | module axi4lite_if
[2025-05-04 13:47:44,097]        |        ^~~~~~~~~~~
[2025-05-04 13:47:44,097]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1847:8: ... Location of original declaration
[2025-05-04 13:47:44,097]  1847 | module axi4lite_if
[2025-05-04 13:47:44,097]       |        ^~~~~~~~~~~
[2025-05-04 13:47:44,097] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:154139:8: Duplicate declaration of module: 'axi2we'
[2025-05-04 13:47:44,097] 154139 | module axi2we #(
[2025-05-04 13:47:44,097]        |        ^~~~~~
[2025-05-04 13:47:44,097]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36625:8: ... Location of original declaration
[2025-05-04 13:47:44,097] 36625 | module axi2we #(
[2025-05-04 13:47:44,097]       |        ^~~~~~
[2025-05-04 13:47:44,097] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:155570:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,097] 155570 | module dwc #(
[2025-05-04 13:47:44,098]        |        ^~~
[2025-05-04 13:47:44,098]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,098]  6335 | module dwc #(
[2025-05-04 13:47:44,098]       |        ^~~
[2025-05-04 13:47:44,098] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:155731:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,098] 155731 | module dwc_axi #(
[2025-05-04 13:47:44,098]        |        ^~~~~~~
[2025-05-04 13:47:44,098]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,098]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,098]       |        ^~~~~~~
[2025-05-04 13:47:44,098] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:159062:8: Duplicate declaration of module: 'thresholding_axi'
[2025-05-04 13:47:44,098] 159062 | module thresholding_axi #(
[2025-05-04 13:47:44,098]        |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,098]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5597:8: ... Location of original declaration
[2025-05-04 13:47:44,099]  5597 | module thresholding_axi #(
[2025-05-04 13:47:44,099]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,099] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:159909:8: Duplicate declaration of module: 'thresholding'
[2025-05-04 13:47:44,099] 159909 | module thresholding #(
[2025-05-04 13:47:44,099]        |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,099]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8381:8: ... Location of original declaration
[2025-05-04 13:47:44,099]  8381 | module thresholding #(
[2025-05-04 13:47:44,099]       |        ^~~~~~~~~~~~
[2025-05-04 13:47:44,099] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:160272:8: Duplicate declaration of module: 'thresholding_axi'
[2025-05-04 13:47:44,099] 160272 | module thresholding_axi #(
[2025-05-04 13:47:44,099]        |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,099]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5597:8: ... Location of original declaration
[2025-05-04 13:47:44,099]  5597 | module thresholding_axi #(
[2025-05-04 13:47:44,099]       |        ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,099] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:161093:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,100] 161093 | module dwc #(
[2025-05-04 13:47:44,100]        |        ^~~
[2025-05-04 13:47:44,100]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,100]  6335 | module dwc #(
[2025-05-04 13:47:44,100]       |        ^~~
[2025-05-04 13:47:44,100] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162685:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-04 13:47:44,100] 162685 | module dwc_axi #(
[2025-05-04 13:47:44,100]        |        ^~~~~~~
[2025-05-04 13:47:44,100]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6839:8: ... Location of original declaration
[2025-05-04 13:47:44,100]  6839 | module dwc_axi #(
[2025-05-04 13:47:44,100]       |        ^~~~~~~
[2025-05-04 13:47:44,100] %Warning-MODDUP: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162753:8: Duplicate declaration of module: 'dwc'
[2025-05-04 13:47:44,100] 162753 | module dwc #(
[2025-05-04 13:47:44,100]        |        ^~~
[2025-05-04 13:47:44,100]                  /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6335:8: ... Location of original declaration
[2025-05-04 13:47:44,101]  6335 | module dwc #(
[2025-05-04 13:47:44,101]       |        ^~~
[2025-05-04 13:47:44,101] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156162:34: Cell has missing pin: 'awready'
[2025-05-04 13:47:44,101] 156162 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-04 13:47:44,101]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,101] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156162:34: Cell has missing pin: 'wready'
[2025-05-04 13:47:44,101] 156162 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-04 13:47:44,101]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,101] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156162:34: Cell has missing pin: 'bvalid'
[2025-05-04 13:47:44,101] 156162 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-04 13:47:44,101]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,101] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156162:34: Cell has missing pin: 'bresp'
[2025-05-04 13:47:44,101] 156162 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-04 13:47:44,101]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,101] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156162:34: Cell has missing pin: 'arready'
[2025-05-04 13:47:44,101] 156162 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-04 13:47:44,102]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,102] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156162:34: Cell has missing pin: 'rvalid'
[2025-05-04 13:47:44,102] 156162 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-04 13:47:44,102]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,102] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156162:34: Cell has missing pin: 'rresp'
[2025-05-04 13:47:44,102] 156162 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-04 13:47:44,102]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,102] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156162:34: Cell has missing pin: 'rdata'
[2025-05-04 13:47:44,102] 156162 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-04 13:47:44,102]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,102] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156231:34: Cell has missing pin: 'awready'
[2025-05-04 13:47:44,102] 156231 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-04 13:47:44,102]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,102] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156231:34: Cell has missing pin: 'wready'
[2025-05-04 13:47:44,103] 156231 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-04 13:47:44,103]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,103] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156231:34: Cell has missing pin: 'bvalid'
[2025-05-04 13:47:44,103] 156231 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-04 13:47:44,103]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,103] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156231:34: Cell has missing pin: 'bresp'
[2025-05-04 13:47:44,103] 156231 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-04 13:47:44,103]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,103] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156231:34: Cell has missing pin: 'arready'
[2025-05-04 13:47:44,103] 156231 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-04 13:47:44,103]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,103] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156231:34: Cell has missing pin: 'rvalid'
[2025-05-04 13:47:44,103] 156231 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-04 13:47:44,103]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,103] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156231:34: Cell has missing pin: 'rresp'
[2025-05-04 13:47:44,103] 156231 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-04 13:47:44,104]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,104] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156231:34: Cell has missing pin: 'rdata'
[2025-05-04 13:47:44,104] 156231 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-04 13:47:44,104]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,104] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156300:34: Cell has missing pin: 'awready'
[2025-05-04 13:47:44,104] 156300 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-04 13:47:44,104]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,104] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156300:34: Cell has missing pin: 'wready'
[2025-05-04 13:47:44,104] 156300 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-04 13:47:44,104]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,104] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156300:34: Cell has missing pin: 'bvalid'
[2025-05-04 13:47:44,104] 156300 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-04 13:47:44,104]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,104] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156300:34: Cell has missing pin: 'bresp'
[2025-05-04 13:47:44,104] 156300 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-04 13:47:44,104]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,105] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156300:34: Cell has missing pin: 'arready'
[2025-05-04 13:47:44,105] 156300 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-04 13:47:44,105]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,105] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156300:34: Cell has missing pin: 'rvalid'
[2025-05-04 13:47:44,105] 156300 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-04 13:47:44,105]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,105] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156300:34: Cell has missing pin: 'rresp'
[2025-05-04 13:47:44,105] 156300 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-04 13:47:44,105]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,105] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156300:34: Cell has missing pin: 'rdata'
[2025-05-04 13:47:44,105] 156300 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-04 13:47:44,105]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,105] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156369:34: Cell has missing pin: 'awready'
[2025-05-04 13:47:44,105] 156369 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-04 13:47:44,105]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,105] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156369:34: Cell has missing pin: 'wready'
[2025-05-04 13:47:44,106] 156369 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-04 13:47:44,106]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,106] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156369:34: Cell has missing pin: 'bvalid'
[2025-05-04 13:47:44,106] 156369 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-04 13:47:44,106]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,106] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156369:34: Cell has missing pin: 'bresp'
[2025-05-04 13:47:44,106] 156369 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-04 13:47:44,106]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,106] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156369:34: Cell has missing pin: 'arready'
[2025-05-04 13:47:44,106] 156369 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-04 13:47:44,106]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,106] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156369:34: Cell has missing pin: 'rvalid'
[2025-05-04 13:47:44,106] 156369 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-04 13:47:44,106]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,106] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156369:34: Cell has missing pin: 'rresp'
[2025-05-04 13:47:44,107] 156369 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-04 13:47:44,107]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,107] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156369:34: Cell has missing pin: 'rdata'
[2025-05-04 13:47:44,107] 156369 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-04 13:47:44,107]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,107] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156438:34: Cell has missing pin: 'awready'
[2025-05-04 13:47:44,107] 156438 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-05-04 13:47:44,107]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,107] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156438:34: Cell has missing pin: 'wready'
[2025-05-04 13:47:44,107] 156438 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-05-04 13:47:44,107]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,107] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156438:34: Cell has missing pin: 'bvalid'
[2025-05-04 13:47:44,107] 156438 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-05-04 13:47:44,107]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,107] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156438:34: Cell has missing pin: 'bresp'
[2025-05-04 13:47:44,108] 156438 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-05-04 13:47:44,108]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,108] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156438:34: Cell has missing pin: 'arready'
[2025-05-04 13:47:44,108] 156438 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-05-04 13:47:44,108]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,108] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156438:34: Cell has missing pin: 'rvalid'
[2025-05-04 13:47:44,108] 156438 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-05-04 13:47:44,108]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,108] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156438:34: Cell has missing pin: 'rresp'
[2025-05-04 13:47:44,108] 156438 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-05-04 13:47:44,108]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,108] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156438:34: Cell has missing pin: 'rdata'
[2025-05-04 13:47:44,108] 156438 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-05-04 13:47:44,108]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,108] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156507:34: Cell has missing pin: 'awready'
[2025-05-04 13:47:44,108] 156507 |   finn_design_MVAU_hls_5_wstrm_0 MVAU_hls_5_wstrm
[2025-05-04 13:47:44,109]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,109] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156507:34: Cell has missing pin: 'wready'
[2025-05-04 13:47:44,109] 156507 |   finn_design_MVAU_hls_5_wstrm_0 MVAU_hls_5_wstrm
[2025-05-04 13:47:44,109]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,109] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156507:34: Cell has missing pin: 'bvalid'
[2025-05-04 13:47:44,109] 156507 |   finn_design_MVAU_hls_5_wstrm_0 MVAU_hls_5_wstrm
[2025-05-04 13:47:44,109]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,109] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156507:34: Cell has missing pin: 'bresp'
[2025-05-04 13:47:44,109] 156507 |   finn_design_MVAU_hls_5_wstrm_0 MVAU_hls_5_wstrm
[2025-05-04 13:47:44,109]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,109] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156507:34: Cell has missing pin: 'arready'
[2025-05-04 13:47:44,109] 156507 |   finn_design_MVAU_hls_5_wstrm_0 MVAU_hls_5_wstrm
[2025-05-04 13:47:44,109]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,109] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156507:34: Cell has missing pin: 'rvalid'
[2025-05-04 13:47:44,109] 156507 |   finn_design_MVAU_hls_5_wstrm_0 MVAU_hls_5_wstrm
[2025-05-04 13:47:44,110]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,110] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156507:34: Cell has missing pin: 'rresp'
[2025-05-04 13:47:44,110] 156507 |   finn_design_MVAU_hls_5_wstrm_0 MVAU_hls_5_wstrm
[2025-05-04 13:47:44,110]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,110] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156507:34: Cell has missing pin: 'rdata'
[2025-05-04 13:47:44,110] 156507 |   finn_design_MVAU_hls_5_wstrm_0 MVAU_hls_5_wstrm
[2025-05-04 13:47:44,110]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,110] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156576:34: Cell has missing pin: 'awready'
[2025-05-04 13:47:44,110] 156576 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-05-04 13:47:44,110]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,110] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156576:34: Cell has missing pin: 'wready'
[2025-05-04 13:47:44,110] 156576 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-05-04 13:47:44,110]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,110] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156576:34: Cell has missing pin: 'bvalid'
[2025-05-04 13:47:44,110] 156576 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-05-04 13:47:44,111]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,111] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156576:34: Cell has missing pin: 'bresp'
[2025-05-04 13:47:44,111] 156576 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-05-04 13:47:44,111]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,111] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156576:34: Cell has missing pin: 'arready'
[2025-05-04 13:47:44,111] 156576 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-05-04 13:47:44,111]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,111] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156576:34: Cell has missing pin: 'rvalid'
[2025-05-04 13:47:44,111] 156576 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-05-04 13:47:44,111]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,111] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156576:34: Cell has missing pin: 'rresp'
[2025-05-04 13:47:44,111] 156576 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-05-04 13:47:44,111]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,111] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:156576:34: Cell has missing pin: 'rdata'
[2025-05-04 13:47:44,111] 156576 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-05-04 13:47:44,112]        |                                  ^~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,112] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157200:33: Cell has missing pin: 's_axilite_AWREADY'
[2025-05-04 13:47:44,112] 157200 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2025-05-04 13:47:44,112]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,112] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157200:33: Cell has missing pin: 's_axilite_WREADY'
[2025-05-04 13:47:44,112] 157200 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2025-05-04 13:47:44,112]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,112] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157200:33: Cell has missing pin: 's_axilite_BVALID'
[2025-05-04 13:47:44,112] 157200 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2025-05-04 13:47:44,112]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,112] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157200:33: Cell has missing pin: 's_axilite_BRESP'
[2025-05-04 13:47:44,112] 157200 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2025-05-04 13:47:44,112]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,112] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157200:33: Cell has missing pin: 's_axilite_ARREADY'
[2025-05-04 13:47:44,112] 157200 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2025-05-04 13:47:44,113]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,113] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157200:33: Cell has missing pin: 's_axilite_RVALID'
[2025-05-04 13:47:44,113] 157200 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2025-05-04 13:47:44,113]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,113] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157200:33: Cell has missing pin: 's_axilite_RDATA'
[2025-05-04 13:47:44,113] 157200 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2025-05-04 13:47:44,113]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,113] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157200:33: Cell has missing pin: 's_axilite_RRESP'
[2025-05-04 13:47:44,113] 157200 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2025-05-04 13:47:44,113]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,113] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157218:33: Cell has missing pin: 's_axilite_AWREADY'
[2025-05-04 13:47:44,113] 157218 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2025-05-04 13:47:44,113]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,113] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157218:33: Cell has missing pin: 's_axilite_WREADY'
[2025-05-04 13:47:44,113] 157218 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2025-05-04 13:47:44,113]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,114] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157218:33: Cell has missing pin: 's_axilite_BVALID'
[2025-05-04 13:47:44,114] 157218 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2025-05-04 13:47:44,114]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,114] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157218:33: Cell has missing pin: 's_axilite_BRESP'
[2025-05-04 13:47:44,114] 157218 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2025-05-04 13:47:44,114]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,114] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157218:33: Cell has missing pin: 's_axilite_ARREADY'
[2025-05-04 13:47:44,114] 157218 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2025-05-04 13:47:44,114]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,114] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157218:33: Cell has missing pin: 's_axilite_RVALID'
[2025-05-04 13:47:44,114] 157218 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2025-05-04 13:47:44,114]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,114] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157218:33: Cell has missing pin: 's_axilite_RDATA'
[2025-05-04 13:47:44,114] 157218 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2025-05-04 13:47:44,114]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,115] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157218:33: Cell has missing pin: 's_axilite_RRESP'
[2025-05-04 13:47:44,115] 157218 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2025-05-04 13:47:44,115]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,115] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157236:33: Cell has missing pin: 's_axilite_AWREADY'
[2025-05-04 13:47:44,115] 157236 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2025-05-04 13:47:44,115]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,115] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157236:33: Cell has missing pin: 's_axilite_WREADY'
[2025-05-04 13:47:44,115] 157236 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2025-05-04 13:47:44,115]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,115] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157236:33: Cell has missing pin: 's_axilite_BVALID'
[2025-05-04 13:47:44,115] 157236 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2025-05-04 13:47:44,115]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,115] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157236:33: Cell has missing pin: 's_axilite_BRESP'
[2025-05-04 13:47:44,115] 157236 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2025-05-04 13:47:44,115]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,116] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157236:33: Cell has missing pin: 's_axilite_ARREADY'
[2025-05-04 13:47:44,116] 157236 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2025-05-04 13:47:44,116]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,116] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157236:33: Cell has missing pin: 's_axilite_RVALID'
[2025-05-04 13:47:44,116] 157236 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2025-05-04 13:47:44,116]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,116] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157236:33: Cell has missing pin: 's_axilite_RDATA'
[2025-05-04 13:47:44,116] 157236 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2025-05-04 13:47:44,116]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,116] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157236:33: Cell has missing pin: 's_axilite_RRESP'
[2025-05-04 13:47:44,116] 157236 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2025-05-04 13:47:44,116]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,116] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157254:33: Cell has missing pin: 's_axilite_AWREADY'
[2025-05-04 13:47:44,116] 157254 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2025-05-04 13:47:44,116]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,116] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157254:33: Cell has missing pin: 's_axilite_WREADY'
[2025-05-04 13:47:44,117] 157254 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2025-05-04 13:47:44,117]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,117] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157254:33: Cell has missing pin: 's_axilite_BVALID'
[2025-05-04 13:47:44,117] 157254 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2025-05-04 13:47:44,117]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,117] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157254:33: Cell has missing pin: 's_axilite_BRESP'
[2025-05-04 13:47:44,117] 157254 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2025-05-04 13:47:44,117]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,117] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157254:33: Cell has missing pin: 's_axilite_ARREADY'
[2025-05-04 13:47:44,117] 157254 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2025-05-04 13:47:44,117]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,117] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157254:33: Cell has missing pin: 's_axilite_RVALID'
[2025-05-04 13:47:44,117] 157254 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2025-05-04 13:47:44,117]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,117] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157254:33: Cell has missing pin: 's_axilite_RDATA'
[2025-05-04 13:47:44,117] 157254 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2025-05-04 13:47:44,118]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,118] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157254:33: Cell has missing pin: 's_axilite_RRESP'
[2025-05-04 13:47:44,118] 157254 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2025-05-04 13:47:44,118]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,118] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157272:33: Cell has missing pin: 's_axilite_AWREADY'
[2025-05-04 13:47:44,118] 157272 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2025-05-04 13:47:44,118]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,118] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157272:33: Cell has missing pin: 's_axilite_WREADY'
[2025-05-04 13:47:44,118] 157272 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2025-05-04 13:47:44,118]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,118] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157272:33: Cell has missing pin: 's_axilite_BVALID'
[2025-05-04 13:47:44,118] 157272 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2025-05-04 13:47:44,118]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,118] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157272:33: Cell has missing pin: 's_axilite_BRESP'
[2025-05-04 13:47:44,119] 157272 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2025-05-04 13:47:44,119]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,119] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157272:33: Cell has missing pin: 's_axilite_ARREADY'
[2025-05-04 13:47:44,119] 157272 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2025-05-04 13:47:44,119]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,119] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157272:33: Cell has missing pin: 's_axilite_RVALID'
[2025-05-04 13:47:44,119] 157272 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2025-05-04 13:47:44,119]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,119] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157272:33: Cell has missing pin: 's_axilite_RDATA'
[2025-05-04 13:47:44,119] 157272 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2025-05-04 13:47:44,119]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,119] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157272:33: Cell has missing pin: 's_axilite_RRESP'
[2025-05-04 13:47:44,119] 157272 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2025-05-04 13:47:44,119]        |                                 ^~~~~~~~~~~~~~~
[2025-05-04 13:47:44,119] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157533:37: Cell has missing pin: 'count'
[2025-05-04 13:47:44,120] 157533 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-05-04 13:47:44,120]        |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,120] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157543:37: Cell has missing pin: 'count'
[2025-05-04 13:47:44,120] 157543 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-05-04 13:47:44,120]        |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,120] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157553:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,120] 157553 |   finn_design_StreamingFIFO_rtl_10_0 StreamingFIFO_rtl_10
[2025-05-04 13:47:44,120]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,120] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157563:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,120] 157563 |   finn_design_StreamingFIFO_rtl_11_0 StreamingFIFO_rtl_11
[2025-05-04 13:47:44,120]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,120] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157573:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,120] 157573 |   finn_design_StreamingFIFO_rtl_12_0 StreamingFIFO_rtl_12
[2025-05-04 13:47:44,120]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,120] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157583:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,120] 157583 |   finn_design_StreamingFIFO_rtl_13_0 StreamingFIFO_rtl_13
[2025-05-04 13:47:44,121]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,121] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157593:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,121] 157593 |   finn_design_StreamingFIFO_rtl_14_0 StreamingFIFO_rtl_14
[2025-05-04 13:47:44,121]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,121] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157603:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,121] 157603 |   finn_design_StreamingFIFO_rtl_15_0 StreamingFIFO_rtl_15
[2025-05-04 13:47:44,121]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,121] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157613:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,121] 157613 |   finn_design_StreamingFIFO_rtl_16_0 StreamingFIFO_rtl_16
[2025-05-04 13:47:44,121]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,121] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157623:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,121] 157623 |   finn_design_StreamingFIFO_rtl_17_0 StreamingFIFO_rtl_17
[2025-05-04 13:47:44,121]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,121] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157633:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,121] 157633 |   finn_design_StreamingFIFO_rtl_18_0 StreamingFIFO_rtl_18
[2025-05-04 13:47:44,121]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,122] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157643:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,122] 157643 |   finn_design_StreamingFIFO_rtl_19_0 StreamingFIFO_rtl_19
[2025-05-04 13:47:44,122]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,122] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157653:37: Cell has missing pin: 'count'
[2025-05-04 13:47:44,122] 157653 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-05-04 13:47:44,122]        |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,122] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157663:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,122] 157663 |   finn_design_StreamingFIFO_rtl_20_0 StreamingFIFO_rtl_20
[2025-05-04 13:47:44,122]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,122] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157673:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,122] 157673 |   finn_design_StreamingFIFO_rtl_21_0 StreamingFIFO_rtl_21
[2025-05-04 13:47:44,122]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,122] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157683:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,122] 157683 |   finn_design_StreamingFIFO_rtl_22_0 StreamingFIFO_rtl_22
[2025-05-04 13:47:44,124]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,124] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157693:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,124] 157693 |   finn_design_StreamingFIFO_rtl_23_0 StreamingFIFO_rtl_23
[2025-05-04 13:47:44,124]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,124] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157703:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,124] 157703 |   finn_design_StreamingFIFO_rtl_24_0 StreamingFIFO_rtl_24
[2025-05-04 13:47:44,124]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,124] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157713:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,124] 157713 |   finn_design_StreamingFIFO_rtl_25_0 StreamingFIFO_rtl_25
[2025-05-04 13:47:44,124]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,124] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157723:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,124] 157723 |   finn_design_StreamingFIFO_rtl_26_0 StreamingFIFO_rtl_26
[2025-05-04 13:47:44,124]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,125] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157733:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,125] 157733 |   finn_design_StreamingFIFO_rtl_27_0 StreamingFIFO_rtl_27
[2025-05-04 13:47:44,125]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,125] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157743:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,125] 157743 |   finn_design_StreamingFIFO_rtl_28_0 StreamingFIFO_rtl_28
[2025-05-04 13:47:44,125]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,125] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157753:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,125] 157753 |   finn_design_StreamingFIFO_rtl_29_0 StreamingFIFO_rtl_29
[2025-05-04 13:47:44,125]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,125] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157763:37: Cell has missing pin: 'count'
[2025-05-04 13:47:44,125] 157763 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-05-04 13:47:44,125]        |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,125] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157773:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,125] 157773 |   finn_design_StreamingFIFO_rtl_30_0 StreamingFIFO_rtl_30
[2025-05-04 13:47:44,125]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,125] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157783:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,126] 157783 |   finn_design_StreamingFIFO_rtl_31_0 StreamingFIFO_rtl_31
[2025-05-04 13:47:44,126]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,126] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157793:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,126] 157793 |   finn_design_StreamingFIFO_rtl_32_0 StreamingFIFO_rtl_32
[2025-05-04 13:47:44,126]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,126] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157803:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,126] 157803 |   finn_design_StreamingFIFO_rtl_33_0 StreamingFIFO_rtl_33
[2025-05-04 13:47:44,126]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,126] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157813:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,126] 157813 |   finn_design_StreamingFIFO_rtl_34_0 StreamingFIFO_rtl_34
[2025-05-04 13:47:44,126]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,126] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157823:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,126] 157823 |   finn_design_StreamingFIFO_rtl_35_0 StreamingFIFO_rtl_35
[2025-05-04 13:47:44,126]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,126] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157833:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,127] 157833 |   finn_design_StreamingFIFO_rtl_36_0 StreamingFIFO_rtl_36
[2025-05-04 13:47:44,127]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,127] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157843:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,127] 157843 |   finn_design_StreamingFIFO_rtl_37_0 StreamingFIFO_rtl_37
[2025-05-04 13:47:44,127]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,127] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157853:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,127] 157853 |   finn_design_StreamingFIFO_rtl_38_0 StreamingFIFO_rtl_38
[2025-05-04 13:47:44,127]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,127] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157863:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,127] 157863 |   finn_design_StreamingFIFO_rtl_39_0 StreamingFIFO_rtl_39
[2025-05-04 13:47:44,127]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,127] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157873:37: Cell has missing pin: 'count'
[2025-05-04 13:47:44,127] 157873 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-05-04 13:47:44,127]        |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,127] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157883:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,128] 157883 |   finn_design_StreamingFIFO_rtl_40_0 StreamingFIFO_rtl_40
[2025-05-04 13:47:44,128]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,128] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157893:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,128] 157893 |   finn_design_StreamingFIFO_rtl_41_0 StreamingFIFO_rtl_41
[2025-05-04 13:47:44,128]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,128] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157903:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,128] 157903 |   finn_design_StreamingFIFO_rtl_42_0 StreamingFIFO_rtl_42
[2025-05-04 13:47:44,128]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,128] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157913:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,128] 157913 |   finn_design_StreamingFIFO_rtl_43_0 StreamingFIFO_rtl_43
[2025-05-04 13:47:44,128]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,128] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157923:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,128] 157923 |   finn_design_StreamingFIFO_rtl_44_0 StreamingFIFO_rtl_44
[2025-05-04 13:47:44,128]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,128] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157933:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,128] 157933 |   finn_design_StreamingFIFO_rtl_45_0 StreamingFIFO_rtl_45
[2025-05-04 13:47:44,129]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,129] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157943:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,129] 157943 |   finn_design_StreamingFIFO_rtl_46_0 StreamingFIFO_rtl_46
[2025-05-04 13:47:44,129]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,129] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157953:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,129] 157953 |   finn_design_StreamingFIFO_rtl_47_0 StreamingFIFO_rtl_47
[2025-05-04 13:47:44,129]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,129] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157963:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,129] 157963 |   finn_design_StreamingFIFO_rtl_48_0 StreamingFIFO_rtl_48
[2025-05-04 13:47:44,129]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,129] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157973:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,129] 157973 |   finn_design_StreamingFIFO_rtl_49_0 StreamingFIFO_rtl_49
[2025-05-04 13:47:44,129]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,129] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157983:37: Cell has missing pin: 'count'
[2025-05-04 13:47:44,129] 157983 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-05-04 13:47:44,129]        |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,130] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:157993:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,130] 157993 |   finn_design_StreamingFIFO_rtl_50_0 StreamingFIFO_rtl_50
[2025-05-04 13:47:44,130]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,130] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158003:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,130] 158003 |   finn_design_StreamingFIFO_rtl_51_0 StreamingFIFO_rtl_51
[2025-05-04 13:47:44,130]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,130] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158013:38: Cell has missing pin: 'count'
[2025-05-04 13:47:44,130] 158013 |   finn_design_StreamingFIFO_rtl_52_0 StreamingFIFO_rtl_52
[2025-05-04 13:47:44,130]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,130] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158023:37: Cell has missing pin: 'count'
[2025-05-04 13:47:44,130] 158023 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-05-04 13:47:44,130]        |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,130] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158033:37: Cell has missing pin: 'count'
[2025-05-04 13:47:44,130] 158033 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
[2025-05-04 13:47:44,130]        |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,131] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158043:37: Cell has missing pin: 'count'
[2025-05-04 13:47:44,131] 158043 |   finn_design_StreamingFIFO_rtl_8_0 StreamingFIFO_rtl_8
[2025-05-04 13:47:44,131]        |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,131] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158053:37: Cell has missing pin: 'count'
[2025-05-04 13:47:44,131] 158053 |   finn_design_StreamingFIFO_rtl_9_0 StreamingFIFO_rtl_9
[2025-05-04 13:47:44,131]        |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,131] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158108:36: Cell has missing pin: 's_axilite_AWREADY'
[2025-05-04 13:47:44,131] 158108 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-05-04 13:47:44,131]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,131] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158108:36: Cell has missing pin: 's_axilite_WREADY'
[2025-05-04 13:47:44,131] 158108 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-05-04 13:47:44,131]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,131] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158108:36: Cell has missing pin: 's_axilite_BVALID'
[2025-05-04 13:47:44,131] 158108 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-05-04 13:47:44,131]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,131] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158108:36: Cell has missing pin: 's_axilite_BRESP'
[2025-05-04 13:47:44,132] 158108 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-05-04 13:47:44,132]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,132] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158108:36: Cell has missing pin: 's_axilite_ARREADY'
[2025-05-04 13:47:44,132] 158108 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-05-04 13:47:44,132]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,132] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158108:36: Cell has missing pin: 's_axilite_RVALID'
[2025-05-04 13:47:44,132] 158108 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-05-04 13:47:44,132]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,132] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158108:36: Cell has missing pin: 's_axilite_RDATA'
[2025-05-04 13:47:44,132] 158108 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-05-04 13:47:44,132]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,132] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158108:36: Cell has missing pin: 's_axilite_RRESP'
[2025-05-04 13:47:44,132] 158108 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-05-04 13:47:44,132]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,132] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158126:36: Cell has missing pin: 's_axilite_AWREADY'
[2025-05-04 13:47:44,132] 158126 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-05-04 13:47:44,133]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,133] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158126:36: Cell has missing pin: 's_axilite_WREADY'
[2025-05-04 13:47:44,133] 158126 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-05-04 13:47:44,133]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,133] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158126:36: Cell has missing pin: 's_axilite_BVALID'
[2025-05-04 13:47:44,133] 158126 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-05-04 13:47:44,133]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,133] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158126:36: Cell has missing pin: 's_axilite_BRESP'
[2025-05-04 13:47:44,133] 158126 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-05-04 13:47:44,133]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,133] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158126:36: Cell has missing pin: 's_axilite_ARREADY'
[2025-05-04 13:47:44,133] 158126 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-05-04 13:47:44,133]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,133] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158126:36: Cell has missing pin: 's_axilite_RVALID'
[2025-05-04 13:47:44,133] 158126 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-05-04 13:47:44,133]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,133] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158126:36: Cell has missing pin: 's_axilite_RDATA'
[2025-05-04 13:47:44,134] 158126 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-05-04 13:47:44,134]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,134] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158126:36: Cell has missing pin: 's_axilite_RRESP'
[2025-05-04 13:47:44,134] 158126 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-05-04 13:47:44,134]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,134] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158144:36: Cell has missing pin: 's_axilite_AWREADY'
[2025-05-04 13:47:44,134] 158144 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-05-04 13:47:44,134]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,134] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158144:36: Cell has missing pin: 's_axilite_WREADY'
[2025-05-04 13:47:44,134] 158144 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-05-04 13:47:44,134]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,134] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158144:36: Cell has missing pin: 's_axilite_BVALID'
[2025-05-04 13:47:44,134] 158144 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-05-04 13:47:44,134]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,134] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158144:36: Cell has missing pin: 's_axilite_BRESP'
[2025-05-04 13:47:44,135] 158144 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-05-04 13:47:44,135]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,135] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158144:36: Cell has missing pin: 's_axilite_ARREADY'
[2025-05-04 13:47:44,135] 158144 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-05-04 13:47:44,135]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,135] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158144:36: Cell has missing pin: 's_axilite_RVALID'
[2025-05-04 13:47:44,135] 158144 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-05-04 13:47:44,135]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,135] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158144:36: Cell has missing pin: 's_axilite_RDATA'
[2025-05-04 13:47:44,135] 158144 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-05-04 13:47:44,135]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,135] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158144:36: Cell has missing pin: 's_axilite_RRESP'
[2025-05-04 13:47:44,135] 158144 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-05-04 13:47:44,135]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,135] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158162:36: Cell has missing pin: 's_axilite_AWREADY'
[2025-05-04 13:47:44,135] 158162 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-05-04 13:47:44,136]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,136] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158162:36: Cell has missing pin: 's_axilite_WREADY'
[2025-05-04 13:47:44,136] 158162 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-05-04 13:47:44,136]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,136] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158162:36: Cell has missing pin: 's_axilite_BVALID'
[2025-05-04 13:47:44,136] 158162 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-05-04 13:47:44,136]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,136] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158162:36: Cell has missing pin: 's_axilite_BRESP'
[2025-05-04 13:47:44,136] 158162 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-05-04 13:47:44,136]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,136] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158162:36: Cell has missing pin: 's_axilite_ARREADY'
[2025-05-04 13:47:44,136] 158162 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-05-04 13:47:44,136]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,136] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158162:36: Cell has missing pin: 's_axilite_RVALID'
[2025-05-04 13:47:44,136] 158162 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-05-04 13:47:44,136]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,136] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158162:36: Cell has missing pin: 's_axilite_RDATA'
[2025-05-04 13:47:44,137] 158162 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-05-04 13:47:44,137]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,137] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158162:36: Cell has missing pin: 's_axilite_RRESP'
[2025-05-04 13:47:44,137] 158162 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-05-04 13:47:44,137]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,137] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158180:36: Cell has missing pin: 's_axilite_AWREADY'
[2025-05-04 13:47:44,137] 158180 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2025-05-04 13:47:44,137]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,137] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158180:36: Cell has missing pin: 's_axilite_WREADY'
[2025-05-04 13:47:44,137] 158180 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2025-05-04 13:47:44,137]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,137] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158180:36: Cell has missing pin: 's_axilite_BVALID'
[2025-05-04 13:47:44,137] 158180 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2025-05-04 13:47:44,137]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,137] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158180:36: Cell has missing pin: 's_axilite_BRESP'
[2025-05-04 13:47:44,137] 158180 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2025-05-04 13:47:44,138]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,138] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158180:36: Cell has missing pin: 's_axilite_ARREADY'
[2025-05-04 13:47:44,138] 158180 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2025-05-04 13:47:44,138]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,138] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158180:36: Cell has missing pin: 's_axilite_RVALID'
[2025-05-04 13:47:44,138] 158180 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2025-05-04 13:47:44,138]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,138] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158180:36: Cell has missing pin: 's_axilite_RDATA'
[2025-05-04 13:47:44,138] 158180 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2025-05-04 13:47:44,138]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,138] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158180:36: Cell has missing pin: 's_axilite_RRESP'
[2025-05-04 13:47:44,138] 158180 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2025-05-04 13:47:44,138]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,138] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158198:36: Cell has missing pin: 's_axilite_AWREADY'
[2025-05-04 13:47:44,138] 158198 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2025-05-04 13:47:44,138]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,139] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158198:36: Cell has missing pin: 's_axilite_WREADY'
[2025-05-04 13:47:44,139] 158198 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2025-05-04 13:47:44,139]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,139] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158198:36: Cell has missing pin: 's_axilite_BVALID'
[2025-05-04 13:47:44,139] 158198 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2025-05-04 13:47:44,139]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,139] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158198:36: Cell has missing pin: 's_axilite_BRESP'
[2025-05-04 13:47:44,139] 158198 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2025-05-04 13:47:44,139]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,139] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158198:36: Cell has missing pin: 's_axilite_ARREADY'
[2025-05-04 13:47:44,139] 158198 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2025-05-04 13:47:44,139]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,139] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158198:36: Cell has missing pin: 's_axilite_RVALID'
[2025-05-04 13:47:44,139] 158198 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2025-05-04 13:47:44,139]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,140] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158198:36: Cell has missing pin: 's_axilite_RDATA'
[2025-05-04 13:47:44,140] 158198 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2025-05-04 13:47:44,140]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,140] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158198:36: Cell has missing pin: 's_axilite_RRESP'
[2025-05-04 13:47:44,140] 158198 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2025-05-04 13:47:44,140]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,140] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158216:36: Cell has missing pin: 's_axilite_AWREADY'
[2025-05-04 13:47:44,140] 158216 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2025-05-04 13:47:44,140]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,140] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158216:36: Cell has missing pin: 's_axilite_WREADY'
[2025-05-04 13:47:44,140] 158216 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2025-05-04 13:47:44,140]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,140] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158216:36: Cell has missing pin: 's_axilite_BVALID'
[2025-05-04 13:47:44,140] 158216 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2025-05-04 13:47:44,140]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,140] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158216:36: Cell has missing pin: 's_axilite_BRESP'
[2025-05-04 13:47:44,140] 158216 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2025-05-04 13:47:44,141]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,141] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158216:36: Cell has missing pin: 's_axilite_ARREADY'
[2025-05-04 13:47:44,141] 158216 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2025-05-04 13:47:44,141]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,141] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158216:36: Cell has missing pin: 's_axilite_RVALID'
[2025-05-04 13:47:44,141] 158216 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2025-05-04 13:47:44,141]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,141] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158216:36: Cell has missing pin: 's_axilite_RDATA'
[2025-05-04 13:47:44,141] 158216 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2025-05-04 13:47:44,141]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,141] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158216:36: Cell has missing pin: 's_axilite_RRESP'
[2025-05-04 13:47:44,141] 158216 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2025-05-04 13:47:44,141]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,141] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158234:36: Cell has missing pin: 's_axilite_AWREADY'
[2025-05-04 13:47:44,141] 158234 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2025-05-04 13:47:44,141]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,142] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158234:36: Cell has missing pin: 's_axilite_WREADY'
[2025-05-04 13:47:44,142] 158234 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2025-05-04 13:47:44,142]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,142] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158234:36: Cell has missing pin: 's_axilite_BVALID'
[2025-05-04 13:47:44,142] 158234 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2025-05-04 13:47:44,142]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,142] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158234:36: Cell has missing pin: 's_axilite_BRESP'
[2025-05-04 13:47:44,142] 158234 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2025-05-04 13:47:44,142]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,142] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158234:36: Cell has missing pin: 's_axilite_ARREADY'
[2025-05-04 13:47:44,142] 158234 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2025-05-04 13:47:44,142]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,142] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158234:36: Cell has missing pin: 's_axilite_RVALID'
[2025-05-04 13:47:44,142] 158234 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2025-05-04 13:47:44,142]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,142] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158234:36: Cell has missing pin: 's_axilite_RDATA'
[2025-05-04 13:47:44,143] 158234 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2025-05-04 13:47:44,143]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,143] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158234:36: Cell has missing pin: 's_axilite_RRESP'
[2025-05-04 13:47:44,143] 158234 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2025-05-04 13:47:44,143]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,143] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158252:36: Cell has missing pin: 's_axilite_AWREADY'
[2025-05-04 13:47:44,143] 158252 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2025-05-04 13:47:44,143]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,143] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158252:36: Cell has missing pin: 's_axilite_WREADY'
[2025-05-04 13:47:44,143] 158252 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2025-05-04 13:47:44,143]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,143] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158252:36: Cell has missing pin: 's_axilite_BVALID'
[2025-05-04 13:47:44,143] 158252 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2025-05-04 13:47:44,143]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,143] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158252:36: Cell has missing pin: 's_axilite_BRESP'
[2025-05-04 13:47:44,144] 158252 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2025-05-04 13:47:44,144]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,144] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158252:36: Cell has missing pin: 's_axilite_ARREADY'
[2025-05-04 13:47:44,144] 158252 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2025-05-04 13:47:44,144]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,144] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158252:36: Cell has missing pin: 's_axilite_RVALID'
[2025-05-04 13:47:44,144] 158252 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2025-05-04 13:47:44,144]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,144] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158252:36: Cell has missing pin: 's_axilite_RDATA'
[2025-05-04 13:47:44,144] 158252 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2025-05-04 13:47:44,144]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,144] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158252:36: Cell has missing pin: 's_axilite_RRESP'
[2025-05-04 13:47:44,144] 158252 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2025-05-04 13:47:44,144]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,144] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158270:36: Cell has missing pin: 's_axilite_AWREADY'
[2025-05-04 13:47:44,144] 158270 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2025-05-04 13:47:44,144]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,145] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158270:36: Cell has missing pin: 's_axilite_WREADY'
[2025-05-04 13:47:44,145] 158270 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2025-05-04 13:47:44,145]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,145] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158270:36: Cell has missing pin: 's_axilite_BVALID'
[2025-05-04 13:47:44,145] 158270 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2025-05-04 13:47:44,145]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,145] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158270:36: Cell has missing pin: 's_axilite_BRESP'
[2025-05-04 13:47:44,145] 158270 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2025-05-04 13:47:44,145]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,145] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158270:36: Cell has missing pin: 's_axilite_ARREADY'
[2025-05-04 13:47:44,145] 158270 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2025-05-04 13:47:44,145]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,145] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158270:36: Cell has missing pin: 's_axilite_RVALID'
[2025-05-04 13:47:44,145] 158270 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2025-05-04 13:47:44,145]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,145] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158270:36: Cell has missing pin: 's_axilite_RDATA'
[2025-05-04 13:47:44,146] 158270 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2025-05-04 13:47:44,146]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,146] %Warning-PINMISSING: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158270:36: Cell has missing pin: 's_axilite_RRESP'
[2025-05-04 13:47:44,146] 158270 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2025-05-04 13:47:44,146]        |                                    ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,146] %Warning-TIMESCALEMOD: /home/users/Nicolo.Vacis/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-05-04 13:47:44,146]    32 | package swg;
[2025-05-04 13:47:44,146]       |         ^~~
[2025-05-04 13:47:44,146]                        /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:334:8: ... Location of module with timescale
[2025-05-04 13:47:44,146]   334 | module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s (
[2025-05-04 13:47:44,146]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,146] %Warning-TIMESCALEMOD: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:75:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-05-04 13:47:44,146]    75 | module Q_srl (clock, reset, i_d, i_v, i_r, o_d, o_v, o_r, count, maxcount);
[2025-05-04 13:47:44,146]       |        ^~~~~
[2025-05-04 13:47:44,146]                        /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:334:8: ... Location of module with timescale
[2025-05-04 13:47:44,146]   334 | module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s (
[2025-05-04 13:47:44,147]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,147] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:87477:21: Operator VAR 'SIMD_UNEVEN' expects 1 bits on the Initial value, but Initial value's MODDIV generates 32 bits.
[2025-05-04 13:47:44,147]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-05-04 13:47:44,147] 87477 |  localparam bit     SIMD_UNEVEN = SIMD % 2
[2025-05-04 13:47:44,147]       |                     ^~~~~~~~~~~
[2025-05-04 13:47:44,147] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:87594:69: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'PUMPED_COMPUTE' generates 1 bits.
[2025-05-04 13:47:44,147]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-05-04 13:47:44,147] 87594 |   localparam int unsigned  DSP_SIMD = EFFECTIVE_SIMD/(PUMPED_COMPUTE+1);
[2025-05-04 13:47:44,147]       |                                                                     ^
[2025-05-04 13:47:44,147] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:87706:3: Operator GENCASE expects 144 bits on the Case expression, but Case expression's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-05-04 13:47:44,147]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-05-04 13:47:44,147] 87706 |   case(COMPUTE_CORE)
[2025-05-04 13:47:44,147]       |   ^~~~
[2025-05-04 13:47:44,147] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8459:55: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'DEEP_PIPELINE' generates 1 bits.
[2025-05-04 13:47:44,147]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2025-05-04 13:47:44,148]  8459 |  localparam int unsigned  MAX_PENDING = (DEEP_PIPELINE+1)*N + 3;
[2025-05-04 13:47:44,148]       |                                                       ^
[2025-05-04 13:47:44,148] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8547:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_URAM' generates 32 bits.
[2025-05-04 13:47:44,148]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2025-05-04 13:47:44,148]  8547 |      DEPTH_TRIGGER_URAM && (DEPTH >= DEPTH_TRIGGER_URAM)? "ultra" :
[2025-05-04 13:47:44,148]       |                         ^~
[2025-05-04 13:47:44,148] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8548:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_BRAM' generates 32 bits.
[2025-05-04 13:47:44,148]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2025-05-04 13:47:44,148]  8548 |      DEPTH_TRIGGER_BRAM && (DEPTH >= DEPTH_TRIGGER_BRAM)? "block" :
[2025-05-04 13:47:44,148]       |                         ^~
[2025-05-04 13:47:44,148] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8550:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_BRAM' generates 32 bits.
[2025-05-04 13:47:44,148]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2025-05-04 13:47:44,148]  8550 |      DEPTH_TRIGGER_BRAM && (DEPTH >= 64)? "distributed" : "auto";
[2025-05-04 13:47:44,148]       |                         ^~
[2025-05-04 13:47:44,148] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:70027:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-05-04 13:47:44,148]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_13s_13_4_1_U2.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_0_U
[2025-05-04 13:47:44,149] 70027 | assign a  = $signed(in0);
[2025-05-04 13:47:44,149]       |           ^
[2025-05-04 13:47:44,149] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:70028:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-04 13:47:44,149]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_13s_13_4_1_U2.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_0_U
[2025-05-04 13:47:44,149] 70028 | assign b  = $signed(in1);
[2025-05-04 13:47:44,149]       |           ^
[2025-05-04 13:47:44,149] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:70029:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-05-04 13:47:44,149]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_13s_13_4_1_U2.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_0_U
[2025-05-04 13:47:44,149] 70029 | assign c  = $signed(in2);
[2025-05-04 13:47:44,149]       |           ^
[2025-05-04 13:47:44,149] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:70032:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-05-04 13:47:44,149]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_13s_13_4_1_U2.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_0_U
[2025-05-04 13:47:44,149] 70032 | assign p  = m_reg + c;
[2025-05-04 13:47:44,149]       |                   ^
[2025-05-04 13:47:44,149] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:70043:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-05-04 13:47:44,150]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_13s_13_4_1_U2.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_0_U
[2025-05-04 13:47:44,150] 70043 | assign dout = p_reg;
[2025-05-04 13:47:44,150]       |             ^
[2025-05-04 13:47:44,150] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:54049:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-05-04 13:47:44,150]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_16s_16_4_1_U2.MVAU_hls_3_mac_muladd_8s_4s_16s_16_4_1_DSP48_0_U
[2025-05-04 13:47:44,150] 54049 | assign a  = $signed(in0);
[2025-05-04 13:47:44,150]       |           ^
[2025-05-04 13:47:44,150] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:54050:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-04 13:47:44,150]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_16s_16_4_1_U2.MVAU_hls_3_mac_muladd_8s_4s_16s_16_4_1_DSP48_0_U
[2025-05-04 13:47:44,150] 54050 | assign b  = $signed(in1);
[2025-05-04 13:47:44,150]       |           ^
[2025-05-04 13:47:44,150] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:54051:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2025-05-04 13:47:44,150]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_16s_16_4_1_U2.MVAU_hls_3_mac_muladd_8s_4s_16s_16_4_1_DSP48_0_U
[2025-05-04 13:47:44,150] 54051 | assign c  = $signed(in2);
[2025-05-04 13:47:44,150]       |           ^
[2025-05-04 13:47:44,151] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:54054:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-05-04 13:47:44,151]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_16s_16_4_1_U2.MVAU_hls_3_mac_muladd_8s_4s_16s_16_4_1_DSP48_0_U
[2025-05-04 13:47:44,151] 54054 | assign p  = m_reg + c;
[2025-05-04 13:47:44,151]       |                   ^
[2025-05-04 13:47:44,151] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:54065:13: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-05-04 13:47:44,151]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_16s_16_4_1_U2.MVAU_hls_3_mac_muladd_8s_4s_16s_16_4_1_DSP48_0_U
[2025-05-04 13:47:44,151] 54065 | assign dout = p_reg;
[2025-05-04 13:47:44,151]       |             ^
[2025-05-04 13:47:44,151] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:49507:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-05-04 13:47:44,151]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_16s_16_4_1_U2.MVAU_hls_2_mac_muladd_8s_4s_16s_16_4_1_DSP48_0_U
[2025-05-04 13:47:44,151] 49507 | assign a  = $signed(in0);
[2025-05-04 13:47:44,151]       |           ^
[2025-05-04 13:47:44,151] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:49508:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-04 13:47:44,151]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_16s_16_4_1_U2.MVAU_hls_2_mac_muladd_8s_4s_16s_16_4_1_DSP48_0_U
[2025-05-04 13:47:44,151] 49508 | assign b  = $signed(in1);
[2025-05-04 13:47:44,151]       |           ^
[2025-05-04 13:47:44,152] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:49509:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2025-05-04 13:47:44,152]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_16s_16_4_1_U2.MVAU_hls_2_mac_muladd_8s_4s_16s_16_4_1_DSP48_0_U
[2025-05-04 13:47:44,152] 49509 | assign c  = $signed(in2);
[2025-05-04 13:47:44,152]       |           ^
[2025-05-04 13:47:44,152] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:49512:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-05-04 13:47:44,152]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_16s_16_4_1_U2.MVAU_hls_2_mac_muladd_8s_4s_16s_16_4_1_DSP48_0_U
[2025-05-04 13:47:44,152] 49512 | assign p  = m_reg + c;
[2025-05-04 13:47:44,152]       |                   ^
[2025-05-04 13:47:44,152] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:49523:13: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-05-04 13:47:44,152]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_16s_16_4_1_U2.MVAU_hls_2_mac_muladd_8s_4s_16s_16_4_1_DSP48_0_U
[2025-05-04 13:47:44,152] 49523 | assign dout = p_reg;
[2025-05-04 13:47:44,152]       |             ^
[2025-05-04 13:47:44,152] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:47799:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 8 bits.
[2025-05-04 13:47:44,152]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_8ns_4s_13s_13_4_1_U2.MVAU_hls_5_mac_muladd_8ns_4s_13s_13_4_1_DSP48_0_U
[2025-05-04 13:47:44,152] 47799 | assign a  = $unsigned(in0);
[2025-05-04 13:47:44,152]       |           ^
[2025-05-04 13:47:44,153] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:47800:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-04 13:47:44,153]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_8ns_4s_13s_13_4_1_U2.MVAU_hls_5_mac_muladd_8ns_4s_13s_13_4_1_DSP48_0_U
[2025-05-04 13:47:44,153] 47800 | assign b  = $signed(in1);
[2025-05-04 13:47:44,153]       |           ^
[2025-05-04 13:47:44,153] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:47801:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-05-04 13:47:44,153]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_8ns_4s_13s_13_4_1_U2.MVAU_hls_5_mac_muladd_8ns_4s_13s_13_4_1_DSP48_0_U
[2025-05-04 13:47:44,153] 47801 | assign c  = $signed(in2);
[2025-05-04 13:47:44,153]       |           ^
[2025-05-04 13:47:44,153] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:47804:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-05-04 13:47:44,153]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_8ns_4s_13s_13_4_1_U2.MVAU_hls_5_mac_muladd_8ns_4s_13s_13_4_1_DSP48_0_U
[2025-05-04 13:47:44,153] 47804 | assign p  = m_reg + c;
[2025-05-04 13:47:44,153]       |                   ^
[2025-05-04 13:47:44,153] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:47815:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-05-04 13:47:44,153]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.mac_muladd_8ns_4s_13s_13_4_1_U2.MVAU_hls_5_mac_muladd_8ns_4s_13s_13_4_1_DSP48_0_U
[2025-05-04 13:47:44,153] 47815 | assign dout = p_reg;
[2025-05-04 13:47:44,153]       |             ^
[2025-05-04 13:47:44,154] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:11556:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-05-04 13:47:44,154]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_17s_17_4_1_U2.MVAU_hls_4_mac_muladd_8s_4s_17s_17_4_1_DSP48_0_U
[2025-05-04 13:47:44,154] 11556 | assign a  = $signed(in0);
[2025-05-04 13:47:44,154]       |           ^
[2025-05-04 13:47:44,154] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:11557:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-04 13:47:44,154]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_17s_17_4_1_U2.MVAU_hls_4_mac_muladd_8s_4s_17s_17_4_1_DSP48_0_U
[2025-05-04 13:47:44,154] 11557 | assign b  = $signed(in1);
[2025-05-04 13:47:44,154]       |           ^
[2025-05-04 13:47:44,154] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:11558:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2025-05-04 13:47:44,154]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_17s_17_4_1_U2.MVAU_hls_4_mac_muladd_8s_4s_17s_17_4_1_DSP48_0_U
[2025-05-04 13:47:44,154] 11558 | assign c  = $signed(in2);
[2025-05-04 13:47:44,154]       |           ^
[2025-05-04 13:47:44,154] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:11561:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-05-04 13:47:44,154]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_17s_17_4_1_U2.MVAU_hls_4_mac_muladd_8s_4s_17s_17_4_1_DSP48_0_U
[2025-05-04 13:47:44,154] 11561 | assign p  = m_reg + c;
[2025-05-04 13:47:44,155]       |                   ^
[2025-05-04 13:47:44,155] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:11572:13: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-05-04 13:47:44,155]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_17s_17_4_1_U2.MVAU_hls_4_mac_muladd_8s_4s_17s_17_4_1_DSP48_0_U
[2025-05-04 13:47:44,155] 11572 | assign dout = p_reg;
[2025-05-04 13:47:44,155]       |             ^
[2025-05-04 13:47:44,155] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:11019:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-05-04 13:47:44,155]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_16s_16_4_1_U2.MVAU_hls_1_mac_muladd_8s_4s_16s_16_4_1_DSP48_0_U
[2025-05-04 13:47:44,155] 11019 | assign a  = $signed(in0);
[2025-05-04 13:47:44,155]       |           ^
[2025-05-04 13:47:44,155] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:11020:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-04 13:47:44,155]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_16s_16_4_1_U2.MVAU_hls_1_mac_muladd_8s_4s_16s_16_4_1_DSP48_0_U
[2025-05-04 13:47:44,155] 11020 | assign b  = $signed(in1);
[2025-05-04 13:47:44,155]       |           ^
[2025-05-04 13:47:44,155] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:11021:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2025-05-04 13:47:44,155]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_16s_16_4_1_U2.MVAU_hls_1_mac_muladd_8s_4s_16s_16_4_1_DSP48_0_U
[2025-05-04 13:47:44,155] 11021 | assign c  = $signed(in2);
[2025-05-04 13:47:44,156]       |           ^
[2025-05-04 13:47:44,156] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:11024:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-05-04 13:47:44,156]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_16s_16_4_1_U2.MVAU_hls_1_mac_muladd_8s_4s_16s_16_4_1_DSP48_0_U
[2025-05-04 13:47:44,156] 11024 | assign p  = m_reg + c;
[2025-05-04 13:47:44,156]       |                   ^
[2025-05-04 13:47:44,156] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:11035:13: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-05-04 13:47:44,156]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_8s_4s_16s_16_4_1_U2.MVAU_hls_1_mac_muladd_8s_4s_16s_16_4_1_DSP48_0_U
[2025-05-04 13:47:44,156] 11035 | assign dout = p_reg;
[2025-05-04 13:47:44,156]       |             ^
[2025-05-04 13:47:44,156] %Warning-UNPACKED: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5821:10: Unsupported: Unpacked struct/union
[2025-05-04 13:47:44,156]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-05-04 13:47:44,156]  5821 |  typedef struct {
[2025-05-04 13:47:44,156]       |          ^~~~~~
[2025-05-04 13:47:44,156] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5844:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 4 bits.
[2025-05-04 13:47:44,156]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-05-04 13:47:44,156]  5844 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-04 13:47:44,157]       |                                    ^
[2025-05-04 13:47:44,157] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5844:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-05-04 13:47:44,157]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-05-04 13:47:44,157]  5844 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-04 13:47:44,157]       |                      ^
[2025-05-04 13:47:44,157] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5849:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 4 bits.
[2025-05-04 13:47:44,157]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-05-04 13:47:44,157]  5849 |        ptr_eff.val == DEPTH-2;
[2025-05-04 13:47:44,157]       |                    ^~
[2025-05-04 13:47:44,157] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5872:19: Operator PATMEMBER expects 4 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-05-04 13:47:44,157]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-05-04 13:47:44,157]  5872 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-05-04 13:47:44,157]       |                   ^~~
[2025-05-04 13:47:44,157] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1978:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2025-05-04 13:47:44,157]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.config_if
[2025-05-04 13:47:44,157]  1978 |     assign internal_rdata = ip_rdata;
[2025-05-04 13:47:44,157]       |                           ^
[2025-05-04 13:47:44,158] %Warning-LITENDIAN: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:122360:8: Little bit endian vector: left < right of bit range: [1:5]
[2025-05-04 13:47:44,158]                                                                                                          : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-05-04 13:47:44,158] 122360 |  logic [1:5] L = '0;
[2025-05-04 13:47:44,158]        |        ^
[2025-05-04 13:47:44,158] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:122411:18: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's ARRAYSEL generates 4 bits.
[2025-05-04 13:47:44,158]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-05-04 13:47:44,158] 122411 |       dd[ofs+:3] = ww[pe];
[2025-05-04 13:47:44,158]        |                  ^
[2025-05-04 13:47:44,158] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:122444:29: Operator SUB expects 30 bits on the LHS, but LHS's VARREF 'dd' generates 27 bits.
[2025-05-04 13:47:44,158]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-05-04 13:47:44,158] 122444 |      else if(en)  AD1 <= dd - aa;
[2025-05-04 13:47:44,158]        |                             ^
[2025-05-04 13:47:44,158] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:122444:23: Operator ASSIGNDLY expects 27 bits on the Assign RHS, but Assign RHS's SUB generates 30 bits.
[2025-05-04 13:47:44,158]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-05-04 13:47:44,158] 122444 |      else if(en)  AD1 <= dd - aa;
[2025-05-04 13:47:44,159]        |                       ^~
[2025-05-04 13:47:44,159] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:122462:28: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'M2' generates 46 bits.
[2025-05-04 13:47:44,159]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-05-04 13:47:44,159] 122462 |      else if(en)  P3 <= M2 + (L[3]? 0 : P3);
[2025-05-04 13:47:44,159]        |                            ^
[2025-05-04 13:47:44,159] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:122817:20: Operator SUB expects 10 bits on the RHS, but RHS's ARRAYSEL generates 4 bits.
[2025-05-04 13:47:44,159]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-05-04 13:47:44,159] 122817 |     Res5[3] <= up4 - hi4[2];
[2025-05-04 13:47:44,159]        |                    ^
[2025-05-04 13:47:44,159] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:122818:59: Operator ADD expects 11 bits on the RHS, but RHS's SIGNED generates 9 bits.
[2025-05-04 13:47:44,159]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-05-04 13:47:44,159] 122818 |     Res5[2] <= $signed({ hi4[2], {(lo_width(2)){1'b0}} }) + $signed({ 1'b0, lo4[2] }) - hi4[1];
[2025-05-04 13:47:44,159]        |                                                           ^
[2025-05-04 13:47:44,159] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:122818:87: Operator SUB expects 11 bits on the RHS, but RHS's ARRAYSEL generates 4 bits.
[2025-05-04 13:47:44,159]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-05-04 13:47:44,160] 122818 |     Res5[2] <= $signed({ hi4[2], {(lo_width(2)){1'b0}} }) + $signed({ 1'b0, lo4[2] }) - hi4[1];
[2025-05-04 13:47:44,160]        |                                                                                       ^
[2025-05-04 13:47:44,160] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:122818:13: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's SUB generates 11 bits.
[2025-05-04 13:47:44,160]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-05-04 13:47:44,160] 122818 |     Res5[2] <= $signed({ hi4[2], {(lo_width(2)){1'b0}} }) + $signed({ 1'b0, lo4[2] }) - hi4[1];
[2025-05-04 13:47:44,160]        |             ^~
[2025-05-04 13:47:44,160] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:122819:59: Operator ADD expects 12 bits on the RHS, but RHS's SIGNED generates 9 bits.
[2025-05-04 13:47:44,160]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-05-04 13:47:44,160] 122819 |     Res5[1] <= $signed({ hi4[1], {(lo_width(1)){1'b0}} }) + $signed({ 1'b0, lo4[1] }) - hi4[0];
[2025-05-04 13:47:44,160]        |                                                           ^
[2025-05-04 13:47:44,160] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:122819:87: Operator SUB expects 12 bits on the RHS, but RHS's ARRAYSEL generates 4 bits.
[2025-05-04 13:47:44,160]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-05-04 13:47:44,160] 122819 |     Res5[1] <= $signed({ hi4[1], {(lo_width(1)){1'b0}} }) + $signed({ 1'b0, lo4[1] }) - hi4[0];
[2025-05-04 13:47:44,160]        |                                                                                       ^
[2025-05-04 13:47:44,160] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:122819:13: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's SUB generates 12 bits.
[2025-05-04 13:47:44,160]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-05-04 13:47:44,161] 122819 |     Res5[1] <= $signed({ hi4[1], {(lo_width(1)){1'b0}} }) + $signed({ 1'b0, lo4[1] }) - hi4[0];
[2025-05-04 13:47:44,161]        |             ^~
[2025-05-04 13:47:44,161] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:122820:59: Operator ADD expects 12 bits on the RHS, but RHS's SIGNED generates 9 bits.
[2025-05-04 13:47:44,161]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-05-04 13:47:44,161] 122820 |     Res5[0] <= $signed({ hi4[0], {(lo_width(0)){1'b0}} }) + $signed({ 1'b0, lo4[0] });
[2025-05-04 13:47:44,161]        |                                                           ^
[2025-05-04 13:47:44,161] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:122820:13: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 12 bits.
[2025-05-04 13:47:44,161]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-05-04 13:47:44,161] 122820 |     Res5[0] <= $signed({ hi4[0], {(lo_width(0)){1'b0}} }) + $signed({ 1'b0, lo4[0] });
[2025-05-04 13:47:44,161]        |             ^~
[2025-05-04 13:47:44,161] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:87086:20: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 4 bits.
[2025-05-04 13:47:44,161]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-05-04 13:47:44,161] 87086 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2025-05-04 13:47:44,161]       |                    ^
[2025-05-04 13:47:44,161] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:87086:11: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-05-04 13:47:44,162]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-05-04 13:47:44,162] 87086 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2025-05-04 13:47:44,162]       |           ^~
[2025-05-04 13:47:44,162] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:87087:26: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 4 bits.
[2025-05-04 13:47:44,162]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-05-04 13:47:44,162] 87087 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2025-05-04 13:47:44,162]       |                          ^
[2025-05-04 13:47:44,162] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:87087:52: Logical operator LOGOR expects 1 bit on the LHS, but LHS's AND generates 32 bits.
[2025-05-04 13:47:44,162]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-05-04 13:47:44,162] 87087 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2025-05-04 13:47:44,162]       |                                                    ^~
[2025-05-04 13:47:44,162] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5844:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 9 bits.
[2025-05-04 13:47:44,162]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5_wstrm.inst.core.mem
[2025-05-04 13:47:44,162]  5844 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-04 13:47:44,162]       |                                    ^
[2025-05-04 13:47:44,162] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5844:22: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-05-04 13:47:44,163]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5_wstrm.inst.core.mem
[2025-05-04 13:47:44,163]  5844 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-04 13:47:44,163]       |                      ^
[2025-05-04 13:47:44,163] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5849:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 9 bits.
[2025-05-04 13:47:44,163]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5_wstrm.inst.core.mem
[2025-05-04 13:47:44,163]  5849 |        ptr_eff.val == DEPTH-2;
[2025-05-04 13:47:44,163]       |                    ^~
[2025-05-04 13:47:44,163] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5872:19: Operator PATMEMBER expects 9 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-05-04 13:47:44,163]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5_wstrm.inst.core.mem
[2025-05-04 13:47:44,163]  5872 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-05-04 13:47:44,163]       |                   ^~~
[2025-05-04 13:47:44,163] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5844:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 13 bits.
[2025-05-04 13:47:44,163]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4_wstrm.inst.core.mem
[2025-05-04 13:47:44,163]  5844 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-04 13:47:44,163]       |                                    ^
[2025-05-04 13:47:44,163] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5844:22: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-05-04 13:47:44,164]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4_wstrm.inst.core.mem
[2025-05-04 13:47:44,164]  5844 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-04 13:47:44,164]       |                      ^
[2025-05-04 13:47:44,164] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5849:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 13 bits.
[2025-05-04 13:47:44,164]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4_wstrm.inst.core.mem
[2025-05-04 13:47:44,164]  5849 |        ptr_eff.val == DEPTH-2;
[2025-05-04 13:47:44,164]       |                    ^~
[2025-05-04 13:47:44,164] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5872:19: Operator PATMEMBER expects 13 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-05-04 13:47:44,164]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4_wstrm.inst.core.mem
[2025-05-04 13:47:44,164]  5872 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-05-04 13:47:44,164]       |                   ^~~
[2025-05-04 13:47:44,164] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5844:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 12 bits.
[2025-05-04 13:47:44,164]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-05-04 13:47:44,164]  5844 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-04 13:47:44,164]       |                                    ^
[2025-05-04 13:47:44,164] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5844:22: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-05-04 13:47:44,165]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-05-04 13:47:44,165]  5844 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-04 13:47:44,165]       |                      ^
[2025-05-04 13:47:44,165] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5849:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 12 bits.
[2025-05-04 13:47:44,165]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-05-04 13:47:44,165]  5849 |        ptr_eff.val == DEPTH-2;
[2025-05-04 13:47:44,165]       |                    ^~
[2025-05-04 13:47:44,165] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5872:19: Operator PATMEMBER expects 12 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-05-04 13:47:44,165]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-05-04 13:47:44,165]  5872 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-05-04 13:47:44,165]       |                   ^~~
[2025-05-04 13:47:44,165] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5844:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 11 bits.
[2025-05-04 13:47:44,165]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core.mem
[2025-05-04 13:47:44,165]  5844 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-04 13:47:44,165]       |                                    ^
[2025-05-04 13:47:44,165] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5844:22: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-05-04 13:47:44,166]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core.mem
[2025-05-04 13:47:44,166]  5844 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-04 13:47:44,166]       |                      ^
[2025-05-04 13:47:44,166] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5849:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 11 bits.
[2025-05-04 13:47:44,166]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core.mem
[2025-05-04 13:47:44,166]  5849 |        ptr_eff.val == DEPTH-2;
[2025-05-04 13:47:44,166]       |                    ^~
[2025-05-04 13:47:44,166] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5872:19: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-05-04 13:47:44,166]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core.mem
[2025-05-04 13:47:44,166]  5872 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-05-04 13:47:44,166]       |                   ^~~
[2025-05-04 13:47:44,166] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5844:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
[2025-05-04 13:47:44,166]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-05-04 13:47:44,166]  5844 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-04 13:47:44,166]       |                                    ^
[2025-05-04 13:47:44,167] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5844:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-05-04 13:47:44,167]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-05-04 13:47:44,167]  5844 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-04 13:47:44,167]       |                      ^
[2025-05-04 13:47:44,167] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5849:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
[2025-05-04 13:47:44,167]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-05-04 13:47:44,167]  5849 |        ptr_eff.val == DEPTH-2;
[2025-05-04 13:47:44,167]       |                    ^~
[2025-05-04 13:47:44,167] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5872:19: Operator PATMEMBER expects 10 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-05-04 13:47:44,167]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-05-04 13:47:44,167]  5872 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-05-04 13:47:44,167]       |                   ^~~
[2025-05-04 13:47:44,167] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5844:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 7 bits.
[2025-05-04 13:47:44,167]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-05-04 13:47:44,167]  5844 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-04 13:47:44,168]       |                                    ^
[2025-05-04 13:47:44,168] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5844:22: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-05-04 13:47:44,168]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-05-04 13:47:44,168]  5844 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-04 13:47:44,168]       |                      ^
[2025-05-04 13:47:44,168] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5849:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 7 bits.
[2025-05-04 13:47:44,168]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-05-04 13:47:44,168]  5849 |        ptr_eff.val == DEPTH-2;
[2025-05-04 13:47:44,168]       |                    ^~
[2025-05-04 13:47:44,168] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5872:19: Operator PATMEMBER expects 7 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-05-04 13:47:44,168]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-05-04 13:47:44,168]  5872 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-05-04 13:47:44,168]       |                   ^~~
[2025-05-04 13:47:44,168] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:160877:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,168]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,168] 160877 | #0 ap_loop_init_int = 1'b1;
[2025-05-04 13:47:44,169]        |  ^
[2025-05-04 13:47:44,169] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:160878:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,169]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,169] 160878 | #0 ap_done_cache = 1'b0;
[2025-05-04 13:47:44,169]        |  ^
[2025-05-04 13:47:44,169] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:160769:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,169]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,169] 160769 | #0 ap_loop_init_int = 1'b1;
[2025-05-04 13:47:44,169]        |  ^
[2025-05-04 13:47:44,169] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:160770:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,169]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,169] 160770 | #0 ap_done_cache = 1'b0;
[2025-05-04 13:47:44,169]        |  ^
[2025-05-04 13:47:44,169] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158919:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,169]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,170] 158919 | #0 ap_loop_init_int = 1'b1;
[2025-05-04 13:47:44,170]        |  ^
[2025-05-04 13:47:44,170] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158920:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,170]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,170] 158920 | #0 ap_done_cache = 1'b0;
[2025-05-04 13:47:44,170]        |  ^
[2025-05-04 13:47:44,170] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:155935:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,170]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,170] 155935 | #0 ap_loop_init_int = 1'b1;
[2025-05-04 13:47:44,170]        |  ^
[2025-05-04 13:47:44,170] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:155936:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,170]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,170] 155936 | #0 ap_done_cache = 1'b0;
[2025-05-04 13:47:44,170]        |  ^
[2025-05-04 13:47:44,170] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:103419:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,171]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,171] 103419 | #0 ap_loop_init_int = 1'b1;
[2025-05-04 13:47:44,171]        |  ^
[2025-05-04 13:47:44,171] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:103420:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,171]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,171] 103420 | #0 ap_done_cache = 1'b0;
[2025-05-04 13:47:44,171]        |  ^
[2025-05-04 13:47:44,171] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:81129:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,171]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,171] 81129 | #0 ap_loop_init_int = 1'b1;
[2025-05-04 13:47:44,171]       |  ^
[2025-05-04 13:47:44,171] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:81130:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,171]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,171] 81130 | #0 ap_done_cache = 1'b0;
[2025-05-04 13:47:44,171]       |  ^
[2025-05-04 13:47:44,171] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:68639:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,172]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,172] 68639 | #0 ap_loop_init_int = 1'b1;
[2025-05-04 13:47:44,172]       |  ^
[2025-05-04 13:47:44,172] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:68640:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,172]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,172] 68640 | #0 ap_done_cache = 1'b0;
[2025-05-04 13:47:44,172]       |  ^
[2025-05-04 13:47:44,172] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:44768:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,172]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,172] 44768 | #0 ap_loop_init_int = 1'b1;
[2025-05-04 13:47:44,172]       |  ^
[2025-05-04 13:47:44,172] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:44769:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,172]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,172] 44769 | #0 ap_done_cache = 1'b0;
[2025-05-04 13:47:44,172]       |  ^
[2025-05-04 13:47:44,172] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:44660:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,173]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,173] 44660 | #0 ap_loop_init_int = 1'b1;
[2025-05-04 13:47:44,173]       |  ^
[2025-05-04 13:47:44,173] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:44661:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,173]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,173] 44661 | #0 ap_done_cache = 1'b0;
[2025-05-04 13:47:44,173]       |  ^
[2025-05-04 13:47:44,173] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40973:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,173]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,173] 40973 | #0 ap_loop_init_int = 1'b1;
[2025-05-04 13:47:44,173]       |  ^
[2025-05-04 13:47:44,173] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40974:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,173]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,173] 40974 | #0 ap_done_cache = 1'b0;
[2025-05-04 13:47:44,173]       |  ^
[2025-05-04 13:47:44,173] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8938:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,173]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,174]  8938 | #0 ap_loop_init_int = 1'b1;
[2025-05-04 13:47:44,174]       |  ^
[2025-05-04 13:47:44,174] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8939:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,174]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,174]  8939 | #0 ap_done_cache = 1'b0;
[2025-05-04 13:47:44,174]       |  ^
[2025-05-04 13:47:44,174] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8464:63: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-04 13:47:44,174]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2025-05-04 13:47:44,174]  8464 |   logic signed [$clog2(MAX_PENDING):0]  GuardSem = MAX_PENDING-1;
[2025-05-04 13:47:44,174]       |                                                               ^
[2025-05-04 13:47:44,174] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8467:22: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-04 13:47:44,174]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2025-05-04 13:47:44,174]  8467 |    if(rst)  GuardSem <= MAX_PENDING-1;
[2025-05-04 13:47:44,174]       |                      ^~
[2025-05-04 13:47:44,174] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8512:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 5 bits.
[2025-05-04 13:47:44,175]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2025-05-04 13:47:44,175]  8512 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2025-05-04 13:47:44,175]       |                       ^
[2025-05-04 13:47:44,175] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8512:13: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-05-04 13:47:44,175]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2025-05-04 13:47:44,175]  8512 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2025-05-04 13:47:44,175]       |             ^~
[2025-05-04 13:47:44,175] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8513:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 5 bits.
[2025-05-04 13:47:44,175]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2025-05-04 13:47:44,175]  8513 |      CnlLst <= CnlCnt == CF-2;
[2025-05-04 13:47:44,175]       |                       ^~
[2025-05-04 13:47:44,175] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8540:29: Operator EQ expects 32 or 2 bits on the LHS, but LHS's SEL generates 1 bits.
[2025-05-04 13:47:44,175]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2025-05-04 13:47:44,175]  8540 |    uwire  cs = (p.ptr[SN:0] == 2**SN-1);
[2025-05-04 13:47:44,175]       |                             ^~
[2025-05-04 13:47:44,175] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8671:17: Operator LTS expects 32 bits on the LHS, but LHS's VARREF 'APtr' generates 5 bits.
[2025-05-04 13:47:44,176]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2025-05-04 13:47:44,176]  8671 |     assert(APtr < $signed(A_DEPTH-1)) else begin
[2025-05-04 13:47:44,176]       |                 ^
[2025-05-04 13:47:44,176] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8675:36: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SEL generates 9 bits.
[2025-05-04 13:47:44,176]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2025-05-04 13:47:44,176]  8675 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
[2025-05-04 13:47:44,176]       |                                    ^~
[2025-05-04 13:47:44,176] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8689:17: Bit extraction of array[9:0] requires 4 bit index, not 5 bits.
[2025-05-04 13:47:44,176]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2025-05-04 13:47:44,176]  8689 |     BDat <= ADat[APtr];
[2025-05-04 13:47:44,176]       |                 ^
[2025-05-04 13:47:44,176] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8696:31: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 4 bits.
[2025-05-04 13:47:44,176]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2025-05-04 13:47:44,176]  8696 |    assign odat[pe] = BDat[pe] + BIAS;
[2025-05-04 13:47:44,176]       |                               ^
[2025-05-04 13:47:44,176] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8696:20: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-05-04 13:47:44,177]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2025-05-04 13:47:44,177]  8696 |    assign odat[pe] = BDat[pe] + BIAS;
[2025-05-04 13:47:44,177]       |                    ^
[2025-05-04 13:47:44,177] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8464:63: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-04 13:47:44,177]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
[2025-05-04 13:47:44,177]  8464 |   logic signed [$clog2(MAX_PENDING):0]  GuardSem = MAX_PENDING-1;
[2025-05-04 13:47:44,177]       |                                                               ^
[2025-05-04 13:47:44,177] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8467:22: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-04 13:47:44,177]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
[2025-05-04 13:47:44,177]  8467 |    if(rst)  GuardSem <= MAX_PENDING-1;
[2025-05-04 13:47:44,177]       |                      ^~
[2025-05-04 13:47:44,177] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8671:17: Operator LTS expects 32 bits on the LHS, but LHS's VARREF 'APtr' generates 6 bits.
[2025-05-04 13:47:44,177]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
[2025-05-04 13:47:44,177]  8671 |     assert(APtr < $signed(A_DEPTH-1)) else begin
[2025-05-04 13:47:44,177]       |                 ^
[2025-05-04 13:47:44,178] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8689:17: Bit extraction of array[17:0] requires 5 bit index, not 6 bits.
[2025-05-04 13:47:44,178]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
[2025-05-04 13:47:44,178]  8689 |     BDat <= ADat[APtr];
[2025-05-04 13:47:44,178]       |                 ^
[2025-05-04 13:47:44,178] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8696:31: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 8 bits.
[2025-05-04 13:47:44,178]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
[2025-05-04 13:47:44,178]  8696 |    assign odat[pe] = BDat[pe] + BIAS;
[2025-05-04 13:47:44,178]       |                               ^
[2025-05-04 13:47:44,178] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8696:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-05-04 13:47:44,178]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
[2025-05-04 13:47:44,178]  8696 |    assign odat[pe] = BDat[pe] + BIAS;
[2025-05-04 13:47:44,178]       |                    ^
[2025-05-04 13:47:44,178] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8512:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 4 bits.
[2025-05-04 13:47:44,178]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_5.inst.core.impl
[2025-05-04 13:47:44,178]  8512 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2025-05-04 13:47:44,179]       |                       ^
[2025-05-04 13:47:44,179] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8512:13: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-05-04 13:47:44,179]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_5.inst.core.impl
[2025-05-04 13:47:44,179]  8512 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2025-05-04 13:47:44,179]       |             ^~
[2025-05-04 13:47:44,179] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8513:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 4 bits.
[2025-05-04 13:47:44,179]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_5.inst.core.impl
[2025-05-04 13:47:44,179]  8513 |      CnlLst <= CnlCnt == CF-2;
[2025-05-04 13:47:44,179]       |                       ^~
[2025-05-04 13:47:44,179] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8675:36: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SEL generates 8 bits.
[2025-05-04 13:47:44,179]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_5.inst.core.impl
[2025-05-04 13:47:44,179]  8675 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
[2025-05-04 13:47:44,179]       |                                    ^~
[2025-05-04 13:47:44,179] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8512:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 3 bits.
[2025-05-04 13:47:44,179]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_1.inst.core.impl
[2025-05-04 13:47:44,179]  8512 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2025-05-04 13:47:44,179]       |                       ^
[2025-05-04 13:47:44,179] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8512:13: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-05-04 13:47:44,179]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_1.inst.core.impl
[2025-05-04 13:47:44,179]  8512 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2025-05-04 13:47:44,179]       |             ^~
[2025-05-04 13:47:44,180] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8513:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 3 bits.
[2025-05-04 13:47:44,180]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_1.inst.core.impl
[2025-05-04 13:47:44,180]  8513 |      CnlLst <= CnlCnt == CF-2;
[2025-05-04 13:47:44,180]       |                       ^~
[2025-05-04 13:47:44,180] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:8675:36: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SEL generates 7 bits.
[2025-05-04 13:47:44,180]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_1.inst.core.impl
[2025-05-04 13:47:44,180]  8675 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
[2025-05-04 13:47:44,180]       |                                    ^~
[2025-05-04 13:47:44,180] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6407:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-05-04 13:47:44,180]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_9.inst.impl.core
[2025-05-04 13:47:44,180]  6407 |    if(IBITS % OBITS) begin
[2025-05-04 13:47:44,180]       |    ^~
[2025-05-04 13:47:44,180] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6436:11: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-04 13:47:44,180]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_9.inst.impl.core
[2025-05-04 13:47:44,180]  6436 |      acnt = ivld? -K+1 : 1;
[2025-05-04 13:47:44,180]       |           ^
[2025-05-04 13:47:44,180] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6442:18: Operator ADD expects 5 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.
[2025-05-04 13:47:44,180]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_9.inst.impl.core
[2025-05-04 13:47:44,180]  6442 |     ACnt <= acnt + ainc;
[2025-05-04 13:47:44,180]       |                  ^
[2025-05-04 13:47:44,180] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6363:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-05-04 13:47:44,180]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_8.inst.impl.core
[2025-05-04 13:47:44,181]  6363 |    if(OBITS % IBITS) begin
[2025-05-04 13:47:44,181]       |    ^~
[2025-05-04 13:47:44,181] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6373:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-04 13:47:44,181]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_8.inst.impl.core
[2025-05-04 13:47:44,181]  6373 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-05-04 13:47:44,181]       |                                ^
[2025-05-04 13:47:44,181] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6379:10: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-04 13:47:44,181]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_8.inst.impl.core
[2025-05-04 13:47:44,181]  6379 |     ACnt <= K-1;
[2025-05-04 13:47:44,181]       |          ^~
[2025-05-04 13:47:44,181] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6384:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 5 bits.
[2025-05-04 13:47:44,181]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_8.inst.impl.core
[2025-05-04 13:47:44,181]  6384 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-05-04 13:47:44,181]       |                                                ^
[2025-05-04 13:47:44,181] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6384:48: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-04 13:47:44,181]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_8.inst.impl.core
[2025-05-04 13:47:44,181]  6384 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-05-04 13:47:44,181]       |                                                ^
[2025-05-04 13:47:44,181] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6436:11: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-04 13:47:44,181]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-05-04 13:47:44,181]  6436 |      acnt = ivld? -K+1 : 1;
[2025-05-04 13:47:44,181]       |           ^
[2025-05-04 13:47:44,181] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6442:18: Operator ADD expects 4 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.
[2025-05-04 13:47:44,182]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-05-04 13:47:44,182]  6442 |     ACnt <= acnt + ainc;
[2025-05-04 13:47:44,182]       |                  ^
[2025-05-04 13:47:44,182] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6373:32: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-04 13:47:44,182]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-05-04 13:47:44,182]  6373 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-05-04 13:47:44,182]       |                                ^
[2025-05-04 13:47:44,182] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6379:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-04 13:47:44,182]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-05-04 13:47:44,182]  6379 |     ACnt <= K-1;
[2025-05-04 13:47:44,182]       |          ^~
[2025-05-04 13:47:44,182] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6384:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 4 bits.
[2025-05-04 13:47:44,182]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-05-04 13:47:44,182]  6384 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-05-04 13:47:44,182]       |                                                ^
[2025-05-04 13:47:44,182] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6384:48: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-04 13:47:44,182]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-05-04 13:47:44,182]  6384 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-05-04 13:47:44,182]       |                                                ^
[2025-05-04 13:47:44,182] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6436:11: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-04 13:47:44,182]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_17.inst.impl.core
[2025-05-04 13:47:44,182]  6436 |      acnt = ivld? -K+1 : 1;
[2025-05-04 13:47:44,183]       |           ^
[2025-05-04 13:47:44,183] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6442:18: Operator ADD expects 6 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.
[2025-05-04 13:47:44,183]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_17.inst.impl.core
[2025-05-04 13:47:44,183]  6442 |     ACnt <= acnt + ainc;
[2025-05-04 13:47:44,183]       |                  ^
[2025-05-04 13:47:44,183] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6373:32: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-04 13:47:44,183]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_16.inst.impl.core
[2025-05-04 13:47:44,183]  6373 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-05-04 13:47:44,183]       |                                ^
[2025-05-04 13:47:44,183] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6379:10: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-04 13:47:44,183]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_16.inst.impl.core
[2025-05-04 13:47:44,183]  6379 |     ACnt <= K-1;
[2025-05-04 13:47:44,183]       |          ^~
[2025-05-04 13:47:44,183] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6384:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 6 bits.
[2025-05-04 13:47:44,183]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_16.inst.impl.core
[2025-05-04 13:47:44,183]  6384 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-05-04 13:47:44,183]       |                                                ^
[2025-05-04 13:47:44,183] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:6384:48: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-04 13:47:44,183]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_16.inst.impl.core
[2025-05-04 13:47:44,183]  6384 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-05-04 13:47:44,183]       |                                                ^
[2025-05-04 13:47:44,183] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:46648:4: Output port connection 'ip_addr' expects 6 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-05-04 13:47:44,183]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core
[2025-05-04 13:47:44,184] 46648 |   .ip_addr(config_address),
[2025-05-04 13:47:44,184]       |    ^~~~~~~
[2025-05-04 13:47:44,184] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:87515:75: Operator EQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-05-04 13:47:44,184]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-05-04 13:47:44,184] 87515 |    if (!(SIGNED_ACTIVATIONS == 1 && ACTIVATION_WIDTH == 9 && COMPUTE_CORE == "mvu_vvu_8sx9_dsp58")) begin
[2025-05-04 13:47:44,184]       |                                                                           ^~
[2025-05-04 13:47:44,184] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:87520:20: Operator EQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-05-04 13:47:44,184]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-05-04 13:47:44,184] 87520 |   if (COMPUTE_CORE == "mvu_vvu_8sx9_dsp58") begin
[2025-05-04 13:47:44,184]       |                    ^~
[2025-05-04 13:47:44,184] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:87530:21: Operator NEQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-05-04 13:47:44,184]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-05-04 13:47:44,184] 87530 |    if (COMPUTE_CORE != "mvu_vvu_8sx9_dsp58" && COMPUTE_CORE != "mvu_vvu_lut") begin
[2025-05-04 13:47:44,184]       |                     ^~
[2025-05-04 13:47:44,184] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:87562:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 's_axis_weights_tdata' generates 8 bits.
[2025-05-04 13:47:44,184]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-05-04 13:47:44,184] 87562 |  uwire  mvu_w_t  mvu_w = s_axis_weights_tdata;
[2025-05-04 13:47:44,184]       |                        ^
[2025-05-04 13:47:44,184] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:46648:4: Output port connection 'ip_addr' expects 11 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-05-04 13:47:44,184]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5_wstrm.inst.core
[2025-05-04 13:47:44,184] 46648 |   .ip_addr(config_address),
[2025-05-04 13:47:44,184]       |    ^~~~~~~
[2025-05-04 13:47:44,185] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:46648:4: Output port connection 'ip_addr' expects 15 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-05-04 13:47:44,185]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4_wstrm.inst.core
[2025-05-04 13:47:44,185] 46648 |   .ip_addr(config_address),
[2025-05-04 13:47:44,185]       |    ^~~~~~~
[2025-05-04 13:47:44,185] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:46648:4: Output port connection 'ip_addr' expects 14 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-05-04 13:47:44,185]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core
[2025-05-04 13:47:44,185] 46648 |   .ip_addr(config_address),
[2025-05-04 13:47:44,185]       |    ^~~~~~~
[2025-05-04 13:47:44,185] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:46648:4: Output port connection 'ip_addr' expects 13 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-05-04 13:47:44,185]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core
[2025-05-04 13:47:44,185] 46648 |   .ip_addr(config_address),
[2025-05-04 13:47:44,185]       |    ^~~~~~~
[2025-05-04 13:47:44,185] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:46648:4: Output port connection 'ip_addr' expects 12 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-05-04 13:47:44,185]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core
[2025-05-04 13:47:44,185] 46648 |   .ip_addr(config_address),
[2025-05-04 13:47:44,185]       |    ^~~~~~~
[2025-05-04 13:47:44,185] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:46648:4: Output port connection 'ip_addr' expects 9 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-05-04 13:47:44,185]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core
[2025-05-04 13:47:44,185] 46648 |   .ip_addr(config_address),
[2025-05-04 13:47:44,185]       |    ^~~~~~~
[2025-05-04 13:47:44,185] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2372:19: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XEND' generates 32 bits.
[2025-05-04 13:47:44,185]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_4.inst.impl.padding
[2025-05-04 13:47:44,185]  2372 |  xcount_t  XEnd = INIT_XEND;
[2025-05-04 13:47:44,186]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,186] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2373:19: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XON' generates 32 bits.
[2025-05-04 13:47:44,186]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_4.inst.impl.padding
[2025-05-04 13:47:44,186]  2373 |  xcount_t  XOn  = INIT_XON;
[2025-05-04 13:47:44,186]       |                   ^~~~~~~~
[2025-05-04 13:47:44,186] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2374:19: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XOFF' generates 32 bits.
[2025-05-04 13:47:44,186]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_4.inst.impl.padding
[2025-05-04 13:47:44,186]  2374 |  xcount_t  XOff = INIT_XOFF;
[2025-05-04 13:47:44,186]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,186] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2377:19: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YEND' generates 32 bits.
[2025-05-04 13:47:44,186]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_4.inst.impl.padding
[2025-05-04 13:47:44,186]  2377 |  ycount_t  YEnd = INIT_YEND;
[2025-05-04 13:47:44,186]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,186] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2378:19: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YON' generates 32 bits.
[2025-05-04 13:47:44,186]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_4.inst.impl.padding
[2025-05-04 13:47:44,186]  2378 |  ycount_t  YOn  = INIT_YON;
[2025-05-04 13:47:44,186]       |                   ^~~~~~~~
[2025-05-04 13:47:44,186] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2379:19: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YOFF' generates 32 bits.
[2025-05-04 13:47:44,186]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_4.inst.impl.padding
[2025-05-04 13:47:44,186]  2379 |  ycount_t  YOff = INIT_YOFF;
[2025-05-04 13:47:44,186]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,186] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2384:15: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,187]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_4.inst.impl.padding
[2025-05-04 13:47:44,187]  2384 |    0*4:  XOn  <= wd;
[2025-05-04 13:47:44,187]       |               ^~
[2025-05-04 13:47:44,187] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2385:15: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,187]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_4.inst.impl.padding
[2025-05-04 13:47:44,187]  2385 |    1*4:  XOff <= wd;
[2025-05-04 13:47:44,187]       |               ^~
[2025-05-04 13:47:44,187] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2386:15: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,187]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_4.inst.impl.padding
[2025-05-04 13:47:44,187]  2386 |    2*4:  XEnd <= wd;
[2025-05-04 13:47:44,187]       |               ^~
[2025-05-04 13:47:44,187] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2387:15: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,187]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_4.inst.impl.padding
[2025-05-04 13:47:44,187]  2387 |    3*4:  YOn  <= wd;
[2025-05-04 13:47:44,187]       |               ^~
[2025-05-04 13:47:44,187] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2388:15: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,187]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_4.inst.impl.padding
[2025-05-04 13:47:44,187]  2388 |    4*4:  YOff <= wd;
[2025-05-04 13:47:44,187]       |               ^~
[2025-05-04 13:47:44,187] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2389:15: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,187]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_4.inst.impl.padding
[2025-05-04 13:47:44,187]  2389 |    5*4:  YEnd <= wd;
[2025-05-04 13:47:44,187]       |               ^~
[2025-05-04 13:47:44,188] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2415:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-04 13:47:44,188]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_4.inst.impl.padding
[2025-05-04 13:47:44,188]  2415 |  scount_t  SCount = SF-2;
[2025-05-04 13:47:44,188]       |                       ^
[2025-05-04 13:47:44,188] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2420:24: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-04 13:47:44,188]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_4.inst.impl.padding
[2025-05-04 13:47:44,188]  2420 |   if(sclr)      SCount <= SF-2;
[2025-05-04 13:47:44,188]       |                        ^~
[2025-05-04 13:47:44,188] %Warning-UNPACKED: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2447:10: Unsupported: Unpacked struct/union
[2025-05-04 13:47:44,188]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_4.inst.impl.padding
[2025-05-04 13:47:44,188]  2447 |  typedef struct {
[2025-05-04 13:47:44,188]       |          ^~~~~~
[2025-05-04 13:47:44,188] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2372:19: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XEND' generates 32 bits.
[2025-05-04 13:47:44,188]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2025-05-04 13:47:44,188]  2372 |  xcount_t  XEnd = INIT_XEND;
[2025-05-04 13:47:44,188]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,188] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2373:19: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XON' generates 32 bits.
[2025-05-04 13:47:44,188]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2025-05-04 13:47:44,188]  2373 |  xcount_t  XOn  = INIT_XON;
[2025-05-04 13:47:44,188]       |                   ^~~~~~~~
[2025-05-04 13:47:44,188] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2374:19: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XOFF' generates 32 bits.
[2025-05-04 13:47:44,188]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2025-05-04 13:47:44,188]  2374 |  xcount_t  XOff = INIT_XOFF;
[2025-05-04 13:47:44,189]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,189] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2377:19: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YEND' generates 32 bits.
[2025-05-04 13:47:44,189]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2025-05-04 13:47:44,189]  2377 |  ycount_t  YEnd = INIT_YEND;
[2025-05-04 13:47:44,189]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,189] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2378:19: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YON' generates 32 bits.
[2025-05-04 13:47:44,189]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2025-05-04 13:47:44,189]  2378 |  ycount_t  YOn  = INIT_YON;
[2025-05-04 13:47:44,189]       |                   ^~~~~~~~
[2025-05-04 13:47:44,189] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2379:19: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YOFF' generates 32 bits.
[2025-05-04 13:47:44,189]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2025-05-04 13:47:44,189]  2379 |  ycount_t  YOff = INIT_YOFF;
[2025-05-04 13:47:44,189]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,189] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2384:15: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,189]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2025-05-04 13:47:44,189]  2384 |    0*4:  XOn  <= wd;
[2025-05-04 13:47:44,189]       |               ^~
[2025-05-04 13:47:44,189] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2385:15: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,189]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2025-05-04 13:47:44,189]  2385 |    1*4:  XOff <= wd;
[2025-05-04 13:47:44,189]       |               ^~
[2025-05-04 13:47:44,189] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2386:15: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,189]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2025-05-04 13:47:44,190]  2386 |    2*4:  XEnd <= wd;
[2025-05-04 13:47:44,190]       |               ^~
[2025-05-04 13:47:44,190] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2387:15: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,190]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2025-05-04 13:47:44,190]  2387 |    3*4:  YOn  <= wd;
[2025-05-04 13:47:44,190]       |               ^~
[2025-05-04 13:47:44,190] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2388:15: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,190]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2025-05-04 13:47:44,190]  2388 |    4*4:  YOff <= wd;
[2025-05-04 13:47:44,190]       |               ^~
[2025-05-04 13:47:44,190] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2389:15: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,190]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2025-05-04 13:47:44,190]  2389 |    5*4:  YEnd <= wd;
[2025-05-04 13:47:44,190]       |               ^~
[2025-05-04 13:47:44,190] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2372:19: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XEND' generates 32 bits.
[2025-05-04 13:47:44,190]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2025-05-04 13:47:44,190]  2372 |  xcount_t  XEnd = INIT_XEND;
[2025-05-04 13:47:44,190]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,190] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2373:19: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XON' generates 32 bits.
[2025-05-04 13:47:44,190]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2025-05-04 13:47:44,190]  2373 |  xcount_t  XOn  = INIT_XON;
[2025-05-04 13:47:44,190]       |                   ^~~~~~~~
[2025-05-04 13:47:44,191] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2374:19: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XOFF' generates 32 bits.
[2025-05-04 13:47:44,191]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2025-05-04 13:47:44,191]  2374 |  xcount_t  XOff = INIT_XOFF;
[2025-05-04 13:47:44,191]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,191] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2377:19: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YEND' generates 32 bits.
[2025-05-04 13:47:44,191]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2025-05-04 13:47:44,191]  2377 |  ycount_t  YEnd = INIT_YEND;
[2025-05-04 13:47:44,191]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,191] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2378:19: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YON' generates 32 bits.
[2025-05-04 13:47:44,191]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2025-05-04 13:47:44,191]  2378 |  ycount_t  YOn  = INIT_YON;
[2025-05-04 13:47:44,191]       |                   ^~~~~~~~
[2025-05-04 13:47:44,191] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2379:19: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YOFF' generates 32 bits.
[2025-05-04 13:47:44,191]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2025-05-04 13:47:44,191]  2379 |  ycount_t  YOff = INIT_YOFF;
[2025-05-04 13:47:44,191]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,191] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2384:15: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,191]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2025-05-04 13:47:44,191]  2384 |    0*4:  XOn  <= wd;
[2025-05-04 13:47:44,191]       |               ^~
[2025-05-04 13:47:44,191] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2385:15: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,191]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2025-05-04 13:47:44,192]  2385 |    1*4:  XOff <= wd;
[2025-05-04 13:47:44,192]       |               ^~
[2025-05-04 13:47:44,192] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2386:15: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,192]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2025-05-04 13:47:44,192]  2386 |    2*4:  XEnd <= wd;
[2025-05-04 13:47:44,192]       |               ^~
[2025-05-04 13:47:44,192] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2387:15: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,192]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2025-05-04 13:47:44,192]  2387 |    3*4:  YOn  <= wd;
[2025-05-04 13:47:44,192]       |               ^~
[2025-05-04 13:47:44,192] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2388:15: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,192]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2025-05-04 13:47:44,192]  2388 |    4*4:  YOff <= wd;
[2025-05-04 13:47:44,192]       |               ^~
[2025-05-04 13:47:44,192] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2389:15: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,192]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2025-05-04 13:47:44,192]  2389 |    5*4:  YEnd <= wd;
[2025-05-04 13:47:44,192]       |               ^~
[2025-05-04 13:47:44,192] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2372:19: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XEND' generates 32 bits.
[2025-05-04 13:47:44,192]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_1.inst.impl.padding
[2025-05-04 13:47:44,192]  2372 |  xcount_t  XEnd = INIT_XEND;
[2025-05-04 13:47:44,192]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,192] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2373:19: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XON' generates 32 bits.
[2025-05-04 13:47:44,193]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_1.inst.impl.padding
[2025-05-04 13:47:44,193]  2373 |  xcount_t  XOn  = INIT_XON;
[2025-05-04 13:47:44,193]       |                   ^~~~~~~~
[2025-05-04 13:47:44,193] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2374:19: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XOFF' generates 32 bits.
[2025-05-04 13:47:44,193]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_1.inst.impl.padding
[2025-05-04 13:47:44,193]  2374 |  xcount_t  XOff = INIT_XOFF;
[2025-05-04 13:47:44,193]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,193] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2377:19: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YEND' generates 32 bits.
[2025-05-04 13:47:44,193]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_1.inst.impl.padding
[2025-05-04 13:47:44,193]  2377 |  ycount_t  YEnd = INIT_YEND;
[2025-05-04 13:47:44,193]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,193] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2378:19: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YON' generates 32 bits.
[2025-05-04 13:47:44,193]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_1.inst.impl.padding
[2025-05-04 13:47:44,193]  2378 |  ycount_t  YOn  = INIT_YON;
[2025-05-04 13:47:44,193]       |                   ^~~~~~~~
[2025-05-04 13:47:44,193] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2379:19: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YOFF' generates 32 bits.
[2025-05-04 13:47:44,193]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_1.inst.impl.padding
[2025-05-04 13:47:44,193]  2379 |  ycount_t  YOff = INIT_YOFF;
[2025-05-04 13:47:44,193]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,193] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2384:15: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,193]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_1.inst.impl.padding
[2025-05-04 13:47:44,193]  2384 |    0*4:  XOn  <= wd;
[2025-05-04 13:47:44,194]       |               ^~
[2025-05-04 13:47:44,194] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2385:15: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,194]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_1.inst.impl.padding
[2025-05-04 13:47:44,194]  2385 |    1*4:  XOff <= wd;
[2025-05-04 13:47:44,194]       |               ^~
[2025-05-04 13:47:44,194] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2386:15: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,194]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_1.inst.impl.padding
[2025-05-04 13:47:44,194]  2386 |    2*4:  XEnd <= wd;
[2025-05-04 13:47:44,194]       |               ^~
[2025-05-04 13:47:44,194] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2387:15: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,194]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_1.inst.impl.padding
[2025-05-04 13:47:44,194]  2387 |    3*4:  YOn  <= wd;
[2025-05-04 13:47:44,194]       |               ^~
[2025-05-04 13:47:44,194] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2388:15: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,194]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_1.inst.impl.padding
[2025-05-04 13:47:44,194]  2388 |    4*4:  YOff <= wd;
[2025-05-04 13:47:44,194]       |               ^~
[2025-05-04 13:47:44,194] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2389:15: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,194]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_1.inst.impl.padding
[2025-05-04 13:47:44,194]  2389 |    5*4:  YEnd <= wd;
[2025-05-04 13:47:44,194]       |               ^~
[2025-05-04 13:47:44,194] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2372:19: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XEND' generates 32 bits.
[2025-05-04 13:47:44,194]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_0.inst.impl.padding
[2025-05-04 13:47:44,195]  2372 |  xcount_t  XEnd = INIT_XEND;
[2025-05-04 13:47:44,195]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,195] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2373:19: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XON' generates 32 bits.
[2025-05-04 13:47:44,195]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_0.inst.impl.padding
[2025-05-04 13:47:44,195]  2373 |  xcount_t  XOn  = INIT_XON;
[2025-05-04 13:47:44,195]       |                   ^~~~~~~~
[2025-05-04 13:47:44,195] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2374:19: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XOFF' generates 32 bits.
[2025-05-04 13:47:44,195]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_0.inst.impl.padding
[2025-05-04 13:47:44,195]  2374 |  xcount_t  XOff = INIT_XOFF;
[2025-05-04 13:47:44,195]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,195] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2377:19: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YEND' generates 32 bits.
[2025-05-04 13:47:44,195]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_0.inst.impl.padding
[2025-05-04 13:47:44,195]  2377 |  ycount_t  YEnd = INIT_YEND;
[2025-05-04 13:47:44,195]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,195] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2378:19: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YON' generates 32 bits.
[2025-05-04 13:47:44,195]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_0.inst.impl.padding
[2025-05-04 13:47:44,195]  2378 |  ycount_t  YOn  = INIT_YON;
[2025-05-04 13:47:44,195]       |                   ^~~~~~~~
[2025-05-04 13:47:44,195] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2379:19: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YOFF' generates 32 bits.
[2025-05-04 13:47:44,195]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_0.inst.impl.padding
[2025-05-04 13:47:44,195]  2379 |  ycount_t  YOff = INIT_YOFF;
[2025-05-04 13:47:44,195]       |                   ^~~~~~~~~
[2025-05-04 13:47:44,196] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2384:15: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,196]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_0.inst.impl.padding
[2025-05-04 13:47:44,196]  2384 |    0*4:  XOn  <= wd;
[2025-05-04 13:47:44,196]       |               ^~
[2025-05-04 13:47:44,196] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2385:15: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,196]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_0.inst.impl.padding
[2025-05-04 13:47:44,196]  2385 |    1*4:  XOff <= wd;
[2025-05-04 13:47:44,196]       |               ^~
[2025-05-04 13:47:44,196] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2386:15: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,196]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_0.inst.impl.padding
[2025-05-04 13:47:44,196]  2386 |    2*4:  XEnd <= wd;
[2025-05-04 13:47:44,196]       |               ^~
[2025-05-04 13:47:44,196] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2387:15: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,196]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_0.inst.impl.padding
[2025-05-04 13:47:44,196]  2387 |    3*4:  YOn  <= wd;
[2025-05-04 13:47:44,196]       |               ^~
[2025-05-04 13:47:44,196] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2388:15: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,196]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_0.inst.impl.padding
[2025-05-04 13:47:44,196]  2388 |    4*4:  YOff <= wd;
[2025-05-04 13:47:44,196]       |               ^~
[2025-05-04 13:47:44,196] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:2389:15: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2025-05-04 13:47:44,196]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_0.inst.impl.padding
[2025-05-04 13:47:44,196]  2389 |    5*4:  YEnd <= wd;
[2025-05-04 13:47:44,197]       |               ^~
[2025-05-04 13:47:44,197] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10232:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,197]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,197] 10232 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-05-04 13:47:44,197]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,197] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10233:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,197]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,197] 10233 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-05-04 13:47:44,197]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,197] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10234:78: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,197]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,197] 10234 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2025-05-04 13:47:44,197]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,197] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10235:78: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,197]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,197] 10235 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;
[2025-05-04 13:47:44,197]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,197] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10236:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,197]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,197] 10236 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-05-04 13:47:44,197]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,197] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10242:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-05-04 13:47:44,197]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,198] 10242 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-05-04 13:47:44,198]       |                                         ^
[2025-05-04 13:47:44,198] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10243:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-05-04 13:47:44,198]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,198] 10243 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-05-04 13:47:44,198]       |                                         ^
[2025-05-04 13:47:44,198] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10244:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-05-04 13:47:44,198]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,198] 10244 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-05-04 13:47:44,198]       |                                         ^
[2025-05-04 13:47:44,198] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10245:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-05-04 13:47:44,198]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,198] 10245 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-05-04 13:47:44,198]       |                                         ^
[2025-05-04 13:47:44,198] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10246:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-05-04 13:47:44,198]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,198] 10246 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-05-04 13:47:44,198]       |                                         ^
[2025-05-04 13:47:44,198] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10252:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-04 13:47:44,198]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,198] 10252 |     assign tail_incr =
[2025-05-04 13:47:44,198]       |                      ^
[2025-05-04 13:47:44,199] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10278:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,199]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,199] 10278 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-05-04 13:47:44,199]       |                               ^~
[2025-05-04 13:47:44,199] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10279:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,199]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,199] 10279 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-05-04 13:47:44,199]       |                               ^~
[2025-05-04 13:47:44,199] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10280:31: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,199]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,199] 10280 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2025-05-04 13:47:44,199]       |                               ^~
[2025-05-04 13:47:44,199] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10281:31: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,199]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,199] 10281 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;
[2025-05-04 13:47:44,199]       |                               ^~
[2025-05-04 13:47:44,199] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10282:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,199]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,199] 10282 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-05-04 13:47:44,199]       |                               ^~
[2025-05-04 13:47:44,199] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10289:39: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,199]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,199] 10289 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-05-04 13:47:44,200]       |                                       ^~
[2025-05-04 13:47:44,200] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10292:41: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,200]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,200] 10292 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;
[2025-05-04 13:47:44,200]       |                                         ^~
[2025-05-04 13:47:44,200] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10295:45: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,200]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,200] 10295 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2025-05-04 13:47:44,200]       |                                             ^~
[2025-05-04 13:47:44,200] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10298:48: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,200]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,200] 10298 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-05-04 13:47:44,200]       |                                                ^~
[2025-05-04 13:47:44,200] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10300:54: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,200]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2025-05-04 13:47:44,200] 10300 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-05-04 13:47:44,200]       |                                                      ^~
[2025-05-04 13:47:44,200] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10232:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,200]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-05-04 13:47:44,200] 10232 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-05-04 13:47:44,200]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,200] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10233:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,201]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-05-04 13:47:44,201] 10233 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-05-04 13:47:44,201]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,201] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10236:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,201]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-05-04 13:47:44,201] 10236 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-05-04 13:47:44,201]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,201] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10242:41: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-05-04 13:47:44,201]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-05-04 13:47:44,201] 10242 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-05-04 13:47:44,201]       |                                         ^
[2025-05-04 13:47:44,201] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10243:41: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-05-04 13:47:44,201]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-05-04 13:47:44,201] 10243 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-05-04 13:47:44,201]       |                                         ^
[2025-05-04 13:47:44,201] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10244:41: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-05-04 13:47:44,201]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-05-04 13:47:44,201] 10244 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-05-04 13:47:44,201]       |                                         ^
[2025-05-04 13:47:44,201] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10245:41: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-05-04 13:47:44,201]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-05-04 13:47:44,201] 10245 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-05-04 13:47:44,201]       |                                         ^
[2025-05-04 13:47:44,202] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10246:41: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-05-04 13:47:44,202]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-05-04 13:47:44,202] 10246 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-05-04 13:47:44,202]       |                                         ^
[2025-05-04 13:47:44,202] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10252:22: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-04 13:47:44,202]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-05-04 13:47:44,202] 10252 |     assign tail_incr =
[2025-05-04 13:47:44,202]       |                      ^
[2025-05-04 13:47:44,202] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10278:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,202]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-05-04 13:47:44,202] 10278 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-05-04 13:47:44,202]       |                               ^~
[2025-05-04 13:47:44,202] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10279:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,202]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-05-04 13:47:44,202] 10279 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-05-04 13:47:44,202]       |                               ^~
[2025-05-04 13:47:44,202] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10282:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,202]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-05-04 13:47:44,202] 10282 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-05-04 13:47:44,202]       |                               ^~
[2025-05-04 13:47:44,202] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10289:39: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,203]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-05-04 13:47:44,203] 10289 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-05-04 13:47:44,203]       |                                       ^~
[2025-05-04 13:47:44,203] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10298:48: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,203]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-05-04 13:47:44,203] 10298 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-05-04 13:47:44,203]       |                                                ^~
[2025-05-04 13:47:44,203] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10300:54: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,203]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-05-04 13:47:44,203] 10300 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-05-04 13:47:44,203]       |                                                      ^~
[2025-05-04 13:47:44,203] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10232:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,203]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-05-04 13:47:44,203] 10232 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-05-04 13:47:44,203]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,203] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10233:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,203]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-05-04 13:47:44,203] 10233 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-05-04 13:47:44,203]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,203] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10278:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,203]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-05-04 13:47:44,203] 10278 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-05-04 13:47:44,203]       |                               ^~
[2025-05-04 13:47:44,204] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10279:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,204]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-05-04 13:47:44,204] 10279 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-05-04 13:47:44,204]       |                               ^~
[2025-05-04 13:47:44,204] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10298:48: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,204]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-05-04 13:47:44,204] 10298 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-05-04 13:47:44,204]       |                                                ^~
[2025-05-04 13:47:44,204] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10300:54: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,204]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-05-04 13:47:44,204] 10300 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-05-04 13:47:44,204]       |                                                      ^~
[2025-05-04 13:47:44,204] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10232:78: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,204]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-05-04 13:47:44,204] 10232 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-05-04 13:47:44,204]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,204] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10233:78: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,204]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-05-04 13:47:44,204] 10233 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-05-04 13:47:44,204]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,204] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10236:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,204]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-05-04 13:47:44,204] 10236 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-05-04 13:47:44,205]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,205] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10242:41: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-05-04 13:47:44,205]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-05-04 13:47:44,205] 10242 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-05-04 13:47:44,205]       |                                         ^
[2025-05-04 13:47:44,205] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10243:41: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-05-04 13:47:44,205]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-05-04 13:47:44,205] 10243 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-05-04 13:47:44,205]       |                                         ^
[2025-05-04 13:47:44,205] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10244:41: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-05-04 13:47:44,205]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-05-04 13:47:44,205] 10244 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-05-04 13:47:44,205]       |                                         ^
[2025-05-04 13:47:44,205] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10245:41: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-05-04 13:47:44,205]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-05-04 13:47:44,205] 10245 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-05-04 13:47:44,205]       |                                         ^
[2025-05-04 13:47:44,205] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10246:41: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-05-04 13:47:44,205]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-05-04 13:47:44,205] 10246 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-05-04 13:47:44,205]       |                                         ^
[2025-05-04 13:47:44,205] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10252:22: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-04 13:47:44,206]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-05-04 13:47:44,206] 10252 |     assign tail_incr =
[2025-05-04 13:47:44,206]       |                      ^
[2025-05-04 13:47:44,206] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10278:31: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,206]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-05-04 13:47:44,206] 10278 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-05-04 13:47:44,206]       |                               ^~
[2025-05-04 13:47:44,206] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10279:31: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,206]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-05-04 13:47:44,206] 10279 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-05-04 13:47:44,206]       |                               ^~
[2025-05-04 13:47:44,206] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10282:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,206]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-05-04 13:47:44,206] 10282 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-05-04 13:47:44,206]       |                               ^~
[2025-05-04 13:47:44,206] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10289:39: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,206]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-05-04 13:47:44,206] 10289 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-05-04 13:47:44,206]       |                                       ^~
[2025-05-04 13:47:44,206] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10298:48: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,206]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-05-04 13:47:44,206] 10298 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-05-04 13:47:44,206]       |                                                ^~
[2025-05-04 13:47:44,207] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10300:54: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,207]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-05-04 13:47:44,207] 10300 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-05-04 13:47:44,207]       |                                                      ^~
[2025-05-04 13:47:44,207] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10232:78: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,207]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-05-04 13:47:44,207] 10232 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-05-04 13:47:44,207]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,207] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10233:78: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,207]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-05-04 13:47:44,207] 10233 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-05-04 13:47:44,207]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,207] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10235:78: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,207]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-05-04 13:47:44,207] 10235 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;
[2025-05-04 13:47:44,207]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,207] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10236:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,207]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-05-04 13:47:44,207] 10236 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-05-04 13:47:44,207]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-05-04 13:47:44,207] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10278:31: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,207]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-05-04 13:47:44,208] 10278 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-05-04 13:47:44,208]       |                               ^~
[2025-05-04 13:47:44,208] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10279:31: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,208]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-05-04 13:47:44,208] 10279 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-05-04 13:47:44,208]       |                               ^~
[2025-05-04 13:47:44,208] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10281:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,208]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-05-04 13:47:44,208] 10281 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;
[2025-05-04 13:47:44,208]       |                               ^~
[2025-05-04 13:47:44,208] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10282:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,208]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-05-04 13:47:44,208] 10282 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-05-04 13:47:44,208]       |                               ^~
[2025-05-04 13:47:44,208] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10289:39: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,208]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-05-04 13:47:44,208] 10289 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-05-04 13:47:44,208]       |                                       ^~
[2025-05-04 13:47:44,208] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10292:41: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,208]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-05-04 13:47:44,208] 10292 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;
[2025-05-04 13:47:44,208]       |                                         ^~
[2025-05-04 13:47:44,208] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10298:48: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,209]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-05-04 13:47:44,209] 10298 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-05-04 13:47:44,209]       |                                                ^~
[2025-05-04 13:47:44,209] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10300:54: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-05-04 13:47:44,209]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-05-04 13:47:44,209] 10300 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-05-04 13:47:44,209]       |                                                      ^~
[2025-05-04 13:47:44,209] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:161624:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,209]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,209] 161624 | #0 ap_CS_fsm = 1'd1;
[2025-05-04 13:47:44,209]        |  ^
[2025-05-04 13:47:44,209] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:161625:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,209]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,209] 161625 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,209]        |  ^
[2025-05-04 13:47:44,209] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162423:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,209]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,209] 162423 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:44,209]        |                       ^
[2025-05-04 13:47:44,209] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162440:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,209]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,209] 162440 | assign buf_V_10_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,210]        |                          ^
[2025-05-04 13:47:44,210] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162444:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,210]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,210] 162444 | assign buf_V_11_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,210]        |                          ^
[2025-05-04 13:47:44,210] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162448:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,210]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,210] 162448 | assign buf_V_12_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,210]        |                          ^
[2025-05-04 13:47:44,210] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162452:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,210]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,210] 162452 | assign buf_V_13_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,210]        |                          ^
[2025-05-04 13:47:44,210] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162456:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,210]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,210] 162456 | assign buf_V_14_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,210]        |                          ^
[2025-05-04 13:47:44,210] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162460:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,210]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,210] 162460 | assign buf_V_15_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,210]        |                          ^
[2025-05-04 13:47:44,210] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162464:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,211]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,211] 162464 | assign buf_V_16_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,211]        |                          ^
[2025-05-04 13:47:44,211] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162468:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,211]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,211] 162468 | assign buf_V_17_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,211]        |                          ^
[2025-05-04 13:47:44,211] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162472:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,211]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,211] 162472 | assign buf_V_18_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,211]        |                          ^
[2025-05-04 13:47:44,211] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162476:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,211]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,211] 162476 | assign buf_V_19_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,211]        |                          ^
[2025-05-04 13:47:44,211] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162480:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,211]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,211] 162480 | assign buf_V_1_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,211]        |                         ^
[2025-05-04 13:47:44,211] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162484:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,211]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,211] 162484 | assign buf_V_2_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,212]        |                         ^
[2025-05-04 13:47:44,212] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162488:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,212]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,212] 162488 | assign buf_V_3_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,212]        |                         ^
[2025-05-04 13:47:44,212] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162492:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,212]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,212] 162492 | assign buf_V_4_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,212]        |                         ^
[2025-05-04 13:47:44,212] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162496:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,212]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,212] 162496 | assign buf_V_5_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,212]        |                         ^
[2025-05-04 13:47:44,212] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162500:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,212]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,212] 162500 | assign buf_V_6_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,212]        |                         ^
[2025-05-04 13:47:44,212] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162504:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,212]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,212] 162504 | assign buf_V_7_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,212]        |                         ^
[2025-05-04 13:47:44,212] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162508:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,212]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,213] 162508 | assign buf_V_8_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,213]        |                         ^
[2025-05-04 13:47:44,213] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162512:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,213]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,213] 162512 | assign buf_V_9_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,213]        |                         ^
[2025-05-04 13:47:44,213] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162516:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_678_p1' generates 64 bits.
[2025-05-04 13:47:44,213]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,213] 162516 | assign buf_V_address0 = zext_ln156_cast_fu_678_p1;
[2025-05-04 13:47:44,213]        |                       ^
[2025-05-04 13:47:44,213] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:162646:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156' generates 3 bits.
[2025-05-04 13:47:44,213]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472
[2025-05-04 13:47:44,213] 162646 | assign zext_ln156_cast_fu_678_p1 = zext_ln156;
[2025-05-04 13:47:44,213]        |                                  ^
[2025-05-04 13:47:44,213] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147381:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,213]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230
[2025-05-04 13:47:44,213] 147381 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-04 13:47:44,213]        |  ^
[2025-05-04 13:47:44,213] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147382:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,213]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230
[2025-05-04 13:47:44,213] 147382 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-04 13:47:44,213]        |  ^
[2025-05-04 13:47:44,214] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147383:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,214]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230
[2025-05-04 13:47:44,214] 147383 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,214]        |  ^
[2025-05-04 13:47:44,214] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147659:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,214]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230
[2025-05-04 13:47:44,214] 147659 |             ap_NS_iter0_fsm = 'bx;
[2025-05-04 13:47:44,214]        |                             ^
[2025-05-04 13:47:44,214] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147683:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,214]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230
[2025-05-04 13:47:44,214] 147683 |             ap_NS_iter1_fsm = 'bx;
[2025-05-04 13:47:44,214]        |                             ^
[2025-05-04 13:47:44,214] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147714:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_201_p1' generates 64 bits.
[2025-05-04 13:47:44,214]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230
[2025-05-04 13:47:44,214] 147714 | assign buf_V_1_address0 = outpix_cast_fu_201_p1;
[2025-05-04 13:47:44,214]        |                         ^
[2025-05-04 13:47:44,214] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147718:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_201_p1' generates 64 bits.
[2025-05-04 13:47:44,214]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230
[2025-05-04 13:47:44,214] 147718 | assign buf_V_2_address0 = outpix_cast_fu_201_p1;
[2025-05-04 13:47:44,214]        |                         ^
[2025-05-04 13:47:44,214] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147722:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_201_p1' generates 64 bits.
[2025-05-04 13:47:44,214]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230
[2025-05-04 13:47:44,214] 147722 | assign buf_V_3_address0 = outpix_cast_fu_201_p1;
[2025-05-04 13:47:44,215]        |                         ^
[2025-05-04 13:47:44,215] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147726:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_201_p1' generates 64 bits.
[2025-05-04 13:47:44,215]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230
[2025-05-04 13:47:44,215] 147726 | assign buf_V_4_address0 = outpix_cast_fu_201_p1;
[2025-05-04 13:47:44,215]        |                         ^
[2025-05-04 13:47:44,215] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147730:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_201_p1' generates 64 bits.
[2025-05-04 13:47:44,215]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230
[2025-05-04 13:47:44,215] 147730 | assign buf_V_5_address0 = outpix_cast_fu_201_p1;
[2025-05-04 13:47:44,215]        |                         ^
[2025-05-04 13:47:44,215] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147734:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_201_p1' generates 64 bits.
[2025-05-04 13:47:44,215]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230
[2025-05-04 13:47:44,215] 147734 | assign buf_V_6_address0 = outpix_cast_fu_201_p1;
[2025-05-04 13:47:44,215]        |                         ^
[2025-05-04 13:47:44,215] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147738:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_201_p1' generates 64 bits.
[2025-05-04 13:47:44,215]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230
[2025-05-04 13:47:44,215] 147738 | assign buf_V_7_address0 = outpix_cast_fu_201_p1;
[2025-05-04 13:47:44,215]        |                         ^
[2025-05-04 13:47:44,215] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147742:23: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_201_p1' generates 64 bits.
[2025-05-04 13:47:44,215]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230
[2025-05-04 13:47:44,215] 147742 | assign buf_V_address0 = outpix_cast_fu_201_p1;
[2025-05-04 13:47:44,215]        |                       ^
[2025-05-04 13:47:44,215] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147752:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 7 bits.
[2025-05-04 13:47:44,216]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230
[2025-05-04 13:47:44,216] 147752 | assign outpix_cast_fu_201_p1 = ap_sig_allocacmp_outpix_1;
[2025-05-04 13:47:44,216]        |                              ^
[2025-05-04 13:47:44,216] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:136315:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,216]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,216] 136315 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-04 13:47:44,216]        |  ^
[2025-05-04 13:47:44,216] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:136316:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,216]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,216] 136316 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-04 13:47:44,216]        |  ^
[2025-05-04 13:47:44,216] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:136317:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,216]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,216] 136317 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-05-04 13:47:44,216]        |  ^
[2025-05-04 13:47:44,216] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:136318:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,216]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,216] 136318 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-05-04 13:47:44,216]        |  ^
[2025-05-04 13:47:44,216] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:136319:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,216]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,216] 136319 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-05-04 13:47:44,216]        |  ^
[2025-05-04 13:47:44,217] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:136320:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,217]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,217] 136320 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-05-04 13:47:44,217]        |  ^
[2025-05-04 13:47:44,217] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:136321:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,217]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,217] 136321 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,217]        |  ^
[2025-05-04 13:47:44,217] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:143247:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,217]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,217] 143247 |             ap_NS_iter0_fsm = 'bx;
[2025-05-04 13:47:44,217]        |                             ^
[2025-05-04 13:47:44,217] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:143271:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,217]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,217] 143271 |             ap_NS_iter1_fsm = 'bx;
[2025-05-04 13:47:44,217]        |                             ^
[2025-05-04 13:47:44,217] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:143295:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,217]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,217] 143295 |             ap_NS_iter2_fsm = 'bx;
[2025-05-04 13:47:44,217]        |                             ^
[2025-05-04 13:47:44,217] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:143319:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,217]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,217] 143319 |             ap_NS_iter3_fsm = 'bx;
[2025-05-04 13:47:44,218]        |                             ^
[2025-05-04 13:47:44,218] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:143343:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,218]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,218] 143343 |             ap_NS_iter4_fsm = 'bx;
[2025-05-04 13:47:44,218]        |                             ^
[2025-05-04 13:47:44,218] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:143367:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,218]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,218] 143367 |             ap_NS_iter5_fsm = 'bx;
[2025-05-04 13:47:44,218]        |                             ^
[2025-05-04 13:47:44,218] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:143928:47: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,218]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,218] 143928 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_4996 = 'bx;
[2025-05-04 13:47:44,218]        |                                               ^
[2025-05-04 13:47:44,218] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144466:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_14908_pp0_iter2_reg' generates 32 bits.
[2025-05-04 13:47:44,218]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,218] 144466 | assign idxprom2_i_fu_6940_p1 = nf_2_reg_14908_pp0_iter2_reg;
[2025-05-04 13:47:44,218]        |                              ^
[2025-05-04 13:47:44,218] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144474:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,218]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,218] 144474 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,218]        |                                ^
[2025-05-04 13:47:44,218] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144476:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,219]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,219] 144476 | assign p_ZL7threshs_100_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,219]        |                                  ^
[2025-05-04 13:47:44,219] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144478:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,219]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,219] 144478 | assign p_ZL7threshs_101_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,219]        |                                  ^
[2025-05-04 13:47:44,219] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144480:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,219]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,219] 144480 | assign p_ZL7threshs_102_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,219]        |                                  ^
[2025-05-04 13:47:44,219] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144482:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,219]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,219] 144482 | assign p_ZL7threshs_103_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,219]        |                                  ^
[2025-05-04 13:47:44,219] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144484:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,219]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,219] 144484 | assign p_ZL7threshs_104_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,219]        |                                  ^
[2025-05-04 13:47:44,219] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144486:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,219]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,219] 144486 | assign p_ZL7threshs_105_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,220]        |                                  ^
[2025-05-04 13:47:44,220] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144488:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,220]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,220] 144488 | assign p_ZL7threshs_106_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,220]        |                                  ^
[2025-05-04 13:47:44,220] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144490:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,220]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,220] 144490 | assign p_ZL7threshs_107_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,220]        |                                  ^
[2025-05-04 13:47:44,220] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144492:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,220]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,220] 144492 | assign p_ZL7threshs_108_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,220]        |                                  ^
[2025-05-04 13:47:44,220] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144494:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,220]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,220] 144494 | assign p_ZL7threshs_109_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,220]        |                                  ^
[2025-05-04 13:47:44,220] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144496:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,220]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,220] 144496 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,220]        |                                 ^
[2025-05-04 13:47:44,220] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144498:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,220]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,221] 144498 | assign p_ZL7threshs_110_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,221]        |                                  ^
[2025-05-04 13:47:44,221] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144500:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,221]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,221] 144500 | assign p_ZL7threshs_111_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,221]        |                                  ^
[2025-05-04 13:47:44,221] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144502:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,221]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,221] 144502 | assign p_ZL7threshs_112_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,221]        |                                  ^
[2025-05-04 13:47:44,221] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144504:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,221]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,221] 144504 | assign p_ZL7threshs_113_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,221]        |                                  ^
[2025-05-04 13:47:44,221] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144506:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,221]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,221] 144506 | assign p_ZL7threshs_114_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,221]        |                                  ^
[2025-05-04 13:47:44,221] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144508:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,221]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,221] 144508 | assign p_ZL7threshs_115_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,221]        |                                  ^
[2025-05-04 13:47:44,222] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144510:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,222]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,222] 144510 | assign p_ZL7threshs_116_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,222]        |                                  ^
[2025-05-04 13:47:44,222] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144512:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,222]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,222] 144512 | assign p_ZL7threshs_117_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,222]        |                                  ^
[2025-05-04 13:47:44,222] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144514:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,222]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,222] 144514 | assign p_ZL7threshs_118_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,222]        |                                  ^
[2025-05-04 13:47:44,222] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144516:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,222]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,222] 144516 | assign p_ZL7threshs_119_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,222]        |                                  ^
[2025-05-04 13:47:44,222] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144518:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,222]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,222] 144518 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,222]        |                                 ^
[2025-05-04 13:47:44,222] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144520:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,222]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,222] 144520 | assign p_ZL7threshs_120_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,223]        |                                  ^
[2025-05-04 13:47:44,223] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144522:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,223]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,223] 144522 | assign p_ZL7threshs_121_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,223]        |                                  ^
[2025-05-04 13:47:44,223] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144524:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,223]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,223] 144524 | assign p_ZL7threshs_122_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,223]        |                                  ^
[2025-05-04 13:47:44,223] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144526:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,223]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,223] 144526 | assign p_ZL7threshs_123_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,223]        |                                  ^
[2025-05-04 13:47:44,223] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144528:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,223]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,223] 144528 | assign p_ZL7threshs_124_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,223]        |                                  ^
[2025-05-04 13:47:44,223] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144530:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,223]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,223] 144530 | assign p_ZL7threshs_125_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,223]        |                                  ^
[2025-05-04 13:47:44,223] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144532:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,223]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,224] 144532 | assign p_ZL7threshs_126_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,224]        |                                  ^
[2025-05-04 13:47:44,224] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144534:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,224]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,224] 144534 | assign p_ZL7threshs_127_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,224]        |                                  ^
[2025-05-04 13:47:44,224] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144536:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,224]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,224] 144536 | assign p_ZL7threshs_128_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,224]        |                                  ^
[2025-05-04 13:47:44,224] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144538:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,224]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,224] 144538 | assign p_ZL7threshs_129_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,224]        |                                  ^
[2025-05-04 13:47:44,224] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144540:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,224]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,224] 144540 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,224]        |                                 ^
[2025-05-04 13:47:44,224] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144542:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,224]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,224] 144542 | assign p_ZL7threshs_130_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,224]        |                                  ^
[2025-05-04 13:47:44,225] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144544:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,225]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,225] 144544 | assign p_ZL7threshs_131_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,225]        |                                  ^
[2025-05-04 13:47:44,225] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144546:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,225]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,225] 144546 | assign p_ZL7threshs_132_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,225]        |                                  ^
[2025-05-04 13:47:44,225] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144548:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,225]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,225] 144548 | assign p_ZL7threshs_133_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,225]        |                                  ^
[2025-05-04 13:47:44,225] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144550:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,225]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,225] 144550 | assign p_ZL7threshs_134_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,225]        |                                  ^
[2025-05-04 13:47:44,225] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144552:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,225]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,225] 144552 | assign p_ZL7threshs_135_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,225]        |                                  ^
[2025-05-04 13:47:44,225] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144554:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,225]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,225] 144554 | assign p_ZL7threshs_136_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,226]        |                                  ^
[2025-05-04 13:47:44,226] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144556:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,226]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,226] 144556 | assign p_ZL7threshs_137_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,226]        |                                  ^
[2025-05-04 13:47:44,226] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144558:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,226]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,226] 144558 | assign p_ZL7threshs_138_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,226]        |                                  ^
[2025-05-04 13:47:44,226] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144560:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,226]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,226] 144560 | assign p_ZL7threshs_139_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,226]        |                                  ^
[2025-05-04 13:47:44,226] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144562:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,226]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,226] 144562 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,226]        |                                 ^
[2025-05-04 13:47:44,226] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144564:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,226]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,226] 144564 | assign p_ZL7threshs_140_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,226]        |                                  ^
[2025-05-04 13:47:44,226] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144566:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,227]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,227] 144566 | assign p_ZL7threshs_141_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,227]        |                                  ^
[2025-05-04 13:47:44,227] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144568:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,227]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,227] 144568 | assign p_ZL7threshs_142_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,227]        |                                  ^
[2025-05-04 13:47:44,227] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144570:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,227]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,227] 144570 | assign p_ZL7threshs_143_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,227]        |                                  ^
[2025-05-04 13:47:44,227] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144572:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,227]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,227] 144572 | assign p_ZL7threshs_144_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,227]        |                                  ^
[2025-05-04 13:47:44,227] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144574:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,227]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,227] 144574 | assign p_ZL7threshs_145_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,227]        |                                  ^
[2025-05-04 13:47:44,227] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144576:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,227]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,227] 144576 | assign p_ZL7threshs_146_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,227]        |                                  ^
[2025-05-04 13:47:44,228] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144578:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,228]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,228] 144578 | assign p_ZL7threshs_147_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,228]        |                                  ^
[2025-05-04 13:47:44,228] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144580:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,228]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,228] 144580 | assign p_ZL7threshs_148_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,228]        |                                  ^
[2025-05-04 13:47:44,228] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144582:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,228]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,228] 144582 | assign p_ZL7threshs_149_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,228]        |                                  ^
[2025-05-04 13:47:44,228] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144584:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,228]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,228] 144584 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,228]        |                                 ^
[2025-05-04 13:47:44,228] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144586:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,228]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,228] 144586 | assign p_ZL7threshs_150_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,228]        |                                  ^
[2025-05-04 13:47:44,228] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144588:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,228]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,228] 144588 | assign p_ZL7threshs_151_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,229]        |                                  ^
[2025-05-04 13:47:44,229] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144590:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,229]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,229] 144590 | assign p_ZL7threshs_152_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,229]        |                                  ^
[2025-05-04 13:47:44,229] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144592:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,229]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,229] 144592 | assign p_ZL7threshs_153_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,229]        |                                  ^
[2025-05-04 13:47:44,229] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144594:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,229]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,229] 144594 | assign p_ZL7threshs_154_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,229]        |                                  ^
[2025-05-04 13:47:44,229] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144596:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,229]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,229] 144596 | assign p_ZL7threshs_155_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,229]        |                                  ^
[2025-05-04 13:47:44,229] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144598:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,229]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,229] 144598 | assign p_ZL7threshs_156_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,229]        |                                  ^
[2025-05-04 13:47:44,229] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144600:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,230]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,230] 144600 | assign p_ZL7threshs_157_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,230]        |                                  ^
[2025-05-04 13:47:44,230] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144602:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,230]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,230] 144602 | assign p_ZL7threshs_158_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,230]        |                                  ^
[2025-05-04 13:47:44,230] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144604:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,230]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,230] 144604 | assign p_ZL7threshs_159_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,230]        |                                  ^
[2025-05-04 13:47:44,230] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144606:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,230]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,230] 144606 | assign p_ZL7threshs_15_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,230]        |                                 ^
[2025-05-04 13:47:44,230] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144608:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,230]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,230] 144608 | assign p_ZL7threshs_160_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,230]        |                                  ^
[2025-05-04 13:47:44,230] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144610:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,230]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,230] 144610 | assign p_ZL7threshs_161_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,230]        |                                  ^
[2025-05-04 13:47:44,231] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144612:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,231]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,231] 144612 | assign p_ZL7threshs_162_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,231]        |                                  ^
[2025-05-04 13:47:44,231] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144614:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,231]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,231] 144614 | assign p_ZL7threshs_163_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,231]        |                                  ^
[2025-05-04 13:47:44,231] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144616:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,231]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,231] 144616 | assign p_ZL7threshs_164_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,231]        |                                  ^
[2025-05-04 13:47:44,231] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144618:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,231]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,231] 144618 | assign p_ZL7threshs_165_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,231]        |                                  ^
[2025-05-04 13:47:44,231] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144620:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,231]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,231] 144620 | assign p_ZL7threshs_166_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,231]        |                                  ^
[2025-05-04 13:47:44,231] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144622:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,231]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,232] 144622 | assign p_ZL7threshs_167_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,232]        |                                  ^
[2025-05-04 13:47:44,232] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144624:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,232]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,232] 144624 | assign p_ZL7threshs_168_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,232]        |                                  ^
[2025-05-04 13:47:44,232] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144626:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,232]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,232] 144626 | assign p_ZL7threshs_169_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,232]        |                                  ^
[2025-05-04 13:47:44,232] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144628:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,232]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,232] 144628 | assign p_ZL7threshs_16_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,232]        |                                 ^
[2025-05-04 13:47:44,232] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144630:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,232]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,232] 144630 | assign p_ZL7threshs_170_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,232]        |                                  ^
[2025-05-04 13:47:44,232] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144632:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,232]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,232] 144632 | assign p_ZL7threshs_171_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,232]        |                                  ^
[2025-05-04 13:47:44,232] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144634:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,233]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,233] 144634 | assign p_ZL7threshs_172_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,233]        |                                  ^
[2025-05-04 13:47:44,233] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144636:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,233]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,233] 144636 | assign p_ZL7threshs_173_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,233]        |                                  ^
[2025-05-04 13:47:44,233] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144638:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,233]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,233] 144638 | assign p_ZL7threshs_174_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,233]        |                                  ^
[2025-05-04 13:47:44,233] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144640:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,233]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,233] 144640 | assign p_ZL7threshs_175_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,233]        |                                  ^
[2025-05-04 13:47:44,233] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144642:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,233]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,233] 144642 | assign p_ZL7threshs_176_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,233]        |                                  ^
[2025-05-04 13:47:44,233] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144644:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,233]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,233] 144644 | assign p_ZL7threshs_177_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,234]        |                                  ^
[2025-05-04 13:47:44,234] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144646:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,234]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,234] 144646 | assign p_ZL7threshs_178_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,234]        |                                  ^
[2025-05-04 13:47:44,234] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144648:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,234]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,234] 144648 | assign p_ZL7threshs_179_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,234]        |                                  ^
[2025-05-04 13:47:44,234] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144650:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,234]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,234] 144650 | assign p_ZL7threshs_17_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,234]        |                                 ^
[2025-05-04 13:47:44,234] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144652:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,234]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,234] 144652 | assign p_ZL7threshs_180_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,234]        |                                  ^
[2025-05-04 13:47:44,234] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144654:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,234]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,234] 144654 | assign p_ZL7threshs_181_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,234]        |                                  ^
[2025-05-04 13:47:44,234] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144656:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,234]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,235] 144656 | assign p_ZL7threshs_182_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,235]        |                                  ^
[2025-05-04 13:47:44,235] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144658:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,235]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,235] 144658 | assign p_ZL7threshs_183_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,235]        |                                  ^
[2025-05-04 13:47:44,235] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144660:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,235]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,235] 144660 | assign p_ZL7threshs_184_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,235]        |                                  ^
[2025-05-04 13:47:44,235] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144662:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,235]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,235] 144662 | assign p_ZL7threshs_185_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,235]        |                                  ^
[2025-05-04 13:47:44,235] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144664:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,235]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,235] 144664 | assign p_ZL7threshs_186_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,235]        |                                  ^
[2025-05-04 13:47:44,235] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144666:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,235]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,235] 144666 | assign p_ZL7threshs_187_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,235]        |                                  ^
[2025-05-04 13:47:44,236] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144668:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,236]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,236] 144668 | assign p_ZL7threshs_188_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,236]        |                                  ^
[2025-05-04 13:47:44,236] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144670:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,236]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,236] 144670 | assign p_ZL7threshs_189_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,236]        |                                  ^
[2025-05-04 13:47:44,236] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144672:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,236]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,236] 144672 | assign p_ZL7threshs_18_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,236]        |                                 ^
[2025-05-04 13:47:44,236] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144674:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,236]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,236] 144674 | assign p_ZL7threshs_190_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,236]        |                                  ^
[2025-05-04 13:47:44,236] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144676:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,236]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,236] 144676 | assign p_ZL7threshs_191_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,236]        |                                  ^
[2025-05-04 13:47:44,236] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144678:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,236]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,236] 144678 | assign p_ZL7threshs_192_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,237]        |                                  ^
[2025-05-04 13:47:44,237] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144680:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,237]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,237] 144680 | assign p_ZL7threshs_193_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,237]        |                                  ^
[2025-05-04 13:47:44,237] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144682:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,237]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,237] 144682 | assign p_ZL7threshs_194_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,237]        |                                  ^
[2025-05-04 13:47:44,237] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144684:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,237]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,237] 144684 | assign p_ZL7threshs_195_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,237]        |                                  ^
[2025-05-04 13:47:44,237] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144686:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,237]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,237] 144686 | assign p_ZL7threshs_196_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,237]        |                                  ^
[2025-05-04 13:47:44,237] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144688:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,237]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,237] 144688 | assign p_ZL7threshs_197_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,237]        |                                  ^
[2025-05-04 13:47:44,237] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144690:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,237]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,238] 144690 | assign p_ZL7threshs_198_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,238]        |                                  ^
[2025-05-04 13:47:44,238] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144692:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,238]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,238] 144692 | assign p_ZL7threshs_199_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,238]        |                                  ^
[2025-05-04 13:47:44,238] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144694:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,238]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,238] 144694 | assign p_ZL7threshs_19_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,238]        |                                 ^
[2025-05-04 13:47:44,238] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144696:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,238]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,238] 144696 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,238]        |                                ^
[2025-05-04 13:47:44,238] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144698:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,238]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,238] 144698 | assign p_ZL7threshs_200_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,238]        |                                  ^
[2025-05-04 13:47:44,238] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144700:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,238]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,238] 144700 | assign p_ZL7threshs_201_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,239]        |                                  ^
[2025-05-04 13:47:44,239] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144702:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,239]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,239] 144702 | assign p_ZL7threshs_202_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,239]        |                                  ^
[2025-05-04 13:47:44,239] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144704:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,239]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,239] 144704 | assign p_ZL7threshs_203_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,239]        |                                  ^
[2025-05-04 13:47:44,239] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144706:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,239]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,239] 144706 | assign p_ZL7threshs_204_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,239]        |                                  ^
[2025-05-04 13:47:44,239] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144708:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,239]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,239] 144708 | assign p_ZL7threshs_205_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,239]        |                                  ^
[2025-05-04 13:47:44,239] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144710:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,239]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,239] 144710 | assign p_ZL7threshs_206_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,239]        |                                  ^
[2025-05-04 13:47:44,239] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144712:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,239]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,240] 144712 | assign p_ZL7threshs_207_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,240]        |                                  ^
[2025-05-04 13:47:44,240] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144714:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,240]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,240] 144714 | assign p_ZL7threshs_208_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,240]        |                                  ^
[2025-05-04 13:47:44,240] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144716:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,240]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,240] 144716 | assign p_ZL7threshs_209_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,240]        |                                  ^
[2025-05-04 13:47:44,240] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144718:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,240]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,240] 144718 | assign p_ZL7threshs_20_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,240]        |                                 ^
[2025-05-04 13:47:44,240] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144720:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,240]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,240] 144720 | assign p_ZL7threshs_210_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,240]        |                                  ^
[2025-05-04 13:47:44,240] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144722:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,240]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,240] 144722 | assign p_ZL7threshs_211_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,240]        |                                  ^
[2025-05-04 13:47:44,240] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144724:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,241]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,241] 144724 | assign p_ZL7threshs_212_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,241]        |                                  ^
[2025-05-04 13:47:44,241] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144726:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,241]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,241] 144726 | assign p_ZL7threshs_213_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,241]        |                                  ^
[2025-05-04 13:47:44,241] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144728:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,241]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,241] 144728 | assign p_ZL7threshs_214_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,241]        |                                  ^
[2025-05-04 13:47:44,241] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144730:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,241]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,241] 144730 | assign p_ZL7threshs_215_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,241]        |                                  ^
[2025-05-04 13:47:44,241] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144732:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,241]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,241] 144732 | assign p_ZL7threshs_216_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,241]        |                                  ^
[2025-05-04 13:47:44,241] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144734:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,241]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,241] 144734 | assign p_ZL7threshs_217_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,242]        |                                  ^
[2025-05-04 13:47:44,242] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144736:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,242]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,242] 144736 | assign p_ZL7threshs_218_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,242]        |                                  ^
[2025-05-04 13:47:44,242] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144738:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,242]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,242] 144738 | assign p_ZL7threshs_219_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,242]        |                                  ^
[2025-05-04 13:47:44,242] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144740:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,242]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,242] 144740 | assign p_ZL7threshs_21_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,242]        |                                 ^
[2025-05-04 13:47:44,242] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144742:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,242]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,242] 144742 | assign p_ZL7threshs_220_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,242]        |                                  ^
[2025-05-04 13:47:44,242] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144744:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,242]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,242] 144744 | assign p_ZL7threshs_221_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,242]        |                                  ^
[2025-05-04 13:47:44,242] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144746:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,243]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,243] 144746 | assign p_ZL7threshs_222_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,243]        |                                  ^
[2025-05-04 13:47:44,243] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144748:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,243]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,243] 144748 | assign p_ZL7threshs_223_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,243]        |                                  ^
[2025-05-04 13:47:44,243] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144750:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,243]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,243] 144750 | assign p_ZL7threshs_224_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,243]        |                                  ^
[2025-05-04 13:47:44,243] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144752:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,243]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,243] 144752 | assign p_ZL7threshs_225_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,243]        |                                  ^
[2025-05-04 13:47:44,243] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144754:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,243]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,243] 144754 | assign p_ZL7threshs_226_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,243]        |                                  ^
[2025-05-04 13:47:44,243] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144756:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,243]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,243] 144756 | assign p_ZL7threshs_227_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,243]        |                                  ^
[2025-05-04 13:47:44,244] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144758:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,244]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,244] 144758 | assign p_ZL7threshs_228_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,244]        |                                  ^
[2025-05-04 13:47:44,244] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144760:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,244]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,244] 144760 | assign p_ZL7threshs_229_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,244]        |                                  ^
[2025-05-04 13:47:44,244] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144762:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,244]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,244] 144762 | assign p_ZL7threshs_22_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,244]        |                                 ^
[2025-05-04 13:47:44,244] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144764:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,244]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,244] 144764 | assign p_ZL7threshs_230_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,244]        |                                  ^
[2025-05-04 13:47:44,244] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144766:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,244]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,244] 144766 | assign p_ZL7threshs_231_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,244]        |                                  ^
[2025-05-04 13:47:44,244] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144768:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,244]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,244] 144768 | assign p_ZL7threshs_232_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,245]        |                                  ^
[2025-05-04 13:47:44,245] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144770:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,245]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,245] 144770 | assign p_ZL7threshs_233_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,245]        |                                  ^
[2025-05-04 13:47:44,245] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144772:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,245]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,245] 144772 | assign p_ZL7threshs_234_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,245]        |                                  ^
[2025-05-04 13:47:44,245] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144774:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,245]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,245] 144774 | assign p_ZL7threshs_235_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,245]        |                                  ^
[2025-05-04 13:47:44,245] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144776:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,245]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,245] 144776 | assign p_ZL7threshs_236_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,245]        |                                  ^
[2025-05-04 13:47:44,245] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144778:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,245]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,245] 144778 | assign p_ZL7threshs_237_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,245]        |                                  ^
[2025-05-04 13:47:44,245] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144780:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,246]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,246] 144780 | assign p_ZL7threshs_238_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,246]        |                                  ^
[2025-05-04 13:47:44,246] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144782:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,246]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,246] 144782 | assign p_ZL7threshs_239_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,246]        |                                  ^
[2025-05-04 13:47:44,246] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144784:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,246]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,246] 144784 | assign p_ZL7threshs_23_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,246]        |                                 ^
[2025-05-04 13:47:44,246] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144786:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,246]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,246] 144786 | assign p_ZL7threshs_240_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,246]        |                                  ^
[2025-05-04 13:47:44,246] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144788:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,246]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,246] 144788 | assign p_ZL7threshs_241_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,246]        |                                  ^
[2025-05-04 13:47:44,246] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144790:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,246]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,246] 144790 | assign p_ZL7threshs_242_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,246]        |                                  ^
[2025-05-04 13:47:44,247] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144792:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,247]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,247] 144792 | assign p_ZL7threshs_243_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,247]        |                                  ^
[2025-05-04 13:47:44,247] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144794:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,247]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,247] 144794 | assign p_ZL7threshs_244_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,247]        |                                  ^
[2025-05-04 13:47:44,247] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144796:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,247]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,247] 144796 | assign p_ZL7threshs_245_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,247]        |                                  ^
[2025-05-04 13:47:44,247] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144798:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,247]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,247] 144798 | assign p_ZL7threshs_246_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,247]        |                                  ^
[2025-05-04 13:47:44,247] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144800:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,247]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,247] 144800 | assign p_ZL7threshs_247_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,247]        |                                  ^
[2025-05-04 13:47:44,247] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144802:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,247]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,248] 144802 | assign p_ZL7threshs_248_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,248]        |                                  ^
[2025-05-04 13:47:44,248] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144804:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,248]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,248] 144804 | assign p_ZL7threshs_249_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,248]        |                                  ^
[2025-05-04 13:47:44,248] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144806:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,248]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,248] 144806 | assign p_ZL7threshs_24_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,248]        |                                 ^
[2025-05-04 13:47:44,248] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144808:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,248]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,248] 144808 | assign p_ZL7threshs_250_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,248]        |                                  ^
[2025-05-04 13:47:44,248] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144810:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,248]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,248] 144810 | assign p_ZL7threshs_251_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,248]        |                                  ^
[2025-05-04 13:47:44,248] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144812:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,248]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,248] 144812 | assign p_ZL7threshs_252_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,248]        |                                  ^
[2025-05-04 13:47:44,248] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144814:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,249]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,249] 144814 | assign p_ZL7threshs_253_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,249]        |                                  ^
[2025-05-04 13:47:44,249] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144816:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,249]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,249] 144816 | assign p_ZL7threshs_254_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,249]        |                                  ^
[2025-05-04 13:47:44,249] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144818:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,249]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,249] 144818 | assign p_ZL7threshs_25_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,249]        |                                 ^
[2025-05-04 13:47:44,249] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144820:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,249]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,249] 144820 | assign p_ZL7threshs_26_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,249]        |                                 ^
[2025-05-04 13:47:44,249] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144822:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,249]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,249] 144822 | assign p_ZL7threshs_27_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,249]        |                                 ^
[2025-05-04 13:47:44,249] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144824:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,249]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,249] 144824 | assign p_ZL7threshs_28_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,250]        |                                 ^
[2025-05-04 13:47:44,250] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144826:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,250]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,250] 144826 | assign p_ZL7threshs_29_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,250]        |                                 ^
[2025-05-04 13:47:44,250] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144828:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,250]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,250] 144828 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,250]        |                                ^
[2025-05-04 13:47:44,250] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144830:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,250]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,250] 144830 | assign p_ZL7threshs_30_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,250]        |                                 ^
[2025-05-04 13:47:44,250] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144832:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,250]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,250] 144832 | assign p_ZL7threshs_31_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,250]        |                                 ^
[2025-05-04 13:47:44,250] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144834:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,250]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,250] 144834 | assign p_ZL7threshs_32_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,250]        |                                 ^
[2025-05-04 13:47:44,250] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144836:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,251]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,251] 144836 | assign p_ZL7threshs_33_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,251]        |                                 ^
[2025-05-04 13:47:44,251] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144838:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,251]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,251] 144838 | assign p_ZL7threshs_34_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,251]        |                                 ^
[2025-05-04 13:47:44,251] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144840:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,251]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,251] 144840 | assign p_ZL7threshs_35_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,251]        |                                 ^
[2025-05-04 13:47:44,251] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144842:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,251]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,251] 144842 | assign p_ZL7threshs_36_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,251]        |                                 ^
[2025-05-04 13:47:44,251] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144844:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,251]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,251] 144844 | assign p_ZL7threshs_37_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,251]        |                                 ^
[2025-05-04 13:47:44,251] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144846:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,251]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,252] 144846 | assign p_ZL7threshs_38_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,252]        |                                 ^
[2025-05-04 13:47:44,252] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144848:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,252]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,252] 144848 | assign p_ZL7threshs_39_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,252]        |                                 ^
[2025-05-04 13:47:44,252] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144850:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,252]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,252] 144850 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,252]        |                                ^
[2025-05-04 13:47:44,252] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144852:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,252]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,252] 144852 | assign p_ZL7threshs_40_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,252]        |                                 ^
[2025-05-04 13:47:44,252] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144854:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,252]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,252] 144854 | assign p_ZL7threshs_41_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,252]        |                                 ^
[2025-05-04 13:47:44,252] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144856:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,252]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,252] 144856 | assign p_ZL7threshs_42_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,252]        |                                 ^
[2025-05-04 13:47:44,252] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144858:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,253]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,253] 144858 | assign p_ZL7threshs_43_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,253]        |                                 ^
[2025-05-04 13:47:44,253] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144860:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,253]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,253] 144860 | assign p_ZL7threshs_44_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,253]        |                                 ^
[2025-05-04 13:47:44,253] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144862:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,253]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,253] 144862 | assign p_ZL7threshs_45_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,253]        |                                 ^
[2025-05-04 13:47:44,253] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144864:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,253]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,253] 144864 | assign p_ZL7threshs_46_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,253]        |                                 ^
[2025-05-04 13:47:44,253] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144866:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,253]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,253] 144866 | assign p_ZL7threshs_47_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,253]        |                                 ^
[2025-05-04 13:47:44,253] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144868:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,253]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,253] 144868 | assign p_ZL7threshs_48_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,254]        |                                 ^
[2025-05-04 13:47:44,254] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144870:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,254]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,254] 144870 | assign p_ZL7threshs_49_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,254]        |                                 ^
[2025-05-04 13:47:44,254] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144872:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,254]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,254] 144872 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,254]        |                                ^
[2025-05-04 13:47:44,254] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144874:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,254]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,254] 144874 | assign p_ZL7threshs_50_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,254]        |                                 ^
[2025-05-04 13:47:44,254] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144876:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,254]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,254] 144876 | assign p_ZL7threshs_51_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,254]        |                                 ^
[2025-05-04 13:47:44,254] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144878:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,254]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,254] 144878 | assign p_ZL7threshs_52_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,254]        |                                 ^
[2025-05-04 13:47:44,254] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144880:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,254]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,255] 144880 | assign p_ZL7threshs_53_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,255]        |                                 ^
[2025-05-04 13:47:44,255] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144882:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,255]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,255] 144882 | assign p_ZL7threshs_54_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,255]        |                                 ^
[2025-05-04 13:47:44,255] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144884:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,255]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,255] 144884 | assign p_ZL7threshs_55_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,255]        |                                 ^
[2025-05-04 13:47:44,255] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144886:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,255]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,255] 144886 | assign p_ZL7threshs_56_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,255]        |                                 ^
[2025-05-04 13:47:44,255] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144888:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,255]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,255] 144888 | assign p_ZL7threshs_57_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,255]        |                                 ^
[2025-05-04 13:47:44,255] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144890:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,255]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,255] 144890 | assign p_ZL7threshs_58_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,255]        |                                 ^
[2025-05-04 13:47:44,256] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144892:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,256]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,256] 144892 | assign p_ZL7threshs_59_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,256]        |                                 ^
[2025-05-04 13:47:44,256] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144894:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,256]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,256] 144894 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,256]        |                                ^
[2025-05-04 13:47:44,256] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144896:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,256]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,256] 144896 | assign p_ZL7threshs_60_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,256]        |                                 ^
[2025-05-04 13:47:44,256] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144898:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,256]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,256] 144898 | assign p_ZL7threshs_61_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,256]        |                                 ^
[2025-05-04 13:47:44,256] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144900:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,256]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,256] 144900 | assign p_ZL7threshs_62_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,256]        |                                 ^
[2025-05-04 13:47:44,256] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144902:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,256]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,256] 144902 | assign p_ZL7threshs_63_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,257]        |                                 ^
[2025-05-04 13:47:44,257] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144904:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,257]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,257] 144904 | assign p_ZL7threshs_64_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,257]        |                                 ^
[2025-05-04 13:47:44,257] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144906:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,257]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,257] 144906 | assign p_ZL7threshs_65_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,257]        |                                 ^
[2025-05-04 13:47:44,257] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144908:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,257]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,257] 144908 | assign p_ZL7threshs_66_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,257]        |                                 ^
[2025-05-04 13:47:44,257] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144910:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,257]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,257] 144910 | assign p_ZL7threshs_67_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,257]        |                                 ^
[2025-05-04 13:47:44,257] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144912:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,257]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,257] 144912 | assign p_ZL7threshs_68_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,257]        |                                 ^
[2025-05-04 13:47:44,257] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144914:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,258]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,258] 144914 | assign p_ZL7threshs_69_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,258]        |                                 ^
[2025-05-04 13:47:44,258] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144916:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,258]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,258] 144916 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,258]        |                                ^
[2025-05-04 13:47:44,258] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144918:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,258]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,258] 144918 | assign p_ZL7threshs_70_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,258]        |                                 ^
[2025-05-04 13:47:44,258] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144920:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,258]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,258] 144920 | assign p_ZL7threshs_71_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,258]        |                                 ^
[2025-05-04 13:47:44,258] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144922:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,258]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,258] 144922 | assign p_ZL7threshs_72_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,258]        |                                 ^
[2025-05-04 13:47:44,258] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144924:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,258]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,258] 144924 | assign p_ZL7threshs_73_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,258]        |                                 ^
[2025-05-04 13:47:44,259] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144926:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,259]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,259] 144926 | assign p_ZL7threshs_74_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,259]        |                                 ^
[2025-05-04 13:47:44,259] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144928:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,259]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,259] 144928 | assign p_ZL7threshs_75_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,259]        |                                 ^
[2025-05-04 13:47:44,259] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144930:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,259]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,259] 144930 | assign p_ZL7threshs_76_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,259]        |                                 ^
[2025-05-04 13:47:44,259] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144932:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,259]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,259] 144932 | assign p_ZL7threshs_77_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,259]        |                                 ^
[2025-05-04 13:47:44,259] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144934:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,259]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,259] 144934 | assign p_ZL7threshs_78_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,259]        |                                 ^
[2025-05-04 13:47:44,259] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144936:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,259]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,260] 144936 | assign p_ZL7threshs_79_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,260]        |                                 ^
[2025-05-04 13:47:44,260] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144938:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,260]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,260] 144938 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,260]        |                                ^
[2025-05-04 13:47:44,260] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144940:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,260]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,260] 144940 | assign p_ZL7threshs_80_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,260]        |                                 ^
[2025-05-04 13:47:44,260] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144942:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,260]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,260] 144942 | assign p_ZL7threshs_81_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,260]        |                                 ^
[2025-05-04 13:47:44,260] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144944:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,260]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,260] 144944 | assign p_ZL7threshs_82_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,260]        |                                 ^
[2025-05-04 13:47:44,260] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144946:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,260]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,260] 144946 | assign p_ZL7threshs_83_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,260]        |                                 ^
[2025-05-04 13:47:44,260] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144948:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,261]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,261] 144948 | assign p_ZL7threshs_84_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,261]        |                                 ^
[2025-05-04 13:47:44,261] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144950:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,261]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,261] 144950 | assign p_ZL7threshs_85_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,261]        |                                 ^
[2025-05-04 13:47:44,261] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144952:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,261]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,261] 144952 | assign p_ZL7threshs_86_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,261]        |                                 ^
[2025-05-04 13:47:44,261] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144954:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,261]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,261] 144954 | assign p_ZL7threshs_87_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,261]        |                                 ^
[2025-05-04 13:47:44,261] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144956:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,261]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,261] 144956 | assign p_ZL7threshs_88_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,261]        |                                 ^
[2025-05-04 13:47:44,261] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144958:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,261]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,261] 144958 | assign p_ZL7threshs_89_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,262]        |                                 ^
[2025-05-04 13:47:44,262] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144960:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,262]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,262] 144960 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,262]        |                                ^
[2025-05-04 13:47:44,262] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144962:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,262]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,262] 144962 | assign p_ZL7threshs_90_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,262]        |                                 ^
[2025-05-04 13:47:44,262] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144964:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,262]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,262] 144964 | assign p_ZL7threshs_91_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,262]        |                                 ^
[2025-05-04 13:47:44,262] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144966:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,262]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,262] 144966 | assign p_ZL7threshs_92_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,262]        |                                 ^
[2025-05-04 13:47:44,262] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144968:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,262]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,262] 144968 | assign p_ZL7threshs_93_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,262]        |                                 ^
[2025-05-04 13:47:44,262] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144970:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,263]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,263] 144970 | assign p_ZL7threshs_94_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,263]        |                                 ^
[2025-05-04 13:47:44,263] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144972:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,263]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,263] 144972 | assign p_ZL7threshs_95_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,263]        |                                 ^
[2025-05-04 13:47:44,263] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144974:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,263]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,263] 144974 | assign p_ZL7threshs_96_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,263]        |                                 ^
[2025-05-04 13:47:44,263] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144976:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,263]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,263] 144976 | assign p_ZL7threshs_97_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,263]        |                                 ^
[2025-05-04 13:47:44,263] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144978:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,263]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,263] 144978 | assign p_ZL7threshs_98_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,263]        |                                 ^
[2025-05-04 13:47:44,263] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144980:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,263]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,263] 144980 | assign p_ZL7threshs_99_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,264]        |                                 ^
[2025-05-04 13:47:44,264] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:144982:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6940_p1' generates 64 bits.
[2025-05-04 13:47:44,264]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,264] 144982 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_6940_p1;
[2025-05-04 13:47:44,264]        |                                ^
[2025-05-04 13:47:44,264] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145502:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_101_fu_8722_p2' generates 1 bits.
[2025-05-04 13:47:44,264]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,264] 145502 | assign zext_ln218_100_fu_8728_p1 = xor_ln1039_101_fu_8722_p2;
[2025-05-04 13:47:44,264]        |                                  ^
[2025-05-04 13:47:44,264] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145504:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_102_fu_8737_p2' generates 1 bits.
[2025-05-04 13:47:44,264]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,264] 145504 | assign zext_ln218_101_fu_8743_p1 = xor_ln1039_102_fu_8737_p2;
[2025-05-04 13:47:44,264]        |                                  ^
[2025-05-04 13:47:44,264] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145506:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_103_fu_8752_p2' generates 1 bits.
[2025-05-04 13:47:44,264]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,264] 145506 | assign zext_ln218_102_fu_8758_p1 = xor_ln1039_103_fu_8752_p2;
[2025-05-04 13:47:44,264]        |                                  ^
[2025-05-04 13:47:44,264] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145508:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_104_fu_8767_p2' generates 1 bits.
[2025-05-04 13:47:44,264]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,264] 145508 | assign zext_ln218_103_fu_8773_p1 = xor_ln1039_104_fu_8767_p2;
[2025-05-04 13:47:44,264]        |                                  ^
[2025-05-04 13:47:44,264] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145510:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_105_fu_8782_p2' generates 1 bits.
[2025-05-04 13:47:44,264]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,265] 145510 | assign zext_ln218_104_fu_8788_p1 = xor_ln1039_105_fu_8782_p2;
[2025-05-04 13:47:44,265]        |                                  ^
[2025-05-04 13:47:44,265] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145512:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_106_fu_8797_p2' generates 1 bits.
[2025-05-04 13:47:44,265]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,265] 145512 | assign zext_ln218_105_fu_8803_p1 = xor_ln1039_106_fu_8797_p2;
[2025-05-04 13:47:44,265]        |                                  ^
[2025-05-04 13:47:44,265] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145514:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_107_fu_8812_p2' generates 1 bits.
[2025-05-04 13:47:44,265]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,265] 145514 | assign zext_ln218_106_fu_8818_p1 = xor_ln1039_107_fu_8812_p2;
[2025-05-04 13:47:44,265]        |                                  ^
[2025-05-04 13:47:44,265] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145516:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_108_fu_8827_p2' generates 1 bits.
[2025-05-04 13:47:44,265]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,265] 145516 | assign zext_ln218_107_fu_8833_p1 = xor_ln1039_108_fu_8827_p2;
[2025-05-04 13:47:44,265]        |                                  ^
[2025-05-04 13:47:44,265] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145518:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_109_fu_8842_p2' generates 1 bits.
[2025-05-04 13:47:44,265]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,265] 145518 | assign zext_ln218_108_fu_8848_p1 = xor_ln1039_109_fu_8842_p2;
[2025-05-04 13:47:44,265]        |                                  ^
[2025-05-04 13:47:44,265] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145520:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_110_fu_8857_p2' generates 1 bits.
[2025-05-04 13:47:44,265]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,265] 145520 | assign zext_ln218_109_fu_8863_p1 = xor_ln1039_110_fu_8857_p2;
[2025-05-04 13:47:44,265]        |                                  ^
[2025-05-04 13:47:44,266] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145522:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_7372_p2' generates 1 bits.
[2025-05-04 13:47:44,266]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,266] 145522 | assign zext_ln218_10_fu_7378_p1 = xor_ln1039_11_fu_7372_p2;
[2025-05-04 13:47:44,266]        |                                 ^
[2025-05-04 13:47:44,266] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145524:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_111_fu_8872_p2' generates 1 bits.
[2025-05-04 13:47:44,266]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,266] 145524 | assign zext_ln218_110_fu_8878_p1 = xor_ln1039_111_fu_8872_p2;
[2025-05-04 13:47:44,266]        |                                  ^
[2025-05-04 13:47:44,266] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145526:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_112_fu_8887_p2' generates 1 bits.
[2025-05-04 13:47:44,266]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,266] 145526 | assign zext_ln218_111_fu_8893_p1 = xor_ln1039_112_fu_8887_p2;
[2025-05-04 13:47:44,266]        |                                  ^
[2025-05-04 13:47:44,266] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145528:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_113_fu_8902_p2' generates 1 bits.
[2025-05-04 13:47:44,266]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,266] 145528 | assign zext_ln218_112_fu_8908_p1 = xor_ln1039_113_fu_8902_p2;
[2025-05-04 13:47:44,266]        |                                  ^
[2025-05-04 13:47:44,266] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145530:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_114_fu_8917_p2' generates 1 bits.
[2025-05-04 13:47:44,266]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,266] 145530 | assign zext_ln218_113_fu_8923_p1 = xor_ln1039_114_fu_8917_p2;
[2025-05-04 13:47:44,266]        |                                  ^
[2025-05-04 13:47:44,266] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145532:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_115_fu_8932_p2' generates 1 bits.
[2025-05-04 13:47:44,266]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,267] 145532 | assign zext_ln218_114_fu_8938_p1 = xor_ln1039_115_fu_8932_p2;
[2025-05-04 13:47:44,267]        |                                  ^
[2025-05-04 13:47:44,267] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145534:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_116_fu_8947_p2' generates 1 bits.
[2025-05-04 13:47:44,267]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,267] 145534 | assign zext_ln218_115_fu_8953_p1 = xor_ln1039_116_fu_8947_p2;
[2025-05-04 13:47:44,267]        |                                  ^
[2025-05-04 13:47:44,267] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145536:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_117_fu_8962_p2' generates 1 bits.
[2025-05-04 13:47:44,267]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,267] 145536 | assign zext_ln218_116_fu_8968_p1 = xor_ln1039_117_fu_8962_p2;
[2025-05-04 13:47:44,267]        |                                  ^
[2025-05-04 13:47:44,267] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145538:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_118_fu_8977_p2' generates 1 bits.
[2025-05-04 13:47:44,267]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,267] 145538 | assign zext_ln218_117_fu_8983_p1 = xor_ln1039_118_fu_8977_p2;
[2025-05-04 13:47:44,267]        |                                  ^
[2025-05-04 13:47:44,267] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145540:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_119_fu_8992_p2' generates 1 bits.
[2025-05-04 13:47:44,267]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,267] 145540 | assign zext_ln218_118_fu_8998_p1 = xor_ln1039_119_fu_8992_p2;
[2025-05-04 13:47:44,267]        |                                  ^
[2025-05-04 13:47:44,267] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145542:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_120_fu_9007_p2' generates 1 bits.
[2025-05-04 13:47:44,267]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,267] 145542 | assign zext_ln218_119_fu_9013_p1 = xor_ln1039_120_fu_9007_p2;
[2025-05-04 13:47:44,267]        |                                  ^
[2025-05-04 13:47:44,267] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145544:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_7387_p2' generates 1 bits.
[2025-05-04 13:47:44,268]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,268] 145544 | assign zext_ln218_11_fu_7393_p1 = xor_ln1039_12_fu_7387_p2;
[2025-05-04 13:47:44,268]        |                                 ^
[2025-05-04 13:47:44,268] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145546:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_121_fu_9022_p2' generates 1 bits.
[2025-05-04 13:47:44,268]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,268] 145546 | assign zext_ln218_120_fu_9028_p1 = xor_ln1039_121_fu_9022_p2;
[2025-05-04 13:47:44,268]        |                                  ^
[2025-05-04 13:47:44,268] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145548:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_122_fu_9037_p2' generates 1 bits.
[2025-05-04 13:47:44,268]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,268] 145548 | assign zext_ln218_121_fu_9043_p1 = xor_ln1039_122_fu_9037_p2;
[2025-05-04 13:47:44,268]        |                                  ^
[2025-05-04 13:47:44,268] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145550:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_123_fu_9052_p2' generates 1 bits.
[2025-05-04 13:47:44,268]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,268] 145550 | assign zext_ln218_122_fu_9058_p1 = xor_ln1039_123_fu_9052_p2;
[2025-05-04 13:47:44,268]        |                                  ^
[2025-05-04 13:47:44,268] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145552:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_124_fu_9067_p2' generates 1 bits.
[2025-05-04 13:47:44,268]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,268] 145552 | assign zext_ln218_123_fu_9073_p1 = xor_ln1039_124_fu_9067_p2;
[2025-05-04 13:47:44,268]        |                                  ^
[2025-05-04 13:47:44,268] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145554:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_125_fu_9082_p2' generates 1 bits.
[2025-05-04 13:47:44,268]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,268] 145554 | assign zext_ln218_124_fu_9088_p1 = xor_ln1039_125_fu_9082_p2;
[2025-05-04 13:47:44,268]        |                                  ^
[2025-05-04 13:47:44,269] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145556:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_126_fu_9097_p2' generates 1 bits.
[2025-05-04 13:47:44,269]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,269] 145556 | assign zext_ln218_125_fu_9103_p1 = xor_ln1039_126_fu_9097_p2;
[2025-05-04 13:47:44,269]        |                                  ^
[2025-05-04 13:47:44,269] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145558:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_127_fu_9112_p2' generates 1 bits.
[2025-05-04 13:47:44,269]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,269] 145558 | assign zext_ln218_126_fu_9118_p1 = xor_ln1039_127_fu_9112_p2;
[2025-05-04 13:47:44,269]        |                                  ^
[2025-05-04 13:47:44,269] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145560:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_128_fu_9127_p2' generates 1 bits.
[2025-05-04 13:47:44,269]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,269] 145560 | assign zext_ln218_127_fu_9133_p1 = xor_ln1039_128_fu_9127_p2;
[2025-05-04 13:47:44,269]        |                                  ^
[2025-05-04 13:47:44,269] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145562:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_129_fu_9142_p2' generates 1 bits.
[2025-05-04 13:47:44,269]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,269] 145562 | assign zext_ln218_128_fu_9148_p1 = xor_ln1039_129_fu_9142_p2;
[2025-05-04 13:47:44,269]        |                                  ^
[2025-05-04 13:47:44,269] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145564:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_130_fu_9157_p2' generates 1 bits.
[2025-05-04 13:47:44,269]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,269] 145564 | assign zext_ln218_129_fu_9163_p1 = xor_ln1039_130_fu_9157_p2;
[2025-05-04 13:47:44,269]        |                                  ^
[2025-05-04 13:47:44,269] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145566:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_7402_p2' generates 1 bits.
[2025-05-04 13:47:44,269]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,270] 145566 | assign zext_ln218_12_fu_7408_p1 = xor_ln1039_13_fu_7402_p2;
[2025-05-04 13:47:44,270]        |                                 ^
[2025-05-04 13:47:44,270] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145568:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_131_fu_9172_p2' generates 1 bits.
[2025-05-04 13:47:44,270]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,270] 145568 | assign zext_ln218_130_fu_9178_p1 = xor_ln1039_131_fu_9172_p2;
[2025-05-04 13:47:44,270]        |                                  ^
[2025-05-04 13:47:44,270] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145570:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_132_fu_9187_p2' generates 1 bits.
[2025-05-04 13:47:44,270]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,270] 145570 | assign zext_ln218_131_fu_9193_p1 = xor_ln1039_132_fu_9187_p2;
[2025-05-04 13:47:44,270]        |                                  ^
[2025-05-04 13:47:44,270] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145572:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_133_fu_9202_p2' generates 1 bits.
[2025-05-04 13:47:44,270]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,270] 145572 | assign zext_ln218_132_fu_9208_p1 = xor_ln1039_133_fu_9202_p2;
[2025-05-04 13:47:44,270]        |                                  ^
[2025-05-04 13:47:44,270] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145574:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_134_fu_9217_p2' generates 1 bits.
[2025-05-04 13:47:44,270]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,270] 145574 | assign zext_ln218_133_fu_9223_p1 = xor_ln1039_134_fu_9217_p2;
[2025-05-04 13:47:44,270]        |                                  ^
[2025-05-04 13:47:44,270] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145576:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_135_fu_9232_p2' generates 1 bits.
[2025-05-04 13:47:44,270]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,270] 145576 | assign zext_ln218_134_fu_9238_p1 = xor_ln1039_135_fu_9232_p2;
[2025-05-04 13:47:44,270]        |                                  ^
[2025-05-04 13:47:44,270] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145578:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_136_fu_9247_p2' generates 1 bits.
[2025-05-04 13:47:44,271]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,271] 145578 | assign zext_ln218_135_fu_9253_p1 = xor_ln1039_136_fu_9247_p2;
[2025-05-04 13:47:44,271]        |                                  ^
[2025-05-04 13:47:44,271] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145580:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_137_fu_9262_p2' generates 1 bits.
[2025-05-04 13:47:44,271]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,271] 145580 | assign zext_ln218_136_fu_9268_p1 = xor_ln1039_137_fu_9262_p2;
[2025-05-04 13:47:44,271]        |                                  ^
[2025-05-04 13:47:44,271] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145582:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_138_fu_9277_p2' generates 1 bits.
[2025-05-04 13:47:44,271]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,271] 145582 | assign zext_ln218_137_fu_9283_p1 = xor_ln1039_138_fu_9277_p2;
[2025-05-04 13:47:44,271]        |                                  ^
[2025-05-04 13:47:44,271] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145584:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_139_fu_9292_p2' generates 1 bits.
[2025-05-04 13:47:44,271]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,271] 145584 | assign zext_ln218_138_fu_9298_p1 = xor_ln1039_139_fu_9292_p2;
[2025-05-04 13:47:44,271]        |                                  ^
[2025-05-04 13:47:44,271] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145586:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_140_fu_9307_p2' generates 1 bits.
[2025-05-04 13:47:44,271]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,271] 145586 | assign zext_ln218_139_fu_9313_p1 = xor_ln1039_140_fu_9307_p2;
[2025-05-04 13:47:44,271]        |                                  ^
[2025-05-04 13:47:44,271] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145588:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_14_fu_7417_p2' generates 1 bits.
[2025-05-04 13:47:44,271]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,271] 145588 | assign zext_ln218_13_fu_7423_p1 = xor_ln1039_14_fu_7417_p2;
[2025-05-04 13:47:44,272]        |                                 ^
[2025-05-04 13:47:44,272] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145590:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_141_fu_9322_p2' generates 1 bits.
[2025-05-04 13:47:44,272]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,272] 145590 | assign zext_ln218_140_fu_9328_p1 = xor_ln1039_141_fu_9322_p2;
[2025-05-04 13:47:44,272]        |                                  ^
[2025-05-04 13:47:44,272] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145592:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_142_fu_9337_p2' generates 1 bits.
[2025-05-04 13:47:44,272]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,272] 145592 | assign zext_ln218_141_fu_9343_p1 = xor_ln1039_142_fu_9337_p2;
[2025-05-04 13:47:44,272]        |                                  ^
[2025-05-04 13:47:44,272] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145594:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_143_fu_9352_p2' generates 1 bits.
[2025-05-04 13:47:44,272]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,272] 145594 | assign zext_ln218_142_fu_9358_p1 = xor_ln1039_143_fu_9352_p2;
[2025-05-04 13:47:44,272]        |                                  ^
[2025-05-04 13:47:44,272] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145596:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_144_fu_9367_p2' generates 1 bits.
[2025-05-04 13:47:44,272]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,272] 145596 | assign zext_ln218_143_fu_9373_p1 = xor_ln1039_144_fu_9367_p2;
[2025-05-04 13:47:44,272]        |                                  ^
[2025-05-04 13:47:44,272] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145598:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_145_fu_9382_p2' generates 1 bits.
[2025-05-04 13:47:44,272]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,272] 145598 | assign zext_ln218_144_fu_9388_p1 = xor_ln1039_145_fu_9382_p2;
[2025-05-04 13:47:44,272]        |                                  ^
[2025-05-04 13:47:44,272] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145600:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_146_fu_9397_p2' generates 1 bits.
[2025-05-04 13:47:44,272]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,273] 145600 | assign zext_ln218_145_fu_9403_p1 = xor_ln1039_146_fu_9397_p2;
[2025-05-04 13:47:44,273]        |                                  ^
[2025-05-04 13:47:44,273] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145602:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_147_fu_9412_p2' generates 1 bits.
[2025-05-04 13:47:44,273]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,273] 145602 | assign zext_ln218_146_fu_9418_p1 = xor_ln1039_147_fu_9412_p2;
[2025-05-04 13:47:44,273]        |                                  ^
[2025-05-04 13:47:44,273] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145604:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_148_fu_9427_p2' generates 1 bits.
[2025-05-04 13:47:44,273]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,273] 145604 | assign zext_ln218_147_fu_9433_p1 = xor_ln1039_148_fu_9427_p2;
[2025-05-04 13:47:44,273]        |                                  ^
[2025-05-04 13:47:44,273] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145606:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_149_fu_9442_p2' generates 1 bits.
[2025-05-04 13:47:44,273]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,273] 145606 | assign zext_ln218_148_fu_9448_p1 = xor_ln1039_149_fu_9442_p2;
[2025-05-04 13:47:44,273]        |                                  ^
[2025-05-04 13:47:44,273] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145608:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_150_fu_9457_p2' generates 1 bits.
[2025-05-04 13:47:44,273]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,273] 145608 | assign zext_ln218_149_fu_9463_p1 = xor_ln1039_150_fu_9457_p2;
[2025-05-04 13:47:44,273]        |                                  ^
[2025-05-04 13:47:44,273] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145610:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_7432_p2' generates 1 bits.
[2025-05-04 13:47:44,273]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,273] 145610 | assign zext_ln218_14_fu_7438_p1 = xor_ln1039_15_fu_7432_p2;
[2025-05-04 13:47:44,273]        |                                 ^
[2025-05-04 13:47:44,274] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145612:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_151_fu_9472_p2' generates 1 bits.
[2025-05-04 13:47:44,274]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,274] 145612 | assign zext_ln218_150_fu_9478_p1 = xor_ln1039_151_fu_9472_p2;
[2025-05-04 13:47:44,274]        |                                  ^
[2025-05-04 13:47:44,274] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145614:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_152_fu_9487_p2' generates 1 bits.
[2025-05-04 13:47:44,274]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,274] 145614 | assign zext_ln218_151_fu_9493_p1 = xor_ln1039_152_fu_9487_p2;
[2025-05-04 13:47:44,274]        |                                  ^
[2025-05-04 13:47:44,274] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145616:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_153_fu_9502_p2' generates 1 bits.
[2025-05-04 13:47:44,274]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,274] 145616 | assign zext_ln218_152_fu_9508_p1 = xor_ln1039_153_fu_9502_p2;
[2025-05-04 13:47:44,274]        |                                  ^
[2025-05-04 13:47:44,274] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145618:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_154_fu_9517_p2' generates 1 bits.
[2025-05-04 13:47:44,274]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,274] 145618 | assign zext_ln218_153_fu_9523_p1 = xor_ln1039_154_fu_9517_p2;
[2025-05-04 13:47:44,274]        |                                  ^
[2025-05-04 13:47:44,274] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145620:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_155_fu_9532_p2' generates 1 bits.
[2025-05-04 13:47:44,274]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,274] 145620 | assign zext_ln218_154_fu_9538_p1 = xor_ln1039_155_fu_9532_p2;
[2025-05-04 13:47:44,274]        |                                  ^
[2025-05-04 13:47:44,274] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145622:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_156_fu_9547_p2' generates 1 bits.
[2025-05-04 13:47:44,274]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,275] 145622 | assign zext_ln218_155_fu_9553_p1 = xor_ln1039_156_fu_9547_p2;
[2025-05-04 13:47:44,275]        |                                  ^
[2025-05-04 13:47:44,275] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145624:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_157_fu_9562_p2' generates 1 bits.
[2025-05-04 13:47:44,275]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,275] 145624 | assign zext_ln218_156_fu_9568_p1 = xor_ln1039_157_fu_9562_p2;
[2025-05-04 13:47:44,275]        |                                  ^
[2025-05-04 13:47:44,275] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145626:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_158_fu_9577_p2' generates 1 bits.
[2025-05-04 13:47:44,275]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,275] 145626 | assign zext_ln218_157_fu_9583_p1 = xor_ln1039_158_fu_9577_p2;
[2025-05-04 13:47:44,275]        |                                  ^
[2025-05-04 13:47:44,275] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145628:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_159_fu_9592_p2' generates 1 bits.
[2025-05-04 13:47:44,275]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,275] 145628 | assign zext_ln218_158_fu_9598_p1 = xor_ln1039_159_fu_9592_p2;
[2025-05-04 13:47:44,275]        |                                  ^
[2025-05-04 13:47:44,275] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145630:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_160_fu_9607_p2' generates 1 bits.
[2025-05-04 13:47:44,275]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,275] 145630 | assign zext_ln218_159_fu_9613_p1 = xor_ln1039_160_fu_9607_p2;
[2025-05-04 13:47:44,275]        |                                  ^
[2025-05-04 13:47:44,275] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145632:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_7447_p2' generates 1 bits.
[2025-05-04 13:47:44,275]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,275] 145632 | assign zext_ln218_15_fu_7453_p1 = xor_ln1039_16_fu_7447_p2;
[2025-05-04 13:47:44,275]        |                                 ^
[2025-05-04 13:47:44,275] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145634:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_161_fu_9622_p2' generates 1 bits.
[2025-05-04 13:47:44,276]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,276] 145634 | assign zext_ln218_160_fu_9628_p1 = xor_ln1039_161_fu_9622_p2;
[2025-05-04 13:47:44,276]        |                                  ^
[2025-05-04 13:47:44,276] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145636:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_162_fu_9637_p2' generates 1 bits.
[2025-05-04 13:47:44,276]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,276] 145636 | assign zext_ln218_161_fu_9643_p1 = xor_ln1039_162_fu_9637_p2;
[2025-05-04 13:47:44,276]        |                                  ^
[2025-05-04 13:47:44,276] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145638:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_163_fu_9652_p2' generates 1 bits.
[2025-05-04 13:47:44,276]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,276] 145638 | assign zext_ln218_162_fu_9658_p1 = xor_ln1039_163_fu_9652_p2;
[2025-05-04 13:47:44,276]        |                                  ^
[2025-05-04 13:47:44,276] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145640:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_164_fu_9667_p2' generates 1 bits.
[2025-05-04 13:47:44,276]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,276] 145640 | assign zext_ln218_163_fu_9673_p1 = xor_ln1039_164_fu_9667_p2;
[2025-05-04 13:47:44,276]        |                                  ^
[2025-05-04 13:47:44,276] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145642:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_165_fu_9682_p2' generates 1 bits.
[2025-05-04 13:47:44,276]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,276] 145642 | assign zext_ln218_164_fu_9688_p1 = xor_ln1039_165_fu_9682_p2;
[2025-05-04 13:47:44,276]        |                                  ^
[2025-05-04 13:47:44,276] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145644:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_166_fu_9697_p2' generates 1 bits.
[2025-05-04 13:47:44,276]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,276] 145644 | assign zext_ln218_165_fu_9703_p1 = xor_ln1039_166_fu_9697_p2;
[2025-05-04 13:47:44,277]        |                                  ^
[2025-05-04 13:47:44,277] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145646:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_167_fu_9712_p2' generates 1 bits.
[2025-05-04 13:47:44,277]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,277] 145646 | assign zext_ln218_166_fu_9718_p1 = xor_ln1039_167_fu_9712_p2;
[2025-05-04 13:47:44,277]        |                                  ^
[2025-05-04 13:47:44,277] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145648:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_168_fu_9727_p2' generates 1 bits.
[2025-05-04 13:47:44,277]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,277] 145648 | assign zext_ln218_167_fu_9733_p1 = xor_ln1039_168_fu_9727_p2;
[2025-05-04 13:47:44,277]        |                                  ^
[2025-05-04 13:47:44,277] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145650:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_169_fu_9742_p2' generates 1 bits.
[2025-05-04 13:47:44,277]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,277] 145650 | assign zext_ln218_168_fu_9748_p1 = xor_ln1039_169_fu_9742_p2;
[2025-05-04 13:47:44,277]        |                                  ^
[2025-05-04 13:47:44,277] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145652:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_170_fu_9757_p2' generates 1 bits.
[2025-05-04 13:47:44,277]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,277] 145652 | assign zext_ln218_169_fu_9763_p1 = xor_ln1039_170_fu_9757_p2;
[2025-05-04 13:47:44,277]        |                                  ^
[2025-05-04 13:47:44,277] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145654:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_17_fu_7462_p2' generates 1 bits.
[2025-05-04 13:47:44,277]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,277] 145654 | assign zext_ln218_16_fu_7468_p1 = xor_ln1039_17_fu_7462_p2;
[2025-05-04 13:47:44,277]        |                                 ^
[2025-05-04 13:47:44,277] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145656:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_171_fu_9772_p2' generates 1 bits.
[2025-05-04 13:47:44,277]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,278] 145656 | assign zext_ln218_170_fu_9778_p1 = xor_ln1039_171_fu_9772_p2;
[2025-05-04 13:47:44,278]        |                                  ^
[2025-05-04 13:47:44,278] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145658:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_172_fu_9787_p2' generates 1 bits.
[2025-05-04 13:47:44,278]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,278] 145658 | assign zext_ln218_171_fu_9793_p1 = xor_ln1039_172_fu_9787_p2;
[2025-05-04 13:47:44,278]        |                                  ^
[2025-05-04 13:47:44,278] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145660:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_173_fu_9802_p2' generates 1 bits.
[2025-05-04 13:47:44,278]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,278] 145660 | assign zext_ln218_172_fu_9808_p1 = xor_ln1039_173_fu_9802_p2;
[2025-05-04 13:47:44,278]        |                                  ^
[2025-05-04 13:47:44,278] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145662:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_174_fu_9817_p2' generates 1 bits.
[2025-05-04 13:47:44,278]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,278] 145662 | assign zext_ln218_173_fu_9823_p1 = xor_ln1039_174_fu_9817_p2;
[2025-05-04 13:47:44,278]        |                                  ^
[2025-05-04 13:47:44,278] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145664:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_175_fu_9832_p2' generates 1 bits.
[2025-05-04 13:47:44,278]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,278] 145664 | assign zext_ln218_174_fu_9838_p1 = xor_ln1039_175_fu_9832_p2;
[2025-05-04 13:47:44,278]        |                                  ^
[2025-05-04 13:47:44,278] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145666:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_176_fu_9847_p2' generates 1 bits.
[2025-05-04 13:47:44,278]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,278] 145666 | assign zext_ln218_175_fu_9853_p1 = xor_ln1039_176_fu_9847_p2;
[2025-05-04 13:47:44,278]        |                                  ^
[2025-05-04 13:47:44,279] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145668:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_177_fu_9862_p2' generates 1 bits.
[2025-05-04 13:47:44,279]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,279] 145668 | assign zext_ln218_176_fu_9868_p1 = xor_ln1039_177_fu_9862_p2;
[2025-05-04 13:47:44,279]        |                                  ^
[2025-05-04 13:47:44,279] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145670:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_178_fu_9877_p2' generates 1 bits.
[2025-05-04 13:47:44,279]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,279] 145670 | assign zext_ln218_177_fu_9883_p1 = xor_ln1039_178_fu_9877_p2;
[2025-05-04 13:47:44,279]        |                                  ^
[2025-05-04 13:47:44,279] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145672:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_179_fu_9892_p2' generates 1 bits.
[2025-05-04 13:47:44,279]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,279] 145672 | assign zext_ln218_178_fu_9898_p1 = xor_ln1039_179_fu_9892_p2;
[2025-05-04 13:47:44,279]        |                                  ^
[2025-05-04 13:47:44,279] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145674:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_180_fu_9907_p2' generates 1 bits.
[2025-05-04 13:47:44,279]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,279] 145674 | assign zext_ln218_179_fu_9913_p1 = xor_ln1039_180_fu_9907_p2;
[2025-05-04 13:47:44,279]        |                                  ^
[2025-05-04 13:47:44,279] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145676:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_7477_p2' generates 1 bits.
[2025-05-04 13:47:44,279]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,279] 145676 | assign zext_ln218_17_fu_7483_p1 = xor_ln1039_18_fu_7477_p2;
[2025-05-04 13:47:44,279]        |                                 ^
[2025-05-04 13:47:44,279] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145678:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_181_fu_9922_p2' generates 1 bits.
[2025-05-04 13:47:44,279]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,280] 145678 | assign zext_ln218_180_fu_9928_p1 = xor_ln1039_181_fu_9922_p2;
[2025-05-04 13:47:44,280]        |                                  ^
[2025-05-04 13:47:44,280] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145680:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_182_fu_9937_p2' generates 1 bits.
[2025-05-04 13:47:44,280]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,280] 145680 | assign zext_ln218_181_fu_9943_p1 = xor_ln1039_182_fu_9937_p2;
[2025-05-04 13:47:44,280]        |                                  ^
[2025-05-04 13:47:44,280] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145682:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_183_fu_9952_p2' generates 1 bits.
[2025-05-04 13:47:44,280]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,280] 145682 | assign zext_ln218_182_fu_9958_p1 = xor_ln1039_183_fu_9952_p2;
[2025-05-04 13:47:44,280]        |                                  ^
[2025-05-04 13:47:44,280] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145684:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_184_fu_9967_p2' generates 1 bits.
[2025-05-04 13:47:44,280]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,280] 145684 | assign zext_ln218_183_fu_9973_p1 = xor_ln1039_184_fu_9967_p2;
[2025-05-04 13:47:44,280]        |                                  ^
[2025-05-04 13:47:44,280] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145686:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_185_fu_9982_p2' generates 1 bits.
[2025-05-04 13:47:44,280]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,280] 145686 | assign zext_ln218_184_fu_9988_p1 = xor_ln1039_185_fu_9982_p2;
[2025-05-04 13:47:44,280]        |                                  ^
[2025-05-04 13:47:44,280] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145688:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_186_fu_9997_p2' generates 1 bits.
[2025-05-04 13:47:44,280]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,280] 145688 | assign zext_ln218_185_fu_10003_p1 = xor_ln1039_186_fu_9997_p2;
[2025-05-04 13:47:44,280]        |                                   ^
[2025-05-04 13:47:44,280] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145690:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_187_fu_10012_p2' generates 1 bits.
[2025-05-04 13:47:44,281]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,281] 145690 | assign zext_ln218_186_fu_10018_p1 = xor_ln1039_187_fu_10012_p2;
[2025-05-04 13:47:44,281]        |                                   ^
[2025-05-04 13:47:44,281] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145692:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_188_fu_10027_p2' generates 1 bits.
[2025-05-04 13:47:44,281]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,281] 145692 | assign zext_ln218_187_fu_10033_p1 = xor_ln1039_188_fu_10027_p2;
[2025-05-04 13:47:44,281]        |                                   ^
[2025-05-04 13:47:44,281] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145694:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_189_fu_10042_p2' generates 1 bits.
[2025-05-04 13:47:44,281]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,281] 145694 | assign zext_ln218_188_fu_10048_p1 = xor_ln1039_189_fu_10042_p2;
[2025-05-04 13:47:44,281]        |                                   ^
[2025-05-04 13:47:44,281] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145696:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_190_fu_10057_p2' generates 1 bits.
[2025-05-04 13:47:44,281]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,281] 145696 | assign zext_ln218_189_fu_10063_p1 = xor_ln1039_190_fu_10057_p2;
[2025-05-04 13:47:44,281]        |                                   ^
[2025-05-04 13:47:44,281] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145698:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_7492_p2' generates 1 bits.
[2025-05-04 13:47:44,281]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,281] 145698 | assign zext_ln218_18_fu_7498_p1 = xor_ln1039_19_fu_7492_p2;
[2025-05-04 13:47:44,281]        |                                 ^
[2025-05-04 13:47:44,281] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145700:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_191_fu_10072_p2' generates 1 bits.
[2025-05-04 13:47:44,281]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,281] 145700 | assign zext_ln218_190_fu_10078_p1 = xor_ln1039_191_fu_10072_p2;
[2025-05-04 13:47:44,281]        |                                   ^
[2025-05-04 13:47:44,282] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145702:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_192_fu_10087_p2' generates 1 bits.
[2025-05-04 13:47:44,282]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,282] 145702 | assign zext_ln218_191_fu_10093_p1 = xor_ln1039_192_fu_10087_p2;
[2025-05-04 13:47:44,282]        |                                   ^
[2025-05-04 13:47:44,282] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145704:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_193_fu_10102_p2' generates 1 bits.
[2025-05-04 13:47:44,282]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,282] 145704 | assign zext_ln218_192_fu_10108_p1 = xor_ln1039_193_fu_10102_p2;
[2025-05-04 13:47:44,282]        |                                   ^
[2025-05-04 13:47:44,282] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145706:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_194_fu_10117_p2' generates 1 bits.
[2025-05-04 13:47:44,282]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,282] 145706 | assign zext_ln218_193_fu_10123_p1 = xor_ln1039_194_fu_10117_p2;
[2025-05-04 13:47:44,282]        |                                   ^
[2025-05-04 13:47:44,282] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145708:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_195_fu_10132_p2' generates 1 bits.
[2025-05-04 13:47:44,282]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,282] 145708 | assign zext_ln218_194_fu_10138_p1 = xor_ln1039_195_fu_10132_p2;
[2025-05-04 13:47:44,282]        |                                   ^
[2025-05-04 13:47:44,282] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145710:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_196_fu_10147_p2' generates 1 bits.
[2025-05-04 13:47:44,282]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,282] 145710 | assign zext_ln218_195_fu_10153_p1 = xor_ln1039_196_fu_10147_p2;
[2025-05-04 13:47:44,282]        |                                   ^
[2025-05-04 13:47:44,282] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145712:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_197_fu_10162_p2' generates 1 bits.
[2025-05-04 13:47:44,282]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,283] 145712 | assign zext_ln218_196_fu_10168_p1 = xor_ln1039_197_fu_10162_p2;
[2025-05-04 13:47:44,283]        |                                   ^
[2025-05-04 13:47:44,283] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145714:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_198_fu_10177_p2' generates 1 bits.
[2025-05-04 13:47:44,283]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,283] 145714 | assign zext_ln218_197_fu_10183_p1 = xor_ln1039_198_fu_10177_p2;
[2025-05-04 13:47:44,283]        |                                   ^
[2025-05-04 13:47:44,283] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145716:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_199_fu_10192_p2' generates 1 bits.
[2025-05-04 13:47:44,283]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,283] 145716 | assign zext_ln218_198_fu_10198_p1 = xor_ln1039_199_fu_10192_p2;
[2025-05-04 13:47:44,283]        |                                   ^
[2025-05-04 13:47:44,283] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145718:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_200_fu_10207_p2' generates 1 bits.
[2025-05-04 13:47:44,283]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,283] 145718 | assign zext_ln218_199_fu_10213_p1 = xor_ln1039_200_fu_10207_p2;
[2025-05-04 13:47:44,283]        |                                   ^
[2025-05-04 13:47:44,283] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145720:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_20_fu_7507_p2' generates 1 bits.
[2025-05-04 13:47:44,283]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,283] 145720 | assign zext_ln218_19_fu_7513_p1 = xor_ln1039_20_fu_7507_p2;
[2025-05-04 13:47:44,283]        |                                 ^
[2025-05-04 13:47:44,283] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145722:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_7237_p2' generates 1 bits.
[2025-05-04 13:47:44,283]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,283] 145722 | assign zext_ln218_1_fu_7243_p1 = xor_ln1039_2_fu_7237_p2;
[2025-05-04 13:47:44,283]        |                                ^
[2025-05-04 13:47:44,284] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145724:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_201_fu_10222_p2' generates 1 bits.
[2025-05-04 13:47:44,284]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,284] 145724 | assign zext_ln218_200_fu_10228_p1 = xor_ln1039_201_fu_10222_p2;
[2025-05-04 13:47:44,284]        |                                   ^
[2025-05-04 13:47:44,284] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145726:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_202_fu_10237_p2' generates 1 bits.
[2025-05-04 13:47:44,284]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,284] 145726 | assign zext_ln218_201_fu_10243_p1 = xor_ln1039_202_fu_10237_p2;
[2025-05-04 13:47:44,284]        |                                   ^
[2025-05-04 13:47:44,284] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145728:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_203_fu_10252_p2' generates 1 bits.
[2025-05-04 13:47:44,284]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,284] 145728 | assign zext_ln218_202_fu_10258_p1 = xor_ln1039_203_fu_10252_p2;
[2025-05-04 13:47:44,284]        |                                   ^
[2025-05-04 13:47:44,284] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145730:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_204_fu_10267_p2' generates 1 bits.
[2025-05-04 13:47:44,284]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,284] 145730 | assign zext_ln218_203_fu_10273_p1 = xor_ln1039_204_fu_10267_p2;
[2025-05-04 13:47:44,284]        |                                   ^
[2025-05-04 13:47:44,284] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145732:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_205_fu_10282_p2' generates 1 bits.
[2025-05-04 13:47:44,284]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,284] 145732 | assign zext_ln218_204_fu_10288_p1 = xor_ln1039_205_fu_10282_p2;
[2025-05-04 13:47:44,284]        |                                   ^
[2025-05-04 13:47:44,284] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145734:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_206_fu_10297_p2' generates 1 bits.
[2025-05-04 13:47:44,284]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,285] 145734 | assign zext_ln218_205_fu_10303_p1 = xor_ln1039_206_fu_10297_p2;
[2025-05-04 13:47:44,285]        |                                   ^
[2025-05-04 13:47:44,285] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145736:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_207_fu_10312_p2' generates 1 bits.
[2025-05-04 13:47:44,285]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,285] 145736 | assign zext_ln218_206_fu_10318_p1 = xor_ln1039_207_fu_10312_p2;
[2025-05-04 13:47:44,285]        |                                   ^
[2025-05-04 13:47:44,285] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145738:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_208_fu_10327_p2' generates 1 bits.
[2025-05-04 13:47:44,285]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,285] 145738 | assign zext_ln218_207_fu_10333_p1 = xor_ln1039_208_fu_10327_p2;
[2025-05-04 13:47:44,285]        |                                   ^
[2025-05-04 13:47:44,285] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145740:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_209_fu_10342_p2' generates 1 bits.
[2025-05-04 13:47:44,285]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,285] 145740 | assign zext_ln218_208_fu_10348_p1 = xor_ln1039_209_fu_10342_p2;
[2025-05-04 13:47:44,285]        |                                   ^
[2025-05-04 13:47:44,285] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145742:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_210_fu_10357_p2' generates 1 bits.
[2025-05-04 13:47:44,285]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,285] 145742 | assign zext_ln218_209_fu_10363_p1 = xor_ln1039_210_fu_10357_p2;
[2025-05-04 13:47:44,285]        |                                   ^
[2025-05-04 13:47:44,285] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145744:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_7522_p2' generates 1 bits.
[2025-05-04 13:47:44,285]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,285] 145744 | assign zext_ln218_20_fu_7528_p1 = xor_ln1039_21_fu_7522_p2;
[2025-05-04 13:47:44,285]        |                                 ^
[2025-05-04 13:47:44,285] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145746:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_211_fu_10372_p2' generates 1 bits.
[2025-05-04 13:47:44,286]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,286] 145746 | assign zext_ln218_210_fu_10378_p1 = xor_ln1039_211_fu_10372_p2;
[2025-05-04 13:47:44,286]        |                                   ^
[2025-05-04 13:47:44,286] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145748:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_212_fu_10387_p2' generates 1 bits.
[2025-05-04 13:47:44,286]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,286] 145748 | assign zext_ln218_211_fu_10393_p1 = xor_ln1039_212_fu_10387_p2;
[2025-05-04 13:47:44,286]        |                                   ^
[2025-05-04 13:47:44,286] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145750:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_213_fu_10402_p2' generates 1 bits.
[2025-05-04 13:47:44,286]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,286] 145750 | assign zext_ln218_212_fu_10408_p1 = xor_ln1039_213_fu_10402_p2;
[2025-05-04 13:47:44,286]        |                                   ^
[2025-05-04 13:47:44,286] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145752:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_214_fu_10417_p2' generates 1 bits.
[2025-05-04 13:47:44,286]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,286] 145752 | assign zext_ln218_213_fu_10423_p1 = xor_ln1039_214_fu_10417_p2;
[2025-05-04 13:47:44,286]        |                                   ^
[2025-05-04 13:47:44,286] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145754:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_215_fu_10432_p2' generates 1 bits.
[2025-05-04 13:47:44,286]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,286] 145754 | assign zext_ln218_214_fu_10438_p1 = xor_ln1039_215_fu_10432_p2;
[2025-05-04 13:47:44,286]        |                                   ^
[2025-05-04 13:47:44,286] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145756:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_216_fu_10447_p2' generates 1 bits.
[2025-05-04 13:47:44,286]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,286] 145756 | assign zext_ln218_215_fu_10453_p1 = xor_ln1039_216_fu_10447_p2;
[2025-05-04 13:47:44,287]        |                                   ^
[2025-05-04 13:47:44,287] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145758:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_217_fu_10462_p2' generates 1 bits.
[2025-05-04 13:47:44,287]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,287] 145758 | assign zext_ln218_216_fu_10468_p1 = xor_ln1039_217_fu_10462_p2;
[2025-05-04 13:47:44,287]        |                                   ^
[2025-05-04 13:47:44,287] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145760:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_218_fu_10477_p2' generates 1 bits.
[2025-05-04 13:47:44,287]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,287] 145760 | assign zext_ln218_217_fu_10483_p1 = xor_ln1039_218_fu_10477_p2;
[2025-05-04 13:47:44,287]        |                                   ^
[2025-05-04 13:47:44,287] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145762:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_219_fu_10492_p2' generates 1 bits.
[2025-05-04 13:47:44,287]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,287] 145762 | assign zext_ln218_218_fu_10498_p1 = xor_ln1039_219_fu_10492_p2;
[2025-05-04 13:47:44,287]        |                                   ^
[2025-05-04 13:47:44,287] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145764:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_220_fu_10507_p2' generates 1 bits.
[2025-05-04 13:47:44,287]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,287] 145764 | assign zext_ln218_219_fu_10513_p1 = xor_ln1039_220_fu_10507_p2;
[2025-05-04 13:47:44,287]        |                                   ^
[2025-05-04 13:47:44,287] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145766:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_7537_p2' generates 1 bits.
[2025-05-04 13:47:44,287]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,287] 145766 | assign zext_ln218_21_fu_7543_p1 = xor_ln1039_22_fu_7537_p2;
[2025-05-04 13:47:44,287]        |                                 ^
[2025-05-04 13:47:44,287] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145768:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_221_fu_10522_p2' generates 1 bits.
[2025-05-04 13:47:44,288]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,288] 145768 | assign zext_ln218_220_fu_10528_p1 = xor_ln1039_221_fu_10522_p2;
[2025-05-04 13:47:44,288]        |                                   ^
[2025-05-04 13:47:44,288] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145770:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_222_fu_10537_p2' generates 1 bits.
[2025-05-04 13:47:44,288]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,288] 145770 | assign zext_ln218_221_fu_10543_p1 = xor_ln1039_222_fu_10537_p2;
[2025-05-04 13:47:44,288]        |                                   ^
[2025-05-04 13:47:44,288] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145772:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_223_fu_10552_p2' generates 1 bits.
[2025-05-04 13:47:44,288]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,288] 145772 | assign zext_ln218_222_fu_10558_p1 = xor_ln1039_223_fu_10552_p2;
[2025-05-04 13:47:44,288]        |                                   ^
[2025-05-04 13:47:44,288] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145774:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_224_fu_10567_p2' generates 1 bits.
[2025-05-04 13:47:44,288]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,288] 145774 | assign zext_ln218_223_fu_10573_p1 = xor_ln1039_224_fu_10567_p2;
[2025-05-04 13:47:44,288]        |                                   ^
[2025-05-04 13:47:44,288] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145776:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_225_fu_10582_p2' generates 1 bits.
[2025-05-04 13:47:44,288]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,288] 145776 | assign zext_ln218_224_fu_10588_p1 = xor_ln1039_225_fu_10582_p2;
[2025-05-04 13:47:44,288]        |                                   ^
[2025-05-04 13:47:44,288] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145778:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_226_fu_10597_p2' generates 1 bits.
[2025-05-04 13:47:44,288]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,288] 145778 | assign zext_ln218_225_fu_10603_p1 = xor_ln1039_226_fu_10597_p2;
[2025-05-04 13:47:44,288]        |                                   ^
[2025-05-04 13:47:44,289] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145780:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_227_fu_10612_p2' generates 1 bits.
[2025-05-04 13:47:44,289]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,289] 145780 | assign zext_ln218_226_fu_10618_p1 = xor_ln1039_227_fu_10612_p2;
[2025-05-04 13:47:44,289]        |                                   ^
[2025-05-04 13:47:44,289] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145782:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_228_fu_10627_p2' generates 1 bits.
[2025-05-04 13:47:44,289]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,289] 145782 | assign zext_ln218_227_fu_10633_p1 = xor_ln1039_228_fu_10627_p2;
[2025-05-04 13:47:44,289]        |                                   ^
[2025-05-04 13:47:44,289] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145784:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_229_fu_10642_p2' generates 1 bits.
[2025-05-04 13:47:44,289]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,289] 145784 | assign zext_ln218_228_fu_10648_p1 = xor_ln1039_229_fu_10642_p2;
[2025-05-04 13:47:44,289]        |                                   ^
[2025-05-04 13:47:44,289] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145786:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_230_fu_10657_p2' generates 1 bits.
[2025-05-04 13:47:44,289]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,289] 145786 | assign zext_ln218_229_fu_10663_p1 = xor_ln1039_230_fu_10657_p2;
[2025-05-04 13:47:44,289]        |                                   ^
[2025-05-04 13:47:44,289] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145788:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_23_fu_7552_p2' generates 1 bits.
[2025-05-04 13:47:44,289]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,289] 145788 | assign zext_ln218_22_fu_7558_p1 = xor_ln1039_23_fu_7552_p2;
[2025-05-04 13:47:44,289]        |                                 ^
[2025-05-04 13:47:44,289] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145790:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_231_fu_10672_p2' generates 1 bits.
[2025-05-04 13:47:44,289]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,290] 145790 | assign zext_ln218_230_fu_10678_p1 = xor_ln1039_231_fu_10672_p2;
[2025-05-04 13:47:44,290]        |                                   ^
[2025-05-04 13:47:44,290] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145792:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_232_fu_10687_p2' generates 1 bits.
[2025-05-04 13:47:44,290]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,290] 145792 | assign zext_ln218_231_fu_10693_p1 = xor_ln1039_232_fu_10687_p2;
[2025-05-04 13:47:44,290]        |                                   ^
[2025-05-04 13:47:44,290] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145794:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_233_fu_10702_p2' generates 1 bits.
[2025-05-04 13:47:44,290]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,290] 145794 | assign zext_ln218_232_fu_10708_p1 = xor_ln1039_233_fu_10702_p2;
[2025-05-04 13:47:44,290]        |                                   ^
[2025-05-04 13:47:44,290] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145796:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_234_fu_10717_p2' generates 1 bits.
[2025-05-04 13:47:44,290]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,290] 145796 | assign zext_ln218_233_fu_10723_p1 = xor_ln1039_234_fu_10717_p2;
[2025-05-04 13:47:44,290]        |                                   ^
[2025-05-04 13:47:44,290] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145798:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_235_fu_10732_p2' generates 1 bits.
[2025-05-04 13:47:44,290]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,290] 145798 | assign zext_ln218_234_fu_10738_p1 = xor_ln1039_235_fu_10732_p2;
[2025-05-04 13:47:44,290]        |                                   ^
[2025-05-04 13:47:44,290] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145800:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_236_fu_10747_p2' generates 1 bits.
[2025-05-04 13:47:44,290]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,290] 145800 | assign zext_ln218_235_fu_10753_p1 = xor_ln1039_236_fu_10747_p2;
[2025-05-04 13:47:44,290]        |                                   ^
[2025-05-04 13:47:44,290] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145802:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_237_fu_10762_p2' generates 1 bits.
[2025-05-04 13:47:44,291]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,291] 145802 | assign zext_ln218_236_fu_10768_p1 = xor_ln1039_237_fu_10762_p2;
[2025-05-04 13:47:44,291]        |                                   ^
[2025-05-04 13:47:44,291] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145804:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_238_fu_10777_p2' generates 1 bits.
[2025-05-04 13:47:44,291]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,291] 145804 | assign zext_ln218_237_fu_10783_p1 = xor_ln1039_238_fu_10777_p2;
[2025-05-04 13:47:44,291]        |                                   ^
[2025-05-04 13:47:44,291] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145806:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_239_fu_10792_p2' generates 1 bits.
[2025-05-04 13:47:44,291]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,291] 145806 | assign zext_ln218_238_fu_10798_p1 = xor_ln1039_239_fu_10792_p2;
[2025-05-04 13:47:44,291]        |                                   ^
[2025-05-04 13:47:44,291] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145808:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_240_fu_10807_p2' generates 1 bits.
[2025-05-04 13:47:44,291]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,291] 145808 | assign zext_ln218_239_fu_10813_p1 = xor_ln1039_240_fu_10807_p2;
[2025-05-04 13:47:44,291]        |                                   ^
[2025-05-04 13:47:44,291] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145810:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_7567_p2' generates 1 bits.
[2025-05-04 13:47:44,291]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,291] 145810 | assign zext_ln218_23_fu_7573_p1 = xor_ln1039_24_fu_7567_p2;
[2025-05-04 13:47:44,291]        |                                 ^
[2025-05-04 13:47:44,291] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145812:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_241_fu_10822_p2' generates 1 bits.
[2025-05-04 13:47:44,291]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,291] 145812 | assign zext_ln218_240_fu_10828_p1 = xor_ln1039_241_fu_10822_p2;
[2025-05-04 13:47:44,292]        |                                   ^
[2025-05-04 13:47:44,292] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145814:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_242_fu_10837_p2' generates 1 bits.
[2025-05-04 13:47:44,292]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,292] 145814 | assign zext_ln218_241_fu_10843_p1 = xor_ln1039_242_fu_10837_p2;
[2025-05-04 13:47:44,292]        |                                   ^
[2025-05-04 13:47:44,292] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145816:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_243_fu_10852_p2' generates 1 bits.
[2025-05-04 13:47:44,292]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,292] 145816 | assign zext_ln218_242_fu_10858_p1 = xor_ln1039_243_fu_10852_p2;
[2025-05-04 13:47:44,292]        |                                   ^
[2025-05-04 13:47:44,292] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145818:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_244_fu_10867_p2' generates 1 bits.
[2025-05-04 13:47:44,292]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,292] 145818 | assign zext_ln218_243_fu_10873_p1 = xor_ln1039_244_fu_10867_p2;
[2025-05-04 13:47:44,292]        |                                   ^
[2025-05-04 13:47:44,292] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145820:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_245_fu_10882_p2' generates 1 bits.
[2025-05-04 13:47:44,292]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,292] 145820 | assign zext_ln218_244_fu_10888_p1 = xor_ln1039_245_fu_10882_p2;
[2025-05-04 13:47:44,292]        |                                   ^
[2025-05-04 13:47:44,292] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145822:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_246_fu_10897_p2' generates 1 bits.
[2025-05-04 13:47:44,292]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,292] 145822 | assign zext_ln218_245_fu_10903_p1 = xor_ln1039_246_fu_10897_p2;
[2025-05-04 13:47:44,292]        |                                   ^
[2025-05-04 13:47:44,292] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145824:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_247_fu_10912_p2' generates 1 bits.
[2025-05-04 13:47:44,292]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,293] 145824 | assign zext_ln218_246_fu_10918_p1 = xor_ln1039_247_fu_10912_p2;
[2025-05-04 13:47:44,293]        |                                   ^
[2025-05-04 13:47:44,293] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145826:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_248_fu_10927_p2' generates 1 bits.
[2025-05-04 13:47:44,293]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,293] 145826 | assign zext_ln218_247_fu_10933_p1 = xor_ln1039_248_fu_10927_p2;
[2025-05-04 13:47:44,293]        |                                   ^
[2025-05-04 13:47:44,293] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145828:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_249_fu_10942_p2' generates 1 bits.
[2025-05-04 13:47:44,293]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,293] 145828 | assign zext_ln218_248_fu_10948_p1 = xor_ln1039_249_fu_10942_p2;
[2025-05-04 13:47:44,293]        |                                   ^
[2025-05-04 13:47:44,293] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145830:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_250_fu_10957_p2' generates 1 bits.
[2025-05-04 13:47:44,293]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,293] 145830 | assign zext_ln218_249_fu_10963_p1 = xor_ln1039_250_fu_10957_p2;
[2025-05-04 13:47:44,293]        |                                   ^
[2025-05-04 13:47:44,293] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145832:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_7582_p2' generates 1 bits.
[2025-05-04 13:47:44,293]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,293] 145832 | assign zext_ln218_24_fu_7588_p1 = xor_ln1039_25_fu_7582_p2;
[2025-05-04 13:47:44,293]        |                                 ^
[2025-05-04 13:47:44,293] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145834:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_251_fu_10972_p2' generates 1 bits.
[2025-05-04 13:47:44,293]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,293] 145834 | assign zext_ln218_250_fu_10978_p1 = xor_ln1039_251_fu_10972_p2;
[2025-05-04 13:47:44,294]        |                                   ^
[2025-05-04 13:47:44,294] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145836:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_252_fu_10987_p2' generates 1 bits.
[2025-05-04 13:47:44,294]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,294] 145836 | assign zext_ln218_251_fu_10993_p1 = xor_ln1039_252_fu_10987_p2;
[2025-05-04 13:47:44,294]        |                                   ^
[2025-05-04 13:47:44,294] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145838:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_253_fu_11002_p2' generates 1 bits.
[2025-05-04 13:47:44,294]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,294] 145838 | assign zext_ln218_252_fu_11008_p1 = xor_ln1039_253_fu_11002_p2;
[2025-05-04 13:47:44,294]        |                                   ^
[2025-05-04 13:47:44,294] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145840:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_26_fu_7597_p2' generates 1 bits.
[2025-05-04 13:47:44,294]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,294] 145840 | assign zext_ln218_25_fu_7603_p1 = xor_ln1039_26_fu_7597_p2;
[2025-05-04 13:47:44,294]        |                                 ^
[2025-05-04 13:47:44,294] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145842:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_7612_p2' generates 1 bits.
[2025-05-04 13:47:44,294]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,294] 145842 | assign zext_ln218_26_fu_7618_p1 = xor_ln1039_27_fu_7612_p2;
[2025-05-04 13:47:44,294]        |                                 ^
[2025-05-04 13:47:44,294] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145844:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_28_fu_7627_p2' generates 1 bits.
[2025-05-04 13:47:44,294]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,294] 145844 | assign zext_ln218_27_fu_7633_p1 = xor_ln1039_28_fu_7627_p2;
[2025-05-04 13:47:44,294]        |                                 ^
[2025-05-04 13:47:44,294] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145846:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_29_fu_7642_p2' generates 1 bits.
[2025-05-04 13:47:44,295]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,295] 145846 | assign zext_ln218_28_fu_7648_p1 = xor_ln1039_29_fu_7642_p2;
[2025-05-04 13:47:44,295]        |                                 ^
[2025-05-04 13:47:44,295] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145848:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_30_fu_7657_p2' generates 1 bits.
[2025-05-04 13:47:44,295]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,295] 145848 | assign zext_ln218_29_fu_7663_p1 = xor_ln1039_30_fu_7657_p2;
[2025-05-04 13:47:44,295]        |                                 ^
[2025-05-04 13:47:44,295] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145850:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_7252_p2' generates 1 bits.
[2025-05-04 13:47:44,295]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,295] 145850 | assign zext_ln218_2_fu_7258_p1 = xor_ln1039_3_fu_7252_p2;
[2025-05-04 13:47:44,295]        |                                ^
[2025-05-04 13:47:44,295] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145852:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_31_fu_7672_p2' generates 1 bits.
[2025-05-04 13:47:44,295]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,295] 145852 | assign zext_ln218_30_fu_7678_p1 = xor_ln1039_31_fu_7672_p2;
[2025-05-04 13:47:44,295]        |                                 ^
[2025-05-04 13:47:44,295] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145854:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_32_fu_7687_p2' generates 1 bits.
[2025-05-04 13:47:44,295]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,295] 145854 | assign zext_ln218_31_fu_7693_p1 = xor_ln1039_32_fu_7687_p2;
[2025-05-04 13:47:44,295]        |                                 ^
[2025-05-04 13:47:44,295] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145856:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_33_fu_7702_p2' generates 1 bits.
[2025-05-04 13:47:44,295]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,295] 145856 | assign zext_ln218_32_fu_7708_p1 = xor_ln1039_33_fu_7702_p2;
[2025-05-04 13:47:44,296]        |                                 ^
[2025-05-04 13:47:44,296] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145858:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_34_fu_7717_p2' generates 1 bits.
[2025-05-04 13:47:44,296]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,296] 145858 | assign zext_ln218_33_fu_7723_p1 = xor_ln1039_34_fu_7717_p2;
[2025-05-04 13:47:44,296]        |                                 ^
[2025-05-04 13:47:44,296] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145860:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_35_fu_7732_p2' generates 1 bits.
[2025-05-04 13:47:44,296]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,296] 145860 | assign zext_ln218_34_fu_7738_p1 = xor_ln1039_35_fu_7732_p2;
[2025-05-04 13:47:44,296]        |                                 ^
[2025-05-04 13:47:44,296] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145862:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_36_fu_7747_p2' generates 1 bits.
[2025-05-04 13:47:44,296]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,296] 145862 | assign zext_ln218_35_fu_7753_p1 = xor_ln1039_36_fu_7747_p2;
[2025-05-04 13:47:44,296]        |                                 ^
[2025-05-04 13:47:44,296] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145864:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_37_fu_7762_p2' generates 1 bits.
[2025-05-04 13:47:44,296]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,296] 145864 | assign zext_ln218_36_fu_7768_p1 = xor_ln1039_37_fu_7762_p2;
[2025-05-04 13:47:44,296]        |                                 ^
[2025-05-04 13:47:44,296] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145866:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_38_fu_7777_p2' generates 1 bits.
[2025-05-04 13:47:44,296]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,296] 145866 | assign zext_ln218_37_fu_7783_p1 = xor_ln1039_38_fu_7777_p2;
[2025-05-04 13:47:44,296]        |                                 ^
[2025-05-04 13:47:44,296] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145868:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_39_fu_7792_p2' generates 1 bits.
[2025-05-04 13:47:44,297]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,297] 145868 | assign zext_ln218_38_fu_7798_p1 = xor_ln1039_39_fu_7792_p2;
[2025-05-04 13:47:44,297]        |                                 ^
[2025-05-04 13:47:44,297] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145870:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_40_fu_7807_p2' generates 1 bits.
[2025-05-04 13:47:44,297]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,297] 145870 | assign zext_ln218_39_fu_7813_p1 = xor_ln1039_40_fu_7807_p2;
[2025-05-04 13:47:44,297]        |                                 ^
[2025-05-04 13:47:44,297] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145872:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_7267_p2' generates 1 bits.
[2025-05-04 13:47:44,297]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,297] 145872 | assign zext_ln218_3_fu_7273_p1 = xor_ln1039_4_fu_7267_p2;
[2025-05-04 13:47:44,297]        |                                ^
[2025-05-04 13:47:44,297] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145874:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_41_fu_7822_p2' generates 1 bits.
[2025-05-04 13:47:44,297]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,297] 145874 | assign zext_ln218_40_fu_7828_p1 = xor_ln1039_41_fu_7822_p2;
[2025-05-04 13:47:44,297]        |                                 ^
[2025-05-04 13:47:44,297] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145876:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_42_fu_7837_p2' generates 1 bits.
[2025-05-04 13:47:44,297]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,297] 145876 | assign zext_ln218_41_fu_7843_p1 = xor_ln1039_42_fu_7837_p2;
[2025-05-04 13:47:44,297]        |                                 ^
[2025-05-04 13:47:44,297] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145878:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_43_fu_7852_p2' generates 1 bits.
[2025-05-04 13:47:44,297]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,297] 145878 | assign zext_ln218_42_fu_7858_p1 = xor_ln1039_43_fu_7852_p2;
[2025-05-04 13:47:44,297]        |                                 ^
[2025-05-04 13:47:44,298] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145880:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_44_fu_7867_p2' generates 1 bits.
[2025-05-04 13:47:44,298]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,298] 145880 | assign zext_ln218_43_fu_7873_p1 = xor_ln1039_44_fu_7867_p2;
[2025-05-04 13:47:44,298]        |                                 ^
[2025-05-04 13:47:44,298] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145882:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_45_fu_7882_p2' generates 1 bits.
[2025-05-04 13:47:44,298]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,298] 145882 | assign zext_ln218_44_fu_7888_p1 = xor_ln1039_45_fu_7882_p2;
[2025-05-04 13:47:44,298]        |                                 ^
[2025-05-04 13:47:44,298] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145884:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_46_fu_7897_p2' generates 1 bits.
[2025-05-04 13:47:44,298]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,298] 145884 | assign zext_ln218_45_fu_7903_p1 = xor_ln1039_46_fu_7897_p2;
[2025-05-04 13:47:44,298]        |                                 ^
[2025-05-04 13:47:44,298] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145886:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_47_fu_7912_p2' generates 1 bits.
[2025-05-04 13:47:44,298]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,298] 145886 | assign zext_ln218_46_fu_7918_p1 = xor_ln1039_47_fu_7912_p2;
[2025-05-04 13:47:44,298]        |                                 ^
[2025-05-04 13:47:44,298] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145888:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_48_fu_7927_p2' generates 1 bits.
[2025-05-04 13:47:44,298]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,298] 145888 | assign zext_ln218_47_fu_7933_p1 = xor_ln1039_48_fu_7927_p2;
[2025-05-04 13:47:44,298]        |                                 ^
[2025-05-04 13:47:44,298] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145890:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_49_fu_7942_p2' generates 1 bits.
[2025-05-04 13:47:44,298]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,299] 145890 | assign zext_ln218_48_fu_7948_p1 = xor_ln1039_49_fu_7942_p2;
[2025-05-04 13:47:44,299]        |                                 ^
[2025-05-04 13:47:44,299] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145892:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_50_fu_7957_p2' generates 1 bits.
[2025-05-04 13:47:44,299]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,299] 145892 | assign zext_ln218_49_fu_7963_p1 = xor_ln1039_50_fu_7957_p2;
[2025-05-04 13:47:44,299]        |                                 ^
[2025-05-04 13:47:44,299] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145894:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_7282_p2' generates 1 bits.
[2025-05-04 13:47:44,299]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,299] 145894 | assign zext_ln218_4_fu_7288_p1 = xor_ln1039_5_fu_7282_p2;
[2025-05-04 13:47:44,299]        |                                ^
[2025-05-04 13:47:44,299] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145896:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_51_fu_7972_p2' generates 1 bits.
[2025-05-04 13:47:44,299]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,299] 145896 | assign zext_ln218_50_fu_7978_p1 = xor_ln1039_51_fu_7972_p2;
[2025-05-04 13:47:44,299]        |                                 ^
[2025-05-04 13:47:44,299] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145898:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_52_fu_7987_p2' generates 1 bits.
[2025-05-04 13:47:44,299]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,299] 145898 | assign zext_ln218_51_fu_7993_p1 = xor_ln1039_52_fu_7987_p2;
[2025-05-04 13:47:44,299]        |                                 ^
[2025-05-04 13:47:44,299] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145900:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_53_fu_8002_p2' generates 1 bits.
[2025-05-04 13:47:44,299]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,299] 145900 | assign zext_ln218_52_fu_8008_p1 = xor_ln1039_53_fu_8002_p2;
[2025-05-04 13:47:44,299]        |                                 ^
[2025-05-04 13:47:44,299] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145902:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_54_fu_8017_p2' generates 1 bits.
[2025-05-04 13:47:44,300]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,300] 145902 | assign zext_ln218_53_fu_8023_p1 = xor_ln1039_54_fu_8017_p2;
[2025-05-04 13:47:44,300]        |                                 ^
[2025-05-04 13:47:44,300] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145904:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_55_fu_8032_p2' generates 1 bits.
[2025-05-04 13:47:44,300]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,300] 145904 | assign zext_ln218_54_fu_8038_p1 = xor_ln1039_55_fu_8032_p2;
[2025-05-04 13:47:44,300]        |                                 ^
[2025-05-04 13:47:44,300] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145906:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_56_fu_8047_p2' generates 1 bits.
[2025-05-04 13:47:44,300]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,300] 145906 | assign zext_ln218_55_fu_8053_p1 = xor_ln1039_56_fu_8047_p2;
[2025-05-04 13:47:44,300]        |                                 ^
[2025-05-04 13:47:44,300] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145908:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_57_fu_8062_p2' generates 1 bits.
[2025-05-04 13:47:44,300]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,300] 145908 | assign zext_ln218_56_fu_8068_p1 = xor_ln1039_57_fu_8062_p2;
[2025-05-04 13:47:44,300]        |                                 ^
[2025-05-04 13:47:44,300] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145910:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_58_fu_8077_p2' generates 1 bits.
[2025-05-04 13:47:44,300]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,300] 145910 | assign zext_ln218_57_fu_8083_p1 = xor_ln1039_58_fu_8077_p2;
[2025-05-04 13:47:44,300]        |                                 ^
[2025-05-04 13:47:44,300] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145912:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_59_fu_8092_p2' generates 1 bits.
[2025-05-04 13:47:44,300]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,300] 145912 | assign zext_ln218_58_fu_8098_p1 = xor_ln1039_59_fu_8092_p2;
[2025-05-04 13:47:44,301]        |                                 ^
[2025-05-04 13:47:44,301] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145914:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_60_fu_8107_p2' generates 1 bits.
[2025-05-04 13:47:44,301]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,301] 145914 | assign zext_ln218_59_fu_8113_p1 = xor_ln1039_60_fu_8107_p2;
[2025-05-04 13:47:44,301]        |                                 ^
[2025-05-04 13:47:44,301] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145916:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_7297_p2' generates 1 bits.
[2025-05-04 13:47:44,301]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,301] 145916 | assign zext_ln218_5_fu_7303_p1 = xor_ln1039_6_fu_7297_p2;
[2025-05-04 13:47:44,301]        |                                ^
[2025-05-04 13:47:44,301] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145918:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_61_fu_8122_p2' generates 1 bits.
[2025-05-04 13:47:44,301]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,301] 145918 | assign zext_ln218_60_fu_8128_p1 = xor_ln1039_61_fu_8122_p2;
[2025-05-04 13:47:44,301]        |                                 ^
[2025-05-04 13:47:44,301] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145920:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_62_fu_8137_p2' generates 1 bits.
[2025-05-04 13:47:44,301]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,301] 145920 | assign zext_ln218_61_fu_8143_p1 = xor_ln1039_62_fu_8137_p2;
[2025-05-04 13:47:44,301]        |                                 ^
[2025-05-04 13:47:44,301] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145922:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_63_fu_8152_p2' generates 1 bits.
[2025-05-04 13:47:44,301]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,301] 145922 | assign zext_ln218_62_fu_8158_p1 = xor_ln1039_63_fu_8152_p2;
[2025-05-04 13:47:44,301]        |                                 ^
[2025-05-04 13:47:44,301] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145924:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_64_fu_8167_p2' generates 1 bits.
[2025-05-04 13:47:44,302]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,302] 145924 | assign zext_ln218_63_fu_8173_p1 = xor_ln1039_64_fu_8167_p2;
[2025-05-04 13:47:44,302]        |                                 ^
[2025-05-04 13:47:44,302] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145926:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_65_fu_8182_p2' generates 1 bits.
[2025-05-04 13:47:44,302]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,302] 145926 | assign zext_ln218_64_fu_8188_p1 = xor_ln1039_65_fu_8182_p2;
[2025-05-04 13:47:44,302]        |                                 ^
[2025-05-04 13:47:44,302] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145928:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_66_fu_8197_p2' generates 1 bits.
[2025-05-04 13:47:44,302]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,302] 145928 | assign zext_ln218_65_fu_8203_p1 = xor_ln1039_66_fu_8197_p2;
[2025-05-04 13:47:44,302]        |                                 ^
[2025-05-04 13:47:44,302] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145930:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_67_fu_8212_p2' generates 1 bits.
[2025-05-04 13:47:44,302]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,302] 145930 | assign zext_ln218_66_fu_8218_p1 = xor_ln1039_67_fu_8212_p2;
[2025-05-04 13:47:44,302]        |                                 ^
[2025-05-04 13:47:44,302] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145932:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_68_fu_8227_p2' generates 1 bits.
[2025-05-04 13:47:44,302]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,302] 145932 | assign zext_ln218_67_fu_8233_p1 = xor_ln1039_68_fu_8227_p2;
[2025-05-04 13:47:44,302]        |                                 ^
[2025-05-04 13:47:44,302] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145934:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_69_fu_8242_p2' generates 1 bits.
[2025-05-04 13:47:44,302]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,302] 145934 | assign zext_ln218_68_fu_8248_p1 = xor_ln1039_69_fu_8242_p2;
[2025-05-04 13:47:44,302]        |                                 ^
[2025-05-04 13:47:44,303] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145936:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_70_fu_8257_p2' generates 1 bits.
[2025-05-04 13:47:44,303]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,303] 145936 | assign zext_ln218_69_fu_8263_p1 = xor_ln1039_70_fu_8257_p2;
[2025-05-04 13:47:44,303]        |                                 ^
[2025-05-04 13:47:44,303] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145938:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_7312_p2' generates 1 bits.
[2025-05-04 13:47:44,303]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,303] 145938 | assign zext_ln218_6_fu_7318_p1 = xor_ln1039_7_fu_7312_p2;
[2025-05-04 13:47:44,303]        |                                ^
[2025-05-04 13:47:44,303] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145940:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_71_fu_8272_p2' generates 1 bits.
[2025-05-04 13:47:44,303]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,303] 145940 | assign zext_ln218_70_fu_8278_p1 = xor_ln1039_71_fu_8272_p2;
[2025-05-04 13:47:44,303]        |                                 ^
[2025-05-04 13:47:44,303] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145942:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_72_fu_8287_p2' generates 1 bits.
[2025-05-04 13:47:44,303]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,303] 145942 | assign zext_ln218_71_fu_8293_p1 = xor_ln1039_72_fu_8287_p2;
[2025-05-04 13:47:44,303]        |                                 ^
[2025-05-04 13:47:44,303] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145944:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_73_fu_8302_p2' generates 1 bits.
[2025-05-04 13:47:44,303]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,303] 145944 | assign zext_ln218_72_fu_8308_p1 = xor_ln1039_73_fu_8302_p2;
[2025-05-04 13:47:44,303]        |                                 ^
[2025-05-04 13:47:44,303] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145946:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_74_fu_8317_p2' generates 1 bits.
[2025-05-04 13:47:44,303]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,304] 145946 | assign zext_ln218_73_fu_8323_p1 = xor_ln1039_74_fu_8317_p2;
[2025-05-04 13:47:44,304]        |                                 ^
[2025-05-04 13:47:44,304] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145948:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_75_fu_8332_p2' generates 1 bits.
[2025-05-04 13:47:44,304]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,304] 145948 | assign zext_ln218_74_fu_8338_p1 = xor_ln1039_75_fu_8332_p2;
[2025-05-04 13:47:44,304]        |                                 ^
[2025-05-04 13:47:44,304] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145950:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_76_fu_8347_p2' generates 1 bits.
[2025-05-04 13:47:44,304]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,304] 145950 | assign zext_ln218_75_fu_8353_p1 = xor_ln1039_76_fu_8347_p2;
[2025-05-04 13:47:44,304]        |                                 ^
[2025-05-04 13:47:44,304] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145952:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_77_fu_8362_p2' generates 1 bits.
[2025-05-04 13:47:44,304]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,304] 145952 | assign zext_ln218_76_fu_8368_p1 = xor_ln1039_77_fu_8362_p2;
[2025-05-04 13:47:44,304]        |                                 ^
[2025-05-04 13:47:44,304] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145954:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_78_fu_8377_p2' generates 1 bits.
[2025-05-04 13:47:44,304]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,304] 145954 | assign zext_ln218_77_fu_8383_p1 = xor_ln1039_78_fu_8377_p2;
[2025-05-04 13:47:44,304]        |                                 ^
[2025-05-04 13:47:44,304] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145956:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_79_fu_8392_p2' generates 1 bits.
[2025-05-04 13:47:44,304]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,304] 145956 | assign zext_ln218_78_fu_8398_p1 = xor_ln1039_79_fu_8392_p2;
[2025-05-04 13:47:44,304]        |                                 ^
[2025-05-04 13:47:44,304] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145958:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_80_fu_8407_p2' generates 1 bits.
[2025-05-04 13:47:44,305]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,305] 145958 | assign zext_ln218_79_fu_8413_p1 = xor_ln1039_80_fu_8407_p2;
[2025-05-04 13:47:44,305]        |                                 ^
[2025-05-04 13:47:44,305] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145960:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_7327_p2' generates 1 bits.
[2025-05-04 13:47:44,305]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,305] 145960 | assign zext_ln218_7_fu_7333_p1 = xor_ln1039_8_fu_7327_p2;
[2025-05-04 13:47:44,305]        |                                ^
[2025-05-04 13:47:44,305] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145962:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_81_fu_8422_p2' generates 1 bits.
[2025-05-04 13:47:44,305]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,305] 145962 | assign zext_ln218_80_fu_8428_p1 = xor_ln1039_81_fu_8422_p2;
[2025-05-04 13:47:44,305]        |                                 ^
[2025-05-04 13:47:44,305] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145964:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_82_fu_8437_p2' generates 1 bits.
[2025-05-04 13:47:44,305]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,305] 145964 | assign zext_ln218_81_fu_8443_p1 = xor_ln1039_82_fu_8437_p2;
[2025-05-04 13:47:44,305]        |                                 ^
[2025-05-04 13:47:44,305] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145966:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_83_fu_8452_p2' generates 1 bits.
[2025-05-04 13:47:44,305]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,305] 145966 | assign zext_ln218_82_fu_8458_p1 = xor_ln1039_83_fu_8452_p2;
[2025-05-04 13:47:44,305]        |                                 ^
[2025-05-04 13:47:44,305] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145968:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_84_fu_8467_p2' generates 1 bits.
[2025-05-04 13:47:44,305]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,305] 145968 | assign zext_ln218_83_fu_8473_p1 = xor_ln1039_84_fu_8467_p2;
[2025-05-04 13:47:44,305]        |                                 ^
[2025-05-04 13:47:44,306] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145970:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_85_fu_8482_p2' generates 1 bits.
[2025-05-04 13:47:44,306]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,306] 145970 | assign zext_ln218_84_fu_8488_p1 = xor_ln1039_85_fu_8482_p2;
[2025-05-04 13:47:44,306]        |                                 ^
[2025-05-04 13:47:44,306] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145972:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_86_fu_8497_p2' generates 1 bits.
[2025-05-04 13:47:44,306]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,306] 145972 | assign zext_ln218_85_fu_8503_p1 = xor_ln1039_86_fu_8497_p2;
[2025-05-04 13:47:44,306]        |                                 ^
[2025-05-04 13:47:44,306] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145974:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_87_fu_8512_p2' generates 1 bits.
[2025-05-04 13:47:44,306]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,306] 145974 | assign zext_ln218_86_fu_8518_p1 = xor_ln1039_87_fu_8512_p2;
[2025-05-04 13:47:44,306]        |                                 ^
[2025-05-04 13:47:44,306] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145976:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_88_fu_8527_p2' generates 1 bits.
[2025-05-04 13:47:44,306]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,306] 145976 | assign zext_ln218_87_fu_8533_p1 = xor_ln1039_88_fu_8527_p2;
[2025-05-04 13:47:44,306]        |                                 ^
[2025-05-04 13:47:44,306] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145978:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_89_fu_8542_p2' generates 1 bits.
[2025-05-04 13:47:44,306]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,306] 145978 | assign zext_ln218_88_fu_8548_p1 = xor_ln1039_89_fu_8542_p2;
[2025-05-04 13:47:44,306]        |                                 ^
[2025-05-04 13:47:44,306] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145980:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_90_fu_8557_p2' generates 1 bits.
[2025-05-04 13:47:44,306]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,307] 145980 | assign zext_ln218_89_fu_8563_p1 = xor_ln1039_90_fu_8557_p2;
[2025-05-04 13:47:44,307]        |                                 ^
[2025-05-04 13:47:44,307] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145982:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_7342_p2' generates 1 bits.
[2025-05-04 13:47:44,307]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,307] 145982 | assign zext_ln218_8_fu_7348_p1 = xor_ln1039_9_fu_7342_p2;
[2025-05-04 13:47:44,307]        |                                ^
[2025-05-04 13:47:44,307] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145984:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_91_fu_8572_p2' generates 1 bits.
[2025-05-04 13:47:44,307]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,307] 145984 | assign zext_ln218_90_fu_8578_p1 = xor_ln1039_91_fu_8572_p2;
[2025-05-04 13:47:44,307]        |                                 ^
[2025-05-04 13:47:44,307] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145986:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_92_fu_8587_p2' generates 1 bits.
[2025-05-04 13:47:44,307]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,307] 145986 | assign zext_ln218_91_fu_8593_p1 = xor_ln1039_92_fu_8587_p2;
[2025-05-04 13:47:44,307]        |                                 ^
[2025-05-04 13:47:44,307] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145988:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_93_fu_8602_p2' generates 1 bits.
[2025-05-04 13:47:44,307]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,307] 145988 | assign zext_ln218_92_fu_8608_p1 = xor_ln1039_93_fu_8602_p2;
[2025-05-04 13:47:44,307]        |                                 ^
[2025-05-04 13:47:44,307] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145990:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_94_fu_8617_p2' generates 1 bits.
[2025-05-04 13:47:44,307]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,307] 145990 | assign zext_ln218_93_fu_8623_p1 = xor_ln1039_94_fu_8617_p2;
[2025-05-04 13:47:44,307]        |                                 ^
[2025-05-04 13:47:44,308] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145992:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_95_fu_8632_p2' generates 1 bits.
[2025-05-04 13:47:44,308]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,308] 145992 | assign zext_ln218_94_fu_8638_p1 = xor_ln1039_95_fu_8632_p2;
[2025-05-04 13:47:44,308]        |                                 ^
[2025-05-04 13:47:44,308] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145994:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_96_fu_8647_p2' generates 1 bits.
[2025-05-04 13:47:44,308]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,308] 145994 | assign zext_ln218_95_fu_8653_p1 = xor_ln1039_96_fu_8647_p2;
[2025-05-04 13:47:44,308]        |                                 ^
[2025-05-04 13:47:44,308] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145996:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_97_fu_8662_p2' generates 1 bits.
[2025-05-04 13:47:44,308]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,308] 145996 | assign zext_ln218_96_fu_8668_p1 = xor_ln1039_97_fu_8662_p2;
[2025-05-04 13:47:44,308]        |                                 ^
[2025-05-04 13:47:44,308] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:145998:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_98_fu_8677_p2' generates 1 bits.
[2025-05-04 13:47:44,308]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,308] 145998 | assign zext_ln218_97_fu_8683_p1 = xor_ln1039_98_fu_8677_p2;
[2025-05-04 13:47:44,308]        |                                 ^
[2025-05-04 13:47:44,308] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146000:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_99_fu_8692_p2' generates 1 bits.
[2025-05-04 13:47:44,308]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,308] 146000 | assign zext_ln218_98_fu_8698_p1 = xor_ln1039_99_fu_8692_p2;
[2025-05-04 13:47:44,308]        |                                 ^
[2025-05-04 13:47:44,308] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146002:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_100_fu_8707_p2' generates 1 bits.
[2025-05-04 13:47:44,308]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,308] 146002 | assign zext_ln218_99_fu_8713_p1 = xor_ln1039_100_fu_8707_p2;
[2025-05-04 13:47:44,309]        |                                 ^
[2025-05-04 13:47:44,309] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146004:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_7357_p2' generates 1 bits.
[2025-05-04 13:47:44,309]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,309] 146004 | assign zext_ln218_9_fu_7363_p1 = xor_ln1039_10_fu_7357_p2;
[2025-05-04 13:47:44,309]        |                                ^
[2025-05-04 13:47:44,309] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146006:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_7222_p2' generates 1 bits.
[2025-05-04 13:47:44,309]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,309] 146006 | assign zext_ln218_fu_7228_p1 = xor_ln1039_1_fu_7222_p2;
[2025-05-04 13:47:44,309]        |                              ^
[2025-05-04 13:47:44,309] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146008:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_104_fu_12047_p2' generates 2 bits.
[2025-05-04 13:47:44,309]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,309] 146008 | assign zext_ln840_100_fu_12053_p1 = add_ln840_104_fu_12047_p2;
[2025-05-04 13:47:44,309]        |                                   ^
[2025-05-04 13:47:44,309] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146010:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_105_fu_12057_p2' generates 3 bits.
[2025-05-04 13:47:44,309]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,309] 146010 | assign zext_ln840_101_fu_12063_p1 = add_ln840_105_fu_12057_p2;
[2025-05-04 13:47:44,309]        |                                   ^
[2025-05-04 13:47:44,309] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146012:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_106_fu_12067_p2' generates 4 bits.
[2025-05-04 13:47:44,309]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,309] 146012 | assign zext_ln840_102_fu_12073_p1 = add_ln840_106_fu_12067_p2;
[2025-05-04 13:47:44,309]        |                                   ^
[2025-05-04 13:47:44,309] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146014:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_107_fu_12077_p2' generates 5 bits.
[2025-05-04 13:47:44,310]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,310] 146014 | assign zext_ln840_103_fu_12083_p1 = add_ln840_107_fu_12077_p2;
[2025-05-04 13:47:44,310]        |                                   ^
[2025-05-04 13:47:44,310] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146016:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_108_fu_12087_p2' generates 2 bits.
[2025-05-04 13:47:44,310]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,310] 146016 | assign zext_ln840_104_fu_12093_p1 = add_ln840_108_fu_12087_p2;
[2025-05-04 13:47:44,310]        |                                   ^
[2025-05-04 13:47:44,310] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146018:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_109_fu_12097_p2' generates 2 bits.
[2025-05-04 13:47:44,310]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,310] 146018 | assign zext_ln840_105_fu_12103_p1 = add_ln840_109_fu_12097_p2;
[2025-05-04 13:47:44,310]        |                                   ^
[2025-05-04 13:47:44,310] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146020:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_110_fu_12107_p2' generates 3 bits.
[2025-05-04 13:47:44,310]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,310] 146020 | assign zext_ln840_106_fu_12113_p1 = add_ln840_110_fu_12107_p2;
[2025-05-04 13:47:44,310]        |                                   ^
[2025-05-04 13:47:44,310] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146022:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_111_fu_12117_p2' generates 2 bits.
[2025-05-04 13:47:44,310]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,310] 146022 | assign zext_ln840_107_fu_12123_p1 = add_ln840_111_fu_12117_p2;
[2025-05-04 13:47:44,310]        |                                   ^
[2025-05-04 13:47:44,310] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146024:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_112_fu_12127_p2' generates 2 bits.
[2025-05-04 13:47:44,310]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,310] 146024 | assign zext_ln840_108_fu_12133_p1 = add_ln840_112_fu_12127_p2;
[2025-05-04 13:47:44,310]        |                                   ^
[2025-05-04 13:47:44,311] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146026:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_113_fu_12137_p2' generates 3 bits.
[2025-05-04 13:47:44,311]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,311] 146026 | assign zext_ln840_109_fu_12143_p1 = add_ln840_113_fu_12137_p2;
[2025-05-04 13:47:44,311]        |                                   ^
[2025-05-04 13:47:44,311] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146028:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_fu_11129_p2' generates 3 bits.
[2025-05-04 13:47:44,311]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,311] 146028 | assign zext_ln840_10_fu_11135_p1 = add_ln840_11_fu_11129_p2;
[2025-05-04 13:47:44,311]        |                                  ^
[2025-05-04 13:47:44,311] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146030:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_114_fu_12147_p2' generates 4 bits.
[2025-05-04 13:47:44,311]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,311] 146030 | assign zext_ln840_110_fu_12153_p1 = add_ln840_114_fu_12147_p2;
[2025-05-04 13:47:44,311]        |                                   ^
[2025-05-04 13:47:44,311] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146032:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_115_fu_12157_p2' generates 2 bits.
[2025-05-04 13:47:44,311]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,311] 146032 | assign zext_ln840_111_fu_12163_p1 = add_ln840_115_fu_12157_p2;
[2025-05-04 13:47:44,311]        |                                   ^
[2025-05-04 13:47:44,311] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146034:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_116_fu_12167_p2' generates 2 bits.
[2025-05-04 13:47:44,311]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,311] 146034 | assign zext_ln840_112_fu_12173_p1 = add_ln840_116_fu_12167_p2;
[2025-05-04 13:47:44,311]        |                                   ^
[2025-05-04 13:47:44,311] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146036:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_117_fu_12177_p2' generates 3 bits.
[2025-05-04 13:47:44,311]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,312] 146036 | assign zext_ln840_113_fu_12183_p1 = add_ln840_117_fu_12177_p2;
[2025-05-04 13:47:44,312]        |                                   ^
[2025-05-04 13:47:44,312] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146038:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_118_fu_12187_p2' generates 2 bits.
[2025-05-04 13:47:44,312]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,312] 146038 | assign zext_ln840_114_fu_12193_p1 = add_ln840_118_fu_12187_p2;
[2025-05-04 13:47:44,312]        |                                   ^
[2025-05-04 13:47:44,312] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146040:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_119_fu_12197_p2' generates 2 bits.
[2025-05-04 13:47:44,312]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,312] 146040 | assign zext_ln840_115_fu_12203_p1 = add_ln840_119_fu_12197_p2;
[2025-05-04 13:47:44,312]        |                                   ^
[2025-05-04 13:47:44,312] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146042:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_120_fu_12207_p2' generates 3 bits.
[2025-05-04 13:47:44,312]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,312] 146042 | assign zext_ln840_116_fu_12213_p1 = add_ln840_120_fu_12207_p2;
[2025-05-04 13:47:44,312]        |                                   ^
[2025-05-04 13:47:44,312] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146044:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_121_fu_12217_p2' generates 4 bits.
[2025-05-04 13:47:44,312]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,312] 146044 | assign zext_ln840_117_fu_12223_p1 = add_ln840_121_fu_12217_p2;
[2025-05-04 13:47:44,312]        |                                   ^
[2025-05-04 13:47:44,312] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146046:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_122_fu_12227_p2' generates 5 bits.
[2025-05-04 13:47:44,312]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,312] 146046 | assign zext_ln840_118_fu_12233_p1 = add_ln840_122_fu_12227_p2;
[2025-05-04 13:47:44,312]        |                                   ^
[2025-05-04 13:47:44,312] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146048:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_123_fu_12237_p2' generates 6 bits.
[2025-05-04 13:47:44,313]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,313] 146048 | assign zext_ln840_119_fu_12243_p1 = add_ln840_123_fu_12237_p2;
[2025-05-04 13:47:44,313]        |                                   ^
[2025-05-04 13:47:44,313] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146050:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_12_fu_11139_p2' generates 4 bits.
[2025-05-04 13:47:44,313]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,313] 146050 | assign zext_ln840_11_fu_11145_p1 = add_ln840_12_fu_11139_p2;
[2025-05-04 13:47:44,313]        |                                  ^
[2025-05-04 13:47:44,313] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146052:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_124_reg_16243' generates 7 bits.
[2025-05-04 13:47:44,313]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,313] 146052 | assign zext_ln840_120_fu_13509_p1 = add_ln840_124_reg_16243;
[2025-05-04 13:47:44,313]        |                                   ^
[2025-05-04 13:47:44,313] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146054:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_126_fu_12253_p2' generates 2 bits.
[2025-05-04 13:47:44,313]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,313] 146054 | assign zext_ln840_121_fu_12259_p1 = add_ln840_126_fu_12253_p2;
[2025-05-04 13:47:44,313]        |                                   ^
[2025-05-04 13:47:44,313] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146056:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_127_fu_12263_p2' generates 2 bits.
[2025-05-04 13:47:44,313]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,313] 146056 | assign zext_ln840_122_fu_12269_p1 = add_ln840_127_fu_12263_p2;
[2025-05-04 13:47:44,313]        |                                   ^
[2025-05-04 13:47:44,313] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146058:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_128_fu_12273_p2' generates 3 bits.
[2025-05-04 13:47:44,313]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,313] 146058 | assign zext_ln840_123_fu_12279_p1 = add_ln840_128_fu_12273_p2;
[2025-05-04 13:47:44,314]        |                                   ^
[2025-05-04 13:47:44,314] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146060:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_129_fu_12283_p2' generates 2 bits.
[2025-05-04 13:47:44,314]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,314] 146060 | assign zext_ln840_124_fu_12289_p1 = add_ln840_129_fu_12283_p2;
[2025-05-04 13:47:44,314]        |                                   ^
[2025-05-04 13:47:44,314] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146062:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_130_fu_12293_p2' generates 2 bits.
[2025-05-04 13:47:44,314]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,314] 146062 | assign zext_ln840_125_fu_12299_p1 = add_ln840_130_fu_12293_p2;
[2025-05-04 13:47:44,314]        |                                   ^
[2025-05-04 13:47:44,314] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146064:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_131_fu_12303_p2' generates 3 bits.
[2025-05-04 13:47:44,314]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,314] 146064 | assign zext_ln840_126_fu_12309_p1 = add_ln840_131_fu_12303_p2;
[2025-05-04 13:47:44,314]        |                                   ^
[2025-05-04 13:47:44,314] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146066:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_132_fu_12313_p2' generates 4 bits.
[2025-05-04 13:47:44,314]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,314] 146066 | assign zext_ln840_127_fu_12319_p1 = add_ln840_132_fu_12313_p2;
[2025-05-04 13:47:44,314]        |                                   ^
[2025-05-04 13:47:44,314] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146068:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_133_fu_12323_p2' generates 2 bits.
[2025-05-04 13:47:44,314]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,314] 146068 | assign zext_ln840_128_fu_12329_p1 = add_ln840_133_fu_12323_p2;
[2025-05-04 13:47:44,314]        |                                   ^
[2025-05-04 13:47:44,314] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146070:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_134_fu_12333_p2' generates 2 bits.
[2025-05-04 13:47:44,315]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,315] 146070 | assign zext_ln840_129_fu_12339_p1 = add_ln840_134_fu_12333_p2;
[2025-05-04 13:47:44,315]        |                                   ^
[2025-05-04 13:47:44,315] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146072:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_14_fu_11155_p2' generates 2 bits.
[2025-05-04 13:47:44,315]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,315] 146072 | assign zext_ln840_12_fu_11161_p1 = add_ln840_14_fu_11155_p2;
[2025-05-04 13:47:44,315]        |                                  ^
[2025-05-04 13:47:44,315] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146074:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_135_fu_12343_p2' generates 3 bits.
[2025-05-04 13:47:44,315]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,315] 146074 | assign zext_ln840_130_fu_12349_p1 = add_ln840_135_fu_12343_p2;
[2025-05-04 13:47:44,315]        |                                   ^
[2025-05-04 13:47:44,315] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146076:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_136_fu_12353_p2' generates 2 bits.
[2025-05-04 13:47:44,315]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,315] 146076 | assign zext_ln840_131_fu_12359_p1 = add_ln840_136_fu_12353_p2;
[2025-05-04 13:47:44,315]        |                                   ^
[2025-05-04 13:47:44,315] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146078:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_137_fu_12363_p2' generates 2 bits.
[2025-05-04 13:47:44,315]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,315] 146078 | assign zext_ln840_132_fu_12369_p1 = add_ln840_137_fu_12363_p2;
[2025-05-04 13:47:44,315]        |                                   ^
[2025-05-04 13:47:44,315] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146080:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_138_fu_12373_p2' generates 3 bits.
[2025-05-04 13:47:44,315]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,315] 146080 | assign zext_ln840_133_fu_12379_p1 = add_ln840_138_fu_12373_p2;
[2025-05-04 13:47:44,315]        |                                   ^
[2025-05-04 13:47:44,316] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146082:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_139_fu_12383_p2' generates 4 bits.
[2025-05-04 13:47:44,316]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,316] 146082 | assign zext_ln840_134_fu_12389_p1 = add_ln840_139_fu_12383_p2;
[2025-05-04 13:47:44,316]        |                                   ^
[2025-05-04 13:47:44,316] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146084:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_140_fu_12393_p2' generates 5 bits.
[2025-05-04 13:47:44,316]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,316] 146084 | assign zext_ln840_135_fu_12399_p1 = add_ln840_140_fu_12393_p2;
[2025-05-04 13:47:44,316]        |                                   ^
[2025-05-04 13:47:44,316] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146086:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_141_fu_12403_p2' generates 2 bits.
[2025-05-04 13:47:44,316]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,316] 146086 | assign zext_ln840_136_fu_12409_p1 = add_ln840_141_fu_12403_p2;
[2025-05-04 13:47:44,316]        |                                   ^
[2025-05-04 13:47:44,316] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146088:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_142_fu_12413_p2' generates 2 bits.
[2025-05-04 13:47:44,316]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,316] 146088 | assign zext_ln840_137_fu_12419_p1 = add_ln840_142_fu_12413_p2;
[2025-05-04 13:47:44,316]        |                                   ^
[2025-05-04 13:47:44,316] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146090:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_143_fu_12423_p2' generates 3 bits.
[2025-05-04 13:47:44,316]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,316] 146090 | assign zext_ln840_138_fu_12429_p1 = add_ln840_143_fu_12423_p2;
[2025-05-04 13:47:44,316]        |                                   ^
[2025-05-04 13:47:44,316] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146092:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_144_fu_12433_p2' generates 2 bits.
[2025-05-04 13:47:44,316]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,317] 146092 | assign zext_ln840_139_fu_12439_p1 = add_ln840_144_fu_12433_p2;
[2025-05-04 13:47:44,317]        |                                   ^
[2025-05-04 13:47:44,317] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146094:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_15_fu_11165_p2' generates 2 bits.
[2025-05-04 13:47:44,317]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,317] 146094 | assign zext_ln840_13_fu_11171_p1 = add_ln840_15_fu_11165_p2;
[2025-05-04 13:47:44,317]        |                                  ^
[2025-05-04 13:47:44,317] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146096:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_145_fu_12443_p2' generates 2 bits.
[2025-05-04 13:47:44,317]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,317] 146096 | assign zext_ln840_140_fu_12449_p1 = add_ln840_145_fu_12443_p2;
[2025-05-04 13:47:44,317]        |                                   ^
[2025-05-04 13:47:44,317] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146098:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_146_fu_12453_p2' generates 3 bits.
[2025-05-04 13:47:44,317]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,317] 146098 | assign zext_ln840_141_fu_12459_p1 = add_ln840_146_fu_12453_p2;
[2025-05-04 13:47:44,317]        |                                   ^
[2025-05-04 13:47:44,317] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146100:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_147_fu_12463_p2' generates 4 bits.
[2025-05-04 13:47:44,317]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,317] 146100 | assign zext_ln840_142_fu_12469_p1 = add_ln840_147_fu_12463_p2;
[2025-05-04 13:47:44,317]        |                                   ^
[2025-05-04 13:47:44,317] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146102:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_148_fu_12473_p2' generates 2 bits.
[2025-05-04 13:47:44,317]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,317] 146102 | assign zext_ln840_143_fu_12479_p1 = add_ln840_148_fu_12473_p2;
[2025-05-04 13:47:44,317]        |                                   ^
[2025-05-04 13:47:44,317] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146104:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_149_fu_12483_p2' generates 2 bits.
[2025-05-04 13:47:44,318]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,318] 146104 | assign zext_ln840_144_fu_12489_p1 = add_ln840_149_fu_12483_p2;
[2025-05-04 13:47:44,318]        |                                   ^
[2025-05-04 13:47:44,318] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146106:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_150_fu_12493_p2' generates 3 bits.
[2025-05-04 13:47:44,318]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,318] 146106 | assign zext_ln840_145_fu_12499_p1 = add_ln840_150_fu_12493_p2;
[2025-05-04 13:47:44,318]        |                                   ^
[2025-05-04 13:47:44,318] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146108:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_151_fu_12503_p2' generates 2 bits.
[2025-05-04 13:47:44,318]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,318] 146108 | assign zext_ln840_146_fu_12509_p1 = add_ln840_151_fu_12503_p2;
[2025-05-04 13:47:44,318]        |                                   ^
[2025-05-04 13:47:44,318] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146110:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_152_fu_12513_p2' generates 2 bits.
[2025-05-04 13:47:44,318]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,318] 146110 | assign zext_ln840_147_fu_12519_p1 = add_ln840_152_fu_12513_p2;
[2025-05-04 13:47:44,318]        |                                   ^
[2025-05-04 13:47:44,318] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146112:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_153_fu_12523_p2' generates 3 bits.
[2025-05-04 13:47:44,318]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,318] 146112 | assign zext_ln840_148_fu_12529_p1 = add_ln840_153_fu_12523_p2;
[2025-05-04 13:47:44,318]        |                                   ^
[2025-05-04 13:47:44,318] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146114:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_154_fu_12533_p2' generates 4 bits.
[2025-05-04 13:47:44,318]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,318] 146114 | assign zext_ln840_149_fu_12539_p1 = add_ln840_154_fu_12533_p2;
[2025-05-04 13:47:44,319]        |                                   ^
[2025-05-04 13:47:44,319] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146116:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_16_fu_11175_p2' generates 3 bits.
[2025-05-04 13:47:44,319]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,319] 146116 | assign zext_ln840_14_fu_11181_p1 = add_ln840_16_fu_11175_p2;
[2025-05-04 13:47:44,319]        |                                  ^
[2025-05-04 13:47:44,319] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146118:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_155_fu_12543_p2' generates 5 bits.
[2025-05-04 13:47:44,319]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,319] 146118 | assign zext_ln840_150_fu_12549_p1 = add_ln840_155_fu_12543_p2;
[2025-05-04 13:47:44,319]        |                                   ^
[2025-05-04 13:47:44,319] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146120:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_156_fu_12553_p2' generates 6 bits.
[2025-05-04 13:47:44,319]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,319] 146120 | assign zext_ln840_151_fu_12559_p1 = add_ln840_156_fu_12553_p2;
[2025-05-04 13:47:44,319]        |                                   ^
[2025-05-04 13:47:44,319] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146122:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_157_fu_12563_p2' generates 2 bits.
[2025-05-04 13:47:44,319]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,319] 146122 | assign zext_ln840_152_fu_12569_p1 = add_ln840_157_fu_12563_p2;
[2025-05-04 13:47:44,319]        |                                   ^
[2025-05-04 13:47:44,319] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146124:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_158_fu_12573_p2' generates 2 bits.
[2025-05-04 13:47:44,319]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,319] 146124 | assign zext_ln840_153_fu_12579_p1 = add_ln840_158_fu_12573_p2;
[2025-05-04 13:47:44,319]        |                                   ^
[2025-05-04 13:47:44,319] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146126:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_159_fu_12583_p2' generates 3 bits.
[2025-05-04 13:47:44,320]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,320] 146126 | assign zext_ln840_154_fu_12589_p1 = add_ln840_159_fu_12583_p2;
[2025-05-04 13:47:44,320]        |                                   ^
[2025-05-04 13:47:44,320] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146128:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_160_fu_12593_p2' generates 2 bits.
[2025-05-04 13:47:44,320]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,320] 146128 | assign zext_ln840_155_fu_12599_p1 = add_ln840_160_fu_12593_p2;
[2025-05-04 13:47:44,320]        |                                   ^
[2025-05-04 13:47:44,320] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146130:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_161_fu_12603_p2' generates 2 bits.
[2025-05-04 13:47:44,320]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,320] 146130 | assign zext_ln840_156_fu_12609_p1 = add_ln840_161_fu_12603_p2;
[2025-05-04 13:47:44,320]        |                                   ^
[2025-05-04 13:47:44,320] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146132:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_162_fu_12613_p2' generates 3 bits.
[2025-05-04 13:47:44,320]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,320] 146132 | assign zext_ln840_157_fu_12619_p1 = add_ln840_162_fu_12613_p2;
[2025-05-04 13:47:44,320]        |                                   ^
[2025-05-04 13:47:44,320] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146134:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_163_fu_12623_p2' generates 4 bits.
[2025-05-04 13:47:44,320]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,320] 146134 | assign zext_ln840_158_fu_12629_p1 = add_ln840_163_fu_12623_p2;
[2025-05-04 13:47:44,320]        |                                   ^
[2025-05-04 13:47:44,320] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146136:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_164_fu_12633_p2' generates 2 bits.
[2025-05-04 13:47:44,320]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,320] 146136 | assign zext_ln840_159_fu_12639_p1 = add_ln840_164_fu_12633_p2;
[2025-05-04 13:47:44,320]        |                                   ^
[2025-05-04 13:47:44,321] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146138:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_fu_11185_p2' generates 2 bits.
[2025-05-04 13:47:44,321]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,321] 146138 | assign zext_ln840_15_fu_11191_p1 = add_ln840_17_fu_11185_p2;
[2025-05-04 13:47:44,321]        |                                  ^
[2025-05-04 13:47:44,321] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146140:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_165_fu_12643_p2' generates 2 bits.
[2025-05-04 13:47:44,321]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,321] 146140 | assign zext_ln840_160_fu_12649_p1 = add_ln840_165_fu_12643_p2;
[2025-05-04 13:47:44,321]        |                                   ^
[2025-05-04 13:47:44,321] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146142:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_166_fu_12653_p2' generates 3 bits.
[2025-05-04 13:47:44,321]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,321] 146142 | assign zext_ln840_161_fu_12659_p1 = add_ln840_166_fu_12653_p2;
[2025-05-04 13:47:44,321]        |                                   ^
[2025-05-04 13:47:44,321] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146144:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_167_fu_12663_p2' generates 2 bits.
[2025-05-04 13:47:44,321]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,321] 146144 | assign zext_ln840_162_fu_12669_p1 = add_ln840_167_fu_12663_p2;
[2025-05-04 13:47:44,321]        |                                   ^
[2025-05-04 13:47:44,321] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146146:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_168_fu_12673_p2' generates 2 bits.
[2025-05-04 13:47:44,321]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,321] 146146 | assign zext_ln840_163_fu_12679_p1 = add_ln840_168_fu_12673_p2;
[2025-05-04 13:47:44,321]        |                                   ^
[2025-05-04 13:47:44,321] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146148:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_169_fu_12683_p2' generates 3 bits.
[2025-05-04 13:47:44,321]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,322] 146148 | assign zext_ln840_164_fu_12689_p1 = add_ln840_169_fu_12683_p2;
[2025-05-04 13:47:44,322]        |                                   ^
[2025-05-04 13:47:44,322] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146150:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_170_fu_12693_p2' generates 4 bits.
[2025-05-04 13:47:44,322]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,322] 146150 | assign zext_ln840_165_fu_12699_p1 = add_ln840_170_fu_12693_p2;
[2025-05-04 13:47:44,322]        |                                   ^
[2025-05-04 13:47:44,322] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146152:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_171_fu_12703_p2' generates 5 bits.
[2025-05-04 13:47:44,322]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,322] 146152 | assign zext_ln840_166_fu_12709_p1 = add_ln840_171_fu_12703_p2;
[2025-05-04 13:47:44,322]        |                                   ^
[2025-05-04 13:47:44,322] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146154:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_172_fu_12713_p2' generates 2 bits.
[2025-05-04 13:47:44,322]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,322] 146154 | assign zext_ln840_167_fu_12719_p1 = add_ln840_172_fu_12713_p2;
[2025-05-04 13:47:44,322]        |                                   ^
[2025-05-04 13:47:44,322] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146156:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_173_fu_12723_p2' generates 2 bits.
[2025-05-04 13:47:44,322]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,322] 146156 | assign zext_ln840_168_fu_12729_p1 = add_ln840_173_fu_12723_p2;
[2025-05-04 13:47:44,322]        |                                   ^
[2025-05-04 13:47:44,322] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146158:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_174_fu_12733_p2' generates 3 bits.
[2025-05-04 13:47:44,322]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,322] 146158 | assign zext_ln840_169_fu_12739_p1 = add_ln840_174_fu_12733_p2;
[2025-05-04 13:47:44,322]        |                                   ^
[2025-05-04 13:47:44,323] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146160:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_fu_11195_p2' generates 2 bits.
[2025-05-04 13:47:44,323]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,323] 146160 | assign zext_ln840_16_fu_11201_p1 = add_ln840_18_fu_11195_p2;
[2025-05-04 13:47:44,323]        |                                  ^
[2025-05-04 13:47:44,323] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146162:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_175_fu_12743_p2' generates 2 bits.
[2025-05-04 13:47:44,323]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,323] 146162 | assign zext_ln840_170_fu_12749_p1 = add_ln840_175_fu_12743_p2;
[2025-05-04 13:47:44,323]        |                                   ^
[2025-05-04 13:47:44,323] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146164:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_176_fu_12753_p2' generates 2 bits.
[2025-05-04 13:47:44,323]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,323] 146164 | assign zext_ln840_171_fu_12759_p1 = add_ln840_176_fu_12753_p2;
[2025-05-04 13:47:44,323]        |                                   ^
[2025-05-04 13:47:44,323] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146166:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_177_fu_12763_p2' generates 3 bits.
[2025-05-04 13:47:44,323]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,323] 146166 | assign zext_ln840_172_fu_12769_p1 = add_ln840_177_fu_12763_p2;
[2025-05-04 13:47:44,323]        |                                   ^
[2025-05-04 13:47:44,323] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146168:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_178_fu_12773_p2' generates 4 bits.
[2025-05-04 13:47:44,323]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,323] 146168 | assign zext_ln840_173_fu_12779_p1 = add_ln840_178_fu_12773_p2;
[2025-05-04 13:47:44,323]        |                                   ^
[2025-05-04 13:47:44,323] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146170:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_179_fu_12783_p2' generates 2 bits.
[2025-05-04 13:47:44,323]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,323] 146170 | assign zext_ln840_174_fu_12789_p1 = add_ln840_179_fu_12783_p2;
[2025-05-04 13:47:44,324]        |                                   ^
[2025-05-04 13:47:44,324] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146172:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_180_fu_12793_p2' generates 2 bits.
[2025-05-04 13:47:44,324]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,324] 146172 | assign zext_ln840_175_fu_12799_p1 = add_ln840_180_fu_12793_p2;
[2025-05-04 13:47:44,324]        |                                   ^
[2025-05-04 13:47:44,324] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146174:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_181_fu_12803_p2' generates 3 bits.
[2025-05-04 13:47:44,324]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,324] 146174 | assign zext_ln840_176_fu_12809_p1 = add_ln840_181_fu_12803_p2;
[2025-05-04 13:47:44,324]        |                                   ^
[2025-05-04 13:47:44,324] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146176:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_182_fu_12813_p2' generates 2 bits.
[2025-05-04 13:47:44,324]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,324] 146176 | assign zext_ln840_177_fu_12819_p1 = add_ln840_182_fu_12813_p2;
[2025-05-04 13:47:44,324]        |                                   ^
[2025-05-04 13:47:44,324] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146178:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_183_fu_12823_p2' generates 2 bits.
[2025-05-04 13:47:44,324]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,324] 146178 | assign zext_ln840_178_fu_12829_p1 = add_ln840_183_fu_12823_p2;
[2025-05-04 13:47:44,324]        |                                   ^
[2025-05-04 13:47:44,324] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146180:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_184_fu_12833_p2' generates 3 bits.
[2025-05-04 13:47:44,324]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,324] 146180 | assign zext_ln840_179_fu_12839_p1 = add_ln840_184_fu_12833_p2;
[2025-05-04 13:47:44,324]        |                                   ^
[2025-05-04 13:47:44,324] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146182:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_fu_11205_p2' generates 3 bits.
[2025-05-04 13:47:44,324]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,325] 146182 | assign zext_ln840_17_fu_11211_p1 = add_ln840_19_fu_11205_p2;
[2025-05-04 13:47:44,325]        |                                  ^
[2025-05-04 13:47:44,325] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146184:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_185_fu_12843_p2' generates 4 bits.
[2025-05-04 13:47:44,325]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,325] 146184 | assign zext_ln840_180_fu_12849_p1 = add_ln840_185_fu_12843_p2;
[2025-05-04 13:47:44,325]        |                                   ^
[2025-05-04 13:47:44,325] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146186:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_186_fu_12853_p2' generates 5 bits.
[2025-05-04 13:47:44,325]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,325] 146186 | assign zext_ln840_181_fu_12859_p1 = add_ln840_186_fu_12853_p2;
[2025-05-04 13:47:44,325]        |                                   ^
[2025-05-04 13:47:44,325] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146188:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_187_fu_12863_p2' generates 6 bits.
[2025-05-04 13:47:44,325]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,325] 146188 | assign zext_ln840_182_fu_12869_p1 = add_ln840_187_fu_12863_p2;
[2025-05-04 13:47:44,325]        |                                   ^
[2025-05-04 13:47:44,325] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146190:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_188_reg_16248' generates 7 bits.
[2025-05-04 13:47:44,325]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,325] 146190 | assign zext_ln840_183_fu_13517_p1 = add_ln840_188_reg_16248;
[2025-05-04 13:47:44,325]        |                                   ^
[2025-05-04 13:47:44,325] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146192:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_189_fu_12879_p2' generates 2 bits.
[2025-05-04 13:47:44,325]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,325] 146192 | assign zext_ln840_184_fu_12885_p1 = add_ln840_189_fu_12879_p2;
[2025-05-04 13:47:44,325]        |                                   ^
[2025-05-04 13:47:44,326] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146194:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_190_fu_12889_p2' generates 2 bits.
[2025-05-04 13:47:44,326]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,326] 146194 | assign zext_ln840_185_fu_12895_p1 = add_ln840_190_fu_12889_p2;
[2025-05-04 13:47:44,326]        |                                   ^
[2025-05-04 13:47:44,326] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146196:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_191_fu_12899_p2' generates 3 bits.
[2025-05-04 13:47:44,326]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,326] 146196 | assign zext_ln840_186_fu_12905_p1 = add_ln840_191_fu_12899_p2;
[2025-05-04 13:47:44,326]        |                                   ^
[2025-05-04 13:47:44,326] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146198:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_192_fu_12909_p2' generates 2 bits.
[2025-05-04 13:47:44,326]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,326] 146198 | assign zext_ln840_187_fu_12915_p1 = add_ln840_192_fu_12909_p2;
[2025-05-04 13:47:44,326]        |                                   ^
[2025-05-04 13:47:44,326] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146200:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_193_fu_12919_p2' generates 2 bits.
[2025-05-04 13:47:44,326]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,326] 146200 | assign zext_ln840_188_fu_12925_p1 = add_ln840_193_fu_12919_p2;
[2025-05-04 13:47:44,326]        |                                   ^
[2025-05-04 13:47:44,326] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146202:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_194_fu_12929_p2' generates 3 bits.
[2025-05-04 13:47:44,326]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,326] 146202 | assign zext_ln840_189_fu_12935_p1 = add_ln840_194_fu_12929_p2;
[2025-05-04 13:47:44,326]        |                                   ^
[2025-05-04 13:47:44,326] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146204:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_20_fu_11215_p2' generates 4 bits.
[2025-05-04 13:47:44,326]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,326] 146204 | assign zext_ln840_18_fu_11221_p1 = add_ln840_20_fu_11215_p2;
[2025-05-04 13:47:44,327]        |                                  ^
[2025-05-04 13:47:44,327] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146206:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_195_fu_12939_p2' generates 4 bits.
[2025-05-04 13:47:44,327]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,327] 146206 | assign zext_ln840_190_fu_12945_p1 = add_ln840_195_fu_12939_p2;
[2025-05-04 13:47:44,327]        |                                   ^
[2025-05-04 13:47:44,327] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146208:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_196_fu_12949_p2' generates 2 bits.
[2025-05-04 13:47:44,327]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,327] 146208 | assign zext_ln840_191_fu_12955_p1 = add_ln840_196_fu_12949_p2;
[2025-05-04 13:47:44,327]        |                                   ^
[2025-05-04 13:47:44,327] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146210:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_197_fu_12959_p2' generates 2 bits.
[2025-05-04 13:47:44,327]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,327] 146210 | assign zext_ln840_192_fu_12965_p1 = add_ln840_197_fu_12959_p2;
[2025-05-04 13:47:44,327]        |                                   ^
[2025-05-04 13:47:44,327] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146212:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_198_fu_12969_p2' generates 3 bits.
[2025-05-04 13:47:44,327]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,327] 146212 | assign zext_ln840_193_fu_12975_p1 = add_ln840_198_fu_12969_p2;
[2025-05-04 13:47:44,327]        |                                   ^
[2025-05-04 13:47:44,327] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146214:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_199_fu_12979_p2' generates 2 bits.
[2025-05-04 13:47:44,327]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,327] 146214 | assign zext_ln840_194_fu_12985_p1 = add_ln840_199_fu_12979_p2;
[2025-05-04 13:47:44,327]        |                                   ^
[2025-05-04 13:47:44,327] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146216:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_200_fu_12989_p2' generates 2 bits.
[2025-05-04 13:47:44,328]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,328] 146216 | assign zext_ln840_195_fu_12995_p1 = add_ln840_200_fu_12989_p2;
[2025-05-04 13:47:44,328]        |                                   ^
[2025-05-04 13:47:44,328] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146218:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_201_fu_12999_p2' generates 3 bits.
[2025-05-04 13:47:44,328]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,328] 146218 | assign zext_ln840_196_fu_13005_p1 = add_ln840_201_fu_12999_p2;
[2025-05-04 13:47:44,328]        |                                   ^
[2025-05-04 13:47:44,328] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146220:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_202_fu_13009_p2' generates 4 bits.
[2025-05-04 13:47:44,328]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,328] 146220 | assign zext_ln840_197_fu_13015_p1 = add_ln840_202_fu_13009_p2;
[2025-05-04 13:47:44,328]        |                                   ^
[2025-05-04 13:47:44,328] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146222:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_203_fu_13019_p2' generates 5 bits.
[2025-05-04 13:47:44,328]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,328] 146222 | assign zext_ln840_198_fu_13025_p1 = add_ln840_203_fu_13019_p2;
[2025-05-04 13:47:44,328]        |                                   ^
[2025-05-04 13:47:44,328] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146224:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_204_fu_13029_p2' generates 2 bits.
[2025-05-04 13:47:44,328]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,328] 146224 | assign zext_ln840_199_fu_13035_p1 = add_ln840_204_fu_13029_p2;
[2025-05-04 13:47:44,328]        |                                   ^
[2025-05-04 13:47:44,328] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146226:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_11225_p2' generates 2 bits.
[2025-05-04 13:47:44,328]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,328] 146226 | assign zext_ln840_19_fu_11231_p1 = add_ln840_21_fu_11225_p2;
[2025-05-04 13:47:44,328]        |                                  ^
[2025-05-04 13:47:44,329] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146228:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_fu_11027_p2' generates 2 bits.
[2025-05-04 13:47:44,329]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,329] 146228 | assign zext_ln840_1_fu_11033_p1 = add_ln840_fu_11027_p2;
[2025-05-04 13:47:44,329]        |                                 ^
[2025-05-04 13:47:44,329] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146230:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_205_fu_13039_p2' generates 2 bits.
[2025-05-04 13:47:44,329]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,329] 146230 | assign zext_ln840_200_fu_13045_p1 = add_ln840_205_fu_13039_p2;
[2025-05-04 13:47:44,329]        |                                   ^
[2025-05-04 13:47:44,329] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146232:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_206_fu_13049_p2' generates 3 bits.
[2025-05-04 13:47:44,329]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,329] 146232 | assign zext_ln840_201_fu_13055_p1 = add_ln840_206_fu_13049_p2;
[2025-05-04 13:47:44,329]        |                                   ^
[2025-05-04 13:47:44,329] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146234:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_207_fu_13059_p2' generates 2 bits.
[2025-05-04 13:47:44,329]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,329] 146234 | assign zext_ln840_202_fu_13065_p1 = add_ln840_207_fu_13059_p2;
[2025-05-04 13:47:44,329]        |                                   ^
[2025-05-04 13:47:44,329] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146236:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_208_fu_13069_p2' generates 2 bits.
[2025-05-04 13:47:44,329]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,329] 146236 | assign zext_ln840_203_fu_13075_p1 = add_ln840_208_fu_13069_p2;
[2025-05-04 13:47:44,329]        |                                   ^
[2025-05-04 13:47:44,329] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146238:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_209_fu_13079_p2' generates 3 bits.
[2025-05-04 13:47:44,329]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,329] 146238 | assign zext_ln840_204_fu_13085_p1 = add_ln840_209_fu_13079_p2;
[2025-05-04 13:47:44,330]        |                                   ^
[2025-05-04 13:47:44,330] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146240:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_210_fu_13089_p2' generates 4 bits.
[2025-05-04 13:47:44,330]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,330] 146240 | assign zext_ln840_205_fu_13095_p1 = add_ln840_210_fu_13089_p2;
[2025-05-04 13:47:44,330]        |                                   ^
[2025-05-04 13:47:44,330] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146242:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_211_fu_13099_p2' generates 2 bits.
[2025-05-04 13:47:44,330]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,330] 146242 | assign zext_ln840_206_fu_13105_p1 = add_ln840_211_fu_13099_p2;
[2025-05-04 13:47:44,330]        |                                   ^
[2025-05-04 13:47:44,330] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146244:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_212_fu_13109_p2' generates 2 bits.
[2025-05-04 13:47:44,330]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,330] 146244 | assign zext_ln840_207_fu_13115_p1 = add_ln840_212_fu_13109_p2;
[2025-05-04 13:47:44,330]        |                                   ^
[2025-05-04 13:47:44,330] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146246:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_213_fu_13119_p2' generates 3 bits.
[2025-05-04 13:47:44,330]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,330] 146246 | assign zext_ln840_208_fu_13125_p1 = add_ln840_213_fu_13119_p2;
[2025-05-04 13:47:44,330]        |                                   ^
[2025-05-04 13:47:44,330] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146248:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_214_fu_13129_p2' generates 2 bits.
[2025-05-04 13:47:44,330]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,330] 146248 | assign zext_ln840_209_fu_13135_p1 = add_ln840_214_fu_13129_p2;
[2025-05-04 13:47:44,330]        |                                   ^
[2025-05-04 13:47:44,330] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146250:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_fu_11235_p2' generates 2 bits.
[2025-05-04 13:47:44,331]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,331] 146250 | assign zext_ln840_20_fu_11241_p1 = add_ln840_22_fu_11235_p2;
[2025-05-04 13:47:44,331]        |                                  ^
[2025-05-04 13:47:44,331] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146252:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_215_fu_13139_p2' generates 2 bits.
[2025-05-04 13:47:44,331]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,331] 146252 | assign zext_ln840_210_fu_13145_p1 = add_ln840_215_fu_13139_p2;
[2025-05-04 13:47:44,331]        |                                   ^
[2025-05-04 13:47:44,331] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146254:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_216_fu_13149_p2' generates 3 bits.
[2025-05-04 13:47:44,331]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,331] 146254 | assign zext_ln840_211_fu_13155_p1 = add_ln840_216_fu_13149_p2;
[2025-05-04 13:47:44,331]        |                                   ^
[2025-05-04 13:47:44,331] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146256:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_217_fu_13159_p2' generates 4 bits.
[2025-05-04 13:47:44,331]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,331] 146256 | assign zext_ln840_212_fu_13165_p1 = add_ln840_217_fu_13159_p2;
[2025-05-04 13:47:44,331]        |                                   ^
[2025-05-04 13:47:44,331] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146258:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_218_fu_13169_p2' generates 5 bits.
[2025-05-04 13:47:44,331]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,331] 146258 | assign zext_ln840_213_fu_13175_p1 = add_ln840_218_fu_13169_p2;
[2025-05-04 13:47:44,331]        |                                   ^
[2025-05-04 13:47:44,331] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146260:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_219_fu_13179_p2' generates 6 bits.
[2025-05-04 13:47:44,331]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,331] 146260 | assign zext_ln840_214_fu_13185_p1 = add_ln840_219_fu_13179_p2;
[2025-05-04 13:47:44,332]        |                                   ^
[2025-05-04 13:47:44,332] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146262:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_220_fu_13189_p2' generates 2 bits.
[2025-05-04 13:47:44,332]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,332] 146262 | assign zext_ln840_215_fu_13195_p1 = add_ln840_220_fu_13189_p2;
[2025-05-04 13:47:44,332]        |                                   ^
[2025-05-04 13:47:44,332] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146264:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_221_fu_13199_p2' generates 2 bits.
[2025-05-04 13:47:44,332]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,332] 146264 | assign zext_ln840_216_fu_13205_p1 = add_ln840_221_fu_13199_p2;
[2025-05-04 13:47:44,332]        |                                   ^
[2025-05-04 13:47:44,332] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146266:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_222_fu_13209_p2' generates 3 bits.
[2025-05-04 13:47:44,332]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,332] 146266 | assign zext_ln840_217_fu_13215_p1 = add_ln840_222_fu_13209_p2;
[2025-05-04 13:47:44,332]        |                                   ^
[2025-05-04 13:47:44,332] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146268:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_223_fu_13219_p2' generates 2 bits.
[2025-05-04 13:47:44,332]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,332] 146268 | assign zext_ln840_218_fu_13225_p1 = add_ln840_223_fu_13219_p2;
[2025-05-04 13:47:44,332]        |                                   ^
[2025-05-04 13:47:44,332] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146270:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_224_fu_13229_p2' generates 2 bits.
[2025-05-04 13:47:44,332]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,332] 146270 | assign zext_ln840_219_fu_13235_p1 = add_ln840_224_fu_13229_p2;
[2025-05-04 13:47:44,332]        |                                   ^
[2025-05-04 13:47:44,332] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146272:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_23_fu_11245_p2' generates 3 bits.
[2025-05-04 13:47:44,332]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,333] 146272 | assign zext_ln840_21_fu_11251_p1 = add_ln840_23_fu_11245_p2;
[2025-05-04 13:47:44,333]        |                                  ^
[2025-05-04 13:47:44,333] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146274:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_225_fu_13239_p2' generates 3 bits.
[2025-05-04 13:47:44,333]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,333] 146274 | assign zext_ln840_220_fu_13245_p1 = add_ln840_225_fu_13239_p2;
[2025-05-04 13:47:44,333]        |                                   ^
[2025-05-04 13:47:44,333] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146276:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_226_fu_13249_p2' generates 4 bits.
[2025-05-04 13:47:44,333]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,333] 146276 | assign zext_ln840_221_fu_13255_p1 = add_ln840_226_fu_13249_p2;
[2025-05-04 13:47:44,333]        |                                   ^
[2025-05-04 13:47:44,333] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146278:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_227_fu_13259_p2' generates 2 bits.
[2025-05-04 13:47:44,333]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,333] 146278 | assign zext_ln840_222_fu_13265_p1 = add_ln840_227_fu_13259_p2;
[2025-05-04 13:47:44,333]        |                                   ^
[2025-05-04 13:47:44,333] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146280:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_228_fu_13269_p2' generates 2 bits.
[2025-05-04 13:47:44,333]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,333] 146280 | assign zext_ln840_223_fu_13275_p1 = add_ln840_228_fu_13269_p2;
[2025-05-04 13:47:44,333]        |                                   ^
[2025-05-04 13:47:44,333] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146282:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_229_fu_13279_p2' generates 3 bits.
[2025-05-04 13:47:44,333]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,333] 146282 | assign zext_ln840_224_fu_13285_p1 = add_ln840_229_fu_13279_p2;
[2025-05-04 13:47:44,333]        |                                   ^
[2025-05-04 13:47:44,333] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146284:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_230_fu_13289_p2' generates 2 bits.
[2025-05-04 13:47:44,334]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,334] 146284 | assign zext_ln840_225_fu_13295_p1 = add_ln840_230_fu_13289_p2;
[2025-05-04 13:47:44,334]        |                                   ^
[2025-05-04 13:47:44,334] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146286:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_231_fu_13299_p2' generates 2 bits.
[2025-05-04 13:47:44,334]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,334] 146286 | assign zext_ln840_226_fu_13305_p1 = add_ln840_231_fu_13299_p2;
[2025-05-04 13:47:44,334]        |                                   ^
[2025-05-04 13:47:44,334] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146288:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_232_fu_13309_p2' generates 3 bits.
[2025-05-04 13:47:44,334]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,334] 146288 | assign zext_ln840_227_fu_13315_p1 = add_ln840_232_fu_13309_p2;
[2025-05-04 13:47:44,334]        |                                   ^
[2025-05-04 13:47:44,334] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146290:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_233_fu_13319_p2' generates 4 bits.
[2025-05-04 13:47:44,334]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,334] 146290 | assign zext_ln840_228_fu_13325_p1 = add_ln840_233_fu_13319_p2;
[2025-05-04 13:47:44,334]        |                                   ^
[2025-05-04 13:47:44,334] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146292:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_234_fu_13329_p2' generates 5 bits.
[2025-05-04 13:47:44,334]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,334] 146292 | assign zext_ln840_229_fu_13335_p1 = add_ln840_234_fu_13329_p2;
[2025-05-04 13:47:44,334]        |                                   ^
[2025-05-04 13:47:44,334] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146294:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_24_fu_11255_p2' generates 2 bits.
[2025-05-04 13:47:44,334]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,334] 146294 | assign zext_ln840_22_fu_11261_p1 = add_ln840_24_fu_11255_p2;
[2025-05-04 13:47:44,335]        |                                  ^
[2025-05-04 13:47:44,335] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146296:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_235_fu_13339_p2' generates 2 bits.
[2025-05-04 13:47:44,335]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,335] 146296 | assign zext_ln840_230_fu_13345_p1 = add_ln840_235_fu_13339_p2;
[2025-05-04 13:47:44,335]        |                                   ^
[2025-05-04 13:47:44,335] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146298:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_236_fu_13349_p2' generates 2 bits.
[2025-05-04 13:47:44,335]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,335] 146298 | assign zext_ln840_231_fu_13355_p1 = add_ln840_236_fu_13349_p2;
[2025-05-04 13:47:44,335]        |                                   ^
[2025-05-04 13:47:44,335] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146300:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_237_fu_13359_p2' generates 3 bits.
[2025-05-04 13:47:44,335]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,335] 146300 | assign zext_ln840_232_fu_13365_p1 = add_ln840_237_fu_13359_p2;
[2025-05-04 13:47:44,335]        |                                   ^
[2025-05-04 13:47:44,335] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146302:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_238_fu_13369_p2' generates 2 bits.
[2025-05-04 13:47:44,335]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,335] 146302 | assign zext_ln840_233_fu_13375_p1 = add_ln840_238_fu_13369_p2;
[2025-05-04 13:47:44,335]        |                                   ^
[2025-05-04 13:47:44,335] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146304:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_239_fu_13379_p2' generates 2 bits.
[2025-05-04 13:47:44,335]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,335] 146304 | assign zext_ln840_234_fu_13385_p1 = add_ln840_239_fu_13379_p2;
[2025-05-04 13:47:44,335]        |                                   ^
[2025-05-04 13:47:44,335] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146306:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_240_fu_13389_p2' generates 3 bits.
[2025-05-04 13:47:44,335]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,336] 146306 | assign zext_ln840_235_fu_13395_p1 = add_ln840_240_fu_13389_p2;
[2025-05-04 13:47:44,336]        |                                   ^
[2025-05-04 13:47:44,336] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146308:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_241_fu_13399_p2' generates 4 bits.
[2025-05-04 13:47:44,336]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,336] 146308 | assign zext_ln840_236_fu_13405_p1 = add_ln840_241_fu_13399_p2;
[2025-05-04 13:47:44,336]        |                                   ^
[2025-05-04 13:47:44,336] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146310:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_242_fu_13409_p2' generates 2 bits.
[2025-05-04 13:47:44,336]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,336] 146310 | assign zext_ln840_237_fu_13415_p1 = add_ln840_242_fu_13409_p2;
[2025-05-04 13:47:44,336]        |                                   ^
[2025-05-04 13:47:44,336] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146312:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_243_fu_13419_p2' generates 2 bits.
[2025-05-04 13:47:44,336]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,336] 146312 | assign zext_ln840_238_fu_13425_p1 = add_ln840_243_fu_13419_p2;
[2025-05-04 13:47:44,336]        |                                   ^
[2025-05-04 13:47:44,336] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146314:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_244_fu_13429_p2' generates 3 bits.
[2025-05-04 13:47:44,336]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,336] 146314 | assign zext_ln840_239_fu_13435_p1 = add_ln840_244_fu_13429_p2;
[2025-05-04 13:47:44,336]        |                                   ^
[2025-05-04 13:47:44,336] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146316:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_fu_11265_p2' generates 2 bits.
[2025-05-04 13:47:44,336]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,336] 146316 | assign zext_ln840_23_fu_11271_p1 = add_ln840_25_fu_11265_p2;
[2025-05-04 13:47:44,336]        |                                  ^
[2025-05-04 13:47:44,337] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146318:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_245_fu_13439_p2' generates 2 bits.
[2025-05-04 13:47:44,337]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,337] 146318 | assign zext_ln840_240_fu_13445_p1 = add_ln840_245_fu_13439_p2;
[2025-05-04 13:47:44,337]        |                                   ^
[2025-05-04 13:47:44,337] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146320:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_246_fu_13449_p2' generates 2 bits.
[2025-05-04 13:47:44,337]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,337] 146320 | assign zext_ln840_241_fu_13455_p1 = add_ln840_246_fu_13449_p2;
[2025-05-04 13:47:44,337]        |                                   ^
[2025-05-04 13:47:44,337] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146322:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_247_fu_13459_p2' generates 3 bits.
[2025-05-04 13:47:44,337]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,337] 146322 | assign zext_ln840_242_fu_13465_p1 = add_ln840_247_fu_13459_p2;
[2025-05-04 13:47:44,337]        |                                   ^
[2025-05-04 13:47:44,337] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146324:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_248_fu_13469_p2' generates 4 bits.
[2025-05-04 13:47:44,337]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,337] 146324 | assign zext_ln840_243_fu_13475_p1 = add_ln840_248_fu_13469_p2;
[2025-05-04 13:47:44,337]        |                                   ^
[2025-05-04 13:47:44,337] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146326:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_249_fu_13479_p2' generates 5 bits.
[2025-05-04 13:47:44,337]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,337] 146326 | assign zext_ln840_244_fu_13485_p1 = add_ln840_249_fu_13479_p2;
[2025-05-04 13:47:44,337]        |                                   ^
[2025-05-04 13:47:44,337] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146328:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_250_fu_13489_p2' generates 6 bits.
[2025-05-04 13:47:44,337]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,337] 146328 | assign zext_ln840_245_fu_13495_p1 = add_ln840_250_fu_13489_p2;
[2025-05-04 13:47:44,338]        |                                   ^
[2025-05-04 13:47:44,338] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146330:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_251_reg_16253' generates 7 bits.
[2025-05-04 13:47:44,338]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,338] 146330 | assign zext_ln840_246_fu_13520_p1 = add_ln840_251_reg_16253;
[2025-05-04 13:47:44,338]        |                                   ^
[2025-05-04 13:47:44,338] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146332:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_26_fu_11275_p2' generates 3 bits.
[2025-05-04 13:47:44,338]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,338] 146332 | assign zext_ln840_24_fu_11281_p1 = add_ln840_26_fu_11275_p2;
[2025-05-04 13:47:44,338]        |                                  ^
[2025-05-04 13:47:44,338] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146334:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_fu_11285_p2' generates 4 bits.
[2025-05-04 13:47:44,338]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,338] 146334 | assign zext_ln840_25_fu_11291_p1 = add_ln840_27_fu_11285_p2;
[2025-05-04 13:47:44,338]        |                                  ^
[2025-05-04 13:47:44,338] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146336:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_28_fu_11295_p2' generates 5 bits.
[2025-05-04 13:47:44,338]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,338] 146336 | assign zext_ln840_26_fu_11301_p1 = add_ln840_28_fu_11295_p2;
[2025-05-04 13:47:44,338]        |                                  ^
[2025-05-04 13:47:44,338] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146338:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_30_fu_11311_p2' generates 2 bits.
[2025-05-04 13:47:44,338]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,338] 146338 | assign zext_ln840_27_fu_11317_p1 = add_ln840_30_fu_11311_p2;
[2025-05-04 13:47:44,338]        |                                  ^
[2025-05-04 13:47:44,338] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146340:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_31_fu_11321_p2' generates 2 bits.
[2025-05-04 13:47:44,339]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,339] 146340 | assign zext_ln840_28_fu_11327_p1 = add_ln840_31_fu_11321_p2;
[2025-05-04 13:47:44,339]        |                                  ^
[2025-05-04 13:47:44,339] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146342:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_32_fu_11331_p2' generates 3 bits.
[2025-05-04 13:47:44,339]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,339] 146342 | assign zext_ln840_29_fu_11337_p1 = add_ln840_32_fu_11331_p2;
[2025-05-04 13:47:44,339]        |                                  ^
[2025-05-04 13:47:44,339] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146344:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_2_fu_11043_p2' generates 2 bits.
[2025-05-04 13:47:44,339]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,339] 146344 | assign zext_ln840_2_fu_11049_p1 = add_ln840_2_fu_11043_p2;
[2025-05-04 13:47:44,339]        |                                 ^
[2025-05-04 13:47:44,339] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146346:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_fu_11341_p2' generates 2 bits.
[2025-05-04 13:47:44,339]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,339] 146346 | assign zext_ln840_30_fu_11347_p1 = add_ln840_33_fu_11341_p2;
[2025-05-04 13:47:44,339]        |                                  ^
[2025-05-04 13:47:44,339] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146348:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_34_fu_11351_p2' generates 2 bits.
[2025-05-04 13:47:44,339]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,339] 146348 | assign zext_ln840_31_fu_11357_p1 = add_ln840_34_fu_11351_p2;
[2025-05-04 13:47:44,339]        |                                  ^
[2025-05-04 13:47:44,339] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146350:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_35_fu_11361_p2' generates 3 bits.
[2025-05-04 13:47:44,339]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,339] 146350 | assign zext_ln840_32_fu_11367_p1 = add_ln840_35_fu_11361_p2;
[2025-05-04 13:47:44,339]        |                                  ^
[2025-05-04 13:47:44,340] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146352:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_36_fu_11371_p2' generates 4 bits.
[2025-05-04 13:47:44,340]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,340] 146352 | assign zext_ln840_33_fu_11377_p1 = add_ln840_36_fu_11371_p2;
[2025-05-04 13:47:44,340]        |                                  ^
[2025-05-04 13:47:44,340] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146354:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_37_fu_11381_p2' generates 2 bits.
[2025-05-04 13:47:44,340]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,340] 146354 | assign zext_ln840_34_fu_11387_p1 = add_ln840_37_fu_11381_p2;
[2025-05-04 13:47:44,340]        |                                  ^
[2025-05-04 13:47:44,340] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146356:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_fu_11391_p2' generates 2 bits.
[2025-05-04 13:47:44,340]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,340] 146356 | assign zext_ln840_35_fu_11397_p1 = add_ln840_38_fu_11391_p2;
[2025-05-04 13:47:44,340]        |                                  ^
[2025-05-04 13:47:44,340] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146358:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_39_fu_11401_p2' generates 3 bits.
[2025-05-04 13:47:44,340]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,340] 146358 | assign zext_ln840_36_fu_11407_p1 = add_ln840_39_fu_11401_p2;
[2025-05-04 13:47:44,340]        |                                  ^
[2025-05-04 13:47:44,340] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146360:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_40_fu_11411_p2' generates 2 bits.
[2025-05-04 13:47:44,340]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,340] 146360 | assign zext_ln840_37_fu_11417_p1 = add_ln840_40_fu_11411_p2;
[2025-05-04 13:47:44,340]        |                                  ^
[2025-05-04 13:47:44,340] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146362:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_fu_11421_p2' generates 2 bits.
[2025-05-04 13:47:44,340]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,341] 146362 | assign zext_ln840_38_fu_11427_p1 = add_ln840_41_fu_11421_p2;
[2025-05-04 13:47:44,341]        |                                  ^
[2025-05-04 13:47:44,341] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146364:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_42_fu_11431_p2' generates 3 bits.
[2025-05-04 13:47:44,341]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,341] 146364 | assign zext_ln840_39_fu_11437_p1 = add_ln840_42_fu_11431_p2;
[2025-05-04 13:47:44,341]        |                                  ^
[2025-05-04 13:47:44,341] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146366:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_fu_11053_p2' generates 2 bits.
[2025-05-04 13:47:44,341]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,341] 146366 | assign zext_ln840_3_fu_11059_p1 = add_ln840_3_fu_11053_p2;
[2025-05-04 13:47:44,341]        |                                 ^
[2025-05-04 13:47:44,341] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146368:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_43_fu_11441_p2' generates 4 bits.
[2025-05-04 13:47:44,341]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,341] 146368 | assign zext_ln840_40_fu_11447_p1 = add_ln840_43_fu_11441_p2;
[2025-05-04 13:47:44,341]        |                                  ^
[2025-05-04 13:47:44,341] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146370:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_44_fu_11451_p2' generates 5 bits.
[2025-05-04 13:47:44,341]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,341] 146370 | assign zext_ln840_41_fu_11457_p1 = add_ln840_44_fu_11451_p2;
[2025-05-04 13:47:44,341]        |                                  ^
[2025-05-04 13:47:44,341] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146372:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_fu_11461_p2' generates 2 bits.
[2025-05-04 13:47:44,341]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,341] 146372 | assign zext_ln840_42_fu_11467_p1 = add_ln840_45_fu_11461_p2;
[2025-05-04 13:47:44,341]        |                                  ^
[2025-05-04 13:47:44,341] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146374:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_fu_11471_p2' generates 2 bits.
[2025-05-04 13:47:44,342]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,342] 146374 | assign zext_ln840_43_fu_11477_p1 = add_ln840_46_fu_11471_p2;
[2025-05-04 13:47:44,342]        |                                  ^
[2025-05-04 13:47:44,342] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146376:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_47_fu_11481_p2' generates 3 bits.
[2025-05-04 13:47:44,342]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,342] 146376 | assign zext_ln840_44_fu_11487_p1 = add_ln840_47_fu_11481_p2;
[2025-05-04 13:47:44,342]        |                                  ^
[2025-05-04 13:47:44,342] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146378:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_48_fu_11491_p2' generates 2 bits.
[2025-05-04 13:47:44,342]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,342] 146378 | assign zext_ln840_45_fu_11497_p1 = add_ln840_48_fu_11491_p2;
[2025-05-04 13:47:44,342]        |                                  ^
[2025-05-04 13:47:44,342] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146380:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_fu_11501_p2' generates 2 bits.
[2025-05-04 13:47:44,342]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,342] 146380 | assign zext_ln840_46_fu_11507_p1 = add_ln840_49_fu_11501_p2;
[2025-05-04 13:47:44,342]        |                                  ^
[2025-05-04 13:47:44,342] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146382:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_50_fu_11511_p2' generates 3 bits.
[2025-05-04 13:47:44,342]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,342] 146382 | assign zext_ln840_47_fu_11517_p1 = add_ln840_50_fu_11511_p2;
[2025-05-04 13:47:44,342]        |                                  ^
[2025-05-04 13:47:44,342] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146384:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_fu_11521_p2' generates 4 bits.
[2025-05-04 13:47:44,342]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,342] 146384 | assign zext_ln840_48_fu_11527_p1 = add_ln840_51_fu_11521_p2;
[2025-05-04 13:47:44,342]        |                                  ^
[2025-05-04 13:47:44,343] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146386:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_52_fu_11531_p2' generates 2 bits.
[2025-05-04 13:47:44,343]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,343] 146386 | assign zext_ln840_49_fu_11537_p1 = add_ln840_52_fu_11531_p2;
[2025-05-04 13:47:44,343]        |                                  ^
[2025-05-04 13:47:44,343] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146388:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_4_fu_11063_p2' generates 3 bits.
[2025-05-04 13:47:44,343]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,343] 146388 | assign zext_ln840_4_fu_11069_p1 = add_ln840_4_fu_11063_p2;
[2025-05-04 13:47:44,343]        |                                 ^
[2025-05-04 13:47:44,343] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146390:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_fu_11541_p2' generates 2 bits.
[2025-05-04 13:47:44,343]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,343] 146390 | assign zext_ln840_50_fu_11547_p1 = add_ln840_53_fu_11541_p2;
[2025-05-04 13:47:44,343]        |                                  ^
[2025-05-04 13:47:44,343] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146392:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_fu_11551_p2' generates 3 bits.
[2025-05-04 13:47:44,343]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,343] 146392 | assign zext_ln840_51_fu_11557_p1 = add_ln840_54_fu_11551_p2;
[2025-05-04 13:47:44,343]        |                                  ^
[2025-05-04 13:47:44,343] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146394:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_55_fu_11561_p2' generates 2 bits.
[2025-05-04 13:47:44,343]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,343] 146394 | assign zext_ln840_52_fu_11567_p1 = add_ln840_55_fu_11561_p2;
[2025-05-04 13:47:44,343]        |                                  ^
[2025-05-04 13:47:44,343] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146396:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_56_fu_11571_p2' generates 2 bits.
[2025-05-04 13:47:44,343]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,344] 146396 | assign zext_ln840_53_fu_11577_p1 = add_ln840_56_fu_11571_p2;
[2025-05-04 13:47:44,344]        |                                  ^
[2025-05-04 13:47:44,344] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146398:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_fu_11581_p2' generates 3 bits.
[2025-05-04 13:47:44,344]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,344] 146398 | assign zext_ln840_54_fu_11587_p1 = add_ln840_57_fu_11581_p2;
[2025-05-04 13:47:44,344]        |                                  ^
[2025-05-04 13:47:44,344] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146400:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_58_fu_11591_p2' generates 4 bits.
[2025-05-04 13:47:44,344]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,344] 146400 | assign zext_ln840_55_fu_11597_p1 = add_ln840_58_fu_11591_p2;
[2025-05-04 13:47:44,344]        |                                  ^
[2025-05-04 13:47:44,344] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146402:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_fu_11601_p2' generates 5 bits.
[2025-05-04 13:47:44,344]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,344] 146402 | assign zext_ln840_56_fu_11607_p1 = add_ln840_59_fu_11601_p2;
[2025-05-04 13:47:44,344]        |                                  ^
[2025-05-04 13:47:44,344] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146404:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_60_fu_11611_p2' generates 6 bits.
[2025-05-04 13:47:44,344]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,344] 146404 | assign zext_ln840_57_fu_11617_p1 = add_ln840_60_fu_11611_p2;
[2025-05-04 13:47:44,344]        |                                  ^
[2025-05-04 13:47:44,344] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146406:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_62_fu_11627_p2' generates 2 bits.
[2025-05-04 13:47:44,344]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,344] 146406 | assign zext_ln840_58_fu_11633_p1 = add_ln840_62_fu_11627_p2;
[2025-05-04 13:47:44,344]        |                                  ^
[2025-05-04 13:47:44,344] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146408:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_63_fu_11637_p2' generates 2 bits.
[2025-05-04 13:47:44,345]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,345] 146408 | assign zext_ln840_59_fu_11643_p1 = add_ln840_63_fu_11637_p2;
[2025-05-04 13:47:44,345]        |                                  ^
[2025-05-04 13:47:44,345] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146410:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_6_fu_11079_p2' generates 2 bits.
[2025-05-04 13:47:44,345]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,345] 146410 | assign zext_ln840_5_fu_11085_p1 = add_ln840_6_fu_11079_p2;
[2025-05-04 13:47:44,345]        |                                 ^
[2025-05-04 13:47:44,345] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146412:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_64_fu_11647_p2' generates 3 bits.
[2025-05-04 13:47:44,345]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,345] 146412 | assign zext_ln840_60_fu_11653_p1 = add_ln840_64_fu_11647_p2;
[2025-05-04 13:47:44,345]        |                                  ^
[2025-05-04 13:47:44,345] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146414:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_65_fu_11657_p2' generates 2 bits.
[2025-05-04 13:47:44,345]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,345] 146414 | assign zext_ln840_61_fu_11663_p1 = add_ln840_65_fu_11657_p2;
[2025-05-04 13:47:44,345]        |                                  ^
[2025-05-04 13:47:44,345] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146416:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_66_fu_11667_p2' generates 2 bits.
[2025-05-04 13:47:44,345]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,345] 146416 | assign zext_ln840_62_fu_11673_p1 = add_ln840_66_fu_11667_p2;
[2025-05-04 13:47:44,345]        |                                  ^
[2025-05-04 13:47:44,345] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146418:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_67_fu_11677_p2' generates 3 bits.
[2025-05-04 13:47:44,345]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,345] 146418 | assign zext_ln840_63_fu_11683_p1 = add_ln840_67_fu_11677_p2;
[2025-05-04 13:47:44,346]        |                                  ^
[2025-05-04 13:47:44,346] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146420:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_68_fu_11687_p2' generates 4 bits.
[2025-05-04 13:47:44,346]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,346] 146420 | assign zext_ln840_64_fu_11693_p1 = add_ln840_68_fu_11687_p2;
[2025-05-04 13:47:44,346]        |                                  ^
[2025-05-04 13:47:44,346] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146422:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_69_fu_11697_p2' generates 2 bits.
[2025-05-04 13:47:44,346]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,346] 146422 | assign zext_ln840_65_fu_11703_p1 = add_ln840_69_fu_11697_p2;
[2025-05-04 13:47:44,346]        |                                  ^
[2025-05-04 13:47:44,346] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146424:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_70_fu_11707_p2' generates 2 bits.
[2025-05-04 13:47:44,346]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,346] 146424 | assign zext_ln840_66_fu_11713_p1 = add_ln840_70_fu_11707_p2;
[2025-05-04 13:47:44,346]        |                                  ^
[2025-05-04 13:47:44,346] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146426:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_71_fu_11717_p2' generates 3 bits.
[2025-05-04 13:47:44,346]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,346] 146426 | assign zext_ln840_67_fu_11723_p1 = add_ln840_71_fu_11717_p2;
[2025-05-04 13:47:44,346]        |                                  ^
[2025-05-04 13:47:44,346] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146428:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_72_fu_11727_p2' generates 2 bits.
[2025-05-04 13:47:44,346]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,346] 146428 | assign zext_ln840_68_fu_11733_p1 = add_ln840_72_fu_11727_p2;
[2025-05-04 13:47:44,346]        |                                  ^
[2025-05-04 13:47:44,346] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146430:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_73_fu_11737_p2' generates 2 bits.
[2025-05-04 13:47:44,346]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,347] 146430 | assign zext_ln840_69_fu_11743_p1 = add_ln840_73_fu_11737_p2;
[2025-05-04 13:47:44,347]        |                                  ^
[2025-05-04 13:47:44,347] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146432:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_7_fu_11089_p2' generates 2 bits.
[2025-05-04 13:47:44,347]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,347] 146432 | assign zext_ln840_6_fu_11095_p1 = add_ln840_7_fu_11089_p2;
[2025-05-04 13:47:44,347]        |                                 ^
[2025-05-04 13:47:44,347] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146434:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_74_fu_11747_p2' generates 3 bits.
[2025-05-04 13:47:44,347]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,347] 146434 | assign zext_ln840_70_fu_11753_p1 = add_ln840_74_fu_11747_p2;
[2025-05-04 13:47:44,347]        |                                  ^
[2025-05-04 13:47:44,347] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146436:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_75_fu_11757_p2' generates 4 bits.
[2025-05-04 13:47:44,347]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,347] 146436 | assign zext_ln840_71_fu_11763_p1 = add_ln840_75_fu_11757_p2;
[2025-05-04 13:47:44,347]        |                                  ^
[2025-05-04 13:47:44,347] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146438:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_76_fu_11767_p2' generates 5 bits.
[2025-05-04 13:47:44,347]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,347] 146438 | assign zext_ln840_72_fu_11773_p1 = add_ln840_76_fu_11767_p2;
[2025-05-04 13:47:44,347]        |                                  ^
[2025-05-04 13:47:44,347] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146440:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_fu_11777_p2' generates 2 bits.
[2025-05-04 13:47:44,347]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,347] 146440 | assign zext_ln840_73_fu_11783_p1 = add_ln840_77_fu_11777_p2;
[2025-05-04 13:47:44,347]        |                                  ^
[2025-05-04 13:47:44,348] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146442:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_78_fu_11787_p2' generates 2 bits.
[2025-05-04 13:47:44,348]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,348] 146442 | assign zext_ln840_74_fu_11793_p1 = add_ln840_78_fu_11787_p2;
[2025-05-04 13:47:44,348]        |                                  ^
[2025-05-04 13:47:44,348] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146444:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_79_fu_11797_p2' generates 3 bits.
[2025-05-04 13:47:44,348]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,348] 146444 | assign zext_ln840_75_fu_11803_p1 = add_ln840_79_fu_11797_p2;
[2025-05-04 13:47:44,348]        |                                  ^
[2025-05-04 13:47:44,348] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146446:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_80_fu_11807_p2' generates 2 bits.
[2025-05-04 13:47:44,348]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,348] 146446 | assign zext_ln840_76_fu_11813_p1 = add_ln840_80_fu_11807_p2;
[2025-05-04 13:47:44,348]        |                                  ^
[2025-05-04 13:47:44,348] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146448:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_81_fu_11817_p2' generates 2 bits.
[2025-05-04 13:47:44,348]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,348] 146448 | assign zext_ln840_77_fu_11823_p1 = add_ln840_81_fu_11817_p2;
[2025-05-04 13:47:44,348]        |                                  ^
[2025-05-04 13:47:44,348] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146450:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_82_fu_11827_p2' generates 3 bits.
[2025-05-04 13:47:44,348]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,348] 146450 | assign zext_ln840_78_fu_11833_p1 = add_ln840_82_fu_11827_p2;
[2025-05-04 13:47:44,348]        |                                  ^
[2025-05-04 13:47:44,348] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146452:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_83_fu_11837_p2' generates 4 bits.
[2025-05-04 13:47:44,348]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,348] 146452 | assign zext_ln840_79_fu_11843_p1 = add_ln840_83_fu_11837_p2;
[2025-05-04 13:47:44,349]        |                                  ^
[2025-05-04 13:47:44,349] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146454:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_8_fu_11099_p2' generates 3 bits.
[2025-05-04 13:47:44,349]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,349] 146454 | assign zext_ln840_7_fu_11105_p1 = add_ln840_8_fu_11099_p2;
[2025-05-04 13:47:44,349]        |                                 ^
[2025-05-04 13:47:44,349] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146456:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_84_fu_11847_p2' generates 2 bits.
[2025-05-04 13:47:44,349]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,349] 146456 | assign zext_ln840_80_fu_11853_p1 = add_ln840_84_fu_11847_p2;
[2025-05-04 13:47:44,349]        |                                  ^
[2025-05-04 13:47:44,349] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146458:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_85_fu_11857_p2' generates 2 bits.
[2025-05-04 13:47:44,349]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,349] 146458 | assign zext_ln840_81_fu_11863_p1 = add_ln840_85_fu_11857_p2;
[2025-05-04 13:47:44,349]        |                                  ^
[2025-05-04 13:47:44,349] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146460:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_86_fu_11867_p2' generates 3 bits.
[2025-05-04 13:47:44,349]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,349] 146460 | assign zext_ln840_82_fu_11873_p1 = add_ln840_86_fu_11867_p2;
[2025-05-04 13:47:44,349]        |                                  ^
[2025-05-04 13:47:44,349] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146462:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_87_fu_11877_p2' generates 2 bits.
[2025-05-04 13:47:44,349]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,349] 146462 | assign zext_ln840_83_fu_11883_p1 = add_ln840_87_fu_11877_p2;
[2025-05-04 13:47:44,349]        |                                  ^
[2025-05-04 13:47:44,349] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146464:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_88_fu_11887_p2' generates 2 bits.
[2025-05-04 13:47:44,350]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,350] 146464 | assign zext_ln840_84_fu_11893_p1 = add_ln840_88_fu_11887_p2;
[2025-05-04 13:47:44,350]        |                                  ^
[2025-05-04 13:47:44,350] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146466:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_89_fu_11897_p2' generates 3 bits.
[2025-05-04 13:47:44,350]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,350] 146466 | assign zext_ln840_85_fu_11903_p1 = add_ln840_89_fu_11897_p2;
[2025-05-04 13:47:44,350]        |                                  ^
[2025-05-04 13:47:44,350] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146468:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_90_fu_11907_p2' generates 4 bits.
[2025-05-04 13:47:44,350]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,350] 146468 | assign zext_ln840_86_fu_11913_p1 = add_ln840_90_fu_11907_p2;
[2025-05-04 13:47:44,350]        |                                  ^
[2025-05-04 13:47:44,350] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146470:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_91_fu_11917_p2' generates 5 bits.
[2025-05-04 13:47:44,350]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,350] 146470 | assign zext_ln840_87_fu_11923_p1 = add_ln840_91_fu_11917_p2;
[2025-05-04 13:47:44,350]        |                                  ^
[2025-05-04 13:47:44,350] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146472:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_92_fu_11927_p2' generates 6 bits.
[2025-05-04 13:47:44,350]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,350] 146472 | assign zext_ln840_88_fu_11933_p1 = add_ln840_92_fu_11927_p2;
[2025-05-04 13:47:44,350]        |                                  ^
[2025-05-04 13:47:44,350] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146474:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_93_fu_11937_p2' generates 2 bits.
[2025-05-04 13:47:44,350]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,350] 146474 | assign zext_ln840_89_fu_11943_p1 = add_ln840_93_fu_11937_p2;
[2025-05-04 13:47:44,350]        |                                  ^
[2025-05-04 13:47:44,351] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146476:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_9_fu_11109_p2' generates 2 bits.
[2025-05-04 13:47:44,351]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,351] 146476 | assign zext_ln840_8_fu_11115_p1 = add_ln840_9_fu_11109_p2;
[2025-05-04 13:47:44,351]        |                                 ^
[2025-05-04 13:47:44,351] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146478:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_94_fu_11947_p2' generates 2 bits.
[2025-05-04 13:47:44,351]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,351] 146478 | assign zext_ln840_90_fu_11953_p1 = add_ln840_94_fu_11947_p2;
[2025-05-04 13:47:44,351]        |                                  ^
[2025-05-04 13:47:44,351] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146480:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_95_fu_11957_p2' generates 3 bits.
[2025-05-04 13:47:44,351]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,351] 146480 | assign zext_ln840_91_fu_11963_p1 = add_ln840_95_fu_11957_p2;
[2025-05-04 13:47:44,351]        |                                  ^
[2025-05-04 13:47:44,351] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146482:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_96_fu_11967_p2' generates 2 bits.
[2025-05-04 13:47:44,351]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,351] 146482 | assign zext_ln840_92_fu_11973_p1 = add_ln840_96_fu_11967_p2;
[2025-05-04 13:47:44,351]        |                                  ^
[2025-05-04 13:47:44,351] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146484:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_97_fu_11977_p2' generates 2 bits.
[2025-05-04 13:47:44,351]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,351] 146484 | assign zext_ln840_93_fu_11983_p1 = add_ln840_97_fu_11977_p2;
[2025-05-04 13:47:44,351]        |                                  ^
[2025-05-04 13:47:44,351] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146486:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_98_fu_11987_p2' generates 3 bits.
[2025-05-04 13:47:44,351]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,352] 146486 | assign zext_ln840_94_fu_11993_p1 = add_ln840_98_fu_11987_p2;
[2025-05-04 13:47:44,352]        |                                  ^
[2025-05-04 13:47:44,352] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146488:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_99_fu_11997_p2' generates 4 bits.
[2025-05-04 13:47:44,352]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,352] 146488 | assign zext_ln840_95_fu_12003_p1 = add_ln840_99_fu_11997_p2;
[2025-05-04 13:47:44,352]        |                                  ^
[2025-05-04 13:47:44,352] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146490:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_100_fu_12007_p2' generates 2 bits.
[2025-05-04 13:47:44,352]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,352] 146490 | assign zext_ln840_96_fu_12013_p1 = add_ln840_100_fu_12007_p2;
[2025-05-04 13:47:44,352]        |                                  ^
[2025-05-04 13:47:44,352] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146492:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_101_fu_12017_p2' generates 2 bits.
[2025-05-04 13:47:44,352]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,352] 146492 | assign zext_ln840_97_fu_12023_p1 = add_ln840_101_fu_12017_p2;
[2025-05-04 13:47:44,352]        |                                  ^
[2025-05-04 13:47:44,352] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146494:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_102_fu_12027_p2' generates 3 bits.
[2025-05-04 13:47:44,352]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,352] 146494 | assign zext_ln840_98_fu_12033_p1 = add_ln840_102_fu_12027_p2;
[2025-05-04 13:47:44,352]        |                                  ^
[2025-05-04 13:47:44,352] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146496:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_103_fu_12037_p2' generates 2 bits.
[2025-05-04 13:47:44,352]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,352] 146496 | assign zext_ln840_99_fu_12043_p1 = add_ln840_103_fu_12037_p2;
[2025-05-04 13:47:44,352]        |                                  ^
[2025-05-04 13:47:44,352] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146498:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_10_fu_11119_p2' generates 2 bits.
[2025-05-04 13:47:44,353]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,353] 146498 | assign zext_ln840_9_fu_11125_p1 = add_ln840_10_fu_11119_p2;
[2025-05-04 13:47:44,353]        |                                 ^
[2025-05-04 13:47:44,353] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:146500:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_254_fu_11017_p2' generates 1 bits.
[2025-05-04 13:47:44,353]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,353] 146500 | assign zext_ln840_fu_11023_p1 = xor_ln1039_254_fu_11017_p2;
[2025-05-04 13:47:44,353]        |                               ^
[2025-05-04 13:47:44,353] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:125130:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,353]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,353] 125130 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-04 13:47:44,353]        |  ^
[2025-05-04 13:47:44,353] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:125131:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,353]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,353] 125131 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-04 13:47:44,353]        |  ^
[2025-05-04 13:47:44,353] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:125132:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,353]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,353] 125132 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-05-04 13:47:44,353]        |  ^
[2025-05-04 13:47:44,353] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:125133:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,353]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,353] 125133 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-05-04 13:47:44,354]        |  ^
[2025-05-04 13:47:44,354] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:125134:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,354]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,354] 125134 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-05-04 13:47:44,354]        |  ^
[2025-05-04 13:47:44,354] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:125135:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,354]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,354] 125135 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-05-04 13:47:44,354]        |  ^
[2025-05-04 13:47:44,354] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:125136:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,354]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,354] 125136 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,354]        |  ^
[2025-05-04 13:47:44,354] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:130679:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,354]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,354] 130679 |             ap_NS_iter0_fsm = 'bx;
[2025-05-04 13:47:44,354]        |                             ^
[2025-05-04 13:47:44,354] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:130703:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,354]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,354] 130703 |             ap_NS_iter1_fsm = 'bx;
[2025-05-04 13:47:44,354]        |                             ^
[2025-05-04 13:47:44,354] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:130727:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,355]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,355] 130727 |             ap_NS_iter2_fsm = 'bx;
[2025-05-04 13:47:44,355]        |                             ^
[2025-05-04 13:47:44,355] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:130751:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,355]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,355] 130751 |             ap_NS_iter3_fsm = 'bx;
[2025-05-04 13:47:44,355]        |                             ^
[2025-05-04 13:47:44,355] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:130775:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,355]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,355] 130775 |             ap_NS_iter4_fsm = 'bx;
[2025-05-04 13:47:44,355]        |                             ^
[2025-05-04 13:47:44,355] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:130799:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,355]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,355] 130799 |             ap_NS_iter5_fsm = 'bx;
[2025-05-04 13:47:44,355]        |                             ^
[2025-05-04 13:47:44,355] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131360:47: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,355]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,355] 131360 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_3970 = 'bx;
[2025-05-04 13:47:44,355]        |                                               ^
[2025-05-04 13:47:44,355] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131894:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_11162_pp0_iter2_reg' generates 32 bits.
[2025-05-04 13:47:44,355]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,355] 131894 | assign idxprom2_i_fu_4220_p1 = nf_2_reg_11162_pp0_iter2_reg;
[2025-05-04 13:47:44,355]        |                              ^
[2025-05-04 13:47:44,356] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131902:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,356]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,356] 131902 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,356]        |                                ^
[2025-05-04 13:47:44,356] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131904:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,356]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,356] 131904 | assign p_ZL7threshs_100_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,356]        |                                  ^
[2025-05-04 13:47:44,356] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131906:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,356]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,356] 131906 | assign p_ZL7threshs_101_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,356]        |                                  ^
[2025-05-04 13:47:44,356] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131908:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,356]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,356] 131908 | assign p_ZL7threshs_102_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,356]        |                                  ^
[2025-05-04 13:47:44,356] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131910:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,356]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,356] 131910 | assign p_ZL7threshs_103_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,356]        |                                  ^
[2025-05-04 13:47:44,356] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131912:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,356]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,356] 131912 | assign p_ZL7threshs_104_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,357]        |                                  ^
[2025-05-04 13:47:44,357] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131914:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,357]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,357] 131914 | assign p_ZL7threshs_105_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,357]        |                                  ^
[2025-05-04 13:47:44,357] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131916:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,357]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,357] 131916 | assign p_ZL7threshs_106_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,357]        |                                  ^
[2025-05-04 13:47:44,357] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131918:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,357]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,357] 131918 | assign p_ZL7threshs_107_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,357]        |                                  ^
[2025-05-04 13:47:44,357] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131920:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,357]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,357] 131920 | assign p_ZL7threshs_108_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,357]        |                                  ^
[2025-05-04 13:47:44,357] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131922:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,357]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,357] 131922 | assign p_ZL7threshs_109_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,357]        |                                  ^
[2025-05-04 13:47:44,357] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131924:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,358]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,358] 131924 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,358]        |                                 ^
[2025-05-04 13:47:44,358] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131926:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,358]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,358] 131926 | assign p_ZL7threshs_110_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,358]        |                                  ^
[2025-05-04 13:47:44,358] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131928:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,358]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,358] 131928 | assign p_ZL7threshs_111_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,358]        |                                  ^
[2025-05-04 13:47:44,358] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131930:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,358]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,358] 131930 | assign p_ZL7threshs_112_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,358]        |                                  ^
[2025-05-04 13:47:44,358] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131932:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,358]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,358] 131932 | assign p_ZL7threshs_113_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,358]        |                                  ^
[2025-05-04 13:47:44,358] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131934:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,358]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,358] 131934 | assign p_ZL7threshs_114_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,359]        |                                  ^
[2025-05-04 13:47:44,359] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131936:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,359]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,359] 131936 | assign p_ZL7threshs_115_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,359]        |                                  ^
[2025-05-04 13:47:44,359] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131938:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,359]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,359] 131938 | assign p_ZL7threshs_116_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,359]        |                                  ^
[2025-05-04 13:47:44,359] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131940:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,359]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,359] 131940 | assign p_ZL7threshs_117_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,359]        |                                  ^
[2025-05-04 13:47:44,359] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131942:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,359]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,359] 131942 | assign p_ZL7threshs_118_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,359]        |                                  ^
[2025-05-04 13:47:44,359] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131944:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,359]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,359] 131944 | assign p_ZL7threshs_119_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,359]        |                                  ^
[2025-05-04 13:47:44,359] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131946:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,360]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,360] 131946 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,360]        |                                 ^
[2025-05-04 13:47:44,360] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131948:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,360]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,360] 131948 | assign p_ZL7threshs_120_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,360]        |                                  ^
[2025-05-04 13:47:44,360] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131950:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,360]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,360] 131950 | assign p_ZL7threshs_121_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,360]        |                                  ^
[2025-05-04 13:47:44,360] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131952:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,360]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,360] 131952 | assign p_ZL7threshs_122_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,360]        |                                  ^
[2025-05-04 13:47:44,360] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131954:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,360]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,360] 131954 | assign p_ZL7threshs_123_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,360]        |                                  ^
[2025-05-04 13:47:44,360] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131956:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,360]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,360] 131956 | assign p_ZL7threshs_124_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,360]        |                                  ^
[2025-05-04 13:47:44,361] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131958:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,361]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,361] 131958 | assign p_ZL7threshs_125_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,361]        |                                  ^
[2025-05-04 13:47:44,361] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131960:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,361]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,361] 131960 | assign p_ZL7threshs_126_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,361]        |                                  ^
[2025-05-04 13:47:44,361] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131962:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,361]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,361] 131962 | assign p_ZL7threshs_127_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,361]        |                                  ^
[2025-05-04 13:47:44,361] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131964:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,361]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,361] 131964 | assign p_ZL7threshs_128_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,361]        |                                  ^
[2025-05-04 13:47:44,361] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131966:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,361]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,361] 131966 | assign p_ZL7threshs_129_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,361]        |                                  ^
[2025-05-04 13:47:44,361] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131968:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,361]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,362] 131968 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,362]        |                                 ^
[2025-05-04 13:47:44,362] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131970:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,362]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,362] 131970 | assign p_ZL7threshs_130_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,362]        |                                  ^
[2025-05-04 13:47:44,362] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131972:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,362]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,362] 131972 | assign p_ZL7threshs_131_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,362]        |                                  ^
[2025-05-04 13:47:44,362] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131974:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,362]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,362] 131974 | assign p_ZL7threshs_132_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,362]        |                                  ^
[2025-05-04 13:47:44,362] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131976:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,362]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,362] 131976 | assign p_ZL7threshs_133_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,362]        |                                  ^
[2025-05-04 13:47:44,362] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131978:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,362]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,362] 131978 | assign p_ZL7threshs_134_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,362]        |                                  ^
[2025-05-04 13:47:44,362] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131980:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,363]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,363] 131980 | assign p_ZL7threshs_135_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,363]        |                                  ^
[2025-05-04 13:47:44,363] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131982:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,363]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,363] 131982 | assign p_ZL7threshs_136_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,363]        |                                  ^
[2025-05-04 13:47:44,363] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131984:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,363]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,363] 131984 | assign p_ZL7threshs_137_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,363]        |                                  ^
[2025-05-04 13:47:44,363] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131986:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,363]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,363] 131986 | assign p_ZL7threshs_138_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,363]        |                                  ^
[2025-05-04 13:47:44,363] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131988:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,363]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,363] 131988 | assign p_ZL7threshs_139_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,363]        |                                  ^
[2025-05-04 13:47:44,363] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131990:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,363]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,363] 131990 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,363]        |                                 ^
[2025-05-04 13:47:44,364] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131992:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,364]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,364] 131992 | assign p_ZL7threshs_140_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,364]        |                                  ^
[2025-05-04 13:47:44,364] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131994:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,364]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,364] 131994 | assign p_ZL7threshs_141_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,364]        |                                  ^
[2025-05-04 13:47:44,364] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131996:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,364]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,364] 131996 | assign p_ZL7threshs_142_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,364]        |                                  ^
[2025-05-04 13:47:44,364] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:131998:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,364]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,364] 131998 | assign p_ZL7threshs_143_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,364]        |                                  ^
[2025-05-04 13:47:44,364] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132000:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,364]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,364] 132000 | assign p_ZL7threshs_144_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,364]        |                                  ^
[2025-05-04 13:47:44,364] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132002:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,364]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,365] 132002 | assign p_ZL7threshs_145_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,365]        |                                  ^
[2025-05-04 13:47:44,365] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132004:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,365]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,365] 132004 | assign p_ZL7threshs_146_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,365]        |                                  ^
[2025-05-04 13:47:44,365] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132006:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,365]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,365] 132006 | assign p_ZL7threshs_147_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,365]        |                                  ^
[2025-05-04 13:47:44,365] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132008:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,365]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,365] 132008 | assign p_ZL7threshs_148_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,365]        |                                  ^
[2025-05-04 13:47:44,365] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132010:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,365]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,365] 132010 | assign p_ZL7threshs_149_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,365]        |                                  ^
[2025-05-04 13:47:44,365] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132012:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,365]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,365] 132012 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,365]        |                                 ^
[2025-05-04 13:47:44,365] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132014:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,366]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,366] 132014 | assign p_ZL7threshs_150_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,366]        |                                  ^
[2025-05-04 13:47:44,366] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132016:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,366]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,366] 132016 | assign p_ZL7threshs_151_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,366]        |                                  ^
[2025-05-04 13:47:44,366] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132018:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,366]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,366] 132018 | assign p_ZL7threshs_152_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,366]        |                                  ^
[2025-05-04 13:47:44,366] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132020:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,366]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,366] 132020 | assign p_ZL7threshs_153_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,366]        |                                  ^
[2025-05-04 13:47:44,366] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132022:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,366]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,366] 132022 | assign p_ZL7threshs_154_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,366]        |                                  ^
[2025-05-04 13:47:44,366] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132024:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,366]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,366] 132024 | assign p_ZL7threshs_155_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,367]        |                                  ^
[2025-05-04 13:47:44,367] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132026:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,367]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,367] 132026 | assign p_ZL7threshs_156_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,367]        |                                  ^
[2025-05-04 13:47:44,367] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132028:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,367]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,367] 132028 | assign p_ZL7threshs_157_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,367]        |                                  ^
[2025-05-04 13:47:44,367] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132030:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,367]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,367] 132030 | assign p_ZL7threshs_158_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,367]        |                                  ^
[2025-05-04 13:47:44,367] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132032:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,367]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,367] 132032 | assign p_ZL7threshs_159_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,367]        |                                  ^
[2025-05-04 13:47:44,367] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132034:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,367]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,367] 132034 | assign p_ZL7threshs_15_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,367]        |                                 ^
[2025-05-04 13:47:44,367] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132036:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,367]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,368] 132036 | assign p_ZL7threshs_160_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,368]        |                                  ^
[2025-05-04 13:47:44,368] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132038:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,368]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,368] 132038 | assign p_ZL7threshs_161_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,368]        |                                  ^
[2025-05-04 13:47:44,368] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132040:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,368]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,368] 132040 | assign p_ZL7threshs_162_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,368]        |                                  ^
[2025-05-04 13:47:44,368] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132042:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,368]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,368] 132042 | assign p_ZL7threshs_163_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,368]        |                                  ^
[2025-05-04 13:47:44,368] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132044:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,368]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,368] 132044 | assign p_ZL7threshs_164_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,368]        |                                  ^
[2025-05-04 13:47:44,368] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132046:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,368]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,368] 132046 | assign p_ZL7threshs_165_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,368]        |                                  ^
[2025-05-04 13:47:44,369] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132048:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,369]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,369] 132048 | assign p_ZL7threshs_166_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,369]        |                                  ^
[2025-05-04 13:47:44,369] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132050:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,369]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,369] 132050 | assign p_ZL7threshs_167_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,369]        |                                  ^
[2025-05-04 13:47:44,369] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132052:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,369]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,369] 132052 | assign p_ZL7threshs_168_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,369]        |                                  ^
[2025-05-04 13:47:44,369] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132054:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,369]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,369] 132054 | assign p_ZL7threshs_169_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,369]        |                                  ^
[2025-05-04 13:47:44,369] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132056:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,369]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,369] 132056 | assign p_ZL7threshs_16_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,369]        |                                 ^
[2025-05-04 13:47:44,369] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132058:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,369]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,369] 132058 | assign p_ZL7threshs_170_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,370]        |                                  ^
[2025-05-04 13:47:44,370] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132060:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,370]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,370] 132060 | assign p_ZL7threshs_171_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,370]        |                                  ^
[2025-05-04 13:47:44,370] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132062:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,370]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,370] 132062 | assign p_ZL7threshs_172_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,370]        |                                  ^
[2025-05-04 13:47:44,370] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132064:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,370]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,370] 132064 | assign p_ZL7threshs_173_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,370]        |                                  ^
[2025-05-04 13:47:44,370] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132066:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,370]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,370] 132066 | assign p_ZL7threshs_174_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,370]        |                                  ^
[2025-05-04 13:47:44,370] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132068:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,370]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,370] 132068 | assign p_ZL7threshs_175_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,370]        |                                  ^
[2025-05-04 13:47:44,370] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132070:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,371]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,371] 132070 | assign p_ZL7threshs_176_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,371]        |                                  ^
[2025-05-04 13:47:44,371] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132072:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,371]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,371] 132072 | assign p_ZL7threshs_177_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,371]        |                                  ^
[2025-05-04 13:47:44,371] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132074:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,371]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,371] 132074 | assign p_ZL7threshs_178_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,371]        |                                  ^
[2025-05-04 13:47:44,371] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132076:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,371]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,371] 132076 | assign p_ZL7threshs_179_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,371]        |                                  ^
[2025-05-04 13:47:44,371] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132078:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,371]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,371] 132078 | assign p_ZL7threshs_17_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,371]        |                                 ^
[2025-05-04 13:47:44,371] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132080:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,371]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,371] 132080 | assign p_ZL7threshs_180_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,371]        |                                  ^
[2025-05-04 13:47:44,372] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132082:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,372]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,372] 132082 | assign p_ZL7threshs_181_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,372]        |                                  ^
[2025-05-04 13:47:44,372] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132084:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,372]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,372] 132084 | assign p_ZL7threshs_182_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,372]        |                                  ^
[2025-05-04 13:47:44,372] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132086:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,372]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,372] 132086 | assign p_ZL7threshs_183_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,372]        |                                  ^
[2025-05-04 13:47:44,372] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132088:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,372]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,372] 132088 | assign p_ZL7threshs_184_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,372]        |                                  ^
[2025-05-04 13:47:44,372] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132090:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,372]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,372] 132090 | assign p_ZL7threshs_185_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,372]        |                                  ^
[2025-05-04 13:47:44,372] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132092:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,372]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,373] 132092 | assign p_ZL7threshs_186_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,373]        |                                  ^
[2025-05-04 13:47:44,373] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132094:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,373]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,373] 132094 | assign p_ZL7threshs_187_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,373]        |                                  ^
[2025-05-04 13:47:44,373] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132096:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,373]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,373] 132096 | assign p_ZL7threshs_188_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,373]        |                                  ^
[2025-05-04 13:47:44,373] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132098:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,373]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,373] 132098 | assign p_ZL7threshs_189_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,373]        |                                  ^
[2025-05-04 13:47:44,373] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132100:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,373]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,373] 132100 | assign p_ZL7threshs_18_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,373]        |                                 ^
[2025-05-04 13:47:44,373] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132102:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,373]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,373] 132102 | assign p_ZL7threshs_190_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,373]        |                                  ^
[2025-05-04 13:47:44,374] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132104:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,374]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,374] 132104 | assign p_ZL7threshs_191_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,374]        |                                  ^
[2025-05-04 13:47:44,374] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132106:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,374]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,374] 132106 | assign p_ZL7threshs_192_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,374]        |                                  ^
[2025-05-04 13:47:44,374] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132108:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,374]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,374] 132108 | assign p_ZL7threshs_193_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,374]        |                                  ^
[2025-05-04 13:47:44,374] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132110:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,374]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,374] 132110 | assign p_ZL7threshs_194_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,374]        |                                  ^
[2025-05-04 13:47:44,374] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132112:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,374]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,374] 132112 | assign p_ZL7threshs_195_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,374]        |                                  ^
[2025-05-04 13:47:44,374] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132114:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,374]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,375] 132114 | assign p_ZL7threshs_196_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,375]        |                                  ^
[2025-05-04 13:47:44,375] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132116:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,375]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,375] 132116 | assign p_ZL7threshs_197_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,375]        |                                  ^
[2025-05-04 13:47:44,375] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132118:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,375]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,375] 132118 | assign p_ZL7threshs_198_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,375]        |                                  ^
[2025-05-04 13:47:44,375] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132120:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,375]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,375] 132120 | assign p_ZL7threshs_199_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,375]        |                                  ^
[2025-05-04 13:47:44,375] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132122:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,375]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,375] 132122 | assign p_ZL7threshs_19_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,375]        |                                 ^
[2025-05-04 13:47:44,375] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132124:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,375]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,375] 132124 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,375]        |                                ^
[2025-05-04 13:47:44,375] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132126:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,376]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,376] 132126 | assign p_ZL7threshs_200_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,376]        |                                  ^
[2025-05-04 13:47:44,376] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132128:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,376]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,376] 132128 | assign p_ZL7threshs_201_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,376]        |                                  ^
[2025-05-04 13:47:44,376] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132130:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,376]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,376] 132130 | assign p_ZL7threshs_202_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,376]        |                                  ^
[2025-05-04 13:47:44,376] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132132:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,376]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,376] 132132 | assign p_ZL7threshs_203_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,376]        |                                  ^
[2025-05-04 13:47:44,376] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132134:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,376]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,376] 132134 | assign p_ZL7threshs_204_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,376]        |                                  ^
[2025-05-04 13:47:44,376] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132136:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,376]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,376] 132136 | assign p_ZL7threshs_205_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,377]        |                                  ^
[2025-05-04 13:47:44,377] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132138:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,377]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,377] 132138 | assign p_ZL7threshs_206_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,377]        |                                  ^
[2025-05-04 13:47:44,377] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132140:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,377]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,377] 132140 | assign p_ZL7threshs_207_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,377]        |                                  ^
[2025-05-04 13:47:44,377] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132142:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,377]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,377] 132142 | assign p_ZL7threshs_208_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,377]        |                                  ^
[2025-05-04 13:47:44,377] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132144:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,377]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,377] 132144 | assign p_ZL7threshs_209_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,377]        |                                  ^
[2025-05-04 13:47:44,377] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132146:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,377]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,377] 132146 | assign p_ZL7threshs_20_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,377]        |                                 ^
[2025-05-04 13:47:44,377] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132148:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,377]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,378] 132148 | assign p_ZL7threshs_210_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,378]        |                                  ^
[2025-05-04 13:47:44,378] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132150:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,378]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,378] 132150 | assign p_ZL7threshs_211_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,378]        |                                  ^
[2025-05-04 13:47:44,378] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132152:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,378]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,378] 132152 | assign p_ZL7threshs_212_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,378]        |                                  ^
[2025-05-04 13:47:44,378] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132154:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,378]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,378] 132154 | assign p_ZL7threshs_213_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,378]        |                                  ^
[2025-05-04 13:47:44,378] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132156:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,378]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,378] 132156 | assign p_ZL7threshs_214_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,378]        |                                  ^
[2025-05-04 13:47:44,378] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132158:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,378]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,378] 132158 | assign p_ZL7threshs_215_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,378]        |                                  ^
[2025-05-04 13:47:44,379] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132160:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,379]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,379] 132160 | assign p_ZL7threshs_216_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,379]        |                                  ^
[2025-05-04 13:47:44,379] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132162:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,379]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,379] 132162 | assign p_ZL7threshs_217_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,379]        |                                  ^
[2025-05-04 13:47:44,379] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132164:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,379]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,379] 132164 | assign p_ZL7threshs_218_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,379]        |                                  ^
[2025-05-04 13:47:44,379] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132166:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,379]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,379] 132166 | assign p_ZL7threshs_219_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,379]        |                                  ^
[2025-05-04 13:47:44,379] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132168:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,379]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,379] 132168 | assign p_ZL7threshs_21_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,379]        |                                 ^
[2025-05-04 13:47:44,379] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132170:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,379]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,380] 132170 | assign p_ZL7threshs_220_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,380]        |                                  ^
[2025-05-04 13:47:44,380] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132172:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,380]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,380] 132172 | assign p_ZL7threshs_221_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,380]        |                                  ^
[2025-05-04 13:47:44,380] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132174:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,380]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,380] 132174 | assign p_ZL7threshs_222_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,380]        |                                  ^
[2025-05-04 13:47:44,380] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132176:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,380]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,380] 132176 | assign p_ZL7threshs_223_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,380]        |                                  ^
[2025-05-04 13:47:44,380] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132178:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,380]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,380] 132178 | assign p_ZL7threshs_224_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,380]        |                                  ^
[2025-05-04 13:47:44,380] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132180:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,380]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,380] 132180 | assign p_ZL7threshs_225_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,381]        |                                  ^
[2025-05-04 13:47:44,381] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132182:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,381]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,381] 132182 | assign p_ZL7threshs_226_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,381]        |                                  ^
[2025-05-04 13:47:44,381] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132184:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,381]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,381] 132184 | assign p_ZL7threshs_227_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,381]        |                                  ^
[2025-05-04 13:47:44,381] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132186:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,381]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,381] 132186 | assign p_ZL7threshs_228_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,381]        |                                  ^
[2025-05-04 13:47:44,381] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132188:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,381]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,381] 132188 | assign p_ZL7threshs_229_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,381]        |                                  ^
[2025-05-04 13:47:44,381] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132190:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,381]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,381] 132190 | assign p_ZL7threshs_22_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,381]        |                                 ^
[2025-05-04 13:47:44,381] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132192:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,382]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,382] 132192 | assign p_ZL7threshs_230_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,382]        |                                  ^
[2025-05-04 13:47:44,382] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132194:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,382]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,382] 132194 | assign p_ZL7threshs_231_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,382]        |                                  ^
[2025-05-04 13:47:44,382] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132196:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,382]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,382] 132196 | assign p_ZL7threshs_232_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,382]        |                                  ^
[2025-05-04 13:47:44,382] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132198:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,382]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,382] 132198 | assign p_ZL7threshs_233_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,382]        |                                  ^
[2025-05-04 13:47:44,382] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132200:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,382]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,382] 132200 | assign p_ZL7threshs_234_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,382]        |                                  ^
[2025-05-04 13:47:44,382] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132202:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,382]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,382] 132202 | assign p_ZL7threshs_235_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,383]        |                                  ^
[2025-05-04 13:47:44,383] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132204:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,383]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,383] 132204 | assign p_ZL7threshs_236_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,383]        |                                  ^
[2025-05-04 13:47:44,383] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132206:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,383]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,383] 132206 | assign p_ZL7threshs_237_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,383]        |                                  ^
[2025-05-04 13:47:44,383] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132208:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,383]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,383] 132208 | assign p_ZL7threshs_238_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,383]        |                                  ^
[2025-05-04 13:47:44,383] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132210:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,383]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,383] 132210 | assign p_ZL7threshs_239_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,383]        |                                  ^
[2025-05-04 13:47:44,383] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132212:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,383]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,383] 132212 | assign p_ZL7threshs_23_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,383]        |                                 ^
[2025-05-04 13:47:44,383] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132214:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,384]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,384] 132214 | assign p_ZL7threshs_240_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,384]        |                                  ^
[2025-05-04 13:47:44,384] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132216:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,384]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,384] 132216 | assign p_ZL7threshs_241_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,384]        |                                  ^
[2025-05-04 13:47:44,384] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132218:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,384]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,384] 132218 | assign p_ZL7threshs_242_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,384]        |                                  ^
[2025-05-04 13:47:44,384] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132220:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,384]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,384] 132220 | assign p_ZL7threshs_243_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,384]        |                                  ^
[2025-05-04 13:47:44,384] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132222:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,384]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,384] 132222 | assign p_ZL7threshs_244_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,384]        |                                  ^
[2025-05-04 13:47:44,384] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132224:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,384]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,384] 132224 | assign p_ZL7threshs_245_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,384]        |                                  ^
[2025-05-04 13:47:44,385] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132226:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,385]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,385] 132226 | assign p_ZL7threshs_246_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,385]        |                                  ^
[2025-05-04 13:47:44,385] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132228:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,385]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,385] 132228 | assign p_ZL7threshs_247_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,385]        |                                  ^
[2025-05-04 13:47:44,385] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132230:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,385]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,385] 132230 | assign p_ZL7threshs_248_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,385]        |                                  ^
[2025-05-04 13:47:44,385] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132232:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,385]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,385] 132232 | assign p_ZL7threshs_249_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,385]        |                                  ^
[2025-05-04 13:47:44,385] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132234:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,385]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,385] 132234 | assign p_ZL7threshs_24_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,385]        |                                 ^
[2025-05-04 13:47:44,385] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132236:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,385]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,385] 132236 | assign p_ZL7threshs_250_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,386]        |                                  ^
[2025-05-04 13:47:44,386] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132238:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,386]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,386] 132238 | assign p_ZL7threshs_251_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,386]        |                                  ^
[2025-05-04 13:47:44,386] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132240:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,386]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,386] 132240 | assign p_ZL7threshs_252_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,386]        |                                  ^
[2025-05-04 13:47:44,386] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132242:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,386]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,386] 132242 | assign p_ZL7threshs_253_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,386]        |                                  ^
[2025-05-04 13:47:44,386] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132244:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,386]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,386] 132244 | assign p_ZL7threshs_254_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,386]        |                                  ^
[2025-05-04 13:47:44,386] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132246:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,386]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,386] 132246 | assign p_ZL7threshs_25_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,386]        |                                 ^
[2025-05-04 13:47:44,386] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132248:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,387]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,387] 132248 | assign p_ZL7threshs_26_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,387]        |                                 ^
[2025-05-04 13:47:44,387] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132250:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,387]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,387] 132250 | assign p_ZL7threshs_27_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,387]        |                                 ^
[2025-05-04 13:47:44,387] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132252:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,387]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,387] 132252 | assign p_ZL7threshs_28_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,387]        |                                 ^
[2025-05-04 13:47:44,387] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132254:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,387]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,387] 132254 | assign p_ZL7threshs_29_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,387]        |                                 ^
[2025-05-04 13:47:44,387] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132256:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,387]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,387] 132256 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,387]        |                                ^
[2025-05-04 13:47:44,387] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132258:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,387]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,387] 132258 | assign p_ZL7threshs_30_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,387]        |                                 ^
[2025-05-04 13:47:44,388] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132260:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,388]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,388] 132260 | assign p_ZL7threshs_31_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,388]        |                                 ^
[2025-05-04 13:47:44,388] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132262:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,388]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,388] 132262 | assign p_ZL7threshs_32_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,388]        |                                 ^
[2025-05-04 13:47:44,388] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132264:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,388]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,388] 132264 | assign p_ZL7threshs_33_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,388]        |                                 ^
[2025-05-04 13:47:44,388] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132266:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,388]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,388] 132266 | assign p_ZL7threshs_34_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,388]        |                                 ^
[2025-05-04 13:47:44,388] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132268:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,388]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,388] 132268 | assign p_ZL7threshs_35_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,388]        |                                 ^
[2025-05-04 13:47:44,388] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132270:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,388]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,388] 132270 | assign p_ZL7threshs_36_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,389]        |                                 ^
[2025-05-04 13:47:44,389] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132272:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,389]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,389] 132272 | assign p_ZL7threshs_37_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,389]        |                                 ^
[2025-05-04 13:47:44,389] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132274:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,389]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,389] 132274 | assign p_ZL7threshs_38_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,389]        |                                 ^
[2025-05-04 13:47:44,389] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132276:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,389]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,389] 132276 | assign p_ZL7threshs_39_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,389]        |                                 ^
[2025-05-04 13:47:44,389] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132278:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,389]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,389] 132278 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,389]        |                                ^
[2025-05-04 13:47:44,389] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132280:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,389]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,389] 132280 | assign p_ZL7threshs_40_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,389]        |                                 ^
[2025-05-04 13:47:44,389] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132282:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,390]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,390] 132282 | assign p_ZL7threshs_41_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,390]        |                                 ^
[2025-05-04 13:47:44,390] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132284:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,390]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,390] 132284 | assign p_ZL7threshs_42_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,390]        |                                 ^
[2025-05-04 13:47:44,390] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132286:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,390]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,390] 132286 | assign p_ZL7threshs_43_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,390]        |                                 ^
[2025-05-04 13:47:44,390] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132288:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,390]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,390] 132288 | assign p_ZL7threshs_44_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,390]        |                                 ^
[2025-05-04 13:47:44,390] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132290:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,390]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,390] 132290 | assign p_ZL7threshs_45_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,390]        |                                 ^
[2025-05-04 13:47:44,390] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132292:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,390]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,390] 132292 | assign p_ZL7threshs_46_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,390]        |                                 ^
[2025-05-04 13:47:44,391] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132294:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,391]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,391] 132294 | assign p_ZL7threshs_47_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,391]        |                                 ^
[2025-05-04 13:47:44,391] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132296:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,391]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,391] 132296 | assign p_ZL7threshs_48_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,391]        |                                 ^
[2025-05-04 13:47:44,391] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132298:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,391]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,391] 132298 | assign p_ZL7threshs_49_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,391]        |                                 ^
[2025-05-04 13:47:44,391] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132300:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,391]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,391] 132300 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,391]        |                                ^
[2025-05-04 13:47:44,391] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132302:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,391]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,391] 132302 | assign p_ZL7threshs_50_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,391]        |                                 ^
[2025-05-04 13:47:44,391] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132304:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,391]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,392] 132304 | assign p_ZL7threshs_51_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,392]        |                                 ^
[2025-05-04 13:47:44,392] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132306:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,392]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,392] 132306 | assign p_ZL7threshs_52_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,392]        |                                 ^
[2025-05-04 13:47:44,392] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132308:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,392]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,392] 132308 | assign p_ZL7threshs_53_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,392]        |                                 ^
[2025-05-04 13:47:44,392] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132310:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,392]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,392] 132310 | assign p_ZL7threshs_54_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,392]        |                                 ^
[2025-05-04 13:47:44,392] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132312:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,392]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,392] 132312 | assign p_ZL7threshs_55_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,392]        |                                 ^
[2025-05-04 13:47:44,392] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132314:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,392]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,392] 132314 | assign p_ZL7threshs_56_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,392]        |                                 ^
[2025-05-04 13:47:44,392] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132316:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,393]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,393] 132316 | assign p_ZL7threshs_57_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,393]        |                                 ^
[2025-05-04 13:47:44,393] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132318:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,393]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,393] 132318 | assign p_ZL7threshs_58_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,393]        |                                 ^
[2025-05-04 13:47:44,393] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132320:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,393]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,393] 132320 | assign p_ZL7threshs_59_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,393]        |                                 ^
[2025-05-04 13:47:44,393] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132322:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,393]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,393] 132322 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,393]        |                                ^
[2025-05-04 13:47:44,393] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132324:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,393]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,393] 132324 | assign p_ZL7threshs_60_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,393]        |                                 ^
[2025-05-04 13:47:44,393] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132326:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,393]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,393] 132326 | assign p_ZL7threshs_61_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,394]        |                                 ^
[2025-05-04 13:47:44,394] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132328:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,394]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,394] 132328 | assign p_ZL7threshs_62_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,394]        |                                 ^
[2025-05-04 13:47:44,394] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132330:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,394]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,394] 132330 | assign p_ZL7threshs_63_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,394]        |                                 ^
[2025-05-04 13:47:44,394] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132332:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,394]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,394] 132332 | assign p_ZL7threshs_64_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,394]        |                                 ^
[2025-05-04 13:47:44,394] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132334:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,394]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,394] 132334 | assign p_ZL7threshs_65_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,394]        |                                 ^
[2025-05-04 13:47:44,394] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132336:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,394]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,394] 132336 | assign p_ZL7threshs_66_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,394]        |                                 ^
[2025-05-04 13:47:44,394] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132338:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,394]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,395] 132338 | assign p_ZL7threshs_67_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,395]        |                                 ^
[2025-05-04 13:47:44,395] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132340:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,395]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,395] 132340 | assign p_ZL7threshs_68_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,395]        |                                 ^
[2025-05-04 13:47:44,395] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132342:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,395]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,395] 132342 | assign p_ZL7threshs_69_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,395]        |                                 ^
[2025-05-04 13:47:44,395] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132344:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,395]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,395] 132344 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,395]        |                                ^
[2025-05-04 13:47:44,395] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132346:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,395]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,395] 132346 | assign p_ZL7threshs_70_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,395]        |                                 ^
[2025-05-04 13:47:44,395] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132348:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,395]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,395] 132348 | assign p_ZL7threshs_71_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,395]        |                                 ^
[2025-05-04 13:47:44,396] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132350:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,396]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,396] 132350 | assign p_ZL7threshs_72_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,396]        |                                 ^
[2025-05-04 13:47:44,396] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132352:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,396]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,396] 132352 | assign p_ZL7threshs_73_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,396]        |                                 ^
[2025-05-04 13:47:44,396] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132354:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,396]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,396] 132354 | assign p_ZL7threshs_74_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,396]        |                                 ^
[2025-05-04 13:47:44,396] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132356:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,396]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,396] 132356 | assign p_ZL7threshs_75_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,396]        |                                 ^
[2025-05-04 13:47:44,396] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132358:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,396]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,396] 132358 | assign p_ZL7threshs_76_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,396]        |                                 ^
[2025-05-04 13:47:44,396] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132360:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,396]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,396] 132360 | assign p_ZL7threshs_77_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,397]        |                                 ^
[2025-05-04 13:47:44,397] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132362:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,397]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,397] 132362 | assign p_ZL7threshs_78_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,397]        |                                 ^
[2025-05-04 13:47:44,397] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132364:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,397]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,397] 132364 | assign p_ZL7threshs_79_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,397]        |                                 ^
[2025-05-04 13:47:44,397] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132366:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,397]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,397] 132366 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,397]        |                                ^
[2025-05-04 13:47:44,397] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132368:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,397]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,397] 132368 | assign p_ZL7threshs_80_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,397]        |                                 ^
[2025-05-04 13:47:44,397] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132370:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,397]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,397] 132370 | assign p_ZL7threshs_81_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,397]        |                                 ^
[2025-05-04 13:47:44,397] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132372:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,397]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,398] 132372 | assign p_ZL7threshs_82_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,398]        |                                 ^
[2025-05-04 13:47:44,398] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132374:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,398]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,398] 132374 | assign p_ZL7threshs_83_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,398]        |                                 ^
[2025-05-04 13:47:44,398] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132376:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,398]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,398] 132376 | assign p_ZL7threshs_84_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,398]        |                                 ^
[2025-05-04 13:47:44,398] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132378:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,398]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,398] 132378 | assign p_ZL7threshs_85_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,398]        |                                 ^
[2025-05-04 13:47:44,398] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132380:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,398]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,398] 132380 | assign p_ZL7threshs_86_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,398]        |                                 ^
[2025-05-04 13:47:44,398] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132382:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,398]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,398] 132382 | assign p_ZL7threshs_87_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,398]        |                                 ^
[2025-05-04 13:47:44,399] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132384:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,399]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,399] 132384 | assign p_ZL7threshs_88_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,399]        |                                 ^
[2025-05-04 13:47:44,399] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132386:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,399]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,399] 132386 | assign p_ZL7threshs_89_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,399]        |                                 ^
[2025-05-04 13:47:44,399] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132388:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,399]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,399] 132388 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,399]        |                                ^
[2025-05-04 13:47:44,399] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132390:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,399]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,399] 132390 | assign p_ZL7threshs_90_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,399]        |                                 ^
[2025-05-04 13:47:44,399] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132392:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,399]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,399] 132392 | assign p_ZL7threshs_91_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,399]        |                                 ^
[2025-05-04 13:47:44,399] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132394:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,399]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,400] 132394 | assign p_ZL7threshs_92_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,400]        |                                 ^
[2025-05-04 13:47:44,400] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132396:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,400]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,400] 132396 | assign p_ZL7threshs_93_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,400]        |                                 ^
[2025-05-04 13:47:44,400] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132398:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,400]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,400] 132398 | assign p_ZL7threshs_94_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,400]        |                                 ^
[2025-05-04 13:47:44,400] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132400:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,400]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,400] 132400 | assign p_ZL7threshs_95_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,400]        |                                 ^
[2025-05-04 13:47:44,400] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132402:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,400]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,400] 132402 | assign p_ZL7threshs_96_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,400]        |                                 ^
[2025-05-04 13:47:44,400] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132404:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,400]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,400] 132404 | assign p_ZL7threshs_97_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,400]        |                                 ^
[2025-05-04 13:47:44,400] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132406:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,401]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,401] 132406 | assign p_ZL7threshs_98_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,401]        |                                 ^
[2025-05-04 13:47:44,401] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132408:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,401]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,401] 132408 | assign p_ZL7threshs_99_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,401]        |                                 ^
[2025-05-04 13:47:44,401] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132410:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_4220_p1' generates 64 bits.
[2025-05-04 13:47:44,401]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,401] 132410 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_4220_p1;
[2025-05-04 13:47:44,401]        |                                ^
[2025-05-04 13:47:44,401] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132930:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_101_fu_6002_p2' generates 1 bits.
[2025-05-04 13:47:44,401]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,401] 132930 | assign zext_ln218_100_fu_6008_p1 = xor_ln1039_101_fu_6002_p2;
[2025-05-04 13:47:44,401]        |                                  ^
[2025-05-04 13:47:44,401] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132932:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_102_fu_6017_p2' generates 1 bits.
[2025-05-04 13:47:44,401]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,401] 132932 | assign zext_ln218_101_fu_6023_p1 = xor_ln1039_102_fu_6017_p2;
[2025-05-04 13:47:44,401]        |                                  ^
[2025-05-04 13:47:44,401] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132934:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_103_fu_6032_p2' generates 1 bits.
[2025-05-04 13:47:44,401]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,401] 132934 | assign zext_ln218_102_fu_6038_p1 = xor_ln1039_103_fu_6032_p2;
[2025-05-04 13:47:44,402]        |                                  ^
[2025-05-04 13:47:44,402] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132936:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_104_fu_6047_p2' generates 1 bits.
[2025-05-04 13:47:44,402]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,402] 132936 | assign zext_ln218_103_fu_6053_p1 = xor_ln1039_104_fu_6047_p2;
[2025-05-04 13:47:44,402]        |                                  ^
[2025-05-04 13:47:44,402] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132938:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_105_fu_6062_p2' generates 1 bits.
[2025-05-04 13:47:44,402]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,402] 132938 | assign zext_ln218_104_fu_6068_p1 = xor_ln1039_105_fu_6062_p2;
[2025-05-04 13:47:44,402]        |                                  ^
[2025-05-04 13:47:44,402] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132940:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_106_fu_6077_p2' generates 1 bits.
[2025-05-04 13:47:44,402]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,402] 132940 | assign zext_ln218_105_fu_6083_p1 = xor_ln1039_106_fu_6077_p2;
[2025-05-04 13:47:44,402]        |                                  ^
[2025-05-04 13:47:44,402] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132942:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_107_fu_6092_p2' generates 1 bits.
[2025-05-04 13:47:44,402]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,402] 132942 | assign zext_ln218_106_fu_6098_p1 = xor_ln1039_107_fu_6092_p2;
[2025-05-04 13:47:44,402]        |                                  ^
[2025-05-04 13:47:44,402] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132944:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_108_fu_6107_p2' generates 1 bits.
[2025-05-04 13:47:44,402]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,402] 132944 | assign zext_ln218_107_fu_6113_p1 = xor_ln1039_108_fu_6107_p2;
[2025-05-04 13:47:44,402]        |                                  ^
[2025-05-04 13:47:44,402] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132946:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_109_fu_6122_p2' generates 1 bits.
[2025-05-04 13:47:44,402]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,403] 132946 | assign zext_ln218_108_fu_6128_p1 = xor_ln1039_109_fu_6122_p2;
[2025-05-04 13:47:44,403]        |                                  ^
[2025-05-04 13:47:44,403] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132948:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_110_fu_6137_p2' generates 1 bits.
[2025-05-04 13:47:44,403]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,403] 132948 | assign zext_ln218_109_fu_6143_p1 = xor_ln1039_110_fu_6137_p2;
[2025-05-04 13:47:44,403]        |                                  ^
[2025-05-04 13:47:44,403] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132950:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_4652_p2' generates 1 bits.
[2025-05-04 13:47:44,403]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,403] 132950 | assign zext_ln218_10_fu_4658_p1 = xor_ln1039_11_fu_4652_p2;
[2025-05-04 13:47:44,403]        |                                 ^
[2025-05-04 13:47:44,403] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132952:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_111_fu_6152_p2' generates 1 bits.
[2025-05-04 13:47:44,403]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,403] 132952 | assign zext_ln218_110_fu_6158_p1 = xor_ln1039_111_fu_6152_p2;
[2025-05-04 13:47:44,403]        |                                  ^
[2025-05-04 13:47:44,403] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132954:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_112_fu_6167_p2' generates 1 bits.
[2025-05-04 13:47:44,403]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,403] 132954 | assign zext_ln218_111_fu_6173_p1 = xor_ln1039_112_fu_6167_p2;
[2025-05-04 13:47:44,403]        |                                  ^
[2025-05-04 13:47:44,403] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132956:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_113_fu_6182_p2' generates 1 bits.
[2025-05-04 13:47:44,403]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,403] 132956 | assign zext_ln218_112_fu_6188_p1 = xor_ln1039_113_fu_6182_p2;
[2025-05-04 13:47:44,403]        |                                  ^
[2025-05-04 13:47:44,404] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132958:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_114_fu_6197_p2' generates 1 bits.
[2025-05-04 13:47:44,404]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,404] 132958 | assign zext_ln218_113_fu_6203_p1 = xor_ln1039_114_fu_6197_p2;
[2025-05-04 13:47:44,404]        |                                  ^
[2025-05-04 13:47:44,404] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132960:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_115_fu_6212_p2' generates 1 bits.
[2025-05-04 13:47:44,404]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,404] 132960 | assign zext_ln218_114_fu_6218_p1 = xor_ln1039_115_fu_6212_p2;
[2025-05-04 13:47:44,404]        |                                  ^
[2025-05-04 13:47:44,404] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132962:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_116_fu_6227_p2' generates 1 bits.
[2025-05-04 13:47:44,404]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,404] 132962 | assign zext_ln218_115_fu_6233_p1 = xor_ln1039_116_fu_6227_p2;
[2025-05-04 13:47:44,404]        |                                  ^
[2025-05-04 13:47:44,404] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132964:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_117_fu_6242_p2' generates 1 bits.
[2025-05-04 13:47:44,404]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,404] 132964 | assign zext_ln218_116_fu_6248_p1 = xor_ln1039_117_fu_6242_p2;
[2025-05-04 13:47:44,404]        |                                  ^
[2025-05-04 13:47:44,404] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132966:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_118_fu_6257_p2' generates 1 bits.
[2025-05-04 13:47:44,404]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,404] 132966 | assign zext_ln218_117_fu_6263_p1 = xor_ln1039_118_fu_6257_p2;
[2025-05-04 13:47:44,404]        |                                  ^
[2025-05-04 13:47:44,404] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132968:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_119_fu_6272_p2' generates 1 bits.
[2025-05-04 13:47:44,404]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,404] 132968 | assign zext_ln218_118_fu_6278_p1 = xor_ln1039_119_fu_6272_p2;
[2025-05-04 13:47:44,405]        |                                  ^
[2025-05-04 13:47:44,405] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132970:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_120_fu_6287_p2' generates 1 bits.
[2025-05-04 13:47:44,405]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,405] 132970 | assign zext_ln218_119_fu_6293_p1 = xor_ln1039_120_fu_6287_p2;
[2025-05-04 13:47:44,405]        |                                  ^
[2025-05-04 13:47:44,405] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132972:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_4667_p2' generates 1 bits.
[2025-05-04 13:47:44,405]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,405] 132972 | assign zext_ln218_11_fu_4673_p1 = xor_ln1039_12_fu_4667_p2;
[2025-05-04 13:47:44,405]        |                                 ^
[2025-05-04 13:47:44,405] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132974:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_121_fu_6302_p2' generates 1 bits.
[2025-05-04 13:47:44,405]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,405] 132974 | assign zext_ln218_120_fu_6308_p1 = xor_ln1039_121_fu_6302_p2;
[2025-05-04 13:47:44,405]        |                                  ^
[2025-05-04 13:47:44,405] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132976:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_122_fu_6317_p2' generates 1 bits.
[2025-05-04 13:47:44,405]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,405] 132976 | assign zext_ln218_121_fu_6323_p1 = xor_ln1039_122_fu_6317_p2;
[2025-05-04 13:47:44,405]        |                                  ^
[2025-05-04 13:47:44,405] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132978:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_123_fu_6332_p2' generates 1 bits.
[2025-05-04 13:47:44,405]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,405] 132978 | assign zext_ln218_122_fu_6338_p1 = xor_ln1039_123_fu_6332_p2;
[2025-05-04 13:47:44,405]        |                                  ^
[2025-05-04 13:47:44,405] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132980:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_124_fu_6347_p2' generates 1 bits.
[2025-05-04 13:47:44,405]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,406] 132980 | assign zext_ln218_123_fu_6353_p1 = xor_ln1039_124_fu_6347_p2;
[2025-05-04 13:47:44,406]        |                                  ^
[2025-05-04 13:47:44,406] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132982:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_125_fu_6362_p2' generates 1 bits.
[2025-05-04 13:47:44,406]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,406] 132982 | assign zext_ln218_124_fu_6368_p1 = xor_ln1039_125_fu_6362_p2;
[2025-05-04 13:47:44,406]        |                                  ^
[2025-05-04 13:47:44,406] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132984:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_126_fu_6377_p2' generates 1 bits.
[2025-05-04 13:47:44,406]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,406] 132984 | assign zext_ln218_125_fu_6383_p1 = xor_ln1039_126_fu_6377_p2;
[2025-05-04 13:47:44,406]        |                                  ^
[2025-05-04 13:47:44,406] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132986:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_127_fu_6392_p2' generates 1 bits.
[2025-05-04 13:47:44,406]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,406] 132986 | assign zext_ln218_126_fu_6398_p1 = xor_ln1039_127_fu_6392_p2;
[2025-05-04 13:47:44,406]        |                                  ^
[2025-05-04 13:47:44,406] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132988:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_128_fu_6407_p2' generates 1 bits.
[2025-05-04 13:47:44,406]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,406] 132988 | assign zext_ln218_127_fu_6413_p1 = xor_ln1039_128_fu_6407_p2;
[2025-05-04 13:47:44,406]        |                                  ^
[2025-05-04 13:47:44,406] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132990:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_129_fu_6422_p2' generates 1 bits.
[2025-05-04 13:47:44,406]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,406] 132990 | assign zext_ln218_128_fu_6428_p1 = xor_ln1039_129_fu_6422_p2;
[2025-05-04 13:47:44,406]        |                                  ^
[2025-05-04 13:47:44,407] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132992:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_130_fu_6437_p2' generates 1 bits.
[2025-05-04 13:47:44,407]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,407] 132992 | assign zext_ln218_129_fu_6443_p1 = xor_ln1039_130_fu_6437_p2;
[2025-05-04 13:47:44,407]        |                                  ^
[2025-05-04 13:47:44,407] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132994:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_4682_p2' generates 1 bits.
[2025-05-04 13:47:44,407]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,407] 132994 | assign zext_ln218_12_fu_4688_p1 = xor_ln1039_13_fu_4682_p2;
[2025-05-04 13:47:44,407]        |                                 ^
[2025-05-04 13:47:44,407] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132996:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_131_fu_6452_p2' generates 1 bits.
[2025-05-04 13:47:44,407]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,407] 132996 | assign zext_ln218_130_fu_6458_p1 = xor_ln1039_131_fu_6452_p2;
[2025-05-04 13:47:44,407]        |                                  ^
[2025-05-04 13:47:44,407] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:132998:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_132_fu_6467_p2' generates 1 bits.
[2025-05-04 13:47:44,407]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,407] 132998 | assign zext_ln218_131_fu_6473_p1 = xor_ln1039_132_fu_6467_p2;
[2025-05-04 13:47:44,407]        |                                  ^
[2025-05-04 13:47:44,407] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133000:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_133_fu_6482_p2' generates 1 bits.
[2025-05-04 13:47:44,407]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,407] 133000 | assign zext_ln218_132_fu_6488_p1 = xor_ln1039_133_fu_6482_p2;
[2025-05-04 13:47:44,407]        |                                  ^
[2025-05-04 13:47:44,407] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133002:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_134_fu_6497_p2' generates 1 bits.
[2025-05-04 13:47:44,407]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,407] 133002 | assign zext_ln218_133_fu_6503_p1 = xor_ln1039_134_fu_6497_p2;
[2025-05-04 13:47:44,408]        |                                  ^
[2025-05-04 13:47:44,408] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133004:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_135_fu_6512_p2' generates 1 bits.
[2025-05-04 13:47:44,408]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,408] 133004 | assign zext_ln218_134_fu_6518_p1 = xor_ln1039_135_fu_6512_p2;
[2025-05-04 13:47:44,408]        |                                  ^
[2025-05-04 13:47:44,408] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133006:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_136_fu_6527_p2' generates 1 bits.
[2025-05-04 13:47:44,408]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,408] 133006 | assign zext_ln218_135_fu_6533_p1 = xor_ln1039_136_fu_6527_p2;
[2025-05-04 13:47:44,408]        |                                  ^
[2025-05-04 13:47:44,408] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133008:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_137_fu_6542_p2' generates 1 bits.
[2025-05-04 13:47:44,408]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,408] 133008 | assign zext_ln218_136_fu_6548_p1 = xor_ln1039_137_fu_6542_p2;
[2025-05-04 13:47:44,408]        |                                  ^
[2025-05-04 13:47:44,408] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133010:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_138_fu_6557_p2' generates 1 bits.
[2025-05-04 13:47:44,408]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,408] 133010 | assign zext_ln218_137_fu_6563_p1 = xor_ln1039_138_fu_6557_p2;
[2025-05-04 13:47:44,408]        |                                  ^
[2025-05-04 13:47:44,408] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133012:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_139_fu_6572_p2' generates 1 bits.
[2025-05-04 13:47:44,408]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,408] 133012 | assign zext_ln218_138_fu_6578_p1 = xor_ln1039_139_fu_6572_p2;
[2025-05-04 13:47:44,408]        |                                  ^
[2025-05-04 13:47:44,408] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133014:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_140_fu_6587_p2' generates 1 bits.
[2025-05-04 13:47:44,408]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,409] 133014 | assign zext_ln218_139_fu_6593_p1 = xor_ln1039_140_fu_6587_p2;
[2025-05-04 13:47:44,409]        |                                  ^
[2025-05-04 13:47:44,409] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133016:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_14_fu_4697_p2' generates 1 bits.
[2025-05-04 13:47:44,409]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,409] 133016 | assign zext_ln218_13_fu_4703_p1 = xor_ln1039_14_fu_4697_p2;
[2025-05-04 13:47:44,409]        |                                 ^
[2025-05-04 13:47:44,409] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133018:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_141_fu_6602_p2' generates 1 bits.
[2025-05-04 13:47:44,409]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,409] 133018 | assign zext_ln218_140_fu_6608_p1 = xor_ln1039_141_fu_6602_p2;
[2025-05-04 13:47:44,409]        |                                  ^
[2025-05-04 13:47:44,409] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133020:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_142_fu_6617_p2' generates 1 bits.
[2025-05-04 13:47:44,409]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,409] 133020 | assign zext_ln218_141_fu_6623_p1 = xor_ln1039_142_fu_6617_p2;
[2025-05-04 13:47:44,409]        |                                  ^
[2025-05-04 13:47:44,409] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133022:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_143_fu_6632_p2' generates 1 bits.
[2025-05-04 13:47:44,409]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,409] 133022 | assign zext_ln218_142_fu_6638_p1 = xor_ln1039_143_fu_6632_p2;
[2025-05-04 13:47:44,409]        |                                  ^
[2025-05-04 13:47:44,409] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133024:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_144_fu_6647_p2' generates 1 bits.
[2025-05-04 13:47:44,409]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,409] 133024 | assign zext_ln218_143_fu_6653_p1 = xor_ln1039_144_fu_6647_p2;
[2025-05-04 13:47:44,409]        |                                  ^
[2025-05-04 13:47:44,410] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133026:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_145_fu_6662_p2' generates 1 bits.
[2025-05-04 13:47:44,410]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,410] 133026 | assign zext_ln218_144_fu_6668_p1 = xor_ln1039_145_fu_6662_p2;
[2025-05-04 13:47:44,410]        |                                  ^
[2025-05-04 13:47:44,410] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133028:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_146_fu_6677_p2' generates 1 bits.
[2025-05-04 13:47:44,410]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,410] 133028 | assign zext_ln218_145_fu_6683_p1 = xor_ln1039_146_fu_6677_p2;
[2025-05-04 13:47:44,410]        |                                  ^
[2025-05-04 13:47:44,410] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133030:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_147_fu_6692_p2' generates 1 bits.
[2025-05-04 13:47:44,410]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,410] 133030 | assign zext_ln218_146_fu_6698_p1 = xor_ln1039_147_fu_6692_p2;
[2025-05-04 13:47:44,410]        |                                  ^
[2025-05-04 13:47:44,410] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133032:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_148_fu_6707_p2' generates 1 bits.
[2025-05-04 13:47:44,410]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,410] 133032 | assign zext_ln218_147_fu_6713_p1 = xor_ln1039_148_fu_6707_p2;
[2025-05-04 13:47:44,410]        |                                  ^
[2025-05-04 13:47:44,410] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133034:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_149_fu_6722_p2' generates 1 bits.
[2025-05-04 13:47:44,410]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,410] 133034 | assign zext_ln218_148_fu_6728_p1 = xor_ln1039_149_fu_6722_p2;
[2025-05-04 13:47:44,410]        |                                  ^
[2025-05-04 13:47:44,410] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133036:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_150_fu_6737_p2' generates 1 bits.
[2025-05-04 13:47:44,410]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,411] 133036 | assign zext_ln218_149_fu_6743_p1 = xor_ln1039_150_fu_6737_p2;
[2025-05-04 13:47:44,411]        |                                  ^
[2025-05-04 13:47:44,411] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133038:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_4712_p2' generates 1 bits.
[2025-05-04 13:47:44,411]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,411] 133038 | assign zext_ln218_14_fu_4718_p1 = xor_ln1039_15_fu_4712_p2;
[2025-05-04 13:47:44,411]        |                                 ^
[2025-05-04 13:47:44,411] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133040:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_151_fu_6752_p2' generates 1 bits.
[2025-05-04 13:47:44,411]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,411] 133040 | assign zext_ln218_150_fu_6758_p1 = xor_ln1039_151_fu_6752_p2;
[2025-05-04 13:47:44,411]        |                                  ^
[2025-05-04 13:47:44,411] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133042:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_152_fu_6767_p2' generates 1 bits.
[2025-05-04 13:47:44,411]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,411] 133042 | assign zext_ln218_151_fu_6773_p1 = xor_ln1039_152_fu_6767_p2;
[2025-05-04 13:47:44,411]        |                                  ^
[2025-05-04 13:47:44,411] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133044:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_153_fu_6782_p2' generates 1 bits.
[2025-05-04 13:47:44,411]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,411] 133044 | assign zext_ln218_152_fu_6788_p1 = xor_ln1039_153_fu_6782_p2;
[2025-05-04 13:47:44,411]        |                                  ^
[2025-05-04 13:47:44,411] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133046:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_154_fu_6797_p2' generates 1 bits.
[2025-05-04 13:47:44,411]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,411] 133046 | assign zext_ln218_153_fu_6803_p1 = xor_ln1039_154_fu_6797_p2;
[2025-05-04 13:47:44,411]        |                                  ^
[2025-05-04 13:47:44,411] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133048:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_155_fu_6812_p2' generates 1 bits.
[2025-05-04 13:47:44,412]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,412] 133048 | assign zext_ln218_154_fu_6818_p1 = xor_ln1039_155_fu_6812_p2;
[2025-05-04 13:47:44,412]        |                                  ^
[2025-05-04 13:47:44,412] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133050:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_156_fu_6827_p2' generates 1 bits.
[2025-05-04 13:47:44,412]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,412] 133050 | assign zext_ln218_155_fu_6833_p1 = xor_ln1039_156_fu_6827_p2;
[2025-05-04 13:47:44,412]        |                                  ^
[2025-05-04 13:47:44,412] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133052:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_157_fu_6842_p2' generates 1 bits.
[2025-05-04 13:47:44,412]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,412] 133052 | assign zext_ln218_156_fu_6848_p1 = xor_ln1039_157_fu_6842_p2;
[2025-05-04 13:47:44,412]        |                                  ^
[2025-05-04 13:47:44,412] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133054:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_158_fu_6857_p2' generates 1 bits.
[2025-05-04 13:47:44,412]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,412] 133054 | assign zext_ln218_157_fu_6863_p1 = xor_ln1039_158_fu_6857_p2;
[2025-05-04 13:47:44,412]        |                                  ^
[2025-05-04 13:47:44,412] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133056:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_159_fu_6872_p2' generates 1 bits.
[2025-05-04 13:47:44,412]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,412] 133056 | assign zext_ln218_158_fu_6878_p1 = xor_ln1039_159_fu_6872_p2;
[2025-05-04 13:47:44,412]        |                                  ^
[2025-05-04 13:47:44,412] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133058:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_160_fu_6887_p2' generates 1 bits.
[2025-05-04 13:47:44,412]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,412] 133058 | assign zext_ln218_159_fu_6893_p1 = xor_ln1039_160_fu_6887_p2;
[2025-05-04 13:47:44,413]        |                                  ^
[2025-05-04 13:47:44,413] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133060:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_4727_p2' generates 1 bits.
[2025-05-04 13:47:44,413]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,413] 133060 | assign zext_ln218_15_fu_4733_p1 = xor_ln1039_16_fu_4727_p2;
[2025-05-04 13:47:44,413]        |                                 ^
[2025-05-04 13:47:44,413] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133062:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_161_fu_6902_p2' generates 1 bits.
[2025-05-04 13:47:44,413]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,413] 133062 | assign zext_ln218_160_fu_6908_p1 = xor_ln1039_161_fu_6902_p2;
[2025-05-04 13:47:44,413]        |                                  ^
[2025-05-04 13:47:44,413] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133064:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_162_fu_6917_p2' generates 1 bits.
[2025-05-04 13:47:44,413]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,413] 133064 | assign zext_ln218_161_fu_6923_p1 = xor_ln1039_162_fu_6917_p2;
[2025-05-04 13:47:44,413]        |                                  ^
[2025-05-04 13:47:44,413] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133066:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_163_fu_6932_p2' generates 1 bits.
[2025-05-04 13:47:44,413]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,413] 133066 | assign zext_ln218_162_fu_6938_p1 = xor_ln1039_163_fu_6932_p2;
[2025-05-04 13:47:44,413]        |                                  ^
[2025-05-04 13:47:44,413] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133068:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_164_fu_6947_p2' generates 1 bits.
[2025-05-04 13:47:44,413]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,413] 133068 | assign zext_ln218_163_fu_6953_p1 = xor_ln1039_164_fu_6947_p2;
[2025-05-04 13:47:44,413]        |                                  ^
[2025-05-04 13:47:44,413] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133070:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_165_fu_6962_p2' generates 1 bits.
[2025-05-04 13:47:44,413]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,414] 133070 | assign zext_ln218_164_fu_6968_p1 = xor_ln1039_165_fu_6962_p2;
[2025-05-04 13:47:44,414]        |                                  ^
[2025-05-04 13:47:44,414] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133072:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_166_fu_6977_p2' generates 1 bits.
[2025-05-04 13:47:44,414]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,414] 133072 | assign zext_ln218_165_fu_6983_p1 = xor_ln1039_166_fu_6977_p2;
[2025-05-04 13:47:44,414]        |                                  ^
[2025-05-04 13:47:44,414] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133074:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_167_fu_6992_p2' generates 1 bits.
[2025-05-04 13:47:44,414]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,414] 133074 | assign zext_ln218_166_fu_6998_p1 = xor_ln1039_167_fu_6992_p2;
[2025-05-04 13:47:44,414]        |                                  ^
[2025-05-04 13:47:44,414] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133076:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_168_fu_7007_p2' generates 1 bits.
[2025-05-04 13:47:44,414]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,414] 133076 | assign zext_ln218_167_fu_7013_p1 = xor_ln1039_168_fu_7007_p2;
[2025-05-04 13:47:44,414]        |                                  ^
[2025-05-04 13:47:44,414] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133078:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_169_fu_7022_p2' generates 1 bits.
[2025-05-04 13:47:44,414]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,414] 133078 | assign zext_ln218_168_fu_7028_p1 = xor_ln1039_169_fu_7022_p2;
[2025-05-04 13:47:44,414]        |                                  ^
[2025-05-04 13:47:44,414] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133080:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_170_fu_7037_p2' generates 1 bits.
[2025-05-04 13:47:44,414]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,414] 133080 | assign zext_ln218_169_fu_7043_p1 = xor_ln1039_170_fu_7037_p2;
[2025-05-04 13:47:44,414]        |                                  ^
[2025-05-04 13:47:44,415] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133082:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_17_fu_4742_p2' generates 1 bits.
[2025-05-04 13:47:44,415]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,415] 133082 | assign zext_ln218_16_fu_4748_p1 = xor_ln1039_17_fu_4742_p2;
[2025-05-04 13:47:44,415]        |                                 ^
[2025-05-04 13:47:44,415] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133084:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_171_fu_7052_p2' generates 1 bits.
[2025-05-04 13:47:44,415]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,415] 133084 | assign zext_ln218_170_fu_7058_p1 = xor_ln1039_171_fu_7052_p2;
[2025-05-04 13:47:44,415]        |                                  ^
[2025-05-04 13:47:44,415] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133086:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_172_fu_7067_p2' generates 1 bits.
[2025-05-04 13:47:44,415]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,415] 133086 | assign zext_ln218_171_fu_7073_p1 = xor_ln1039_172_fu_7067_p2;
[2025-05-04 13:47:44,415]        |                                  ^
[2025-05-04 13:47:44,415] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133088:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_173_fu_7082_p2' generates 1 bits.
[2025-05-04 13:47:44,415]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,415] 133088 | assign zext_ln218_172_fu_7088_p1 = xor_ln1039_173_fu_7082_p2;
[2025-05-04 13:47:44,415]        |                                  ^
[2025-05-04 13:47:44,415] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133090:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_174_fu_7097_p2' generates 1 bits.
[2025-05-04 13:47:44,415]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,415] 133090 | assign zext_ln218_173_fu_7103_p1 = xor_ln1039_174_fu_7097_p2;
[2025-05-04 13:47:44,415]        |                                  ^
[2025-05-04 13:47:44,415] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133092:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_175_fu_7112_p2' generates 1 bits.
[2025-05-04 13:47:44,415]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,415] 133092 | assign zext_ln218_174_fu_7118_p1 = xor_ln1039_175_fu_7112_p2;
[2025-05-04 13:47:44,416]        |                                  ^
[2025-05-04 13:47:44,416] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133094:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_176_fu_7127_p2' generates 1 bits.
[2025-05-04 13:47:44,416]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,416] 133094 | assign zext_ln218_175_fu_7133_p1 = xor_ln1039_176_fu_7127_p2;
[2025-05-04 13:47:44,416]        |                                  ^
[2025-05-04 13:47:44,416] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133096:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_177_fu_7142_p2' generates 1 bits.
[2025-05-04 13:47:44,416]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,416] 133096 | assign zext_ln218_176_fu_7148_p1 = xor_ln1039_177_fu_7142_p2;
[2025-05-04 13:47:44,416]        |                                  ^
[2025-05-04 13:47:44,416] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133098:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_178_fu_7157_p2' generates 1 bits.
[2025-05-04 13:47:44,416]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,416] 133098 | assign zext_ln218_177_fu_7163_p1 = xor_ln1039_178_fu_7157_p2;
[2025-05-04 13:47:44,416]        |                                  ^
[2025-05-04 13:47:44,416] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133100:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_179_fu_7172_p2' generates 1 bits.
[2025-05-04 13:47:44,416]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,416] 133100 | assign zext_ln218_178_fu_7178_p1 = xor_ln1039_179_fu_7172_p2;
[2025-05-04 13:47:44,416]        |                                  ^
[2025-05-04 13:47:44,416] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133102:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_180_fu_7187_p2' generates 1 bits.
[2025-05-04 13:47:44,416]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,416] 133102 | assign zext_ln218_179_fu_7193_p1 = xor_ln1039_180_fu_7187_p2;
[2025-05-04 13:47:44,416]        |                                  ^
[2025-05-04 13:47:44,416] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133104:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_4757_p2' generates 1 bits.
[2025-05-04 13:47:44,416]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,417] 133104 | assign zext_ln218_17_fu_4763_p1 = xor_ln1039_18_fu_4757_p2;
[2025-05-04 13:47:44,417]        |                                 ^
[2025-05-04 13:47:44,417] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133106:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_181_fu_7202_p2' generates 1 bits.
[2025-05-04 13:47:44,417]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,417] 133106 | assign zext_ln218_180_fu_7208_p1 = xor_ln1039_181_fu_7202_p2;
[2025-05-04 13:47:44,417]        |                                  ^
[2025-05-04 13:47:44,417] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133108:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_182_fu_7217_p2' generates 1 bits.
[2025-05-04 13:47:44,417]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,417] 133108 | assign zext_ln218_181_fu_7223_p1 = xor_ln1039_182_fu_7217_p2;
[2025-05-04 13:47:44,417]        |                                  ^
[2025-05-04 13:47:44,417] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133110:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_183_fu_7232_p2' generates 1 bits.
[2025-05-04 13:47:44,417]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,417] 133110 | assign zext_ln218_182_fu_7238_p1 = xor_ln1039_183_fu_7232_p2;
[2025-05-04 13:47:44,417]        |                                  ^
[2025-05-04 13:47:44,417] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133112:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_184_fu_7247_p2' generates 1 bits.
[2025-05-04 13:47:44,417]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,417] 133112 | assign zext_ln218_183_fu_7253_p1 = xor_ln1039_184_fu_7247_p2;
[2025-05-04 13:47:44,417]        |                                  ^
[2025-05-04 13:47:44,417] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133114:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_185_fu_7262_p2' generates 1 bits.
[2025-05-04 13:47:44,417]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,417] 133114 | assign zext_ln218_184_fu_7268_p1 = xor_ln1039_185_fu_7262_p2;
[2025-05-04 13:47:44,417]        |                                  ^
[2025-05-04 13:47:44,418] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133116:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_186_fu_7277_p2' generates 1 bits.
[2025-05-04 13:47:44,418]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,418] 133116 | assign zext_ln218_185_fu_7283_p1 = xor_ln1039_186_fu_7277_p2;
[2025-05-04 13:47:44,418]        |                                  ^
[2025-05-04 13:47:44,418] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133118:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_187_fu_7292_p2' generates 1 bits.
[2025-05-04 13:47:44,418]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,418] 133118 | assign zext_ln218_186_fu_7298_p1 = xor_ln1039_187_fu_7292_p2;
[2025-05-04 13:47:44,418]        |                                  ^
[2025-05-04 13:47:44,418] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133120:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_188_fu_7307_p2' generates 1 bits.
[2025-05-04 13:47:44,418]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,418] 133120 | assign zext_ln218_187_fu_7313_p1 = xor_ln1039_188_fu_7307_p2;
[2025-05-04 13:47:44,418]        |                                  ^
[2025-05-04 13:47:44,418] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133122:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_189_fu_7322_p2' generates 1 bits.
[2025-05-04 13:47:44,418]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,418] 133122 | assign zext_ln218_188_fu_7328_p1 = xor_ln1039_189_fu_7322_p2;
[2025-05-04 13:47:44,418]        |                                  ^
[2025-05-04 13:47:44,418] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133124:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_190_fu_7337_p2' generates 1 bits.
[2025-05-04 13:47:44,418]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,418] 133124 | assign zext_ln218_189_fu_7343_p1 = xor_ln1039_190_fu_7337_p2;
[2025-05-04 13:47:44,418]        |                                  ^
[2025-05-04 13:47:44,418] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133126:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_4772_p2' generates 1 bits.
[2025-05-04 13:47:44,418]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,418] 133126 | assign zext_ln218_18_fu_4778_p1 = xor_ln1039_19_fu_4772_p2;
[2025-05-04 13:47:44,419]        |                                 ^
[2025-05-04 13:47:44,419] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133128:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_191_fu_7352_p2' generates 1 bits.
[2025-05-04 13:47:44,419]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,419] 133128 | assign zext_ln218_190_fu_7358_p1 = xor_ln1039_191_fu_7352_p2;
[2025-05-04 13:47:44,419]        |                                  ^
[2025-05-04 13:47:44,419] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133130:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_192_fu_7367_p2' generates 1 bits.
[2025-05-04 13:47:44,419]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,419] 133130 | assign zext_ln218_191_fu_7373_p1 = xor_ln1039_192_fu_7367_p2;
[2025-05-04 13:47:44,419]        |                                  ^
[2025-05-04 13:47:44,419] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133132:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_193_fu_7382_p2' generates 1 bits.
[2025-05-04 13:47:44,419]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,419] 133132 | assign zext_ln218_192_fu_7388_p1 = xor_ln1039_193_fu_7382_p2;
[2025-05-04 13:47:44,419]        |                                  ^
[2025-05-04 13:47:44,419] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133134:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_194_fu_7397_p2' generates 1 bits.
[2025-05-04 13:47:44,419]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,419] 133134 | assign zext_ln218_193_fu_7403_p1 = xor_ln1039_194_fu_7397_p2;
[2025-05-04 13:47:44,419]        |                                  ^
[2025-05-04 13:47:44,419] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133136:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_195_fu_7412_p2' generates 1 bits.
[2025-05-04 13:47:44,419]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,419] 133136 | assign zext_ln218_194_fu_7418_p1 = xor_ln1039_195_fu_7412_p2;
[2025-05-04 13:47:44,419]        |                                  ^
[2025-05-04 13:47:44,420] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133138:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_196_fu_7427_p2' generates 1 bits.
[2025-05-04 13:47:44,420]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,420] 133138 | assign zext_ln218_195_fu_7433_p1 = xor_ln1039_196_fu_7427_p2;
[2025-05-04 13:47:44,420]        |                                  ^
[2025-05-04 13:47:44,420] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133140:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_197_fu_7442_p2' generates 1 bits.
[2025-05-04 13:47:44,420]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,420] 133140 | assign zext_ln218_196_fu_7448_p1 = xor_ln1039_197_fu_7442_p2;
[2025-05-04 13:47:44,420]        |                                  ^
[2025-05-04 13:47:44,420] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133142:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_198_fu_7457_p2' generates 1 bits.
[2025-05-04 13:47:44,420]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,420] 133142 | assign zext_ln218_197_fu_7463_p1 = xor_ln1039_198_fu_7457_p2;
[2025-05-04 13:47:44,420]        |                                  ^
[2025-05-04 13:47:44,420] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133144:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_199_fu_7472_p2' generates 1 bits.
[2025-05-04 13:47:44,420]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,420] 133144 | assign zext_ln218_198_fu_7478_p1 = xor_ln1039_199_fu_7472_p2;
[2025-05-04 13:47:44,420]        |                                  ^
[2025-05-04 13:47:44,420] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133146:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_200_fu_7487_p2' generates 1 bits.
[2025-05-04 13:47:44,420]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,420] 133146 | assign zext_ln218_199_fu_7493_p1 = xor_ln1039_200_fu_7487_p2;
[2025-05-04 13:47:44,420]        |                                  ^
[2025-05-04 13:47:44,420] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133148:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_20_fu_4787_p2' generates 1 bits.
[2025-05-04 13:47:44,421]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,421] 133148 | assign zext_ln218_19_fu_4793_p1 = xor_ln1039_20_fu_4787_p2;
[2025-05-04 13:47:44,421]        |                                 ^
[2025-05-04 13:47:44,421] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133150:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_4517_p2' generates 1 bits.
[2025-05-04 13:47:44,421]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,421] 133150 | assign zext_ln218_1_fu_4523_p1 = xor_ln1039_2_fu_4517_p2;
[2025-05-04 13:47:44,421]        |                                ^
[2025-05-04 13:47:44,421] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133152:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_201_fu_7502_p2' generates 1 bits.
[2025-05-04 13:47:44,421]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,421] 133152 | assign zext_ln218_200_fu_7508_p1 = xor_ln1039_201_fu_7502_p2;
[2025-05-04 13:47:44,421]        |                                  ^
[2025-05-04 13:47:44,421] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133154:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_202_fu_7517_p2' generates 1 bits.
[2025-05-04 13:47:44,421]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,421] 133154 | assign zext_ln218_201_fu_7523_p1 = xor_ln1039_202_fu_7517_p2;
[2025-05-04 13:47:44,421]        |                                  ^
[2025-05-04 13:47:44,421] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133156:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_203_fu_7532_p2' generates 1 bits.
[2025-05-04 13:47:44,421]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,421] 133156 | assign zext_ln218_202_fu_7538_p1 = xor_ln1039_203_fu_7532_p2;
[2025-05-04 13:47:44,421]        |                                  ^
[2025-05-04 13:47:44,421] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133158:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_204_fu_7547_p2' generates 1 bits.
[2025-05-04 13:47:44,421]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,421] 133158 | assign zext_ln218_203_fu_7553_p1 = xor_ln1039_204_fu_7547_p2;
[2025-05-04 13:47:44,422]        |                                  ^
[2025-05-04 13:47:44,422] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133160:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_205_fu_7562_p2' generates 1 bits.
[2025-05-04 13:47:44,422]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,422] 133160 | assign zext_ln218_204_fu_7568_p1 = xor_ln1039_205_fu_7562_p2;
[2025-05-04 13:47:44,422]        |                                  ^
[2025-05-04 13:47:44,422] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133162:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_206_fu_7577_p2' generates 1 bits.
[2025-05-04 13:47:44,422]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,422] 133162 | assign zext_ln218_205_fu_7583_p1 = xor_ln1039_206_fu_7577_p2;
[2025-05-04 13:47:44,422]        |                                  ^
[2025-05-04 13:47:44,422] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133164:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_207_fu_7592_p2' generates 1 bits.
[2025-05-04 13:47:44,422]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,422] 133164 | assign zext_ln218_206_fu_7598_p1 = xor_ln1039_207_fu_7592_p2;
[2025-05-04 13:47:44,422]        |                                  ^
[2025-05-04 13:47:44,422] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133166:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_208_fu_7607_p2' generates 1 bits.
[2025-05-04 13:47:44,422]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,422] 133166 | assign zext_ln218_207_fu_7613_p1 = xor_ln1039_208_fu_7607_p2;
[2025-05-04 13:47:44,422]        |                                  ^
[2025-05-04 13:47:44,422] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133168:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_209_fu_7622_p2' generates 1 bits.
[2025-05-04 13:47:44,422]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,422] 133168 | assign zext_ln218_208_fu_7628_p1 = xor_ln1039_209_fu_7622_p2;
[2025-05-04 13:47:44,422]        |                                  ^
[2025-05-04 13:47:44,422] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133170:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_210_fu_7637_p2' generates 1 bits.
[2025-05-04 13:47:44,423]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,423] 133170 | assign zext_ln218_209_fu_7643_p1 = xor_ln1039_210_fu_7637_p2;
[2025-05-04 13:47:44,423]        |                                  ^
[2025-05-04 13:47:44,423] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133172:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_4802_p2' generates 1 bits.
[2025-05-04 13:47:44,423]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,423] 133172 | assign zext_ln218_20_fu_4808_p1 = xor_ln1039_21_fu_4802_p2;
[2025-05-04 13:47:44,423]        |                                 ^
[2025-05-04 13:47:44,423] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133174:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_211_fu_7652_p2' generates 1 bits.
[2025-05-04 13:47:44,423]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,423] 133174 | assign zext_ln218_210_fu_7658_p1 = xor_ln1039_211_fu_7652_p2;
[2025-05-04 13:47:44,423]        |                                  ^
[2025-05-04 13:47:44,423] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133176:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_212_fu_7667_p2' generates 1 bits.
[2025-05-04 13:47:44,423]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,423] 133176 | assign zext_ln218_211_fu_7673_p1 = xor_ln1039_212_fu_7667_p2;
[2025-05-04 13:47:44,423]        |                                  ^
[2025-05-04 13:47:44,423] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133178:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_213_fu_7682_p2' generates 1 bits.
[2025-05-04 13:47:44,423]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,423] 133178 | assign zext_ln218_212_fu_7688_p1 = xor_ln1039_213_fu_7682_p2;
[2025-05-04 13:47:44,423]        |                                  ^
[2025-05-04 13:47:44,423] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133180:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_214_fu_7697_p2' generates 1 bits.
[2025-05-04 13:47:44,423]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,423] 133180 | assign zext_ln218_213_fu_7703_p1 = xor_ln1039_214_fu_7697_p2;
[2025-05-04 13:47:44,423]        |                                  ^
[2025-05-04 13:47:44,424] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133182:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_215_fu_7712_p2' generates 1 bits.
[2025-05-04 13:47:44,424]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,424] 133182 | assign zext_ln218_214_fu_7718_p1 = xor_ln1039_215_fu_7712_p2;
[2025-05-04 13:47:44,424]        |                                  ^
[2025-05-04 13:47:44,424] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133184:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_216_fu_7727_p2' generates 1 bits.
[2025-05-04 13:47:44,424]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,424] 133184 | assign zext_ln218_215_fu_7733_p1 = xor_ln1039_216_fu_7727_p2;
[2025-05-04 13:47:44,424]        |                                  ^
[2025-05-04 13:47:44,424] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133186:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_217_fu_7742_p2' generates 1 bits.
[2025-05-04 13:47:44,424]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,424] 133186 | assign zext_ln218_216_fu_7748_p1 = xor_ln1039_217_fu_7742_p2;
[2025-05-04 13:47:44,424]        |                                  ^
[2025-05-04 13:47:44,424] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133188:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_218_fu_7757_p2' generates 1 bits.
[2025-05-04 13:47:44,424]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,424] 133188 | assign zext_ln218_217_fu_7763_p1 = xor_ln1039_218_fu_7757_p2;
[2025-05-04 13:47:44,424]        |                                  ^
[2025-05-04 13:47:44,424] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133190:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_219_fu_7772_p2' generates 1 bits.
[2025-05-04 13:47:44,424]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,424] 133190 | assign zext_ln218_218_fu_7778_p1 = xor_ln1039_219_fu_7772_p2;
[2025-05-04 13:47:44,424]        |                                  ^
[2025-05-04 13:47:44,424] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133192:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_220_fu_7787_p2' generates 1 bits.
[2025-05-04 13:47:44,424]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,424] 133192 | assign zext_ln218_219_fu_7793_p1 = xor_ln1039_220_fu_7787_p2;
[2025-05-04 13:47:44,425]        |                                  ^
[2025-05-04 13:47:44,425] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133194:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_4817_p2' generates 1 bits.
[2025-05-04 13:47:44,425]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,425] 133194 | assign zext_ln218_21_fu_4823_p1 = xor_ln1039_22_fu_4817_p2;
[2025-05-04 13:47:44,425]        |                                 ^
[2025-05-04 13:47:44,425] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133196:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_221_fu_7802_p2' generates 1 bits.
[2025-05-04 13:47:44,425]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,425] 133196 | assign zext_ln218_220_fu_7808_p1 = xor_ln1039_221_fu_7802_p2;
[2025-05-04 13:47:44,425]        |                                  ^
[2025-05-04 13:47:44,425] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133198:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_222_fu_7817_p2' generates 1 bits.
[2025-05-04 13:47:44,425]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,425] 133198 | assign zext_ln218_221_fu_7823_p1 = xor_ln1039_222_fu_7817_p2;
[2025-05-04 13:47:44,425]        |                                  ^
[2025-05-04 13:47:44,425] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133200:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_223_fu_7832_p2' generates 1 bits.
[2025-05-04 13:47:44,425]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,425] 133200 | assign zext_ln218_222_fu_7838_p1 = xor_ln1039_223_fu_7832_p2;
[2025-05-04 13:47:44,425]        |                                  ^
[2025-05-04 13:47:44,425] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133202:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_224_fu_7847_p2' generates 1 bits.
[2025-05-04 13:47:44,425]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,425] 133202 | assign zext_ln218_223_fu_7853_p1 = xor_ln1039_224_fu_7847_p2;
[2025-05-04 13:47:44,425]        |                                  ^
[2025-05-04 13:47:44,425] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133204:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_225_fu_7862_p2' generates 1 bits.
[2025-05-04 13:47:44,425]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,426] 133204 | assign zext_ln218_224_fu_7868_p1 = xor_ln1039_225_fu_7862_p2;
[2025-05-04 13:47:44,426]        |                                  ^
[2025-05-04 13:47:44,426] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133206:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_226_fu_7877_p2' generates 1 bits.
[2025-05-04 13:47:44,426]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,426] 133206 | assign zext_ln218_225_fu_7883_p1 = xor_ln1039_226_fu_7877_p2;
[2025-05-04 13:47:44,426]        |                                  ^
[2025-05-04 13:47:44,426] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133208:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_227_fu_7892_p2' generates 1 bits.
[2025-05-04 13:47:44,426]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,426] 133208 | assign zext_ln218_226_fu_7898_p1 = xor_ln1039_227_fu_7892_p2;
[2025-05-04 13:47:44,426]        |                                  ^
[2025-05-04 13:47:44,426] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133210:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_228_fu_7907_p2' generates 1 bits.
[2025-05-04 13:47:44,426]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,426] 133210 | assign zext_ln218_227_fu_7913_p1 = xor_ln1039_228_fu_7907_p2;
[2025-05-04 13:47:44,426]        |                                  ^
[2025-05-04 13:47:44,426] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133212:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_229_fu_7922_p2' generates 1 bits.
[2025-05-04 13:47:44,426]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,426] 133212 | assign zext_ln218_228_fu_7928_p1 = xor_ln1039_229_fu_7922_p2;
[2025-05-04 13:47:44,426]        |                                  ^
[2025-05-04 13:47:44,426] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133214:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_230_fu_7937_p2' generates 1 bits.
[2025-05-04 13:47:44,426]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,426] 133214 | assign zext_ln218_229_fu_7943_p1 = xor_ln1039_230_fu_7937_p2;
[2025-05-04 13:47:44,426]        |                                  ^
[2025-05-04 13:47:44,427] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133216:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_23_fu_4832_p2' generates 1 bits.
[2025-05-04 13:47:44,427]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,427] 133216 | assign zext_ln218_22_fu_4838_p1 = xor_ln1039_23_fu_4832_p2;
[2025-05-04 13:47:44,427]        |                                 ^
[2025-05-04 13:47:44,427] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133218:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_231_fu_7952_p2' generates 1 bits.
[2025-05-04 13:47:44,427]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,427] 133218 | assign zext_ln218_230_fu_7958_p1 = xor_ln1039_231_fu_7952_p2;
[2025-05-04 13:47:44,427]        |                                  ^
[2025-05-04 13:47:44,427] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133220:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_232_fu_7967_p2' generates 1 bits.
[2025-05-04 13:47:44,427]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,427] 133220 | assign zext_ln218_231_fu_7973_p1 = xor_ln1039_232_fu_7967_p2;
[2025-05-04 13:47:44,427]        |                                  ^
[2025-05-04 13:47:44,427] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133222:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_233_fu_7982_p2' generates 1 bits.
[2025-05-04 13:47:44,427]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,427] 133222 | assign zext_ln218_232_fu_7988_p1 = xor_ln1039_233_fu_7982_p2;
[2025-05-04 13:47:44,427]        |                                  ^
[2025-05-04 13:47:44,427] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133224:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_234_fu_7997_p2' generates 1 bits.
[2025-05-04 13:47:44,427]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,427] 133224 | assign zext_ln218_233_fu_8003_p1 = xor_ln1039_234_fu_7997_p2;
[2025-05-04 13:47:44,427]        |                                  ^
[2025-05-04 13:47:44,427] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133226:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_235_fu_8012_p2' generates 1 bits.
[2025-05-04 13:47:44,427]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,428] 133226 | assign zext_ln218_234_fu_8018_p1 = xor_ln1039_235_fu_8012_p2;
[2025-05-04 13:47:44,428]        |                                  ^
[2025-05-04 13:47:44,428] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133228:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_236_fu_8027_p2' generates 1 bits.
[2025-05-04 13:47:44,428]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,428] 133228 | assign zext_ln218_235_fu_8033_p1 = xor_ln1039_236_fu_8027_p2;
[2025-05-04 13:47:44,428]        |                                  ^
[2025-05-04 13:47:44,428] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133230:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_237_fu_8042_p2' generates 1 bits.
[2025-05-04 13:47:44,428]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,428] 133230 | assign zext_ln218_236_fu_8048_p1 = xor_ln1039_237_fu_8042_p2;
[2025-05-04 13:47:44,428]        |                                  ^
[2025-05-04 13:47:44,428] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133232:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_238_fu_8057_p2' generates 1 bits.
[2025-05-04 13:47:44,428]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,428] 133232 | assign zext_ln218_237_fu_8063_p1 = xor_ln1039_238_fu_8057_p2;
[2025-05-04 13:47:44,428]        |                                  ^
[2025-05-04 13:47:44,428] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133234:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_239_fu_8072_p2' generates 1 bits.
[2025-05-04 13:47:44,428]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,428] 133234 | assign zext_ln218_238_fu_8078_p1 = xor_ln1039_239_fu_8072_p2;
[2025-05-04 13:47:44,428]        |                                  ^
[2025-05-04 13:47:44,428] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133236:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_240_fu_8087_p2' generates 1 bits.
[2025-05-04 13:47:44,428]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,428] 133236 | assign zext_ln218_239_fu_8093_p1 = xor_ln1039_240_fu_8087_p2;
[2025-05-04 13:47:44,428]        |                                  ^
[2025-05-04 13:47:44,428] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133238:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_4847_p2' generates 1 bits.
[2025-05-04 13:47:44,429]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,429] 133238 | assign zext_ln218_23_fu_4853_p1 = xor_ln1039_24_fu_4847_p2;
[2025-05-04 13:47:44,429]        |                                 ^
[2025-05-04 13:47:44,429] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133240:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_241_fu_8102_p2' generates 1 bits.
[2025-05-04 13:47:44,429]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,429] 133240 | assign zext_ln218_240_fu_8108_p1 = xor_ln1039_241_fu_8102_p2;
[2025-05-04 13:47:44,429]        |                                  ^
[2025-05-04 13:47:44,429] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133242:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_242_fu_8117_p2' generates 1 bits.
[2025-05-04 13:47:44,429]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,429] 133242 | assign zext_ln218_241_fu_8123_p1 = xor_ln1039_242_fu_8117_p2;
[2025-05-04 13:47:44,429]        |                                  ^
[2025-05-04 13:47:44,429] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133244:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_243_fu_8132_p2' generates 1 bits.
[2025-05-04 13:47:44,429]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,429] 133244 | assign zext_ln218_242_fu_8138_p1 = xor_ln1039_243_fu_8132_p2;
[2025-05-04 13:47:44,429]        |                                  ^
[2025-05-04 13:47:44,429] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133246:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_244_fu_8147_p2' generates 1 bits.
[2025-05-04 13:47:44,429]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,429] 133246 | assign zext_ln218_243_fu_8153_p1 = xor_ln1039_244_fu_8147_p2;
[2025-05-04 13:47:44,429]        |                                  ^
[2025-05-04 13:47:44,429] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133248:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_245_fu_8162_p2' generates 1 bits.
[2025-05-04 13:47:44,429]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,429] 133248 | assign zext_ln218_244_fu_8168_p1 = xor_ln1039_245_fu_8162_p2;
[2025-05-04 13:47:44,429]        |                                  ^
[2025-05-04 13:47:44,430] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133250:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_246_fu_8177_p2' generates 1 bits.
[2025-05-04 13:47:44,430]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,430] 133250 | assign zext_ln218_245_fu_8183_p1 = xor_ln1039_246_fu_8177_p2;
[2025-05-04 13:47:44,430]        |                                  ^
[2025-05-04 13:47:44,430] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133252:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_247_fu_8192_p2' generates 1 bits.
[2025-05-04 13:47:44,430]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,430] 133252 | assign zext_ln218_246_fu_8198_p1 = xor_ln1039_247_fu_8192_p2;
[2025-05-04 13:47:44,430]        |                                  ^
[2025-05-04 13:47:44,430] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133254:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_248_fu_8207_p2' generates 1 bits.
[2025-05-04 13:47:44,430]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,430] 133254 | assign zext_ln218_247_fu_8213_p1 = xor_ln1039_248_fu_8207_p2;
[2025-05-04 13:47:44,430]        |                                  ^
[2025-05-04 13:47:44,430] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133256:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_249_fu_8222_p2' generates 1 bits.
[2025-05-04 13:47:44,430]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,430] 133256 | assign zext_ln218_248_fu_8228_p1 = xor_ln1039_249_fu_8222_p2;
[2025-05-04 13:47:44,430]        |                                  ^
[2025-05-04 13:47:44,430] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133258:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_250_fu_8237_p2' generates 1 bits.
[2025-05-04 13:47:44,430]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,430] 133258 | assign zext_ln218_249_fu_8243_p1 = xor_ln1039_250_fu_8237_p2;
[2025-05-04 13:47:44,430]        |                                  ^
[2025-05-04 13:47:44,430] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133260:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_4862_p2' generates 1 bits.
[2025-05-04 13:47:44,430]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,431] 133260 | assign zext_ln218_24_fu_4868_p1 = xor_ln1039_25_fu_4862_p2;
[2025-05-04 13:47:44,431]        |                                 ^
[2025-05-04 13:47:44,431] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133262:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_251_fu_8252_p2' generates 1 bits.
[2025-05-04 13:47:44,431]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,431] 133262 | assign zext_ln218_250_fu_8258_p1 = xor_ln1039_251_fu_8252_p2;
[2025-05-04 13:47:44,431]        |                                  ^
[2025-05-04 13:47:44,431] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133264:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_252_fu_8267_p2' generates 1 bits.
[2025-05-04 13:47:44,431]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,431] 133264 | assign zext_ln218_251_fu_8273_p1 = xor_ln1039_252_fu_8267_p2;
[2025-05-04 13:47:44,431]        |                                  ^
[2025-05-04 13:47:44,431] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133266:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_253_fu_8282_p2' generates 1 bits.
[2025-05-04 13:47:44,431]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,431] 133266 | assign zext_ln218_252_fu_8288_p1 = xor_ln1039_253_fu_8282_p2;
[2025-05-04 13:47:44,431]        |                                  ^
[2025-05-04 13:47:44,431] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133268:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_26_fu_4877_p2' generates 1 bits.
[2025-05-04 13:47:44,431]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,431] 133268 | assign zext_ln218_25_fu_4883_p1 = xor_ln1039_26_fu_4877_p2;
[2025-05-04 13:47:44,431]        |                                 ^
[2025-05-04 13:47:44,431] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133270:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_4892_p2' generates 1 bits.
[2025-05-04 13:47:44,431]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,431] 133270 | assign zext_ln218_26_fu_4898_p1 = xor_ln1039_27_fu_4892_p2;
[2025-05-04 13:47:44,432]        |                                 ^
[2025-05-04 13:47:44,432] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133272:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_28_fu_4907_p2' generates 1 bits.
[2025-05-04 13:47:44,432]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,432] 133272 | assign zext_ln218_27_fu_4913_p1 = xor_ln1039_28_fu_4907_p2;
[2025-05-04 13:47:44,432]        |                                 ^
[2025-05-04 13:47:44,432] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133274:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_29_fu_4922_p2' generates 1 bits.
[2025-05-04 13:47:44,432]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,432] 133274 | assign zext_ln218_28_fu_4928_p1 = xor_ln1039_29_fu_4922_p2;
[2025-05-04 13:47:44,432]        |                                 ^
[2025-05-04 13:47:44,432] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133276:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_30_fu_4937_p2' generates 1 bits.
[2025-05-04 13:47:44,432]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,432] 133276 | assign zext_ln218_29_fu_4943_p1 = xor_ln1039_30_fu_4937_p2;
[2025-05-04 13:47:44,432]        |                                 ^
[2025-05-04 13:47:44,432] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133278:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_4532_p2' generates 1 bits.
[2025-05-04 13:47:44,432]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,432] 133278 | assign zext_ln218_2_fu_4538_p1 = xor_ln1039_3_fu_4532_p2;
[2025-05-04 13:47:44,432]        |                                ^
[2025-05-04 13:47:44,432] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133280:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_31_fu_4952_p2' generates 1 bits.
[2025-05-04 13:47:44,432]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,432] 133280 | assign zext_ln218_30_fu_4958_p1 = xor_ln1039_31_fu_4952_p2;
[2025-05-04 13:47:44,432]        |                                 ^
[2025-05-04 13:47:44,432] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133282:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_32_fu_4967_p2' generates 1 bits.
[2025-05-04 13:47:44,432]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,433] 133282 | assign zext_ln218_31_fu_4973_p1 = xor_ln1039_32_fu_4967_p2;
[2025-05-04 13:47:44,433]        |                                 ^
[2025-05-04 13:47:44,433] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133284:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_33_fu_4982_p2' generates 1 bits.
[2025-05-04 13:47:44,433]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,433] 133284 | assign zext_ln218_32_fu_4988_p1 = xor_ln1039_33_fu_4982_p2;
[2025-05-04 13:47:44,433]        |                                 ^
[2025-05-04 13:47:44,433] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133286:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_34_fu_4997_p2' generates 1 bits.
[2025-05-04 13:47:44,433]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,433] 133286 | assign zext_ln218_33_fu_5003_p1 = xor_ln1039_34_fu_4997_p2;
[2025-05-04 13:47:44,433]        |                                 ^
[2025-05-04 13:47:44,433] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133288:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_35_fu_5012_p2' generates 1 bits.
[2025-05-04 13:47:44,433]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,433] 133288 | assign zext_ln218_34_fu_5018_p1 = xor_ln1039_35_fu_5012_p2;
[2025-05-04 13:47:44,433]        |                                 ^
[2025-05-04 13:47:44,433] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133290:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_36_fu_5027_p2' generates 1 bits.
[2025-05-04 13:47:44,433]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,433] 133290 | assign zext_ln218_35_fu_5033_p1 = xor_ln1039_36_fu_5027_p2;
[2025-05-04 13:47:44,433]        |                                 ^
[2025-05-04 13:47:44,433] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133292:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_37_fu_5042_p2' generates 1 bits.
[2025-05-04 13:47:44,433]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,433] 133292 | assign zext_ln218_36_fu_5048_p1 = xor_ln1039_37_fu_5042_p2;
[2025-05-04 13:47:44,433]        |                                 ^
[2025-05-04 13:47:44,434] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133294:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_38_fu_5057_p2' generates 1 bits.
[2025-05-04 13:47:44,434]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,434] 133294 | assign zext_ln218_37_fu_5063_p1 = xor_ln1039_38_fu_5057_p2;
[2025-05-04 13:47:44,434]        |                                 ^
[2025-05-04 13:47:44,434] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133296:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_39_fu_5072_p2' generates 1 bits.
[2025-05-04 13:47:44,434]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,434] 133296 | assign zext_ln218_38_fu_5078_p1 = xor_ln1039_39_fu_5072_p2;
[2025-05-04 13:47:44,434]        |                                 ^
[2025-05-04 13:47:44,434] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133298:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_40_fu_5087_p2' generates 1 bits.
[2025-05-04 13:47:44,434]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,434] 133298 | assign zext_ln218_39_fu_5093_p1 = xor_ln1039_40_fu_5087_p2;
[2025-05-04 13:47:44,434]        |                                 ^
[2025-05-04 13:47:44,434] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133300:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_4547_p2' generates 1 bits.
[2025-05-04 13:47:44,434]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,434] 133300 | assign zext_ln218_3_fu_4553_p1 = xor_ln1039_4_fu_4547_p2;
[2025-05-04 13:47:44,434]        |                                ^
[2025-05-04 13:47:44,434] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133302:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_41_fu_5102_p2' generates 1 bits.
[2025-05-04 13:47:44,434]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,434] 133302 | assign zext_ln218_40_fu_5108_p1 = xor_ln1039_41_fu_5102_p2;
[2025-05-04 13:47:44,434]        |                                 ^
[2025-05-04 13:47:44,434] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133304:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_42_fu_5117_p2' generates 1 bits.
[2025-05-04 13:47:44,434]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,435] 133304 | assign zext_ln218_41_fu_5123_p1 = xor_ln1039_42_fu_5117_p2;
[2025-05-04 13:47:44,435]        |                                 ^
[2025-05-04 13:47:44,435] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133306:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_43_fu_5132_p2' generates 1 bits.
[2025-05-04 13:47:44,435]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,435] 133306 | assign zext_ln218_42_fu_5138_p1 = xor_ln1039_43_fu_5132_p2;
[2025-05-04 13:47:44,435]        |                                 ^
[2025-05-04 13:47:44,435] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133308:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_44_fu_5147_p2' generates 1 bits.
[2025-05-04 13:47:44,435]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,435] 133308 | assign zext_ln218_43_fu_5153_p1 = xor_ln1039_44_fu_5147_p2;
[2025-05-04 13:47:44,435]        |                                 ^
[2025-05-04 13:47:44,435] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133310:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_45_fu_5162_p2' generates 1 bits.
[2025-05-04 13:47:44,435]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,435] 133310 | assign zext_ln218_44_fu_5168_p1 = xor_ln1039_45_fu_5162_p2;
[2025-05-04 13:47:44,435]        |                                 ^
[2025-05-04 13:47:44,435] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133312:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_46_fu_5177_p2' generates 1 bits.
[2025-05-04 13:47:44,435]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,435] 133312 | assign zext_ln218_45_fu_5183_p1 = xor_ln1039_46_fu_5177_p2;
[2025-05-04 13:47:44,435]        |                                 ^
[2025-05-04 13:47:44,435] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133314:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_47_fu_5192_p2' generates 1 bits.
[2025-05-04 13:47:44,435]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,435] 133314 | assign zext_ln218_46_fu_5198_p1 = xor_ln1039_47_fu_5192_p2;
[2025-05-04 13:47:44,435]        |                                 ^
[2025-05-04 13:47:44,435] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133316:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_48_fu_5207_p2' generates 1 bits.
[2025-05-04 13:47:44,436]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,436] 133316 | assign zext_ln218_47_fu_5213_p1 = xor_ln1039_48_fu_5207_p2;
[2025-05-04 13:47:44,436]        |                                 ^
[2025-05-04 13:47:44,436] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133318:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_49_fu_5222_p2' generates 1 bits.
[2025-05-04 13:47:44,436]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,436] 133318 | assign zext_ln218_48_fu_5228_p1 = xor_ln1039_49_fu_5222_p2;
[2025-05-04 13:47:44,436]        |                                 ^
[2025-05-04 13:47:44,436] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133320:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_50_fu_5237_p2' generates 1 bits.
[2025-05-04 13:47:44,436]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,436] 133320 | assign zext_ln218_49_fu_5243_p1 = xor_ln1039_50_fu_5237_p2;
[2025-05-04 13:47:44,436]        |                                 ^
[2025-05-04 13:47:44,436] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133322:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_4562_p2' generates 1 bits.
[2025-05-04 13:47:44,436]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,436] 133322 | assign zext_ln218_4_fu_4568_p1 = xor_ln1039_5_fu_4562_p2;
[2025-05-04 13:47:44,436]        |                                ^
[2025-05-04 13:47:44,436] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133324:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_51_fu_5252_p2' generates 1 bits.
[2025-05-04 13:47:44,436]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,436] 133324 | assign zext_ln218_50_fu_5258_p1 = xor_ln1039_51_fu_5252_p2;
[2025-05-04 13:47:44,436]        |                                 ^
[2025-05-04 13:47:44,436] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133326:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_52_fu_5267_p2' generates 1 bits.
[2025-05-04 13:47:44,436]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,436] 133326 | assign zext_ln218_51_fu_5273_p1 = xor_ln1039_52_fu_5267_p2;
[2025-05-04 13:47:44,437]        |                                 ^
[2025-05-04 13:47:44,437] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133328:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_53_fu_5282_p2' generates 1 bits.
[2025-05-04 13:47:44,437]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,437] 133328 | assign zext_ln218_52_fu_5288_p1 = xor_ln1039_53_fu_5282_p2;
[2025-05-04 13:47:44,437]        |                                 ^
[2025-05-04 13:47:44,437] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133330:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_54_fu_5297_p2' generates 1 bits.
[2025-05-04 13:47:44,437]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,437] 133330 | assign zext_ln218_53_fu_5303_p1 = xor_ln1039_54_fu_5297_p2;
[2025-05-04 13:47:44,437]        |                                 ^
[2025-05-04 13:47:44,437] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133332:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_55_fu_5312_p2' generates 1 bits.
[2025-05-04 13:47:44,437]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,437] 133332 | assign zext_ln218_54_fu_5318_p1 = xor_ln1039_55_fu_5312_p2;
[2025-05-04 13:47:44,437]        |                                 ^
[2025-05-04 13:47:44,437] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133334:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_56_fu_5327_p2' generates 1 bits.
[2025-05-04 13:47:44,437]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,437] 133334 | assign zext_ln218_55_fu_5333_p1 = xor_ln1039_56_fu_5327_p2;
[2025-05-04 13:47:44,437]        |                                 ^
[2025-05-04 13:47:44,437] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133336:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_57_fu_5342_p2' generates 1 bits.
[2025-05-04 13:47:44,437]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,437] 133336 | assign zext_ln218_56_fu_5348_p1 = xor_ln1039_57_fu_5342_p2;
[2025-05-04 13:47:44,437]        |                                 ^
[2025-05-04 13:47:44,437] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133338:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_58_fu_5357_p2' generates 1 bits.
[2025-05-04 13:47:44,437]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,438] 133338 | assign zext_ln218_57_fu_5363_p1 = xor_ln1039_58_fu_5357_p2;
[2025-05-04 13:47:44,438]        |                                 ^
[2025-05-04 13:47:44,438] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133340:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_59_fu_5372_p2' generates 1 bits.
[2025-05-04 13:47:44,438]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,438] 133340 | assign zext_ln218_58_fu_5378_p1 = xor_ln1039_59_fu_5372_p2;
[2025-05-04 13:47:44,438]        |                                 ^
[2025-05-04 13:47:44,438] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133342:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_60_fu_5387_p2' generates 1 bits.
[2025-05-04 13:47:44,438]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,438] 133342 | assign zext_ln218_59_fu_5393_p1 = xor_ln1039_60_fu_5387_p2;
[2025-05-04 13:47:44,438]        |                                 ^
[2025-05-04 13:47:44,438] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133344:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_4577_p2' generates 1 bits.
[2025-05-04 13:47:44,438]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,438] 133344 | assign zext_ln218_5_fu_4583_p1 = xor_ln1039_6_fu_4577_p2;
[2025-05-04 13:47:44,438]        |                                ^
[2025-05-04 13:47:44,438] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133346:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_61_fu_5402_p2' generates 1 bits.
[2025-05-04 13:47:44,438]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,438] 133346 | assign zext_ln218_60_fu_5408_p1 = xor_ln1039_61_fu_5402_p2;
[2025-05-04 13:47:44,438]        |                                 ^
[2025-05-04 13:47:44,438] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133348:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_62_fu_5417_p2' generates 1 bits.
[2025-05-04 13:47:44,438]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,438] 133348 | assign zext_ln218_61_fu_5423_p1 = xor_ln1039_62_fu_5417_p2;
[2025-05-04 13:47:44,438]        |                                 ^
[2025-05-04 13:47:44,439] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133350:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_63_fu_5432_p2' generates 1 bits.
[2025-05-04 13:47:44,439]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,439] 133350 | assign zext_ln218_62_fu_5438_p1 = xor_ln1039_63_fu_5432_p2;
[2025-05-04 13:47:44,439]        |                                 ^
[2025-05-04 13:47:44,439] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133352:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_64_fu_5447_p2' generates 1 bits.
[2025-05-04 13:47:44,439]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,439] 133352 | assign zext_ln218_63_fu_5453_p1 = xor_ln1039_64_fu_5447_p2;
[2025-05-04 13:47:44,439]        |                                 ^
[2025-05-04 13:47:44,439] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133354:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_65_fu_5462_p2' generates 1 bits.
[2025-05-04 13:47:44,439]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,439] 133354 | assign zext_ln218_64_fu_5468_p1 = xor_ln1039_65_fu_5462_p2;
[2025-05-04 13:47:44,439]        |                                 ^
[2025-05-04 13:47:44,439] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133356:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_66_fu_5477_p2' generates 1 bits.
[2025-05-04 13:47:44,439]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,439] 133356 | assign zext_ln218_65_fu_5483_p1 = xor_ln1039_66_fu_5477_p2;
[2025-05-04 13:47:44,439]        |                                 ^
[2025-05-04 13:47:44,439] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133358:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_67_fu_5492_p2' generates 1 bits.
[2025-05-04 13:47:44,439]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,439] 133358 | assign zext_ln218_66_fu_5498_p1 = xor_ln1039_67_fu_5492_p2;
[2025-05-04 13:47:44,439]        |                                 ^
[2025-05-04 13:47:44,439] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133360:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_68_fu_5507_p2' generates 1 bits.
[2025-05-04 13:47:44,439]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,440] 133360 | assign zext_ln218_67_fu_5513_p1 = xor_ln1039_68_fu_5507_p2;
[2025-05-04 13:47:44,440]        |                                 ^
[2025-05-04 13:47:44,440] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133362:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_69_fu_5522_p2' generates 1 bits.
[2025-05-04 13:47:44,440]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,440] 133362 | assign zext_ln218_68_fu_5528_p1 = xor_ln1039_69_fu_5522_p2;
[2025-05-04 13:47:44,440]        |                                 ^
[2025-05-04 13:47:44,440] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133364:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_70_fu_5537_p2' generates 1 bits.
[2025-05-04 13:47:44,440]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,440] 133364 | assign zext_ln218_69_fu_5543_p1 = xor_ln1039_70_fu_5537_p2;
[2025-05-04 13:47:44,440]        |                                 ^
[2025-05-04 13:47:44,440] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133366:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_4592_p2' generates 1 bits.
[2025-05-04 13:47:44,440]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,440] 133366 | assign zext_ln218_6_fu_4598_p1 = xor_ln1039_7_fu_4592_p2;
[2025-05-04 13:47:44,440]        |                                ^
[2025-05-04 13:47:44,440] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133368:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_71_fu_5552_p2' generates 1 bits.
[2025-05-04 13:47:44,440]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,440] 133368 | assign zext_ln218_70_fu_5558_p1 = xor_ln1039_71_fu_5552_p2;
[2025-05-04 13:47:44,440]        |                                 ^
[2025-05-04 13:47:44,440] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133370:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_72_fu_5567_p2' generates 1 bits.
[2025-05-04 13:47:44,440]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,440] 133370 | assign zext_ln218_71_fu_5573_p1 = xor_ln1039_72_fu_5567_p2;
[2025-05-04 13:47:44,440]        |                                 ^
[2025-05-04 13:47:44,440] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133372:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_73_fu_5582_p2' generates 1 bits.
[2025-05-04 13:47:44,441]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,441] 133372 | assign zext_ln218_72_fu_5588_p1 = xor_ln1039_73_fu_5582_p2;
[2025-05-04 13:47:44,441]        |                                 ^
[2025-05-04 13:47:44,441] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133374:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_74_fu_5597_p2' generates 1 bits.
[2025-05-04 13:47:44,441]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,441] 133374 | assign zext_ln218_73_fu_5603_p1 = xor_ln1039_74_fu_5597_p2;
[2025-05-04 13:47:44,441]        |                                 ^
[2025-05-04 13:47:44,441] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133376:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_75_fu_5612_p2' generates 1 bits.
[2025-05-04 13:47:44,441]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,441] 133376 | assign zext_ln218_74_fu_5618_p1 = xor_ln1039_75_fu_5612_p2;
[2025-05-04 13:47:44,441]        |                                 ^
[2025-05-04 13:47:44,441] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133378:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_76_fu_5627_p2' generates 1 bits.
[2025-05-04 13:47:44,441]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,441] 133378 | assign zext_ln218_75_fu_5633_p1 = xor_ln1039_76_fu_5627_p2;
[2025-05-04 13:47:44,441]        |                                 ^
[2025-05-04 13:47:44,441] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133380:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_77_fu_5642_p2' generates 1 bits.
[2025-05-04 13:47:44,441]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,441] 133380 | assign zext_ln218_76_fu_5648_p1 = xor_ln1039_77_fu_5642_p2;
[2025-05-04 13:47:44,441]        |                                 ^
[2025-05-04 13:47:44,441] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133382:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_78_fu_5657_p2' generates 1 bits.
[2025-05-04 13:47:44,441]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,441] 133382 | assign zext_ln218_77_fu_5663_p1 = xor_ln1039_78_fu_5657_p2;
[2025-05-04 13:47:44,441]        |                                 ^
[2025-05-04 13:47:44,442] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133384:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_79_fu_5672_p2' generates 1 bits.
[2025-05-04 13:47:44,442]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,442] 133384 | assign zext_ln218_78_fu_5678_p1 = xor_ln1039_79_fu_5672_p2;
[2025-05-04 13:47:44,442]        |                                 ^
[2025-05-04 13:47:44,442] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133386:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_80_fu_5687_p2' generates 1 bits.
[2025-05-04 13:47:44,442]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,442] 133386 | assign zext_ln218_79_fu_5693_p1 = xor_ln1039_80_fu_5687_p2;
[2025-05-04 13:47:44,442]        |                                 ^
[2025-05-04 13:47:44,442] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133388:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_4607_p2' generates 1 bits.
[2025-05-04 13:47:44,442]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,442] 133388 | assign zext_ln218_7_fu_4613_p1 = xor_ln1039_8_fu_4607_p2;
[2025-05-04 13:47:44,442]        |                                ^
[2025-05-04 13:47:44,442] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133390:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_81_fu_5702_p2' generates 1 bits.
[2025-05-04 13:47:44,442]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,442] 133390 | assign zext_ln218_80_fu_5708_p1 = xor_ln1039_81_fu_5702_p2;
[2025-05-04 13:47:44,442]        |                                 ^
[2025-05-04 13:47:44,442] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133392:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_82_fu_5717_p2' generates 1 bits.
[2025-05-04 13:47:44,442]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,442] 133392 | assign zext_ln218_81_fu_5723_p1 = xor_ln1039_82_fu_5717_p2;
[2025-05-04 13:47:44,442]        |                                 ^
[2025-05-04 13:47:44,442] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133394:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_83_fu_5732_p2' generates 1 bits.
[2025-05-04 13:47:44,442]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,443] 133394 | assign zext_ln218_82_fu_5738_p1 = xor_ln1039_83_fu_5732_p2;
[2025-05-04 13:47:44,443]        |                                 ^
[2025-05-04 13:47:44,443] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133396:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_84_fu_5747_p2' generates 1 bits.
[2025-05-04 13:47:44,443]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,443] 133396 | assign zext_ln218_83_fu_5753_p1 = xor_ln1039_84_fu_5747_p2;
[2025-05-04 13:47:44,443]        |                                 ^
[2025-05-04 13:47:44,443] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133398:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_85_fu_5762_p2' generates 1 bits.
[2025-05-04 13:47:44,443]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,443] 133398 | assign zext_ln218_84_fu_5768_p1 = xor_ln1039_85_fu_5762_p2;
[2025-05-04 13:47:44,443]        |                                 ^
[2025-05-04 13:47:44,443] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133400:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_86_fu_5777_p2' generates 1 bits.
[2025-05-04 13:47:44,443]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,443] 133400 | assign zext_ln218_85_fu_5783_p1 = xor_ln1039_86_fu_5777_p2;
[2025-05-04 13:47:44,443]        |                                 ^
[2025-05-04 13:47:44,443] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133402:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_87_fu_5792_p2' generates 1 bits.
[2025-05-04 13:47:44,443]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,443] 133402 | assign zext_ln218_86_fu_5798_p1 = xor_ln1039_87_fu_5792_p2;
[2025-05-04 13:47:44,443]        |                                 ^
[2025-05-04 13:47:44,443] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133404:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_88_fu_5807_p2' generates 1 bits.
[2025-05-04 13:47:44,443]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,443] 133404 | assign zext_ln218_87_fu_5813_p1 = xor_ln1039_88_fu_5807_p2;
[2025-05-04 13:47:44,444]        |                                 ^
[2025-05-04 13:47:44,444] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133406:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_89_fu_5822_p2' generates 1 bits.
[2025-05-04 13:47:44,444]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,444] 133406 | assign zext_ln218_88_fu_5828_p1 = xor_ln1039_89_fu_5822_p2;
[2025-05-04 13:47:44,444]        |                                 ^
[2025-05-04 13:47:44,444] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133408:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_90_fu_5837_p2' generates 1 bits.
[2025-05-04 13:47:44,444]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,444] 133408 | assign zext_ln218_89_fu_5843_p1 = xor_ln1039_90_fu_5837_p2;
[2025-05-04 13:47:44,444]        |                                 ^
[2025-05-04 13:47:44,444] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133410:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_4622_p2' generates 1 bits.
[2025-05-04 13:47:44,444]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,444] 133410 | assign zext_ln218_8_fu_4628_p1 = xor_ln1039_9_fu_4622_p2;
[2025-05-04 13:47:44,444]        |                                ^
[2025-05-04 13:47:44,444] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133412:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_91_fu_5852_p2' generates 1 bits.
[2025-05-04 13:47:44,444]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,444] 133412 | assign zext_ln218_90_fu_5858_p1 = xor_ln1039_91_fu_5852_p2;
[2025-05-04 13:47:44,444]        |                                 ^
[2025-05-04 13:47:44,444] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133414:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_92_fu_5867_p2' generates 1 bits.
[2025-05-04 13:47:44,445]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,445] 133414 | assign zext_ln218_91_fu_5873_p1 = xor_ln1039_92_fu_5867_p2;
[2025-05-04 13:47:44,445]        |                                 ^
[2025-05-04 13:47:44,445] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133416:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_93_fu_5882_p2' generates 1 bits.
[2025-05-04 13:47:44,445]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,445] 133416 | assign zext_ln218_92_fu_5888_p1 = xor_ln1039_93_fu_5882_p2;
[2025-05-04 13:47:44,445]        |                                 ^
[2025-05-04 13:47:44,445] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133418:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_94_fu_5897_p2' generates 1 bits.
[2025-05-04 13:47:44,445]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,445] 133418 | assign zext_ln218_93_fu_5903_p1 = xor_ln1039_94_fu_5897_p2;
[2025-05-04 13:47:44,445]        |                                 ^
[2025-05-04 13:47:44,445] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133420:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_95_fu_5912_p2' generates 1 bits.
[2025-05-04 13:47:44,445]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,445] 133420 | assign zext_ln218_94_fu_5918_p1 = xor_ln1039_95_fu_5912_p2;
[2025-05-04 13:47:44,445]        |                                 ^
[2025-05-04 13:47:44,445] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133422:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_96_fu_5927_p2' generates 1 bits.
[2025-05-04 13:47:44,445]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,445] 133422 | assign zext_ln218_95_fu_5933_p1 = xor_ln1039_96_fu_5927_p2;
[2025-05-04 13:47:44,445]        |                                 ^
[2025-05-04 13:47:44,445] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133424:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_97_fu_5942_p2' generates 1 bits.
[2025-05-04 13:47:44,445]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,445] 133424 | assign zext_ln218_96_fu_5948_p1 = xor_ln1039_97_fu_5942_p2;
[2025-05-04 13:47:44,445]        |                                 ^
[2025-05-04 13:47:44,446] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133426:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_98_fu_5957_p2' generates 1 bits.
[2025-05-04 13:47:44,446]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,446] 133426 | assign zext_ln218_97_fu_5963_p1 = xor_ln1039_98_fu_5957_p2;
[2025-05-04 13:47:44,446]        |                                 ^
[2025-05-04 13:47:44,446] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133428:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_99_fu_5972_p2' generates 1 bits.
[2025-05-04 13:47:44,446]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,446] 133428 | assign zext_ln218_98_fu_5978_p1 = xor_ln1039_99_fu_5972_p2;
[2025-05-04 13:47:44,446]        |                                 ^
[2025-05-04 13:47:44,446] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133430:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_100_fu_5987_p2' generates 1 bits.
[2025-05-04 13:47:44,446]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,446] 133430 | assign zext_ln218_99_fu_5993_p1 = xor_ln1039_100_fu_5987_p2;
[2025-05-04 13:47:44,446]        |                                 ^
[2025-05-04 13:47:44,446] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133432:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_4637_p2' generates 1 bits.
[2025-05-04 13:47:44,446]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,446] 133432 | assign zext_ln218_9_fu_4643_p1 = xor_ln1039_10_fu_4637_p2;
[2025-05-04 13:47:44,446]        |                                ^
[2025-05-04 13:47:44,446] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133434:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_4502_p2' generates 1 bits.
[2025-05-04 13:47:44,446]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,446] 133434 | assign zext_ln218_fu_4508_p1 = xor_ln1039_1_fu_4502_p2;
[2025-05-04 13:47:44,446]        |                              ^
[2025-05-04 13:47:44,446] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133436:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_104_fu_9327_p2' generates 2 bits.
[2025-05-04 13:47:44,447]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,447] 133436 | assign zext_ln840_100_fu_9333_p1 = add_ln840_104_fu_9327_p2;
[2025-05-04 13:47:44,447]        |                                  ^
[2025-05-04 13:47:44,447] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133438:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_105_fu_9337_p2' generates 3 bits.
[2025-05-04 13:47:44,447]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,447] 133438 | assign zext_ln840_101_fu_9343_p1 = add_ln840_105_fu_9337_p2;
[2025-05-04 13:47:44,447]        |                                  ^
[2025-05-04 13:47:44,447] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133440:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_106_fu_9347_p2' generates 4 bits.
[2025-05-04 13:47:44,447]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,447] 133440 | assign zext_ln840_102_fu_9353_p1 = add_ln840_106_fu_9347_p2;
[2025-05-04 13:47:44,447]        |                                  ^
[2025-05-04 13:47:44,447] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133442:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_107_fu_9357_p2' generates 5 bits.
[2025-05-04 13:47:44,447]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,447] 133442 | assign zext_ln840_103_fu_9363_p1 = add_ln840_107_fu_9357_p2;
[2025-05-04 13:47:44,447]        |                                  ^
[2025-05-04 13:47:44,447] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133444:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_108_fu_9367_p2' generates 2 bits.
[2025-05-04 13:47:44,447]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,447] 133444 | assign zext_ln840_104_fu_9373_p1 = add_ln840_108_fu_9367_p2;
[2025-05-04 13:47:44,447]        |                                  ^
[2025-05-04 13:47:44,447] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133446:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_109_fu_9377_p2' generates 2 bits.
[2025-05-04 13:47:44,447]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,447] 133446 | assign zext_ln840_105_fu_9383_p1 = add_ln840_109_fu_9377_p2;
[2025-05-04 13:47:44,447]        |                                  ^
[2025-05-04 13:47:44,448] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133448:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_110_fu_9387_p2' generates 3 bits.
[2025-05-04 13:47:44,448]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,448] 133448 | assign zext_ln840_106_fu_9393_p1 = add_ln840_110_fu_9387_p2;
[2025-05-04 13:47:44,448]        |                                  ^
[2025-05-04 13:47:44,448] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133450:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_111_fu_9397_p2' generates 2 bits.
[2025-05-04 13:47:44,448]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,448] 133450 | assign zext_ln840_107_fu_9403_p1 = add_ln840_111_fu_9397_p2;
[2025-05-04 13:47:44,448]        |                                  ^
[2025-05-04 13:47:44,448] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133452:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_112_fu_9407_p2' generates 2 bits.
[2025-05-04 13:47:44,448]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,448] 133452 | assign zext_ln840_108_fu_9413_p1 = add_ln840_112_fu_9407_p2;
[2025-05-04 13:47:44,448]        |                                  ^
[2025-05-04 13:47:44,448] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133454:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_113_fu_9417_p2' generates 3 bits.
[2025-05-04 13:47:44,448]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,448] 133454 | assign zext_ln840_109_fu_9423_p1 = add_ln840_113_fu_9417_p2;
[2025-05-04 13:47:44,448]        |                                  ^
[2025-05-04 13:47:44,448] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133456:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_fu_8409_p2' generates 3 bits.
[2025-05-04 13:47:44,448]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,448] 133456 | assign zext_ln840_10_fu_8415_p1 = add_ln840_11_fu_8409_p2;
[2025-05-04 13:47:44,448]        |                                 ^
[2025-05-04 13:47:44,448] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133458:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_114_fu_9427_p2' generates 4 bits.
[2025-05-04 13:47:44,448]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,448] 133458 | assign zext_ln840_110_fu_9433_p1 = add_ln840_114_fu_9427_p2;
[2025-05-04 13:47:44,449]        |                                  ^
[2025-05-04 13:47:44,449] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133460:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_115_fu_9437_p2' generates 2 bits.
[2025-05-04 13:47:44,449]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,449] 133460 | assign zext_ln840_111_fu_9443_p1 = add_ln840_115_fu_9437_p2;
[2025-05-04 13:47:44,449]        |                                  ^
[2025-05-04 13:47:44,449] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133462:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_116_fu_9447_p2' generates 2 bits.
[2025-05-04 13:47:44,449]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,449] 133462 | assign zext_ln840_112_fu_9453_p1 = add_ln840_116_fu_9447_p2;
[2025-05-04 13:47:44,449]        |                                  ^
[2025-05-04 13:47:44,449] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133464:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_117_fu_9457_p2' generates 3 bits.
[2025-05-04 13:47:44,449]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,449] 133464 | assign zext_ln840_113_fu_9463_p1 = add_ln840_117_fu_9457_p2;
[2025-05-04 13:47:44,449]        |                                  ^
[2025-05-04 13:47:44,449] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133466:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_118_fu_9467_p2' generates 2 bits.
[2025-05-04 13:47:44,449]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,449] 133466 | assign zext_ln840_114_fu_9473_p1 = add_ln840_118_fu_9467_p2;
[2025-05-04 13:47:44,449]        |                                  ^
[2025-05-04 13:47:44,449] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133468:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_119_fu_9477_p2' generates 2 bits.
[2025-05-04 13:47:44,449]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,449] 133468 | assign zext_ln840_115_fu_9483_p1 = add_ln840_119_fu_9477_p2;
[2025-05-04 13:47:44,449]        |                                  ^
[2025-05-04 13:47:44,449] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133470:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_120_fu_9487_p2' generates 3 bits.
[2025-05-04 13:47:44,449]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,450] 133470 | assign zext_ln840_116_fu_9493_p1 = add_ln840_120_fu_9487_p2;
[2025-05-04 13:47:44,450]        |                                  ^
[2025-05-04 13:47:44,450] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133472:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_121_fu_9497_p2' generates 4 bits.
[2025-05-04 13:47:44,450]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,450] 133472 | assign zext_ln840_117_fu_9503_p1 = add_ln840_121_fu_9497_p2;
[2025-05-04 13:47:44,450]        |                                  ^
[2025-05-04 13:47:44,450] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133474:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_122_fu_9507_p2' generates 5 bits.
[2025-05-04 13:47:44,450]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,450] 133474 | assign zext_ln840_118_fu_9513_p1 = add_ln840_122_fu_9507_p2;
[2025-05-04 13:47:44,450]        |                                  ^
[2025-05-04 13:47:44,450] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133476:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_123_fu_9517_p2' generates 6 bits.
[2025-05-04 13:47:44,450]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,450] 133476 | assign zext_ln840_119_fu_9523_p1 = add_ln840_123_fu_9517_p2;
[2025-05-04 13:47:44,450]        |                                  ^
[2025-05-04 13:47:44,450] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133478:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_12_fu_8419_p2' generates 4 bits.
[2025-05-04 13:47:44,450]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,450] 133478 | assign zext_ln840_11_fu_8425_p1 = add_ln840_12_fu_8419_p2;
[2025-05-04 13:47:44,450]        |                                 ^
[2025-05-04 13:47:44,450] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133480:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_124_reg_12506' generates 7 bits.
[2025-05-04 13:47:44,450]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,450] 133480 | assign zext_ln840_120_fu_10789_p1 = add_ln840_124_reg_12506;
[2025-05-04 13:47:44,451]        |                                   ^
[2025-05-04 13:47:44,451] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133482:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_126_fu_9533_p2' generates 2 bits.
[2025-05-04 13:47:44,451]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,451] 133482 | assign zext_ln840_121_fu_9539_p1 = add_ln840_126_fu_9533_p2;
[2025-05-04 13:47:44,451]        |                                  ^
[2025-05-04 13:47:44,451] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133484:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_127_fu_9543_p2' generates 2 bits.
[2025-05-04 13:47:44,451]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,451] 133484 | assign zext_ln840_122_fu_9549_p1 = add_ln840_127_fu_9543_p2;
[2025-05-04 13:47:44,451]        |                                  ^
[2025-05-04 13:47:44,451] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133486:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_128_fu_9553_p2' generates 3 bits.
[2025-05-04 13:47:44,451]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,451] 133486 | assign zext_ln840_123_fu_9559_p1 = add_ln840_128_fu_9553_p2;
[2025-05-04 13:47:44,451]        |                                  ^
[2025-05-04 13:47:44,451] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133488:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_129_fu_9563_p2' generates 2 bits.
[2025-05-04 13:47:44,451]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,451] 133488 | assign zext_ln840_124_fu_9569_p1 = add_ln840_129_fu_9563_p2;
[2025-05-04 13:47:44,451]        |                                  ^
[2025-05-04 13:47:44,451] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133490:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_130_fu_9573_p2' generates 2 bits.
[2025-05-04 13:47:44,451]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,451] 133490 | assign zext_ln840_125_fu_9579_p1 = add_ln840_130_fu_9573_p2;
[2025-05-04 13:47:44,451]        |                                  ^
[2025-05-04 13:47:44,451] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133492:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_131_fu_9583_p2' generates 3 bits.
[2025-05-04 13:47:44,451]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,452] 133492 | assign zext_ln840_126_fu_9589_p1 = add_ln840_131_fu_9583_p2;
[2025-05-04 13:47:44,452]        |                                  ^
[2025-05-04 13:47:44,452] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133494:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_132_fu_9593_p2' generates 4 bits.
[2025-05-04 13:47:44,452]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,452] 133494 | assign zext_ln840_127_fu_9599_p1 = add_ln840_132_fu_9593_p2;
[2025-05-04 13:47:44,452]        |                                  ^
[2025-05-04 13:47:44,452] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133496:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_133_fu_9603_p2' generates 2 bits.
[2025-05-04 13:47:44,452]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,452] 133496 | assign zext_ln840_128_fu_9609_p1 = add_ln840_133_fu_9603_p2;
[2025-05-04 13:47:44,452]        |                                  ^
[2025-05-04 13:47:44,452] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133498:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_134_fu_9613_p2' generates 2 bits.
[2025-05-04 13:47:44,452]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,452] 133498 | assign zext_ln840_129_fu_9619_p1 = add_ln840_134_fu_9613_p2;
[2025-05-04 13:47:44,452]        |                                  ^
[2025-05-04 13:47:44,452] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133500:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_14_fu_8435_p2' generates 2 bits.
[2025-05-04 13:47:44,452]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,452] 133500 | assign zext_ln840_12_fu_8441_p1 = add_ln840_14_fu_8435_p2;
[2025-05-04 13:47:44,452]        |                                 ^
[2025-05-04 13:47:44,452] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133502:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_135_fu_9623_p2' generates 3 bits.
[2025-05-04 13:47:44,452]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,452] 133502 | assign zext_ln840_130_fu_9629_p1 = add_ln840_135_fu_9623_p2;
[2025-05-04 13:47:44,452]        |                                  ^
[2025-05-04 13:47:44,452] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133504:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_136_fu_9633_p2' generates 2 bits.
[2025-05-04 13:47:44,453]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,453] 133504 | assign zext_ln840_131_fu_9639_p1 = add_ln840_136_fu_9633_p2;
[2025-05-04 13:47:44,453]        |                                  ^
[2025-05-04 13:47:44,453] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133506:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_137_fu_9643_p2' generates 2 bits.
[2025-05-04 13:47:44,453]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,453] 133506 | assign zext_ln840_132_fu_9649_p1 = add_ln840_137_fu_9643_p2;
[2025-05-04 13:47:44,453]        |                                  ^
[2025-05-04 13:47:44,453] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133508:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_138_fu_9653_p2' generates 3 bits.
[2025-05-04 13:47:44,453]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,453] 133508 | assign zext_ln840_133_fu_9659_p1 = add_ln840_138_fu_9653_p2;
[2025-05-04 13:47:44,453]        |                                  ^
[2025-05-04 13:47:44,453] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133510:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_139_fu_9663_p2' generates 4 bits.
[2025-05-04 13:47:44,453]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,453] 133510 | assign zext_ln840_134_fu_9669_p1 = add_ln840_139_fu_9663_p2;
[2025-05-04 13:47:44,453]        |                                  ^
[2025-05-04 13:47:44,453] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133512:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_140_fu_9673_p2' generates 5 bits.
[2025-05-04 13:47:44,453]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,453] 133512 | assign zext_ln840_135_fu_9679_p1 = add_ln840_140_fu_9673_p2;
[2025-05-04 13:47:44,453]        |                                  ^
[2025-05-04 13:47:44,453] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133514:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_141_fu_9683_p2' generates 2 bits.
[2025-05-04 13:47:44,453]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,453] 133514 | assign zext_ln840_136_fu_9689_p1 = add_ln840_141_fu_9683_p2;
[2025-05-04 13:47:44,453]        |                                  ^
[2025-05-04 13:47:44,454] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133516:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_142_fu_9693_p2' generates 2 bits.
[2025-05-04 13:47:44,454]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,454] 133516 | assign zext_ln840_137_fu_9699_p1 = add_ln840_142_fu_9693_p2;
[2025-05-04 13:47:44,454]        |                                  ^
[2025-05-04 13:47:44,454] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133518:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_143_fu_9703_p2' generates 3 bits.
[2025-05-04 13:47:44,454]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,454] 133518 | assign zext_ln840_138_fu_9709_p1 = add_ln840_143_fu_9703_p2;
[2025-05-04 13:47:44,454]        |                                  ^
[2025-05-04 13:47:44,454] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133520:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_144_fu_9713_p2' generates 2 bits.
[2025-05-04 13:47:44,454]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,454] 133520 | assign zext_ln840_139_fu_9719_p1 = add_ln840_144_fu_9713_p2;
[2025-05-04 13:47:44,454]        |                                  ^
[2025-05-04 13:47:44,454] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133522:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_15_fu_8445_p2' generates 2 bits.
[2025-05-04 13:47:44,454]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,454] 133522 | assign zext_ln840_13_fu_8451_p1 = add_ln840_15_fu_8445_p2;
[2025-05-04 13:47:44,454]        |                                 ^
[2025-05-04 13:47:44,454] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133524:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_145_fu_9723_p2' generates 2 bits.
[2025-05-04 13:47:44,454]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,454] 133524 | assign zext_ln840_140_fu_9729_p1 = add_ln840_145_fu_9723_p2;
[2025-05-04 13:47:44,454]        |                                  ^
[2025-05-04 13:47:44,454] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133526:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_146_fu_9733_p2' generates 3 bits.
[2025-05-04 13:47:44,455]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,455] 133526 | assign zext_ln840_141_fu_9739_p1 = add_ln840_146_fu_9733_p2;
[2025-05-04 13:47:44,455]        |                                  ^
[2025-05-04 13:47:44,455] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133528:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_147_fu_9743_p2' generates 4 bits.
[2025-05-04 13:47:44,455]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,455] 133528 | assign zext_ln840_142_fu_9749_p1 = add_ln840_147_fu_9743_p2;
[2025-05-04 13:47:44,455]        |                                  ^
[2025-05-04 13:47:44,455] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133530:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_148_fu_9753_p2' generates 2 bits.
[2025-05-04 13:47:44,455]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,455] 133530 | assign zext_ln840_143_fu_9759_p1 = add_ln840_148_fu_9753_p2;
[2025-05-04 13:47:44,455]        |                                  ^
[2025-05-04 13:47:44,455] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133532:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_149_fu_9763_p2' generates 2 bits.
[2025-05-04 13:47:44,455]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,455] 133532 | assign zext_ln840_144_fu_9769_p1 = add_ln840_149_fu_9763_p2;
[2025-05-04 13:47:44,455]        |                                  ^
[2025-05-04 13:47:44,455] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133534:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_150_fu_9773_p2' generates 3 bits.
[2025-05-04 13:47:44,455]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,455] 133534 | assign zext_ln840_145_fu_9779_p1 = add_ln840_150_fu_9773_p2;
[2025-05-04 13:47:44,455]        |                                  ^
[2025-05-04 13:47:44,455] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133536:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_151_fu_9783_p2' generates 2 bits.
[2025-05-04 13:47:44,455]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,455] 133536 | assign zext_ln840_146_fu_9789_p1 = add_ln840_151_fu_9783_p2;
[2025-05-04 13:47:44,455]        |                                  ^
[2025-05-04 13:47:44,456] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133538:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_152_fu_9793_p2' generates 2 bits.
[2025-05-04 13:47:44,456]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,456] 133538 | assign zext_ln840_147_fu_9799_p1 = add_ln840_152_fu_9793_p2;
[2025-05-04 13:47:44,456]        |                                  ^
[2025-05-04 13:47:44,456] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133540:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_153_fu_9803_p2' generates 3 bits.
[2025-05-04 13:47:44,456]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,456] 133540 | assign zext_ln840_148_fu_9809_p1 = add_ln840_153_fu_9803_p2;
[2025-05-04 13:47:44,456]        |                                  ^
[2025-05-04 13:47:44,456] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133542:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_154_fu_9813_p2' generates 4 bits.
[2025-05-04 13:47:44,456]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,456] 133542 | assign zext_ln840_149_fu_9819_p1 = add_ln840_154_fu_9813_p2;
[2025-05-04 13:47:44,456]        |                                  ^
[2025-05-04 13:47:44,456] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133544:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_16_fu_8455_p2' generates 3 bits.
[2025-05-04 13:47:44,456]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,456] 133544 | assign zext_ln840_14_fu_8461_p1 = add_ln840_16_fu_8455_p2;
[2025-05-04 13:47:44,456]        |                                 ^
[2025-05-04 13:47:44,456] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133546:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_155_fu_9823_p2' generates 5 bits.
[2025-05-04 13:47:44,456]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,456] 133546 | assign zext_ln840_150_fu_9829_p1 = add_ln840_155_fu_9823_p2;
[2025-05-04 13:47:44,456]        |                                  ^
[2025-05-04 13:47:44,456] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133548:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_156_fu_9833_p2' generates 6 bits.
[2025-05-04 13:47:44,456]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,457] 133548 | assign zext_ln840_151_fu_9839_p1 = add_ln840_156_fu_9833_p2;
[2025-05-04 13:47:44,457]        |                                  ^
[2025-05-04 13:47:44,457] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133550:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_157_fu_9843_p2' generates 2 bits.
[2025-05-04 13:47:44,457]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,457] 133550 | assign zext_ln840_152_fu_9849_p1 = add_ln840_157_fu_9843_p2;
[2025-05-04 13:47:44,457]        |                                  ^
[2025-05-04 13:47:44,457] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133552:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_158_fu_9853_p2' generates 2 bits.
[2025-05-04 13:47:44,457]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,457] 133552 | assign zext_ln840_153_fu_9859_p1 = add_ln840_158_fu_9853_p2;
[2025-05-04 13:47:44,457]        |                                  ^
[2025-05-04 13:47:44,457] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133554:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_159_fu_9863_p2' generates 3 bits.
[2025-05-04 13:47:44,457]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,457] 133554 | assign zext_ln840_154_fu_9869_p1 = add_ln840_159_fu_9863_p2;
[2025-05-04 13:47:44,457]        |                                  ^
[2025-05-04 13:47:44,457] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133556:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_160_fu_9873_p2' generates 2 bits.
[2025-05-04 13:47:44,457]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,457] 133556 | assign zext_ln840_155_fu_9879_p1 = add_ln840_160_fu_9873_p2;
[2025-05-04 13:47:44,457]        |                                  ^
[2025-05-04 13:47:44,457] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133558:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_161_fu_9883_p2' generates 2 bits.
[2025-05-04 13:47:44,457]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,457] 133558 | assign zext_ln840_156_fu_9889_p1 = add_ln840_161_fu_9883_p2;
[2025-05-04 13:47:44,457]        |                                  ^
[2025-05-04 13:47:44,457] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133560:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_162_fu_9893_p2' generates 3 bits.
[2025-05-04 13:47:44,458]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,458] 133560 | assign zext_ln840_157_fu_9899_p1 = add_ln840_162_fu_9893_p2;
[2025-05-04 13:47:44,458]        |                                  ^
[2025-05-04 13:47:44,458] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133562:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_163_fu_9903_p2' generates 4 bits.
[2025-05-04 13:47:44,458]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,458] 133562 | assign zext_ln840_158_fu_9909_p1 = add_ln840_163_fu_9903_p2;
[2025-05-04 13:47:44,458]        |                                  ^
[2025-05-04 13:47:44,458] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133564:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_164_fu_9913_p2' generates 2 bits.
[2025-05-04 13:47:44,458]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,458] 133564 | assign zext_ln840_159_fu_9919_p1 = add_ln840_164_fu_9913_p2;
[2025-05-04 13:47:44,458]        |                                  ^
[2025-05-04 13:47:44,458] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133566:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_fu_8465_p2' generates 2 bits.
[2025-05-04 13:47:44,458]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,458] 133566 | assign zext_ln840_15_fu_8471_p1 = add_ln840_17_fu_8465_p2;
[2025-05-04 13:47:44,458]        |                                 ^
[2025-05-04 13:47:44,458] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133568:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_165_fu_9923_p2' generates 2 bits.
[2025-05-04 13:47:44,458]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,458] 133568 | assign zext_ln840_160_fu_9929_p1 = add_ln840_165_fu_9923_p2;
[2025-05-04 13:47:44,458]        |                                  ^
[2025-05-04 13:47:44,458] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133570:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_166_fu_9933_p2' generates 3 bits.
[2025-05-04 13:47:44,458]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,458] 133570 | assign zext_ln840_161_fu_9939_p1 = add_ln840_166_fu_9933_p2;
[2025-05-04 13:47:44,458]        |                                  ^
[2025-05-04 13:47:44,459] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133572:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_167_fu_9943_p2' generates 2 bits.
[2025-05-04 13:47:44,459]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,459] 133572 | assign zext_ln840_162_fu_9949_p1 = add_ln840_167_fu_9943_p2;
[2025-05-04 13:47:44,459]        |                                  ^
[2025-05-04 13:47:44,459] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133574:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_168_fu_9953_p2' generates 2 bits.
[2025-05-04 13:47:44,459]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,459] 133574 | assign zext_ln840_163_fu_9959_p1 = add_ln840_168_fu_9953_p2;
[2025-05-04 13:47:44,459]        |                                  ^
[2025-05-04 13:47:44,459] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133576:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_169_fu_9963_p2' generates 3 bits.
[2025-05-04 13:47:44,459]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,459] 133576 | assign zext_ln840_164_fu_9969_p1 = add_ln840_169_fu_9963_p2;
[2025-05-04 13:47:44,459]        |                                  ^
[2025-05-04 13:47:44,459] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133578:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_170_fu_9973_p2' generates 4 bits.
[2025-05-04 13:47:44,459]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,459] 133578 | assign zext_ln840_165_fu_9979_p1 = add_ln840_170_fu_9973_p2;
[2025-05-04 13:47:44,459]        |                                  ^
[2025-05-04 13:47:44,459] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133580:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_171_fu_9983_p2' generates 5 bits.
[2025-05-04 13:47:44,459]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,459] 133580 | assign zext_ln840_166_fu_9989_p1 = add_ln840_171_fu_9983_p2;
[2025-05-04 13:47:44,459]        |                                  ^
[2025-05-04 13:47:44,459] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133582:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_172_fu_9993_p2' generates 2 bits.
[2025-05-04 13:47:44,459]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,460] 133582 | assign zext_ln840_167_fu_9999_p1 = add_ln840_172_fu_9993_p2;
[2025-05-04 13:47:44,460]        |                                  ^
[2025-05-04 13:47:44,460] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133584:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_173_fu_10003_p2' generates 2 bits.
[2025-05-04 13:47:44,460]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,460] 133584 | assign zext_ln840_168_fu_10009_p1 = add_ln840_173_fu_10003_p2;
[2025-05-04 13:47:44,460]        |                                   ^
[2025-05-04 13:47:44,460] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133586:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_174_fu_10013_p2' generates 3 bits.
[2025-05-04 13:47:44,460]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,460] 133586 | assign zext_ln840_169_fu_10019_p1 = add_ln840_174_fu_10013_p2;
[2025-05-04 13:47:44,460]        |                                   ^
[2025-05-04 13:47:44,460] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133588:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_fu_8475_p2' generates 2 bits.
[2025-05-04 13:47:44,460]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,460] 133588 | assign zext_ln840_16_fu_8481_p1 = add_ln840_18_fu_8475_p2;
[2025-05-04 13:47:44,460]        |                                 ^
[2025-05-04 13:47:44,460] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133590:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_175_fu_10023_p2' generates 2 bits.
[2025-05-04 13:47:44,460]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,460] 133590 | assign zext_ln840_170_fu_10029_p1 = add_ln840_175_fu_10023_p2;
[2025-05-04 13:47:44,460]        |                                   ^
[2025-05-04 13:47:44,460] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133592:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_176_fu_10033_p2' generates 2 bits.
[2025-05-04 13:47:44,460]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,460] 133592 | assign zext_ln840_171_fu_10039_p1 = add_ln840_176_fu_10033_p2;
[2025-05-04 13:47:44,460]        |                                   ^
[2025-05-04 13:47:44,460] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133594:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_177_fu_10043_p2' generates 3 bits.
[2025-05-04 13:47:44,461]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,461] 133594 | assign zext_ln840_172_fu_10049_p1 = add_ln840_177_fu_10043_p2;
[2025-05-04 13:47:44,461]        |                                   ^
[2025-05-04 13:47:44,461] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133596:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_178_fu_10053_p2' generates 4 bits.
[2025-05-04 13:47:44,461]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,461] 133596 | assign zext_ln840_173_fu_10059_p1 = add_ln840_178_fu_10053_p2;
[2025-05-04 13:47:44,461]        |                                   ^
[2025-05-04 13:47:44,461] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133598:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_179_fu_10063_p2' generates 2 bits.
[2025-05-04 13:47:44,461]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,461] 133598 | assign zext_ln840_174_fu_10069_p1 = add_ln840_179_fu_10063_p2;
[2025-05-04 13:47:44,461]        |                                   ^
[2025-05-04 13:47:44,461] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133600:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_180_fu_10073_p2' generates 2 bits.
[2025-05-04 13:47:44,461]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,461] 133600 | assign zext_ln840_175_fu_10079_p1 = add_ln840_180_fu_10073_p2;
[2025-05-04 13:47:44,461]        |                                   ^
[2025-05-04 13:47:44,461] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133602:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_181_fu_10083_p2' generates 3 bits.
[2025-05-04 13:47:44,461]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,461] 133602 | assign zext_ln840_176_fu_10089_p1 = add_ln840_181_fu_10083_p2;
[2025-05-04 13:47:44,461]        |                                   ^
[2025-05-04 13:47:44,461] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133604:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_182_fu_10093_p2' generates 2 bits.
[2025-05-04 13:47:44,461]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,461] 133604 | assign zext_ln840_177_fu_10099_p1 = add_ln840_182_fu_10093_p2;
[2025-05-04 13:47:44,462]        |                                   ^
[2025-05-04 13:47:44,462] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133606:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_183_fu_10103_p2' generates 2 bits.
[2025-05-04 13:47:44,462]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,462] 133606 | assign zext_ln840_178_fu_10109_p1 = add_ln840_183_fu_10103_p2;
[2025-05-04 13:47:44,462]        |                                   ^
[2025-05-04 13:47:44,462] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133608:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_184_fu_10113_p2' generates 3 bits.
[2025-05-04 13:47:44,462]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,462] 133608 | assign zext_ln840_179_fu_10119_p1 = add_ln840_184_fu_10113_p2;
[2025-05-04 13:47:44,462]        |                                   ^
[2025-05-04 13:47:44,462] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133610:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_fu_8485_p2' generates 3 bits.
[2025-05-04 13:47:44,462]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,462] 133610 | assign zext_ln840_17_fu_8491_p1 = add_ln840_19_fu_8485_p2;
[2025-05-04 13:47:44,462]        |                                 ^
[2025-05-04 13:47:44,462] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133612:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_185_fu_10123_p2' generates 4 bits.
[2025-05-04 13:47:44,462]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,462] 133612 | assign zext_ln840_180_fu_10129_p1 = add_ln840_185_fu_10123_p2;
[2025-05-04 13:47:44,462]        |                                   ^
[2025-05-04 13:47:44,462] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133614:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_186_fu_10133_p2' generates 5 bits.
[2025-05-04 13:47:44,462]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,462] 133614 | assign zext_ln840_181_fu_10139_p1 = add_ln840_186_fu_10133_p2;
[2025-05-04 13:47:44,462]        |                                   ^
[2025-05-04 13:47:44,462] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133616:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_187_fu_10143_p2' generates 6 bits.
[2025-05-04 13:47:44,462]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,463] 133616 | assign zext_ln840_182_fu_10149_p1 = add_ln840_187_fu_10143_p2;
[2025-05-04 13:47:44,463]        |                                   ^
[2025-05-04 13:47:44,463] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133618:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_188_reg_12511' generates 7 bits.
[2025-05-04 13:47:44,463]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,463] 133618 | assign zext_ln840_183_fu_10797_p1 = add_ln840_188_reg_12511;
[2025-05-04 13:47:44,463]        |                                   ^
[2025-05-04 13:47:44,463] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133620:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_189_fu_10159_p2' generates 2 bits.
[2025-05-04 13:47:44,463]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,463] 133620 | assign zext_ln840_184_fu_10165_p1 = add_ln840_189_fu_10159_p2;
[2025-05-04 13:47:44,463]        |                                   ^
[2025-05-04 13:47:44,463] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133622:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_190_fu_10169_p2' generates 2 bits.
[2025-05-04 13:47:44,463]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,463] 133622 | assign zext_ln840_185_fu_10175_p1 = add_ln840_190_fu_10169_p2;
[2025-05-04 13:47:44,463]        |                                   ^
[2025-05-04 13:47:44,463] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133624:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_191_fu_10179_p2' generates 3 bits.
[2025-05-04 13:47:44,463]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,463] 133624 | assign zext_ln840_186_fu_10185_p1 = add_ln840_191_fu_10179_p2;
[2025-05-04 13:47:44,463]        |                                   ^
[2025-05-04 13:47:44,463] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133626:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_192_fu_10189_p2' generates 2 bits.
[2025-05-04 13:47:44,463]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,463] 133626 | assign zext_ln840_187_fu_10195_p1 = add_ln840_192_fu_10189_p2;
[2025-05-04 13:47:44,463]        |                                   ^
[2025-05-04 13:47:44,464] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133628:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_193_fu_10199_p2' generates 2 bits.
[2025-05-04 13:47:44,464]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,464] 133628 | assign zext_ln840_188_fu_10205_p1 = add_ln840_193_fu_10199_p2;
[2025-05-04 13:47:44,464]        |                                   ^
[2025-05-04 13:47:44,464] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133630:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_194_fu_10209_p2' generates 3 bits.
[2025-05-04 13:47:44,464]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,464] 133630 | assign zext_ln840_189_fu_10215_p1 = add_ln840_194_fu_10209_p2;
[2025-05-04 13:47:44,464]        |                                   ^
[2025-05-04 13:47:44,464] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133632:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_20_fu_8495_p2' generates 4 bits.
[2025-05-04 13:47:44,464]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,464] 133632 | assign zext_ln840_18_fu_8501_p1 = add_ln840_20_fu_8495_p2;
[2025-05-04 13:47:44,464]        |                                 ^
[2025-05-04 13:47:44,464] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133634:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_195_fu_10219_p2' generates 4 bits.
[2025-05-04 13:47:44,464]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,464] 133634 | assign zext_ln840_190_fu_10225_p1 = add_ln840_195_fu_10219_p2;
[2025-05-04 13:47:44,464]        |                                   ^
[2025-05-04 13:47:44,464] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133636:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_196_fu_10229_p2' generates 2 bits.
[2025-05-04 13:47:44,464]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,464] 133636 | assign zext_ln840_191_fu_10235_p1 = add_ln840_196_fu_10229_p2;
[2025-05-04 13:47:44,464]        |                                   ^
[2025-05-04 13:47:44,464] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133638:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_197_fu_10239_p2' generates 2 bits.
[2025-05-04 13:47:44,464]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,465] 133638 | assign zext_ln840_192_fu_10245_p1 = add_ln840_197_fu_10239_p2;
[2025-05-04 13:47:44,465]        |                                   ^
[2025-05-04 13:47:44,465] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133640:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_198_fu_10249_p2' generates 3 bits.
[2025-05-04 13:47:44,465]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,465] 133640 | assign zext_ln840_193_fu_10255_p1 = add_ln840_198_fu_10249_p2;
[2025-05-04 13:47:44,465]        |                                   ^
[2025-05-04 13:47:44,465] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133642:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_199_fu_10259_p2' generates 2 bits.
[2025-05-04 13:47:44,465]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,465] 133642 | assign zext_ln840_194_fu_10265_p1 = add_ln840_199_fu_10259_p2;
[2025-05-04 13:47:44,465]        |                                   ^
[2025-05-04 13:47:44,465] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133644:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_200_fu_10269_p2' generates 2 bits.
[2025-05-04 13:47:44,465]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,465] 133644 | assign zext_ln840_195_fu_10275_p1 = add_ln840_200_fu_10269_p2;
[2025-05-04 13:47:44,465]        |                                   ^
[2025-05-04 13:47:44,465] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133646:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_201_fu_10279_p2' generates 3 bits.
[2025-05-04 13:47:44,465]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,465] 133646 | assign zext_ln840_196_fu_10285_p1 = add_ln840_201_fu_10279_p2;
[2025-05-04 13:47:44,465]        |                                   ^
[2025-05-04 13:47:44,465] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133648:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_202_fu_10289_p2' generates 4 bits.
[2025-05-04 13:47:44,465]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,465] 133648 | assign zext_ln840_197_fu_10295_p1 = add_ln840_202_fu_10289_p2;
[2025-05-04 13:47:44,465]        |                                   ^
[2025-05-04 13:47:44,465] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133650:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_203_fu_10299_p2' generates 5 bits.
[2025-05-04 13:47:44,466]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,466] 133650 | assign zext_ln840_198_fu_10305_p1 = add_ln840_203_fu_10299_p2;
[2025-05-04 13:47:44,466]        |                                   ^
[2025-05-04 13:47:44,466] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133652:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_204_fu_10309_p2' generates 2 bits.
[2025-05-04 13:47:44,466]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,466] 133652 | assign zext_ln840_199_fu_10315_p1 = add_ln840_204_fu_10309_p2;
[2025-05-04 13:47:44,466]        |                                   ^
[2025-05-04 13:47:44,466] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133654:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_8505_p2' generates 2 bits.
[2025-05-04 13:47:44,466]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,466] 133654 | assign zext_ln840_19_fu_8511_p1 = add_ln840_21_fu_8505_p2;
[2025-05-04 13:47:44,466]        |                                 ^
[2025-05-04 13:47:44,466] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133656:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_fu_8307_p2' generates 2 bits.
[2025-05-04 13:47:44,466]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,466] 133656 | assign zext_ln840_1_fu_8313_p1 = add_ln840_fu_8307_p2;
[2025-05-04 13:47:44,466]        |                                ^
[2025-05-04 13:47:44,466] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133658:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_205_fu_10319_p2' generates 2 bits.
[2025-05-04 13:47:44,466]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,466] 133658 | assign zext_ln840_200_fu_10325_p1 = add_ln840_205_fu_10319_p2;
[2025-05-04 13:47:44,466]        |                                   ^
[2025-05-04 13:47:44,466] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133660:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_206_fu_10329_p2' generates 3 bits.
[2025-05-04 13:47:44,466]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,466] 133660 | assign zext_ln840_201_fu_10335_p1 = add_ln840_206_fu_10329_p2;
[2025-05-04 13:47:44,467]        |                                   ^
[2025-05-04 13:47:44,467] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133662:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_207_fu_10339_p2' generates 2 bits.
[2025-05-04 13:47:44,467]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,467] 133662 | assign zext_ln840_202_fu_10345_p1 = add_ln840_207_fu_10339_p2;
[2025-05-04 13:47:44,467]        |                                   ^
[2025-05-04 13:47:44,467] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133664:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_208_fu_10349_p2' generates 2 bits.
[2025-05-04 13:47:44,467]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,467] 133664 | assign zext_ln840_203_fu_10355_p1 = add_ln840_208_fu_10349_p2;
[2025-05-04 13:47:44,467]        |                                   ^
[2025-05-04 13:47:44,467] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133666:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_209_fu_10359_p2' generates 3 bits.
[2025-05-04 13:47:44,467]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,467] 133666 | assign zext_ln840_204_fu_10365_p1 = add_ln840_209_fu_10359_p2;
[2025-05-04 13:47:44,467]        |                                   ^
[2025-05-04 13:47:44,467] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133668:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_210_fu_10369_p2' generates 4 bits.
[2025-05-04 13:47:44,467]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,467] 133668 | assign zext_ln840_205_fu_10375_p1 = add_ln840_210_fu_10369_p2;
[2025-05-04 13:47:44,467]        |                                   ^
[2025-05-04 13:47:44,467] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133670:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_211_fu_10379_p2' generates 2 bits.
[2025-05-04 13:47:44,467]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,467] 133670 | assign zext_ln840_206_fu_10385_p1 = add_ln840_211_fu_10379_p2;
[2025-05-04 13:47:44,467]        |                                   ^
[2025-05-04 13:47:44,467] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133672:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_212_fu_10389_p2' generates 2 bits.
[2025-05-04 13:47:44,468]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,468] 133672 | assign zext_ln840_207_fu_10395_p1 = add_ln840_212_fu_10389_p2;
[2025-05-04 13:47:44,468]        |                                   ^
[2025-05-04 13:47:44,468] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133674:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_213_fu_10399_p2' generates 3 bits.
[2025-05-04 13:47:44,468]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,468] 133674 | assign zext_ln840_208_fu_10405_p1 = add_ln840_213_fu_10399_p2;
[2025-05-04 13:47:44,468]        |                                   ^
[2025-05-04 13:47:44,468] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133676:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_214_fu_10409_p2' generates 2 bits.
[2025-05-04 13:47:44,468]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,468] 133676 | assign zext_ln840_209_fu_10415_p1 = add_ln840_214_fu_10409_p2;
[2025-05-04 13:47:44,468]        |                                   ^
[2025-05-04 13:47:44,468] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133678:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_fu_8515_p2' generates 2 bits.
[2025-05-04 13:47:44,468]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,468] 133678 | assign zext_ln840_20_fu_8521_p1 = add_ln840_22_fu_8515_p2;
[2025-05-04 13:47:44,468]        |                                 ^
[2025-05-04 13:47:44,468] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133680:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_215_fu_10419_p2' generates 2 bits.
[2025-05-04 13:47:44,468]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,468] 133680 | assign zext_ln840_210_fu_10425_p1 = add_ln840_215_fu_10419_p2;
[2025-05-04 13:47:44,468]        |                                   ^
[2025-05-04 13:47:44,468] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133682:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_216_fu_10429_p2' generates 3 bits.
[2025-05-04 13:47:44,468]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,468] 133682 | assign zext_ln840_211_fu_10435_p1 = add_ln840_216_fu_10429_p2;
[2025-05-04 13:47:44,468]        |                                   ^
[2025-05-04 13:47:44,469] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133684:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_217_fu_10439_p2' generates 4 bits.
[2025-05-04 13:47:44,469]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,469] 133684 | assign zext_ln840_212_fu_10445_p1 = add_ln840_217_fu_10439_p2;
[2025-05-04 13:47:44,469]        |                                   ^
[2025-05-04 13:47:44,469] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133686:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_218_fu_10449_p2' generates 5 bits.
[2025-05-04 13:47:44,469]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,469] 133686 | assign zext_ln840_213_fu_10455_p1 = add_ln840_218_fu_10449_p2;
[2025-05-04 13:47:44,469]        |                                   ^
[2025-05-04 13:47:44,469] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133688:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_219_fu_10459_p2' generates 6 bits.
[2025-05-04 13:47:44,469]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,469] 133688 | assign zext_ln840_214_fu_10465_p1 = add_ln840_219_fu_10459_p2;
[2025-05-04 13:47:44,469]        |                                   ^
[2025-05-04 13:47:44,469] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133690:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_220_fu_10469_p2' generates 2 bits.
[2025-05-04 13:47:44,469]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,469] 133690 | assign zext_ln840_215_fu_10475_p1 = add_ln840_220_fu_10469_p2;
[2025-05-04 13:47:44,469]        |                                   ^
[2025-05-04 13:47:44,469] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133692:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_221_fu_10479_p2' generates 2 bits.
[2025-05-04 13:47:44,469]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,469] 133692 | assign zext_ln840_216_fu_10485_p1 = add_ln840_221_fu_10479_p2;
[2025-05-04 13:47:44,469]        |                                   ^
[2025-05-04 13:47:44,469] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133694:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_222_fu_10489_p2' generates 3 bits.
[2025-05-04 13:47:44,469]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,470] 133694 | assign zext_ln840_217_fu_10495_p1 = add_ln840_222_fu_10489_p2;
[2025-05-04 13:47:44,470]        |                                   ^
[2025-05-04 13:47:44,470] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133696:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_223_fu_10499_p2' generates 2 bits.
[2025-05-04 13:47:44,470]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,470] 133696 | assign zext_ln840_218_fu_10505_p1 = add_ln840_223_fu_10499_p2;
[2025-05-04 13:47:44,470]        |                                   ^
[2025-05-04 13:47:44,470] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133698:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_224_fu_10509_p2' generates 2 bits.
[2025-05-04 13:47:44,470]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,470] 133698 | assign zext_ln840_219_fu_10515_p1 = add_ln840_224_fu_10509_p2;
[2025-05-04 13:47:44,470]        |                                   ^
[2025-05-04 13:47:44,470] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133700:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_23_fu_8525_p2' generates 3 bits.
[2025-05-04 13:47:44,470]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,470] 133700 | assign zext_ln840_21_fu_8531_p1 = add_ln840_23_fu_8525_p2;
[2025-05-04 13:47:44,470]        |                                 ^
[2025-05-04 13:47:44,470] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133702:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_225_fu_10519_p2' generates 3 bits.
[2025-05-04 13:47:44,470]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,470] 133702 | assign zext_ln840_220_fu_10525_p1 = add_ln840_225_fu_10519_p2;
[2025-05-04 13:47:44,470]        |                                   ^
[2025-05-04 13:47:44,470] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133704:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_226_fu_10529_p2' generates 4 bits.
[2025-05-04 13:47:44,470]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,470] 133704 | assign zext_ln840_221_fu_10535_p1 = add_ln840_226_fu_10529_p2;
[2025-05-04 13:47:44,470]        |                                   ^
[2025-05-04 13:47:44,470] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133706:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_227_fu_10539_p2' generates 2 bits.
[2025-05-04 13:47:44,471]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,471] 133706 | assign zext_ln840_222_fu_10545_p1 = add_ln840_227_fu_10539_p2;
[2025-05-04 13:47:44,471]        |                                   ^
[2025-05-04 13:47:44,471] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133708:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_228_fu_10549_p2' generates 2 bits.
[2025-05-04 13:47:44,471]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,471] 133708 | assign zext_ln840_223_fu_10555_p1 = add_ln840_228_fu_10549_p2;
[2025-05-04 13:47:44,471]        |                                   ^
[2025-05-04 13:47:44,471] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133710:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_229_fu_10559_p2' generates 3 bits.
[2025-05-04 13:47:44,471]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,471] 133710 | assign zext_ln840_224_fu_10565_p1 = add_ln840_229_fu_10559_p2;
[2025-05-04 13:47:44,471]        |                                   ^
[2025-05-04 13:47:44,471] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133712:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_230_fu_10569_p2' generates 2 bits.
[2025-05-04 13:47:44,471]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,471] 133712 | assign zext_ln840_225_fu_10575_p1 = add_ln840_230_fu_10569_p2;
[2025-05-04 13:47:44,471]        |                                   ^
[2025-05-04 13:47:44,471] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133714:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_231_fu_10579_p2' generates 2 bits.
[2025-05-04 13:47:44,471]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,471] 133714 | assign zext_ln840_226_fu_10585_p1 = add_ln840_231_fu_10579_p2;
[2025-05-04 13:47:44,471]        |                                   ^
[2025-05-04 13:47:44,471] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133716:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_232_fu_10589_p2' generates 3 bits.
[2025-05-04 13:47:44,471]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,471] 133716 | assign zext_ln840_227_fu_10595_p1 = add_ln840_232_fu_10589_p2;
[2025-05-04 13:47:44,472]        |                                   ^
[2025-05-04 13:47:44,472] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133718:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_233_fu_10599_p2' generates 4 bits.
[2025-05-04 13:47:44,472]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,472] 133718 | assign zext_ln840_228_fu_10605_p1 = add_ln840_233_fu_10599_p2;
[2025-05-04 13:47:44,472]        |                                   ^
[2025-05-04 13:47:44,472] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133720:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_234_fu_10609_p2' generates 5 bits.
[2025-05-04 13:47:44,472]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,472] 133720 | assign zext_ln840_229_fu_10615_p1 = add_ln840_234_fu_10609_p2;
[2025-05-04 13:47:44,472]        |                                   ^
[2025-05-04 13:47:44,472] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133722:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_24_fu_8535_p2' generates 2 bits.
[2025-05-04 13:47:44,472]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,472] 133722 | assign zext_ln840_22_fu_8541_p1 = add_ln840_24_fu_8535_p2;
[2025-05-04 13:47:44,472]        |                                 ^
[2025-05-04 13:47:44,472] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133724:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_235_fu_10619_p2' generates 2 bits.
[2025-05-04 13:47:44,472]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,472] 133724 | assign zext_ln840_230_fu_10625_p1 = add_ln840_235_fu_10619_p2;
[2025-05-04 13:47:44,472]        |                                   ^
[2025-05-04 13:47:44,472] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133726:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_236_fu_10629_p2' generates 2 bits.
[2025-05-04 13:47:44,472]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,472] 133726 | assign zext_ln840_231_fu_10635_p1 = add_ln840_236_fu_10629_p2;
[2025-05-04 13:47:44,472]        |                                   ^
[2025-05-04 13:47:44,472] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133728:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_237_fu_10639_p2' generates 3 bits.
[2025-05-04 13:47:44,472]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,473] 133728 | assign zext_ln840_232_fu_10645_p1 = add_ln840_237_fu_10639_p2;
[2025-05-04 13:47:44,473]        |                                   ^
[2025-05-04 13:47:44,473] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133730:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_238_fu_10649_p2' generates 2 bits.
[2025-05-04 13:47:44,473]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,473] 133730 | assign zext_ln840_233_fu_10655_p1 = add_ln840_238_fu_10649_p2;
[2025-05-04 13:47:44,473]        |                                   ^
[2025-05-04 13:47:44,473] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133732:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_239_fu_10659_p2' generates 2 bits.
[2025-05-04 13:47:44,473]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,473] 133732 | assign zext_ln840_234_fu_10665_p1 = add_ln840_239_fu_10659_p2;
[2025-05-04 13:47:44,473]        |                                   ^
[2025-05-04 13:47:44,473] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133734:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_240_fu_10669_p2' generates 3 bits.
[2025-05-04 13:47:44,473]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,473] 133734 | assign zext_ln840_235_fu_10675_p1 = add_ln840_240_fu_10669_p2;
[2025-05-04 13:47:44,473]        |                                   ^
[2025-05-04 13:47:44,473] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133736:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_241_fu_10679_p2' generates 4 bits.
[2025-05-04 13:47:44,473]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,473] 133736 | assign zext_ln840_236_fu_10685_p1 = add_ln840_241_fu_10679_p2;
[2025-05-04 13:47:44,473]        |                                   ^
[2025-05-04 13:47:44,473] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133738:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_242_fu_10689_p2' generates 2 bits.
[2025-05-04 13:47:44,473]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,473] 133738 | assign zext_ln840_237_fu_10695_p1 = add_ln840_242_fu_10689_p2;
[2025-05-04 13:47:44,473]        |                                   ^
[2025-05-04 13:47:44,473] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133740:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_243_fu_10699_p2' generates 2 bits.
[2025-05-04 13:47:44,474]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,474] 133740 | assign zext_ln840_238_fu_10705_p1 = add_ln840_243_fu_10699_p2;
[2025-05-04 13:47:44,474]        |                                   ^
[2025-05-04 13:47:44,474] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133742:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_244_fu_10709_p2' generates 3 bits.
[2025-05-04 13:47:44,474]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,474] 133742 | assign zext_ln840_239_fu_10715_p1 = add_ln840_244_fu_10709_p2;
[2025-05-04 13:47:44,474]        |                                   ^
[2025-05-04 13:47:44,474] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133744:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_fu_8545_p2' generates 2 bits.
[2025-05-04 13:47:44,474]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,474] 133744 | assign zext_ln840_23_fu_8551_p1 = add_ln840_25_fu_8545_p2;
[2025-05-04 13:47:44,474]        |                                 ^
[2025-05-04 13:47:44,474] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133746:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_245_fu_10719_p2' generates 2 bits.
[2025-05-04 13:47:44,474]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,474] 133746 | assign zext_ln840_240_fu_10725_p1 = add_ln840_245_fu_10719_p2;
[2025-05-04 13:47:44,474]        |                                   ^
[2025-05-04 13:47:44,474] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133748:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_246_fu_10729_p2' generates 2 bits.
[2025-05-04 13:47:44,474]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,474] 133748 | assign zext_ln840_241_fu_10735_p1 = add_ln840_246_fu_10729_p2;
[2025-05-04 13:47:44,474]        |                                   ^
[2025-05-04 13:47:44,474] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133750:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_247_fu_10739_p2' generates 3 bits.
[2025-05-04 13:47:44,474]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,475] 133750 | assign zext_ln840_242_fu_10745_p1 = add_ln840_247_fu_10739_p2;
[2025-05-04 13:47:44,475]        |                                   ^
[2025-05-04 13:47:44,475] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133752:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_248_fu_10749_p2' generates 4 bits.
[2025-05-04 13:47:44,475]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,475] 133752 | assign zext_ln840_243_fu_10755_p1 = add_ln840_248_fu_10749_p2;
[2025-05-04 13:47:44,475]        |                                   ^
[2025-05-04 13:47:44,475] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133754:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_249_fu_10759_p2' generates 5 bits.
[2025-05-04 13:47:44,475]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,475] 133754 | assign zext_ln840_244_fu_10765_p1 = add_ln840_249_fu_10759_p2;
[2025-05-04 13:47:44,475]        |                                   ^
[2025-05-04 13:47:44,475] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133756:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_250_fu_10769_p2' generates 6 bits.
[2025-05-04 13:47:44,475]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,475] 133756 | assign zext_ln840_245_fu_10775_p1 = add_ln840_250_fu_10769_p2;
[2025-05-04 13:47:44,475]        |                                   ^
[2025-05-04 13:47:44,475] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133758:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_251_reg_12516' generates 7 bits.
[2025-05-04 13:47:44,475]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,475] 133758 | assign zext_ln840_246_fu_10800_p1 = add_ln840_251_reg_12516;
[2025-05-04 13:47:44,475]        |                                   ^
[2025-05-04 13:47:44,475] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133760:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_26_fu_8555_p2' generates 3 bits.
[2025-05-04 13:47:44,475]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,475] 133760 | assign zext_ln840_24_fu_8561_p1 = add_ln840_26_fu_8555_p2;
[2025-05-04 13:47:44,475]        |                                 ^
[2025-05-04 13:47:44,475] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133762:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_fu_8565_p2' generates 4 bits.
[2025-05-04 13:47:44,476]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,476] 133762 | assign zext_ln840_25_fu_8571_p1 = add_ln840_27_fu_8565_p2;
[2025-05-04 13:47:44,476]        |                                 ^
[2025-05-04 13:47:44,476] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133764:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_28_fu_8575_p2' generates 5 bits.
[2025-05-04 13:47:44,476]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,476] 133764 | assign zext_ln840_26_fu_8581_p1 = add_ln840_28_fu_8575_p2;
[2025-05-04 13:47:44,476]        |                                 ^
[2025-05-04 13:47:44,476] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133766:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_30_fu_8591_p2' generates 2 bits.
[2025-05-04 13:47:44,476]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,476] 133766 | assign zext_ln840_27_fu_8597_p1 = add_ln840_30_fu_8591_p2;
[2025-05-04 13:47:44,476]        |                                 ^
[2025-05-04 13:47:44,476] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133768:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_31_fu_8601_p2' generates 2 bits.
[2025-05-04 13:47:44,476]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,476] 133768 | assign zext_ln840_28_fu_8607_p1 = add_ln840_31_fu_8601_p2;
[2025-05-04 13:47:44,476]        |                                 ^
[2025-05-04 13:47:44,476] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133770:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_32_fu_8611_p2' generates 3 bits.
[2025-05-04 13:47:44,476]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,476] 133770 | assign zext_ln840_29_fu_8617_p1 = add_ln840_32_fu_8611_p2;
[2025-05-04 13:47:44,476]        |                                 ^
[2025-05-04 13:47:44,476] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133772:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_2_fu_8323_p2' generates 2 bits.
[2025-05-04 13:47:44,476]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,476] 133772 | assign zext_ln840_2_fu_8329_p1 = add_ln840_2_fu_8323_p2;
[2025-05-04 13:47:44,476]        |                                ^
[2025-05-04 13:47:44,477] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133774:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_fu_8621_p2' generates 2 bits.
[2025-05-04 13:47:44,477]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,477] 133774 | assign zext_ln840_30_fu_8627_p1 = add_ln840_33_fu_8621_p2;
[2025-05-04 13:47:44,477]        |                                 ^
[2025-05-04 13:47:44,477] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133776:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_34_fu_8631_p2' generates 2 bits.
[2025-05-04 13:47:44,477]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,477] 133776 | assign zext_ln840_31_fu_8637_p1 = add_ln840_34_fu_8631_p2;
[2025-05-04 13:47:44,477]        |                                 ^
[2025-05-04 13:47:44,477] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133778:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_35_fu_8641_p2' generates 3 bits.
[2025-05-04 13:47:44,477]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,477] 133778 | assign zext_ln840_32_fu_8647_p1 = add_ln840_35_fu_8641_p2;
[2025-05-04 13:47:44,477]        |                                 ^
[2025-05-04 13:47:44,477] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133780:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_36_fu_8651_p2' generates 4 bits.
[2025-05-04 13:47:44,477]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,477] 133780 | assign zext_ln840_33_fu_8657_p1 = add_ln840_36_fu_8651_p2;
[2025-05-04 13:47:44,477]        |                                 ^
[2025-05-04 13:47:44,477] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133782:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_37_fu_8661_p2' generates 2 bits.
[2025-05-04 13:47:44,477]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,477] 133782 | assign zext_ln840_34_fu_8667_p1 = add_ln840_37_fu_8661_p2;
[2025-05-04 13:47:44,477]        |                                 ^
[2025-05-04 13:47:44,477] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133784:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_fu_8671_p2' generates 2 bits.
[2025-05-04 13:47:44,477]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,478] 133784 | assign zext_ln840_35_fu_8677_p1 = add_ln840_38_fu_8671_p2;
[2025-05-04 13:47:44,478]        |                                 ^
[2025-05-04 13:47:44,478] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133786:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_39_fu_8681_p2' generates 3 bits.
[2025-05-04 13:47:44,478]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,478] 133786 | assign zext_ln840_36_fu_8687_p1 = add_ln840_39_fu_8681_p2;
[2025-05-04 13:47:44,478]        |                                 ^
[2025-05-04 13:47:44,478] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133788:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_40_fu_8691_p2' generates 2 bits.
[2025-05-04 13:47:44,478]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,478] 133788 | assign zext_ln840_37_fu_8697_p1 = add_ln840_40_fu_8691_p2;
[2025-05-04 13:47:44,478]        |                                 ^
[2025-05-04 13:47:44,478] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133790:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_fu_8701_p2' generates 2 bits.
[2025-05-04 13:47:44,478]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,478] 133790 | assign zext_ln840_38_fu_8707_p1 = add_ln840_41_fu_8701_p2;
[2025-05-04 13:47:44,478]        |                                 ^
[2025-05-04 13:47:44,478] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133792:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_42_fu_8711_p2' generates 3 bits.
[2025-05-04 13:47:44,478]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,478] 133792 | assign zext_ln840_39_fu_8717_p1 = add_ln840_42_fu_8711_p2;
[2025-05-04 13:47:44,478]        |                                 ^
[2025-05-04 13:47:44,478] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133794:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_fu_8333_p2' generates 2 bits.
[2025-05-04 13:47:44,478]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,478] 133794 | assign zext_ln840_3_fu_8339_p1 = add_ln840_3_fu_8333_p2;
[2025-05-04 13:47:44,478]        |                                ^
[2025-05-04 13:47:44,478] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133796:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_43_fu_8721_p2' generates 4 bits.
[2025-05-04 13:47:44,479]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,479] 133796 | assign zext_ln840_40_fu_8727_p1 = add_ln840_43_fu_8721_p2;
[2025-05-04 13:47:44,479]        |                                 ^
[2025-05-04 13:47:44,479] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133798:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_44_fu_8731_p2' generates 5 bits.
[2025-05-04 13:47:44,479]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,479] 133798 | assign zext_ln840_41_fu_8737_p1 = add_ln840_44_fu_8731_p2;
[2025-05-04 13:47:44,479]        |                                 ^
[2025-05-04 13:47:44,479] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133800:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_fu_8741_p2' generates 2 bits.
[2025-05-04 13:47:44,479]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,479] 133800 | assign zext_ln840_42_fu_8747_p1 = add_ln840_45_fu_8741_p2;
[2025-05-04 13:47:44,479]        |                                 ^
[2025-05-04 13:47:44,479] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133802:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_fu_8751_p2' generates 2 bits.
[2025-05-04 13:47:44,479]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,479] 133802 | assign zext_ln840_43_fu_8757_p1 = add_ln840_46_fu_8751_p2;
[2025-05-04 13:47:44,479]        |                                 ^
[2025-05-04 13:47:44,479] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133804:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_47_fu_8761_p2' generates 3 bits.
[2025-05-04 13:47:44,479]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,479] 133804 | assign zext_ln840_44_fu_8767_p1 = add_ln840_47_fu_8761_p2;
[2025-05-04 13:47:44,479]        |                                 ^
[2025-05-04 13:47:44,479] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133806:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_48_fu_8771_p2' generates 2 bits.
[2025-05-04 13:47:44,479]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,479] 133806 | assign zext_ln840_45_fu_8777_p1 = add_ln840_48_fu_8771_p2;
[2025-05-04 13:47:44,479]        |                                 ^
[2025-05-04 13:47:44,480] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133808:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_fu_8781_p2' generates 2 bits.
[2025-05-04 13:47:44,480]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,480] 133808 | assign zext_ln840_46_fu_8787_p1 = add_ln840_49_fu_8781_p2;
[2025-05-04 13:47:44,480]        |                                 ^
[2025-05-04 13:47:44,480] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133810:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_50_fu_8791_p2' generates 3 bits.
[2025-05-04 13:47:44,480]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,480] 133810 | assign zext_ln840_47_fu_8797_p1 = add_ln840_50_fu_8791_p2;
[2025-05-04 13:47:44,480]        |                                 ^
[2025-05-04 13:47:44,480] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133812:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_fu_8801_p2' generates 4 bits.
[2025-05-04 13:47:44,480]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,480] 133812 | assign zext_ln840_48_fu_8807_p1 = add_ln840_51_fu_8801_p2;
[2025-05-04 13:47:44,480]        |                                 ^
[2025-05-04 13:47:44,480] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133814:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_52_fu_8811_p2' generates 2 bits.
[2025-05-04 13:47:44,480]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,480] 133814 | assign zext_ln840_49_fu_8817_p1 = add_ln840_52_fu_8811_p2;
[2025-05-04 13:47:44,480]        |                                 ^
[2025-05-04 13:47:44,480] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133816:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_4_fu_8343_p2' generates 3 bits.
[2025-05-04 13:47:44,480]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,480] 133816 | assign zext_ln840_4_fu_8349_p1 = add_ln840_4_fu_8343_p2;
[2025-05-04 13:47:44,480]        |                                ^
[2025-05-04 13:47:44,480] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133818:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_fu_8821_p2' generates 2 bits.
[2025-05-04 13:47:44,480]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,480] 133818 | assign zext_ln840_50_fu_8827_p1 = add_ln840_53_fu_8821_p2;
[2025-05-04 13:47:44,481]        |                                 ^
[2025-05-04 13:47:44,481] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133820:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_fu_8831_p2' generates 3 bits.
[2025-05-04 13:47:44,481]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,481] 133820 | assign zext_ln840_51_fu_8837_p1 = add_ln840_54_fu_8831_p2;
[2025-05-04 13:47:44,481]        |                                 ^
[2025-05-04 13:47:44,481] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133822:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_55_fu_8841_p2' generates 2 bits.
[2025-05-04 13:47:44,481]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,481] 133822 | assign zext_ln840_52_fu_8847_p1 = add_ln840_55_fu_8841_p2;
[2025-05-04 13:47:44,481]        |                                 ^
[2025-05-04 13:47:44,481] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133824:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_56_fu_8851_p2' generates 2 bits.
[2025-05-04 13:47:44,481]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,481] 133824 | assign zext_ln840_53_fu_8857_p1 = add_ln840_56_fu_8851_p2;
[2025-05-04 13:47:44,481]        |                                 ^
[2025-05-04 13:47:44,481] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133826:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_fu_8861_p2' generates 3 bits.
[2025-05-04 13:47:44,481]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,481] 133826 | assign zext_ln840_54_fu_8867_p1 = add_ln840_57_fu_8861_p2;
[2025-05-04 13:47:44,481]        |                                 ^
[2025-05-04 13:47:44,481] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133828:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_58_fu_8871_p2' generates 4 bits.
[2025-05-04 13:47:44,481]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,481] 133828 | assign zext_ln840_55_fu_8877_p1 = add_ln840_58_fu_8871_p2;
[2025-05-04 13:47:44,481]        |                                 ^
[2025-05-04 13:47:44,482] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133830:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_fu_8881_p2' generates 5 bits.
[2025-05-04 13:47:44,482]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,482] 133830 | assign zext_ln840_56_fu_8887_p1 = add_ln840_59_fu_8881_p2;
[2025-05-04 13:47:44,482]        |                                 ^
[2025-05-04 13:47:44,482] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133832:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_60_fu_8891_p2' generates 6 bits.
[2025-05-04 13:47:44,482]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,482] 133832 | assign zext_ln840_57_fu_8897_p1 = add_ln840_60_fu_8891_p2;
[2025-05-04 13:47:44,482]        |                                 ^
[2025-05-04 13:47:44,482] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133834:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_62_fu_8907_p2' generates 2 bits.
[2025-05-04 13:47:44,482]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,482] 133834 | assign zext_ln840_58_fu_8913_p1 = add_ln840_62_fu_8907_p2;
[2025-05-04 13:47:44,482]        |                                 ^
[2025-05-04 13:47:44,482] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133836:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_63_fu_8917_p2' generates 2 bits.
[2025-05-04 13:47:44,482]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,482] 133836 | assign zext_ln840_59_fu_8923_p1 = add_ln840_63_fu_8917_p2;
[2025-05-04 13:47:44,482]        |                                 ^
[2025-05-04 13:47:44,482] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133838:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_6_fu_8359_p2' generates 2 bits.
[2025-05-04 13:47:44,482]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,482] 133838 | assign zext_ln840_5_fu_8365_p1 = add_ln840_6_fu_8359_p2;
[2025-05-04 13:47:44,482]        |                                ^
[2025-05-04 13:47:44,482] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133840:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_64_fu_8927_p2' generates 3 bits.
[2025-05-04 13:47:44,482]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,482] 133840 | assign zext_ln840_60_fu_8933_p1 = add_ln840_64_fu_8927_p2;
[2025-05-04 13:47:44,483]        |                                 ^
[2025-05-04 13:47:44,483] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133842:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_65_fu_8937_p2' generates 2 bits.
[2025-05-04 13:47:44,483]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,483] 133842 | assign zext_ln840_61_fu_8943_p1 = add_ln840_65_fu_8937_p2;
[2025-05-04 13:47:44,483]        |                                 ^
[2025-05-04 13:47:44,483] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133844:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_66_fu_8947_p2' generates 2 bits.
[2025-05-04 13:47:44,483]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,483] 133844 | assign zext_ln840_62_fu_8953_p1 = add_ln840_66_fu_8947_p2;
[2025-05-04 13:47:44,483]        |                                 ^
[2025-05-04 13:47:44,483] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133846:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_67_fu_8957_p2' generates 3 bits.
[2025-05-04 13:47:44,483]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,483] 133846 | assign zext_ln840_63_fu_8963_p1 = add_ln840_67_fu_8957_p2;
[2025-05-04 13:47:44,483]        |                                 ^
[2025-05-04 13:47:44,483] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133848:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_68_fu_8967_p2' generates 4 bits.
[2025-05-04 13:47:44,483]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,483] 133848 | assign zext_ln840_64_fu_8973_p1 = add_ln840_68_fu_8967_p2;
[2025-05-04 13:47:44,483]        |                                 ^
[2025-05-04 13:47:44,483] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133850:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_69_fu_8977_p2' generates 2 bits.
[2025-05-04 13:47:44,483]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,483] 133850 | assign zext_ln840_65_fu_8983_p1 = add_ln840_69_fu_8977_p2;
[2025-05-04 13:47:44,483]        |                                 ^
[2025-05-04 13:47:44,483] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133852:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_70_fu_8987_p2' generates 2 bits.
[2025-05-04 13:47:44,484]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,484] 133852 | assign zext_ln840_66_fu_8993_p1 = add_ln840_70_fu_8987_p2;
[2025-05-04 13:47:44,484]        |                                 ^
[2025-05-04 13:47:44,484] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133854:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_71_fu_8997_p2' generates 3 bits.
[2025-05-04 13:47:44,484]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,484] 133854 | assign zext_ln840_67_fu_9003_p1 = add_ln840_71_fu_8997_p2;
[2025-05-04 13:47:44,484]        |                                 ^
[2025-05-04 13:47:44,484] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133856:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_72_fu_9007_p2' generates 2 bits.
[2025-05-04 13:47:44,484]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,484] 133856 | assign zext_ln840_68_fu_9013_p1 = add_ln840_72_fu_9007_p2;
[2025-05-04 13:47:44,484]        |                                 ^
[2025-05-04 13:47:44,484] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133858:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_73_fu_9017_p2' generates 2 bits.
[2025-05-04 13:47:44,484]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,484] 133858 | assign zext_ln840_69_fu_9023_p1 = add_ln840_73_fu_9017_p2;
[2025-05-04 13:47:44,484]        |                                 ^
[2025-05-04 13:47:44,484] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133860:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_7_fu_8369_p2' generates 2 bits.
[2025-05-04 13:47:44,484]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,484] 133860 | assign zext_ln840_6_fu_8375_p1 = add_ln840_7_fu_8369_p2;
[2025-05-04 13:47:44,484]        |                                ^
[2025-05-04 13:47:44,484] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133862:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_74_fu_9027_p2' generates 3 bits.
[2025-05-04 13:47:44,484]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,484] 133862 | assign zext_ln840_70_fu_9033_p1 = add_ln840_74_fu_9027_p2;
[2025-05-04 13:47:44,485]        |                                 ^
[2025-05-04 13:47:44,485] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133864:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_75_fu_9037_p2' generates 4 bits.
[2025-05-04 13:47:44,485]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,485] 133864 | assign zext_ln840_71_fu_9043_p1 = add_ln840_75_fu_9037_p2;
[2025-05-04 13:47:44,485]        |                                 ^
[2025-05-04 13:47:44,485] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133866:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_76_fu_9047_p2' generates 5 bits.
[2025-05-04 13:47:44,485]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,485] 133866 | assign zext_ln840_72_fu_9053_p1 = add_ln840_76_fu_9047_p2;
[2025-05-04 13:47:44,485]        |                                 ^
[2025-05-04 13:47:44,485] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133868:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_fu_9057_p2' generates 2 bits.
[2025-05-04 13:47:44,485]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,485] 133868 | assign zext_ln840_73_fu_9063_p1 = add_ln840_77_fu_9057_p2;
[2025-05-04 13:47:44,485]        |                                 ^
[2025-05-04 13:47:44,485] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133870:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_78_fu_9067_p2' generates 2 bits.
[2025-05-04 13:47:44,485]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,485] 133870 | assign zext_ln840_74_fu_9073_p1 = add_ln840_78_fu_9067_p2;
[2025-05-04 13:47:44,485]        |                                 ^
[2025-05-04 13:47:44,485] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133872:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_79_fu_9077_p2' generates 3 bits.
[2025-05-04 13:47:44,485]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,485] 133872 | assign zext_ln840_75_fu_9083_p1 = add_ln840_79_fu_9077_p2;
[2025-05-04 13:47:44,485]        |                                 ^
[2025-05-04 13:47:44,485] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133874:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_80_fu_9087_p2' generates 2 bits.
[2025-05-04 13:47:44,485]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,486] 133874 | assign zext_ln840_76_fu_9093_p1 = add_ln840_80_fu_9087_p2;
[2025-05-04 13:47:44,486]        |                                 ^
[2025-05-04 13:47:44,486] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133876:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_81_fu_9097_p2' generates 2 bits.
[2025-05-04 13:47:44,486]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,486] 133876 | assign zext_ln840_77_fu_9103_p1 = add_ln840_81_fu_9097_p2;
[2025-05-04 13:47:44,486]        |                                 ^
[2025-05-04 13:47:44,486] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133878:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_82_fu_9107_p2' generates 3 bits.
[2025-05-04 13:47:44,486]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,486] 133878 | assign zext_ln840_78_fu_9113_p1 = add_ln840_82_fu_9107_p2;
[2025-05-04 13:47:44,486]        |                                 ^
[2025-05-04 13:47:44,486] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133880:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_83_fu_9117_p2' generates 4 bits.
[2025-05-04 13:47:44,486]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,486] 133880 | assign zext_ln840_79_fu_9123_p1 = add_ln840_83_fu_9117_p2;
[2025-05-04 13:47:44,486]        |                                 ^
[2025-05-04 13:47:44,486] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133882:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_8_fu_8379_p2' generates 3 bits.
[2025-05-04 13:47:44,486]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,486] 133882 | assign zext_ln840_7_fu_8385_p1 = add_ln840_8_fu_8379_p2;
[2025-05-04 13:47:44,486]        |                                ^
[2025-05-04 13:47:44,486] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133884:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_84_fu_9127_p2' generates 2 bits.
[2025-05-04 13:47:44,486]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,486] 133884 | assign zext_ln840_80_fu_9133_p1 = add_ln840_84_fu_9127_p2;
[2025-05-04 13:47:44,486]        |                                 ^
[2025-05-04 13:47:44,487] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133886:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_85_fu_9137_p2' generates 2 bits.
[2025-05-04 13:47:44,487]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,487] 133886 | assign zext_ln840_81_fu_9143_p1 = add_ln840_85_fu_9137_p2;
[2025-05-04 13:47:44,487]        |                                 ^
[2025-05-04 13:47:44,487] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133888:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_86_fu_9147_p2' generates 3 bits.
[2025-05-04 13:47:44,487]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,487] 133888 | assign zext_ln840_82_fu_9153_p1 = add_ln840_86_fu_9147_p2;
[2025-05-04 13:47:44,487]        |                                 ^
[2025-05-04 13:47:44,487] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133890:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_87_fu_9157_p2' generates 2 bits.
[2025-05-04 13:47:44,487]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,487] 133890 | assign zext_ln840_83_fu_9163_p1 = add_ln840_87_fu_9157_p2;
[2025-05-04 13:47:44,487]        |                                 ^
[2025-05-04 13:47:44,487] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133892:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_88_fu_9167_p2' generates 2 bits.
[2025-05-04 13:47:44,487]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,487] 133892 | assign zext_ln840_84_fu_9173_p1 = add_ln840_88_fu_9167_p2;
[2025-05-04 13:47:44,487]        |                                 ^
[2025-05-04 13:47:44,487] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133894:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_89_fu_9177_p2' generates 3 bits.
[2025-05-04 13:47:44,487]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,487] 133894 | assign zext_ln840_85_fu_9183_p1 = add_ln840_89_fu_9177_p2;
[2025-05-04 13:47:44,487]        |                                 ^
[2025-05-04 13:47:44,487] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133896:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_90_fu_9187_p2' generates 4 bits.
[2025-05-04 13:47:44,487]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,488] 133896 | assign zext_ln840_86_fu_9193_p1 = add_ln840_90_fu_9187_p2;
[2025-05-04 13:47:44,488]        |                                 ^
[2025-05-04 13:47:44,488] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133898:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_91_fu_9197_p2' generates 5 bits.
[2025-05-04 13:47:44,488]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,488] 133898 | assign zext_ln840_87_fu_9203_p1 = add_ln840_91_fu_9197_p2;
[2025-05-04 13:47:44,488]        |                                 ^
[2025-05-04 13:47:44,488] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133900:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_92_fu_9207_p2' generates 6 bits.
[2025-05-04 13:47:44,488]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,488] 133900 | assign zext_ln840_88_fu_9213_p1 = add_ln840_92_fu_9207_p2;
[2025-05-04 13:47:44,488]        |                                 ^
[2025-05-04 13:47:44,488] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133902:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_93_fu_9217_p2' generates 2 bits.
[2025-05-04 13:47:44,488]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,488] 133902 | assign zext_ln840_89_fu_9223_p1 = add_ln840_93_fu_9217_p2;
[2025-05-04 13:47:44,488]        |                                 ^
[2025-05-04 13:47:44,488] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133904:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_9_fu_8389_p2' generates 2 bits.
[2025-05-04 13:47:44,488]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,488] 133904 | assign zext_ln840_8_fu_8395_p1 = add_ln840_9_fu_8389_p2;
[2025-05-04 13:47:44,488]        |                                ^
[2025-05-04 13:47:44,488] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133906:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_94_fu_9227_p2' generates 2 bits.
[2025-05-04 13:47:44,488]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,488] 133906 | assign zext_ln840_90_fu_9233_p1 = add_ln840_94_fu_9227_p2;
[2025-05-04 13:47:44,488]        |                                 ^
[2025-05-04 13:47:44,488] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133908:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_95_fu_9237_p2' generates 3 bits.
[2025-05-04 13:47:44,489]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,489] 133908 | assign zext_ln840_91_fu_9243_p1 = add_ln840_95_fu_9237_p2;
[2025-05-04 13:47:44,489]        |                                 ^
[2025-05-04 13:47:44,489] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133910:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_96_fu_9247_p2' generates 2 bits.
[2025-05-04 13:47:44,489]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,489] 133910 | assign zext_ln840_92_fu_9253_p1 = add_ln840_96_fu_9247_p2;
[2025-05-04 13:47:44,489]        |                                 ^
[2025-05-04 13:47:44,489] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133912:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_97_fu_9257_p2' generates 2 bits.
[2025-05-04 13:47:44,489]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,489] 133912 | assign zext_ln840_93_fu_9263_p1 = add_ln840_97_fu_9257_p2;
[2025-05-04 13:47:44,489]        |                                 ^
[2025-05-04 13:47:44,489] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133914:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_98_fu_9267_p2' generates 3 bits.
[2025-05-04 13:47:44,489]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,489] 133914 | assign zext_ln840_94_fu_9273_p1 = add_ln840_98_fu_9267_p2;
[2025-05-04 13:47:44,489]        |                                 ^
[2025-05-04 13:47:44,489] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133916:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_99_fu_9277_p2' generates 4 bits.
[2025-05-04 13:47:44,489]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,489] 133916 | assign zext_ln840_95_fu_9283_p1 = add_ln840_99_fu_9277_p2;
[2025-05-04 13:47:44,489]        |                                 ^
[2025-05-04 13:47:44,489] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133918:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_100_fu_9287_p2' generates 2 bits.
[2025-05-04 13:47:44,489]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,489] 133918 | assign zext_ln840_96_fu_9293_p1 = add_ln840_100_fu_9287_p2;
[2025-05-04 13:47:44,489]        |                                 ^
[2025-05-04 13:47:44,490] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133920:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_101_fu_9297_p2' generates 2 bits.
[2025-05-04 13:47:44,490]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,490] 133920 | assign zext_ln840_97_fu_9303_p1 = add_ln840_101_fu_9297_p2;
[2025-05-04 13:47:44,490]        |                                 ^
[2025-05-04 13:47:44,490] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133922:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_102_fu_9307_p2' generates 3 bits.
[2025-05-04 13:47:44,490]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,490] 133922 | assign zext_ln840_98_fu_9313_p1 = add_ln840_102_fu_9307_p2;
[2025-05-04 13:47:44,490]        |                                 ^
[2025-05-04 13:47:44,490] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133924:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_103_fu_9317_p2' generates 2 bits.
[2025-05-04 13:47:44,490]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,490] 133924 | assign zext_ln840_99_fu_9323_p1 = add_ln840_103_fu_9317_p2;
[2025-05-04 13:47:44,490]        |                                 ^
[2025-05-04 13:47:44,490] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133926:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_10_fu_8399_p2' generates 2 bits.
[2025-05-04 13:47:44,490]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,490] 133926 | assign zext_ln840_9_fu_8405_p1 = add_ln840_10_fu_8399_p2;
[2025-05-04 13:47:44,490]        |                                ^
[2025-05-04 13:47:44,490] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:133928:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_254_fu_8297_p2' generates 1 bits.
[2025-05-04 13:47:44,490]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,490] 133928 | assign zext_ln840_fu_8303_p1 = xor_ln1039_254_fu_8297_p2;
[2025-05-04 13:47:44,490]        |                              ^
[2025-05-04 13:47:44,490] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:109790:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,490]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,490] 109790 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-04 13:47:44,491]        |  ^
[2025-05-04 13:47:44,491] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:109791:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,491]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,491] 109791 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-04 13:47:44,491]        |  ^
[2025-05-04 13:47:44,491] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:109792:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,491]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,491] 109792 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-05-04 13:47:44,491]        |  ^
[2025-05-04 13:47:44,491] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:109793:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,491]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,491] 109793 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-05-04 13:47:44,491]        |  ^
[2025-05-04 13:47:44,491] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:109794:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,491]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,491] 109794 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-05-04 13:47:44,491]        |  ^
[2025-05-04 13:47:44,491] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:109795:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,491]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,491] 109795 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-05-04 13:47:44,491]        |  ^
[2025-05-04 13:47:44,491] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:109796:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,491]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,492] 109796 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,492]        |  ^
[2025-05-04 13:47:44,492] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:116434:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,492]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,492] 116434 |             ap_NS_iter0_fsm = 'bx;
[2025-05-04 13:47:44,492]        |                             ^
[2025-05-04 13:47:44,492] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:116458:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,492]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,492] 116458 |             ap_NS_iter1_fsm = 'bx;
[2025-05-04 13:47:44,492]        |                             ^
[2025-05-04 13:47:44,492] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:116482:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,492]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,492] 116482 |             ap_NS_iter2_fsm = 'bx;
[2025-05-04 13:47:44,492]        |                             ^
[2025-05-04 13:47:44,492] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:116506:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,492]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,492] 116506 |             ap_NS_iter3_fsm = 'bx;
[2025-05-04 13:47:44,492]        |                             ^
[2025-05-04 13:47:44,492] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:116530:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,492]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,492] 116530 |             ap_NS_iter4_fsm = 'bx;
[2025-05-04 13:47:44,492]        |                             ^
[2025-05-04 13:47:44,493] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:116554:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,493]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,493] 116554 |             ap_NS_iter5_fsm = 'bx;
[2025-05-04 13:47:44,493]        |                             ^
[2025-05-04 13:47:44,493] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117115:47: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,493]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,493] 117115 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_4780 = 'bx;
[2025-05-04 13:47:44,493]        |                                               ^
[2025-05-04 13:47:44,493] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117653:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_15116_pp0_iter2_reg' generates 32 bits.
[2025-05-04 13:47:44,493]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,493] 117653 | assign idxprom2_i_fu_6364_p1 = nf_2_reg_15116_pp0_iter2_reg;
[2025-05-04 13:47:44,493]        |                              ^
[2025-05-04 13:47:44,493] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117661:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,493]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,493] 117661 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,493]        |                                ^
[2025-05-04 13:47:44,493] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117663:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,493]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,493] 117663 | assign p_ZL7threshs_100_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,493]        |                                  ^
[2025-05-04 13:47:44,493] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117665:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,493]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,493] 117665 | assign p_ZL7threshs_101_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,494]        |                                  ^
[2025-05-04 13:47:44,494] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117667:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,494]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,494] 117667 | assign p_ZL7threshs_102_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,494]        |                                  ^
[2025-05-04 13:47:44,494] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117669:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,494]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,494] 117669 | assign p_ZL7threshs_103_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,494]        |                                  ^
[2025-05-04 13:47:44,494] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117671:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,494]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,494] 117671 | assign p_ZL7threshs_104_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,494]        |                                  ^
[2025-05-04 13:47:44,494] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117673:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,494]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,494] 117673 | assign p_ZL7threshs_105_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,494]        |                                  ^
[2025-05-04 13:47:44,494] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117675:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,494]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,494] 117675 | assign p_ZL7threshs_106_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,494]        |                                  ^
[2025-05-04 13:47:44,494] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117677:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,495]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,495] 117677 | assign p_ZL7threshs_107_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,495]        |                                  ^
[2025-05-04 13:47:44,495] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117679:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,495]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,495] 117679 | assign p_ZL7threshs_108_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,495]        |                                  ^
[2025-05-04 13:47:44,495] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117681:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,495]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,495] 117681 | assign p_ZL7threshs_109_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,495]        |                                  ^
[2025-05-04 13:47:44,495] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117683:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,495]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,495] 117683 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,495]        |                                 ^
[2025-05-04 13:47:44,495] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117685:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,495]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,495] 117685 | assign p_ZL7threshs_110_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,495]        |                                  ^
[2025-05-04 13:47:44,495] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117687:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,495]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,495] 117687 | assign p_ZL7threshs_111_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,495]        |                                  ^
[2025-05-04 13:47:44,496] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117689:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,496]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,496] 117689 | assign p_ZL7threshs_112_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,496]        |                                  ^
[2025-05-04 13:47:44,496] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117691:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,496]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,496] 117691 | assign p_ZL7threshs_113_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,496]        |                                  ^
[2025-05-04 13:47:44,496] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117693:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,496]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,496] 117693 | assign p_ZL7threshs_114_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,496]        |                                  ^
[2025-05-04 13:47:44,496] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117695:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,496]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,496] 117695 | assign p_ZL7threshs_115_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,496]        |                                  ^
[2025-05-04 13:47:44,496] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117697:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,496]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,496] 117697 | assign p_ZL7threshs_116_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,496]        |                                  ^
[2025-05-04 13:47:44,496] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117699:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,496]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,496] 117699 | assign p_ZL7threshs_117_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,497]        |                                  ^
[2025-05-04 13:47:44,497] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117701:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,497]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,497] 117701 | assign p_ZL7threshs_118_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,497]        |                                  ^
[2025-05-04 13:47:44,497] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117703:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,497]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,497] 117703 | assign p_ZL7threshs_119_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,497]        |                                  ^
[2025-05-04 13:47:44,497] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117705:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,497]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,497] 117705 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,497]        |                                 ^
[2025-05-04 13:47:44,497] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117707:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,497]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,497] 117707 | assign p_ZL7threshs_120_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,497]        |                                  ^
[2025-05-04 13:47:44,497] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117709:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,497]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,497] 117709 | assign p_ZL7threshs_121_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,497]        |                                  ^
[2025-05-04 13:47:44,497] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117711:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,498]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,498] 117711 | assign p_ZL7threshs_122_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,498]        |                                  ^
[2025-05-04 13:47:44,498] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117713:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,498]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,498] 117713 | assign p_ZL7threshs_123_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,498]        |                                  ^
[2025-05-04 13:47:44,498] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117715:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,498]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,498] 117715 | assign p_ZL7threshs_124_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,498]        |                                  ^
[2025-05-04 13:47:44,498] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117717:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,498]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,498] 117717 | assign p_ZL7threshs_125_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,498]        |                                  ^
[2025-05-04 13:47:44,498] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117719:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,498]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,498] 117719 | assign p_ZL7threshs_126_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,498]        |                                  ^
[2025-05-04 13:47:44,498] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117721:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,498]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,498] 117721 | assign p_ZL7threshs_127_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,498]        |                                  ^
[2025-05-04 13:47:44,499] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117723:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,499]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,499] 117723 | assign p_ZL7threshs_128_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,499]        |                                  ^
[2025-05-04 13:47:44,499] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117725:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,499]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,499] 117725 | assign p_ZL7threshs_129_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,499]        |                                  ^
[2025-05-04 13:47:44,499] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117727:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,499]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,499] 117727 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,499]        |                                 ^
[2025-05-04 13:47:44,499] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117729:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,499]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,499] 117729 | assign p_ZL7threshs_130_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,499]        |                                  ^
[2025-05-04 13:47:44,499] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117731:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,499]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,499] 117731 | assign p_ZL7threshs_131_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,499]        |                                  ^
[2025-05-04 13:47:44,499] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117733:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,499]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,499] 117733 | assign p_ZL7threshs_132_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,500]        |                                  ^
[2025-05-04 13:47:44,500] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117735:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,500]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,500] 117735 | assign p_ZL7threshs_133_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,500]        |                                  ^
[2025-05-04 13:47:44,500] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117737:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,500]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,500] 117737 | assign p_ZL7threshs_134_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,500]        |                                  ^
[2025-05-04 13:47:44,500] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117739:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,500]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,500] 117739 | assign p_ZL7threshs_135_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,500]        |                                  ^
[2025-05-04 13:47:44,500] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117741:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,500]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,500] 117741 | assign p_ZL7threshs_136_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,500]        |                                  ^
[2025-05-04 13:47:44,500] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117743:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,500]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,500] 117743 | assign p_ZL7threshs_137_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,500]        |                                  ^
[2025-05-04 13:47:44,500] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117745:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,500]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,501] 117745 | assign p_ZL7threshs_138_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,501]        |                                  ^
[2025-05-04 13:47:44,501] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117747:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,501]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,501] 117747 | assign p_ZL7threshs_139_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,501]        |                                  ^
[2025-05-04 13:47:44,501] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117749:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,501]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,501] 117749 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,501]        |                                 ^
[2025-05-04 13:47:44,501] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117751:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,501]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,501] 117751 | assign p_ZL7threshs_140_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,501]        |                                  ^
[2025-05-04 13:47:44,501] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117753:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,501]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,501] 117753 | assign p_ZL7threshs_141_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,501]        |                                  ^
[2025-05-04 13:47:44,501] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117755:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,501]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,501] 117755 | assign p_ZL7threshs_142_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,501]        |                                  ^
[2025-05-04 13:47:44,502] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117757:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,502]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,502] 117757 | assign p_ZL7threshs_143_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,502]        |                                  ^
[2025-05-04 13:47:44,502] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117759:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,502]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,502] 117759 | assign p_ZL7threshs_144_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,502]        |                                  ^
[2025-05-04 13:47:44,502] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117761:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,502]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,502] 117761 | assign p_ZL7threshs_145_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,502]        |                                  ^
[2025-05-04 13:47:44,502] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117763:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,502]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,502] 117763 | assign p_ZL7threshs_146_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,502]        |                                  ^
[2025-05-04 13:47:44,502] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117765:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,502]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,502] 117765 | assign p_ZL7threshs_147_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,502]        |                                  ^
[2025-05-04 13:47:44,502] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117767:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,502]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,503] 117767 | assign p_ZL7threshs_148_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,503]        |                                  ^
[2025-05-04 13:47:44,503] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117769:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,503]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,503] 117769 | assign p_ZL7threshs_149_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,503]        |                                  ^
[2025-05-04 13:47:44,503] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117771:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,503]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,503] 117771 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,503]        |                                 ^
[2025-05-04 13:47:44,503] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117773:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,503]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,503] 117773 | assign p_ZL7threshs_150_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,503]        |                                  ^
[2025-05-04 13:47:44,503] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117775:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,503]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,503] 117775 | assign p_ZL7threshs_151_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,503]        |                                  ^
[2025-05-04 13:47:44,503] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117777:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,503]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,503] 117777 | assign p_ZL7threshs_152_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,503]        |                                  ^
[2025-05-04 13:47:44,504] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117779:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,504]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,504] 117779 | assign p_ZL7threshs_153_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,504]        |                                  ^
[2025-05-04 13:47:44,504] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117781:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,504]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,504] 117781 | assign p_ZL7threshs_154_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,504]        |                                  ^
[2025-05-04 13:47:44,504] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117783:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,504]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,504] 117783 | assign p_ZL7threshs_155_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,504]        |                                  ^
[2025-05-04 13:47:44,504] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117785:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,504]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,504] 117785 | assign p_ZL7threshs_156_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,504]        |                                  ^
[2025-05-04 13:47:44,504] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117787:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,504]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,504] 117787 | assign p_ZL7threshs_157_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,504]        |                                  ^
[2025-05-04 13:47:44,504] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117789:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,504]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,505] 117789 | assign p_ZL7threshs_158_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,505]        |                                  ^
[2025-05-04 13:47:44,505] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117791:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,505]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,505] 117791 | assign p_ZL7threshs_159_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,505]        |                                  ^
[2025-05-04 13:47:44,505] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117793:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,505]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,505] 117793 | assign p_ZL7threshs_15_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,505]        |                                 ^
[2025-05-04 13:47:44,505] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117795:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,505]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,505] 117795 | assign p_ZL7threshs_160_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,505]        |                                  ^
[2025-05-04 13:47:44,505] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117797:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,505]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,505] 117797 | assign p_ZL7threshs_161_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,505]        |                                  ^
[2025-05-04 13:47:44,505] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117799:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,505]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,505] 117799 | assign p_ZL7threshs_162_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,505]        |                                  ^
[2025-05-04 13:47:44,505] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117801:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,506]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,506] 117801 | assign p_ZL7threshs_163_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,506]        |                                  ^
[2025-05-04 13:47:44,506] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117803:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,506]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,506] 117803 | assign p_ZL7threshs_164_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,506]        |                                  ^
[2025-05-04 13:47:44,506] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117805:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,506]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,506] 117805 | assign p_ZL7threshs_165_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,506]        |                                  ^
[2025-05-04 13:47:44,506] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117807:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,506]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,506] 117807 | assign p_ZL7threshs_166_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,506]        |                                  ^
[2025-05-04 13:47:44,506] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117809:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,506]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,506] 117809 | assign p_ZL7threshs_167_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,506]        |                                  ^
[2025-05-04 13:47:44,506] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117811:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,506]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,506] 117811 | assign p_ZL7threshs_168_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,507]        |                                  ^
[2025-05-04 13:47:44,507] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117813:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,507]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,507] 117813 | assign p_ZL7threshs_169_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,507]        |                                  ^
[2025-05-04 13:47:44,507] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117815:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,507]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,507] 117815 | assign p_ZL7threshs_16_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,507]        |                                 ^
[2025-05-04 13:47:44,507] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117817:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,507]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,507] 117817 | assign p_ZL7threshs_170_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,507]        |                                  ^
[2025-05-04 13:47:44,507] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117819:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,507]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,507] 117819 | assign p_ZL7threshs_171_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,507]        |                                  ^
[2025-05-04 13:47:44,507] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117821:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,507]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,507] 117821 | assign p_ZL7threshs_172_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,507]        |                                  ^
[2025-05-04 13:47:44,507] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117823:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,507]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,508] 117823 | assign p_ZL7threshs_173_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,508]        |                                  ^
[2025-05-04 13:47:44,508] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117825:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,508]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,508] 117825 | assign p_ZL7threshs_174_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,508]        |                                  ^
[2025-05-04 13:47:44,508] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117827:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,508]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,508] 117827 | assign p_ZL7threshs_175_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,508]        |                                  ^
[2025-05-04 13:47:44,508] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117829:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,508]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,508] 117829 | assign p_ZL7threshs_176_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,508]        |                                  ^
[2025-05-04 13:47:44,508] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117831:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,508]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,508] 117831 | assign p_ZL7threshs_177_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,508]        |                                  ^
[2025-05-04 13:47:44,508] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117833:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,508]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,508] 117833 | assign p_ZL7threshs_178_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,508]        |                                  ^
[2025-05-04 13:47:44,508] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117835:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,509]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,509] 117835 | assign p_ZL7threshs_179_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,509]        |                                  ^
[2025-05-04 13:47:44,509] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117837:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,509]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,509] 117837 | assign p_ZL7threshs_17_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,509]        |                                 ^
[2025-05-04 13:47:44,509] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117839:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,509]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,509] 117839 | assign p_ZL7threshs_180_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,509]        |                                  ^
[2025-05-04 13:47:44,509] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117841:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,509]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,509] 117841 | assign p_ZL7threshs_181_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,509]        |                                  ^
[2025-05-04 13:47:44,509] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117843:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,509]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,509] 117843 | assign p_ZL7threshs_182_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,509]        |                                  ^
[2025-05-04 13:47:44,509] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117845:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,509]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,509] 117845 | assign p_ZL7threshs_183_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,509]        |                                  ^
[2025-05-04 13:47:44,510] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117847:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,510]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,510] 117847 | assign p_ZL7threshs_184_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,510]        |                                  ^
[2025-05-04 13:47:44,510] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117849:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,510]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,510] 117849 | assign p_ZL7threshs_185_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,510]        |                                  ^
[2025-05-04 13:47:44,510] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117851:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,510]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,510] 117851 | assign p_ZL7threshs_186_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,510]        |                                  ^
[2025-05-04 13:47:44,510] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117853:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,510]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,510] 117853 | assign p_ZL7threshs_187_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,510]        |                                  ^
[2025-05-04 13:47:44,510] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117855:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,510]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,510] 117855 | assign p_ZL7threshs_188_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,510]        |                                  ^
[2025-05-04 13:47:44,510] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117857:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,510]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,510] 117857 | assign p_ZL7threshs_189_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,511]        |                                  ^
[2025-05-04 13:47:44,511] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117859:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,511]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,511] 117859 | assign p_ZL7threshs_18_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,511]        |                                 ^
[2025-05-04 13:47:44,511] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117861:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,511]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,511] 117861 | assign p_ZL7threshs_190_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,511]        |                                  ^
[2025-05-04 13:47:44,511] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117863:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,511]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,511] 117863 | assign p_ZL7threshs_191_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,511]        |                                  ^
[2025-05-04 13:47:44,511] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117865:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,511]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,511] 117865 | assign p_ZL7threshs_192_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,511]        |                                  ^
[2025-05-04 13:47:44,511] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117867:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,511]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,511] 117867 | assign p_ZL7threshs_193_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,511]        |                                  ^
[2025-05-04 13:47:44,511] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117869:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,511]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,512] 117869 | assign p_ZL7threshs_194_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,512]        |                                  ^
[2025-05-04 13:47:44,512] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117871:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,512]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,512] 117871 | assign p_ZL7threshs_195_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,512]        |                                  ^
[2025-05-04 13:47:44,512] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117873:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,512]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,512] 117873 | assign p_ZL7threshs_196_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,512]        |                                  ^
[2025-05-04 13:47:44,512] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117875:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,512]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,512] 117875 | assign p_ZL7threshs_197_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,512]        |                                  ^
[2025-05-04 13:47:44,512] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117877:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,512]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,512] 117877 | assign p_ZL7threshs_198_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,512]        |                                  ^
[2025-05-04 13:47:44,512] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117879:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,512]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,512] 117879 | assign p_ZL7threshs_199_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,512]        |                                  ^
[2025-05-04 13:47:44,512] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117881:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,513]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,513] 117881 | assign p_ZL7threshs_19_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,513]        |                                 ^
[2025-05-04 13:47:44,513] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117883:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,513]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,513] 117883 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,513]        |                                ^
[2025-05-04 13:47:44,513] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117885:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,513]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,513] 117885 | assign p_ZL7threshs_200_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,513]        |                                  ^
[2025-05-04 13:47:44,513] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117887:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,513]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,513] 117887 | assign p_ZL7threshs_201_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,513]        |                                  ^
[2025-05-04 13:47:44,513] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117889:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,513]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,513] 117889 | assign p_ZL7threshs_202_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,513]        |                                  ^
[2025-05-04 13:47:44,513] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117891:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,513]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,513] 117891 | assign p_ZL7threshs_203_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,513]        |                                  ^
[2025-05-04 13:47:44,514] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117893:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,514]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,514] 117893 | assign p_ZL7threshs_204_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,514]        |                                  ^
[2025-05-04 13:47:44,514] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117895:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,514]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,514] 117895 | assign p_ZL7threshs_205_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,514]        |                                  ^
[2025-05-04 13:47:44,514] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117897:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,514]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,514] 117897 | assign p_ZL7threshs_206_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,514]        |                                  ^
[2025-05-04 13:47:44,514] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117899:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,514]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,514] 117899 | assign p_ZL7threshs_207_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,514]        |                                  ^
[2025-05-04 13:47:44,514] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117901:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,514]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,514] 117901 | assign p_ZL7threshs_208_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,514]        |                                  ^
[2025-05-04 13:47:44,514] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117903:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,514]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,515] 117903 | assign p_ZL7threshs_209_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,515]        |                                  ^
[2025-05-04 13:47:44,515] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117905:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,515]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,515] 117905 | assign p_ZL7threshs_20_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,515]        |                                 ^
[2025-05-04 13:47:44,515] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117907:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,515]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,515] 117907 | assign p_ZL7threshs_210_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,515]        |                                  ^
[2025-05-04 13:47:44,515] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117909:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,515]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,515] 117909 | assign p_ZL7threshs_211_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,515]        |                                  ^
[2025-05-04 13:47:44,515] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117911:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,515]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,515] 117911 | assign p_ZL7threshs_212_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,515]        |                                  ^
[2025-05-04 13:47:44,515] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117913:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,515]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,515] 117913 | assign p_ZL7threshs_213_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,515]        |                                  ^
[2025-05-04 13:47:44,516] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117915:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,516]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,516] 117915 | assign p_ZL7threshs_214_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,516]        |                                  ^
[2025-05-04 13:47:44,516] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117917:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,516]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,516] 117917 | assign p_ZL7threshs_215_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,516]        |                                  ^
[2025-05-04 13:47:44,516] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117919:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,516]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,516] 117919 | assign p_ZL7threshs_216_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,516]        |                                  ^
[2025-05-04 13:47:44,516] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117921:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,516]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,516] 117921 | assign p_ZL7threshs_217_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,516]        |                                  ^
[2025-05-04 13:47:44,516] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117923:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,516]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,516] 117923 | assign p_ZL7threshs_218_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,516]        |                                  ^
[2025-05-04 13:47:44,516] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117925:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,516]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,516] 117925 | assign p_ZL7threshs_219_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,517]        |                                  ^
[2025-05-04 13:47:44,517] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117927:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,517]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,517] 117927 | assign p_ZL7threshs_21_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,517]        |                                 ^
[2025-05-04 13:47:44,517] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117929:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,517]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,517] 117929 | assign p_ZL7threshs_220_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,517]        |                                  ^
[2025-05-04 13:47:44,517] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117931:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,517]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,517] 117931 | assign p_ZL7threshs_221_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,517]        |                                  ^
[2025-05-04 13:47:44,517] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117933:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,517]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,517] 117933 | assign p_ZL7threshs_222_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,517]        |                                  ^
[2025-05-04 13:47:44,517] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117935:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,517]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,517] 117935 | assign p_ZL7threshs_223_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,517]        |                                  ^
[2025-05-04 13:47:44,518] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117937:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,518]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,518] 117937 | assign p_ZL7threshs_224_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,518]        |                                  ^
[2025-05-04 13:47:44,518] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117939:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,518]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,518] 117939 | assign p_ZL7threshs_225_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,518]        |                                  ^
[2025-05-04 13:47:44,518] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117941:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,518]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,518] 117941 | assign p_ZL7threshs_226_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,518]        |                                  ^
[2025-05-04 13:47:44,518] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117943:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,518]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,518] 117943 | assign p_ZL7threshs_227_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,518]        |                                  ^
[2025-05-04 13:47:44,518] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117945:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,518]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,518] 117945 | assign p_ZL7threshs_228_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,518]        |                                  ^
[2025-05-04 13:47:44,518] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117947:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,518]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,518] 117947 | assign p_ZL7threshs_229_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,519]        |                                  ^
[2025-05-04 13:47:44,519] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117949:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,519]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,519] 117949 | assign p_ZL7threshs_22_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,519]        |                                 ^
[2025-05-04 13:47:44,519] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117951:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,519]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,519] 117951 | assign p_ZL7threshs_230_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,519]        |                                  ^
[2025-05-04 13:47:44,519] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117953:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,519]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,519] 117953 | assign p_ZL7threshs_231_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,519]        |                                  ^
[2025-05-04 13:47:44,519] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117955:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,519]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,519] 117955 | assign p_ZL7threshs_232_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,519]        |                                  ^
[2025-05-04 13:47:44,519] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117957:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,519]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,519] 117957 | assign p_ZL7threshs_233_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,519]        |                                  ^
[2025-05-04 13:47:44,519] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117959:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,519]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,520] 117959 | assign p_ZL7threshs_234_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,520]        |                                  ^
[2025-05-04 13:47:44,520] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117961:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,520]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,520] 117961 | assign p_ZL7threshs_235_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,520]        |                                  ^
[2025-05-04 13:47:44,520] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117963:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,520]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,520] 117963 | assign p_ZL7threshs_236_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,520]        |                                  ^
[2025-05-04 13:47:44,520] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117965:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,520]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,520] 117965 | assign p_ZL7threshs_237_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,520]        |                                  ^
[2025-05-04 13:47:44,520] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117967:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,520]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,520] 117967 | assign p_ZL7threshs_238_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,520]        |                                  ^
[2025-05-04 13:47:44,520] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117969:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,520]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,520] 117969 | assign p_ZL7threshs_239_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,520]        |                                  ^
[2025-05-04 13:47:44,520] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117971:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,521]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,521] 117971 | assign p_ZL7threshs_23_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,521]        |                                 ^
[2025-05-04 13:47:44,521] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117973:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,521]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,521] 117973 | assign p_ZL7threshs_240_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,521]        |                                  ^
[2025-05-04 13:47:44,521] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117975:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,521]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,521] 117975 | assign p_ZL7threshs_241_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,521]        |                                  ^
[2025-05-04 13:47:44,521] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117977:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,521]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,521] 117977 | assign p_ZL7threshs_242_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,521]        |                                  ^
[2025-05-04 13:47:44,521] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117979:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,521]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,521] 117979 | assign p_ZL7threshs_243_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,521]        |                                  ^
[2025-05-04 13:47:44,521] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117981:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,521]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,521] 117981 | assign p_ZL7threshs_244_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,521]        |                                  ^
[2025-05-04 13:47:44,522] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117983:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,522]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,522] 117983 | assign p_ZL7threshs_245_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,522]        |                                  ^
[2025-05-04 13:47:44,522] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117985:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,522]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,522] 117985 | assign p_ZL7threshs_246_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,522]        |                                  ^
[2025-05-04 13:47:44,522] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117987:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,522]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,522] 117987 | assign p_ZL7threshs_247_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,522]        |                                  ^
[2025-05-04 13:47:44,522] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117989:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,522]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,522] 117989 | assign p_ZL7threshs_248_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,522]        |                                  ^
[2025-05-04 13:47:44,522] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117991:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,522]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,522] 117991 | assign p_ZL7threshs_249_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,522]        |                                  ^
[2025-05-04 13:47:44,522] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117993:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,522]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,523] 117993 | assign p_ZL7threshs_24_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,523]        |                                 ^
[2025-05-04 13:47:44,523] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117995:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,523]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,523] 117995 | assign p_ZL7threshs_250_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,523]        |                                  ^
[2025-05-04 13:47:44,523] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117997:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,523]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,523] 117997 | assign p_ZL7threshs_251_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,523]        |                                  ^
[2025-05-04 13:47:44,523] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:117999:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,523]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,523] 117999 | assign p_ZL7threshs_252_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,523]        |                                  ^
[2025-05-04 13:47:44,523] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118001:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,523]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,523] 118001 | assign p_ZL7threshs_253_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,523]        |                                  ^
[2025-05-04 13:47:44,523] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118003:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,523]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,523] 118003 | assign p_ZL7threshs_254_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,523]        |                                  ^
[2025-05-04 13:47:44,524] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118005:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,524]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,524] 118005 | assign p_ZL7threshs_25_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,524]        |                                 ^
[2025-05-04 13:47:44,524] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118007:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,524]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,524] 118007 | assign p_ZL7threshs_26_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,524]        |                                 ^
[2025-05-04 13:47:44,524] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118009:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,524]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,524] 118009 | assign p_ZL7threshs_27_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,524]        |                                 ^
[2025-05-04 13:47:44,524] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118011:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,524]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,524] 118011 | assign p_ZL7threshs_28_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,524]        |                                 ^
[2025-05-04 13:47:44,524] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118013:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,524]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,524] 118013 | assign p_ZL7threshs_29_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,524]        |                                 ^
[2025-05-04 13:47:44,524] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118015:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,524]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,524] 118015 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,525]        |                                ^
[2025-05-04 13:47:44,525] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118017:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,525]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,525] 118017 | assign p_ZL7threshs_30_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,525]        |                                 ^
[2025-05-04 13:47:44,525] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118019:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,525]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,525] 118019 | assign p_ZL7threshs_31_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,525]        |                                 ^
[2025-05-04 13:47:44,525] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118021:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,525]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,525] 118021 | assign p_ZL7threshs_32_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,525]        |                                 ^
[2025-05-04 13:47:44,525] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118023:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,525]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,525] 118023 | assign p_ZL7threshs_33_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,525]        |                                 ^
[2025-05-04 13:47:44,525] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118025:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,525]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,525] 118025 | assign p_ZL7threshs_34_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,525]        |                                 ^
[2025-05-04 13:47:44,525] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118027:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,525]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,526] 118027 | assign p_ZL7threshs_35_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,526]        |                                 ^
[2025-05-04 13:47:44,526] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118029:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,526]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,526] 118029 | assign p_ZL7threshs_36_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,526]        |                                 ^
[2025-05-04 13:47:44,526] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118031:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,526]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,526] 118031 | assign p_ZL7threshs_37_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,526]        |                                 ^
[2025-05-04 13:47:44,526] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118033:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,526]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,526] 118033 | assign p_ZL7threshs_38_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,526]        |                                 ^
[2025-05-04 13:47:44,526] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118035:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,526]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,526] 118035 | assign p_ZL7threshs_39_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,526]        |                                 ^
[2025-05-04 13:47:44,526] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118037:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,526]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,526] 118037 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,526]        |                                ^
[2025-05-04 13:47:44,527] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118039:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,527]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,527] 118039 | assign p_ZL7threshs_40_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,527]        |                                 ^
[2025-05-04 13:47:44,527] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118041:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,527]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,527] 118041 | assign p_ZL7threshs_41_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,527]        |                                 ^
[2025-05-04 13:47:44,527] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118043:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,527]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,527] 118043 | assign p_ZL7threshs_42_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,527]        |                                 ^
[2025-05-04 13:47:44,527] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118045:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,527]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,527] 118045 | assign p_ZL7threshs_43_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,527]        |                                 ^
[2025-05-04 13:47:44,527] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118047:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,527]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,527] 118047 | assign p_ZL7threshs_44_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,527]        |                                 ^
[2025-05-04 13:47:44,527] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118049:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,527]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,527] 118049 | assign p_ZL7threshs_45_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,528]        |                                 ^
[2025-05-04 13:47:44,528] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118051:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,528]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,528] 118051 | assign p_ZL7threshs_46_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,528]        |                                 ^
[2025-05-04 13:47:44,528] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118053:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,528]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,528] 118053 | assign p_ZL7threshs_47_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,528]        |                                 ^
[2025-05-04 13:47:44,528] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118055:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,528]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,528] 118055 | assign p_ZL7threshs_48_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,528]        |                                 ^
[2025-05-04 13:47:44,528] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118057:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,528]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,528] 118057 | assign p_ZL7threshs_49_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,528]        |                                 ^
[2025-05-04 13:47:44,528] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118059:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,528]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,528] 118059 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,528]        |                                ^
[2025-05-04 13:47:44,528] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118061:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,529]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,529] 118061 | assign p_ZL7threshs_50_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,529]        |                                 ^
[2025-05-04 13:47:44,529] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118063:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,529]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,529] 118063 | assign p_ZL7threshs_51_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,529]        |                                 ^
[2025-05-04 13:47:44,529] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118065:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,529]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,529] 118065 | assign p_ZL7threshs_52_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,529]        |                                 ^
[2025-05-04 13:47:44,529] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118067:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,529]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,529] 118067 | assign p_ZL7threshs_53_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,529]        |                                 ^
[2025-05-04 13:47:44,529] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118069:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,529]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,529] 118069 | assign p_ZL7threshs_54_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,529]        |                                 ^
[2025-05-04 13:47:44,529] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118071:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,529]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,529] 118071 | assign p_ZL7threshs_55_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,529]        |                                 ^
[2025-05-04 13:47:44,530] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118073:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,530]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,530] 118073 | assign p_ZL7threshs_56_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,530]        |                                 ^
[2025-05-04 13:47:44,530] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118075:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,530]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,530] 118075 | assign p_ZL7threshs_57_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,530]        |                                 ^
[2025-05-04 13:47:44,530] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118077:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,530]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,530] 118077 | assign p_ZL7threshs_58_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,530]        |                                 ^
[2025-05-04 13:47:44,530] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118079:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,530]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,530] 118079 | assign p_ZL7threshs_59_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,530]        |                                 ^
[2025-05-04 13:47:44,530] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118081:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,530]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,530] 118081 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,530]        |                                ^
[2025-05-04 13:47:44,530] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118083:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,530]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,530] 118083 | assign p_ZL7threshs_60_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,531]        |                                 ^
[2025-05-04 13:47:44,531] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118085:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,531]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,531] 118085 | assign p_ZL7threshs_61_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,531]        |                                 ^
[2025-05-04 13:47:44,531] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118087:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,531]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,531] 118087 | assign p_ZL7threshs_62_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,531]        |                                 ^
[2025-05-04 13:47:44,531] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118089:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,531]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,531] 118089 | assign p_ZL7threshs_63_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,531]        |                                 ^
[2025-05-04 13:47:44,531] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118091:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,531]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,531] 118091 | assign p_ZL7threshs_64_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,531]        |                                 ^
[2025-05-04 13:47:44,531] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118093:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,531]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,531] 118093 | assign p_ZL7threshs_65_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,531]        |                                 ^
[2025-05-04 13:47:44,531] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118095:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,531]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,532] 118095 | assign p_ZL7threshs_66_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,532]        |                                 ^
[2025-05-04 13:47:44,532] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118097:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,532]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,532] 118097 | assign p_ZL7threshs_67_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,532]        |                                 ^
[2025-05-04 13:47:44,532] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118099:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,532]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,532] 118099 | assign p_ZL7threshs_68_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,532]        |                                 ^
[2025-05-04 13:47:44,532] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118101:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,532]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,532] 118101 | assign p_ZL7threshs_69_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,532]        |                                 ^
[2025-05-04 13:47:44,532] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118103:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,532]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,532] 118103 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,532]        |                                ^
[2025-05-04 13:47:44,532] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118105:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,532]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,532] 118105 | assign p_ZL7threshs_70_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,532]        |                                 ^
[2025-05-04 13:47:44,533] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118107:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,533]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,533] 118107 | assign p_ZL7threshs_71_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,533]        |                                 ^
[2025-05-04 13:47:44,533] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118109:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,533]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,533] 118109 | assign p_ZL7threshs_72_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,533]        |                                 ^
[2025-05-04 13:47:44,533] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118111:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,533]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,533] 118111 | assign p_ZL7threshs_73_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,533]        |                                 ^
[2025-05-04 13:47:44,533] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118113:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,533]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,533] 118113 | assign p_ZL7threshs_74_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,533]        |                                 ^
[2025-05-04 13:47:44,533] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118115:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,533]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,533] 118115 | assign p_ZL7threshs_75_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,533]        |                                 ^
[2025-05-04 13:47:44,533] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118117:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,533]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,533] 118117 | assign p_ZL7threshs_76_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,534]        |                                 ^
[2025-05-04 13:47:44,534] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118119:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,534]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,534] 118119 | assign p_ZL7threshs_77_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,534]        |                                 ^
[2025-05-04 13:47:44,534] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118121:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,534]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,534] 118121 | assign p_ZL7threshs_78_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,534]        |                                 ^
[2025-05-04 13:47:44,534] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118123:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,534]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,534] 118123 | assign p_ZL7threshs_79_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,534]        |                                 ^
[2025-05-04 13:47:44,534] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118125:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,534]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,534] 118125 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,534]        |                                ^
[2025-05-04 13:47:44,534] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118127:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,534]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,534] 118127 | assign p_ZL7threshs_80_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,534]        |                                 ^
[2025-05-04 13:47:44,534] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118129:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,535]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,535] 118129 | assign p_ZL7threshs_81_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,535]        |                                 ^
[2025-05-04 13:47:44,535] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118131:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,535]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,535] 118131 | assign p_ZL7threshs_82_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,535]        |                                 ^
[2025-05-04 13:47:44,535] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118133:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,535]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,535] 118133 | assign p_ZL7threshs_83_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,535]        |                                 ^
[2025-05-04 13:47:44,535] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118135:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,535]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,535] 118135 | assign p_ZL7threshs_84_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,535]        |                                 ^
[2025-05-04 13:47:44,535] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118137:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,535]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,535] 118137 | assign p_ZL7threshs_85_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,535]        |                                 ^
[2025-05-04 13:47:44,535] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118139:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,535]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,536] 118139 | assign p_ZL7threshs_86_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,536]        |                                 ^
[2025-05-04 13:47:44,536] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118141:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,536]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,536] 118141 | assign p_ZL7threshs_87_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,536]        |                                 ^
[2025-05-04 13:47:44,536] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118143:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,536]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,536] 118143 | assign p_ZL7threshs_88_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,536]        |                                 ^
[2025-05-04 13:47:44,536] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118145:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,536]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,536] 118145 | assign p_ZL7threshs_89_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,536]        |                                 ^
[2025-05-04 13:47:44,536] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118147:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,536]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,536] 118147 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,536]        |                                ^
[2025-05-04 13:47:44,536] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118149:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,536]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,536] 118149 | assign p_ZL7threshs_90_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,536]        |                                 ^
[2025-05-04 13:47:44,536] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118151:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,537]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,537] 118151 | assign p_ZL7threshs_91_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,537]        |                                 ^
[2025-05-04 13:47:44,537] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118153:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,537]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,537] 118153 | assign p_ZL7threshs_92_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,537]        |                                 ^
[2025-05-04 13:47:44,537] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118155:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,537]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,537] 118155 | assign p_ZL7threshs_93_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,537]        |                                 ^
[2025-05-04 13:47:44,537] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118157:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,537]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,537] 118157 | assign p_ZL7threshs_94_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,537]        |                                 ^
[2025-05-04 13:47:44,537] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118159:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,537]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,537] 118159 | assign p_ZL7threshs_95_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,537]        |                                 ^
[2025-05-04 13:47:44,537] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118161:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,537]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,537] 118161 | assign p_ZL7threshs_96_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,537]        |                                 ^
[2025-05-04 13:47:44,538] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118163:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,538]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,538] 118163 | assign p_ZL7threshs_97_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,538]        |                                 ^
[2025-05-04 13:47:44,538] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118165:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,538]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,538] 118165 | assign p_ZL7threshs_98_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,538]        |                                 ^
[2025-05-04 13:47:44,538] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118167:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,538]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,538] 118167 | assign p_ZL7threshs_99_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,538]        |                                 ^
[2025-05-04 13:47:44,538] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118169:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6364_p1' generates 64 bits.
[2025-05-04 13:47:44,538]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,538] 118169 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_6364_p1;
[2025-05-04 13:47:44,538]        |                                ^
[2025-05-04 13:47:44,538] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118173:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,538]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,538] 118173 | assign sext_ln1039_100_fu_10876_p1 = $signed(p_ZL7threshs_230_q0);
[2025-05-04 13:47:44,538]        |                                    ^
[2025-05-04 13:47:44,538] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118175:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,538]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,538] 118175 | assign sext_ln1039_101_fu_10899_p1 = $signed(p_ZL7threshs_231_q0);
[2025-05-04 13:47:44,539]        |                                    ^
[2025-05-04 13:47:44,539] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118177:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,539]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,539] 118177 | assign sext_ln1039_102_fu_10922_p1 = $signed(p_ZL7threshs_232_q0);
[2025-05-04 13:47:44,539]        |                                    ^
[2025-05-04 13:47:44,539] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118179:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,539]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,539] 118179 | assign sext_ln1039_103_fu_10945_p1 = $signed(p_ZL7threshs_233_q0);
[2025-05-04 13:47:44,539]        |                                    ^
[2025-05-04 13:47:44,539] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118181:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,539]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,539] 118181 | assign sext_ln1039_104_fu_10968_p1 = $signed(p_ZL7threshs_234_q0);
[2025-05-04 13:47:44,539]        |                                    ^
[2025-05-04 13:47:44,539] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118183:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,539]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,539] 118183 | assign sext_ln1039_105_fu_10991_p1 = $signed(p_ZL7threshs_235_q0);
[2025-05-04 13:47:44,539]        |                                    ^
[2025-05-04 13:47:44,539] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118185:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,539]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,539] 118185 | assign sext_ln1039_106_fu_11014_p1 = $signed(p_ZL7threshs_236_q0);
[2025-05-04 13:47:44,539]        |                                    ^
[2025-05-04 13:47:44,539] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118187:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,540]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,540] 118187 | assign sext_ln1039_107_fu_11037_p1 = $signed(p_ZL7threshs_237_q0);
[2025-05-04 13:47:44,540]        |                                    ^
[2025-05-04 13:47:44,540] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118189:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,540]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,540] 118189 | assign sext_ln1039_108_fu_11060_p1 = $signed(p_ZL7threshs_238_q0);
[2025-05-04 13:47:44,540]        |                                    ^
[2025-05-04 13:47:44,540] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118191:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,540]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,540] 118191 | assign sext_ln1039_109_fu_11083_p1 = $signed(p_ZL7threshs_239_q0);
[2025-05-04 13:47:44,540]        |                                    ^
[2025-05-04 13:47:44,540] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118193:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,540]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,540] 118193 | assign sext_ln1039_10_fu_8806_p1 = $signed(p_ZL7threshs_140_q0);
[2025-05-04 13:47:44,540]        |                                  ^
[2025-05-04 13:47:44,540] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118195:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,540]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,540] 118195 | assign sext_ln1039_110_fu_11106_p1 = $signed(p_ZL7threshs_240_q0);
[2025-05-04 13:47:44,540]        |                                    ^
[2025-05-04 13:47:44,540] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118197:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,540]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,540] 118197 | assign sext_ln1039_111_fu_11129_p1 = $signed(p_ZL7threshs_241_q0);
[2025-05-04 13:47:44,540]        |                                    ^
[2025-05-04 13:47:44,541] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118199:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,541]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,541] 118199 | assign sext_ln1039_112_fu_11152_p1 = $signed(p_ZL7threshs_242_q0);
[2025-05-04 13:47:44,541]        |                                    ^
[2025-05-04 13:47:44,541] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118201:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,541]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,541] 118201 | assign sext_ln1039_113_fu_11175_p1 = $signed(p_ZL7threshs_243_q0);
[2025-05-04 13:47:44,541]        |                                    ^
[2025-05-04 13:47:44,541] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118203:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,541]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,541] 118203 | assign sext_ln1039_114_fu_11198_p1 = $signed(p_ZL7threshs_244_q0);
[2025-05-04 13:47:44,541]        |                                    ^
[2025-05-04 13:47:44,541] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118205:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,541]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,541] 118205 | assign sext_ln1039_115_fu_11221_p1 = $signed(p_ZL7threshs_245_q0);
[2025-05-04 13:47:44,541]        |                                    ^
[2025-05-04 13:47:44,541] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118207:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,541]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,541] 118207 | assign sext_ln1039_116_fu_11244_p1 = $signed(p_ZL7threshs_246_q0);
[2025-05-04 13:47:44,541]        |                                    ^
[2025-05-04 13:47:44,541] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118209:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,541]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,541] 118209 | assign sext_ln1039_117_fu_11267_p1 = $signed(p_ZL7threshs_247_q0);
[2025-05-04 13:47:44,542]        |                                    ^
[2025-05-04 13:47:44,542] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118211:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,542]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,542] 118211 | assign sext_ln1039_118_fu_11290_p1 = $signed(p_ZL7threshs_248_q0);
[2025-05-04 13:47:44,542]        |                                    ^
[2025-05-04 13:47:44,542] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118213:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,542]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,542] 118213 | assign sext_ln1039_119_fu_11313_p1 = $signed(p_ZL7threshs_249_q0);
[2025-05-04 13:47:44,542]        |                                    ^
[2025-05-04 13:47:44,542] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118215:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,542]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,542] 118215 | assign sext_ln1039_11_fu_8829_p1 = $signed(p_ZL7threshs_141_q0);
[2025-05-04 13:47:44,542]        |                                  ^
[2025-05-04 13:47:44,542] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118217:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,542]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,542] 118217 | assign sext_ln1039_120_fu_11336_p1 = $signed(p_ZL7threshs_250_q0);
[2025-05-04 13:47:44,542]        |                                    ^
[2025-05-04 13:47:44,542] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118219:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,542]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,542] 118219 | assign sext_ln1039_121_fu_11359_p1 = $signed(p_ZL7threshs_251_q0);
[2025-05-04 13:47:44,542]        |                                    ^
[2025-05-04 13:47:44,542] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118221:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,542]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,543] 118221 | assign sext_ln1039_122_fu_11382_p1 = $signed(p_ZL7threshs_252_q0);
[2025-05-04 13:47:44,543]        |                                    ^
[2025-05-04 13:47:44,543] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118223:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,543]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,543] 118223 | assign sext_ln1039_123_fu_11405_p1 = $signed(p_ZL7threshs_253_q0);
[2025-05-04 13:47:44,543]        |                                    ^
[2025-05-04 13:47:44,543] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118225:36: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,543]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,543] 118225 | assign sext_ln1039_124_fu_11428_p1 = $signed(p_ZL7threshs_254_q0);
[2025-05-04 13:47:44,543]        |                                    ^
[2025-05-04 13:47:44,543] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118227:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,543]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,543] 118227 | assign sext_ln1039_12_fu_8852_p1 = $signed(p_ZL7threshs_142_q0);
[2025-05-04 13:47:44,543]        |                                  ^
[2025-05-04 13:47:44,543] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118229:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,543]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,543] 118229 | assign sext_ln1039_13_fu_8875_p1 = $signed(p_ZL7threshs_143_q0);
[2025-05-04 13:47:44,543]        |                                  ^
[2025-05-04 13:47:44,543] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118231:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,543]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,543] 118231 | assign sext_ln1039_14_fu_8898_p1 = $signed(p_ZL7threshs_144_q0);
[2025-05-04 13:47:44,543]        |                                  ^
[2025-05-04 13:47:44,543] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118233:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,544]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,544] 118233 | assign sext_ln1039_15_fu_8921_p1 = $signed(p_ZL7threshs_145_q0);
[2025-05-04 13:47:44,544]        |                                  ^
[2025-05-04 13:47:44,544] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118235:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,544]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,544] 118235 | assign sext_ln1039_16_fu_8944_p1 = $signed(p_ZL7threshs_146_q0);
[2025-05-04 13:47:44,544]        |                                  ^
[2025-05-04 13:47:44,544] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118237:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,544]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,544] 118237 | assign sext_ln1039_17_fu_8967_p1 = $signed(p_ZL7threshs_147_q0);
[2025-05-04 13:47:44,544]        |                                  ^
[2025-05-04 13:47:44,544] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118239:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,544]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,544] 118239 | assign sext_ln1039_18_fu_8990_p1 = $signed(p_ZL7threshs_148_q0);
[2025-05-04 13:47:44,544]        |                                  ^
[2025-05-04 13:47:44,544] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118241:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,544]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,544] 118241 | assign sext_ln1039_19_fu_9013_p1 = $signed(p_ZL7threshs_149_q0);
[2025-05-04 13:47:44,544]        |                                  ^
[2025-05-04 13:47:44,544] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118243:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,544]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,544] 118243 | assign sext_ln1039_1_fu_8599_p1 = $signed(p_ZL7threshs_131_q0);
[2025-05-04 13:47:44,544]        |                                 ^
[2025-05-04 13:47:44,545] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118245:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,545]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,545] 118245 | assign sext_ln1039_20_fu_9036_p1 = $signed(p_ZL7threshs_150_q0);
[2025-05-04 13:47:44,545]        |                                  ^
[2025-05-04 13:47:44,545] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118247:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,545]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,545] 118247 | assign sext_ln1039_21_fu_9059_p1 = $signed(p_ZL7threshs_151_q0);
[2025-05-04 13:47:44,545]        |                                  ^
[2025-05-04 13:47:44,545] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118249:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,545]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,545] 118249 | assign sext_ln1039_22_fu_9082_p1 = $signed(p_ZL7threshs_152_q0);
[2025-05-04 13:47:44,545]        |                                  ^
[2025-05-04 13:47:44,545] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118251:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,545]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,545] 118251 | assign sext_ln1039_23_fu_9105_p1 = $signed(p_ZL7threshs_153_q0);
[2025-05-04 13:47:44,545]        |                                  ^
[2025-05-04 13:47:44,545] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118253:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,545]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,545] 118253 | assign sext_ln1039_24_fu_9128_p1 = $signed(p_ZL7threshs_154_q0);
[2025-05-04 13:47:44,545]        |                                  ^
[2025-05-04 13:47:44,545] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118255:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,545]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,546] 118255 | assign sext_ln1039_25_fu_9151_p1 = $signed(p_ZL7threshs_155_q0);
[2025-05-04 13:47:44,546]        |                                  ^
[2025-05-04 13:47:44,546] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118257:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,546]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,546] 118257 | assign sext_ln1039_26_fu_9174_p1 = $signed(p_ZL7threshs_156_q0);
[2025-05-04 13:47:44,546]        |                                  ^
[2025-05-04 13:47:44,546] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118259:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,546]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,546] 118259 | assign sext_ln1039_27_fu_9197_p1 = $signed(p_ZL7threshs_157_q0);
[2025-05-04 13:47:44,546]        |                                  ^
[2025-05-04 13:47:44,546] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118261:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,546]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,546] 118261 | assign sext_ln1039_28_fu_9220_p1 = $signed(p_ZL7threshs_158_q0);
[2025-05-04 13:47:44,546]        |                                  ^
[2025-05-04 13:47:44,546] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118263:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,546]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,546] 118263 | assign sext_ln1039_29_fu_9243_p1 = $signed(p_ZL7threshs_159_q0);
[2025-05-04 13:47:44,546]        |                                  ^
[2025-05-04 13:47:44,546] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118265:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,546]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,546] 118265 | assign sext_ln1039_2_fu_8622_p1 = $signed(p_ZL7threshs_132_q0);
[2025-05-04 13:47:44,546]        |                                 ^
[2025-05-04 13:47:44,546] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118267:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,547]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,547] 118267 | assign sext_ln1039_30_fu_9266_p1 = $signed(p_ZL7threshs_160_q0);
[2025-05-04 13:47:44,547]        |                                  ^
[2025-05-04 13:47:44,547] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118269:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,547]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,547] 118269 | assign sext_ln1039_31_fu_9289_p1 = $signed(p_ZL7threshs_161_q0);
[2025-05-04 13:47:44,547]        |                                  ^
[2025-05-04 13:47:44,547] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118271:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,547]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,547] 118271 | assign sext_ln1039_32_fu_9312_p1 = $signed(p_ZL7threshs_162_q0);
[2025-05-04 13:47:44,547]        |                                  ^
[2025-05-04 13:47:44,547] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118273:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,547]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,547] 118273 | assign sext_ln1039_33_fu_9335_p1 = $signed(p_ZL7threshs_163_q0);
[2025-05-04 13:47:44,547]        |                                  ^
[2025-05-04 13:47:44,547] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118275:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,547]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,547] 118275 | assign sext_ln1039_34_fu_9358_p1 = $signed(p_ZL7threshs_164_q0);
[2025-05-04 13:47:44,547]        |                                  ^
[2025-05-04 13:47:44,547] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118277:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,547]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,547] 118277 | assign sext_ln1039_35_fu_9381_p1 = $signed(p_ZL7threshs_165_q0);
[2025-05-04 13:47:44,547]        |                                  ^
[2025-05-04 13:47:44,548] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118279:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,548]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,548] 118279 | assign sext_ln1039_36_fu_9404_p1 = $signed(p_ZL7threshs_166_q0);
[2025-05-04 13:47:44,548]        |                                  ^
[2025-05-04 13:47:44,548] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118281:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,548]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,548] 118281 | assign sext_ln1039_37_fu_9427_p1 = $signed(p_ZL7threshs_167_q0);
[2025-05-04 13:47:44,548]        |                                  ^
[2025-05-04 13:47:44,548] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118283:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,548]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,548] 118283 | assign sext_ln1039_38_fu_9450_p1 = $signed(p_ZL7threshs_168_q0);
[2025-05-04 13:47:44,548]        |                                  ^
[2025-05-04 13:47:44,548] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118285:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,548]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,548] 118285 | assign sext_ln1039_39_fu_9473_p1 = $signed(p_ZL7threshs_169_q0);
[2025-05-04 13:47:44,548]        |                                  ^
[2025-05-04 13:47:44,548] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118287:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,548]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,548] 118287 | assign sext_ln1039_3_fu_8645_p1 = $signed(p_ZL7threshs_133_q0);
[2025-05-04 13:47:44,548]        |                                 ^
[2025-05-04 13:47:44,548] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118289:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,548]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,548] 118289 | assign sext_ln1039_40_fu_9496_p1 = $signed(p_ZL7threshs_170_q0);
[2025-05-04 13:47:44,549]        |                                  ^
[2025-05-04 13:47:44,549] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118291:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,549]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,549] 118291 | assign sext_ln1039_41_fu_9519_p1 = $signed(p_ZL7threshs_171_q0);
[2025-05-04 13:47:44,549]        |                                  ^
[2025-05-04 13:47:44,549] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118293:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,549]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,549] 118293 | assign sext_ln1039_42_fu_9542_p1 = $signed(p_ZL7threshs_172_q0);
[2025-05-04 13:47:44,549]        |                                  ^
[2025-05-04 13:47:44,549] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118295:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,549]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,549] 118295 | assign sext_ln1039_43_fu_9565_p1 = $signed(p_ZL7threshs_173_q0);
[2025-05-04 13:47:44,549]        |                                  ^
[2025-05-04 13:47:44,549] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118297:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,549]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,549] 118297 | assign sext_ln1039_44_fu_9588_p1 = $signed(p_ZL7threshs_174_q0);
[2025-05-04 13:47:44,549]        |                                  ^
[2025-05-04 13:47:44,549] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118299:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,549]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,549] 118299 | assign sext_ln1039_45_fu_9611_p1 = $signed(p_ZL7threshs_175_q0);
[2025-05-04 13:47:44,549]        |                                  ^
[2025-05-04 13:47:44,549] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118301:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,549]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,550] 118301 | assign sext_ln1039_46_fu_9634_p1 = $signed(p_ZL7threshs_176_q0);
[2025-05-04 13:47:44,550]        |                                  ^
[2025-05-04 13:47:44,550] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118303:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,550]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,550] 118303 | assign sext_ln1039_47_fu_9657_p1 = $signed(p_ZL7threshs_177_q0);
[2025-05-04 13:47:44,550]        |                                  ^
[2025-05-04 13:47:44,550] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118305:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,550]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,550] 118305 | assign sext_ln1039_48_fu_9680_p1 = $signed(p_ZL7threshs_178_q0);
[2025-05-04 13:47:44,550]        |                                  ^
[2025-05-04 13:47:44,550] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118307:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,550]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,550] 118307 | assign sext_ln1039_49_fu_9703_p1 = $signed(p_ZL7threshs_179_q0);
[2025-05-04 13:47:44,550]        |                                  ^
[2025-05-04 13:47:44,550] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118309:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,550]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,550] 118309 | assign sext_ln1039_4_fu_8668_p1 = $signed(p_ZL7threshs_134_q0);
[2025-05-04 13:47:44,550]        |                                 ^
[2025-05-04 13:47:44,550] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118311:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,550]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,550] 118311 | assign sext_ln1039_50_fu_9726_p1 = $signed(p_ZL7threshs_180_q0);
[2025-05-04 13:47:44,550]        |                                  ^
[2025-05-04 13:47:44,551] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118313:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,551]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,551] 118313 | assign sext_ln1039_51_fu_9749_p1 = $signed(p_ZL7threshs_181_q0);
[2025-05-04 13:47:44,551]        |                                  ^
[2025-05-04 13:47:44,551] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118315:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,551]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,551] 118315 | assign sext_ln1039_52_fu_9772_p1 = $signed(p_ZL7threshs_182_q0);
[2025-05-04 13:47:44,551]        |                                  ^
[2025-05-04 13:47:44,551] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118317:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,551]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,551] 118317 | assign sext_ln1039_53_fu_9795_p1 = $signed(p_ZL7threshs_183_q0);
[2025-05-04 13:47:44,551]        |                                  ^
[2025-05-04 13:47:44,551] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118319:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,551]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,551] 118319 | assign sext_ln1039_54_fu_9818_p1 = $signed(p_ZL7threshs_184_q0);
[2025-05-04 13:47:44,551]        |                                  ^
[2025-05-04 13:47:44,551] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118321:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,551]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,551] 118321 | assign sext_ln1039_55_fu_9841_p1 = $signed(p_ZL7threshs_185_q0);
[2025-05-04 13:47:44,551]        |                                  ^
[2025-05-04 13:47:44,551] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118323:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,551]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,552] 118323 | assign sext_ln1039_56_fu_9864_p1 = $signed(p_ZL7threshs_186_q0);
[2025-05-04 13:47:44,552]        |                                  ^
[2025-05-04 13:47:44,552] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118325:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,552]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,552] 118325 | assign sext_ln1039_57_fu_9887_p1 = $signed(p_ZL7threshs_187_q0);
[2025-05-04 13:47:44,552]        |                                  ^
[2025-05-04 13:47:44,552] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118327:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,552]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,552] 118327 | assign sext_ln1039_58_fu_9910_p1 = $signed(p_ZL7threshs_188_q0);
[2025-05-04 13:47:44,552]        |                                  ^
[2025-05-04 13:47:44,552] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118329:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,552]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,552] 118329 | assign sext_ln1039_59_fu_9933_p1 = $signed(p_ZL7threshs_189_q0);
[2025-05-04 13:47:44,552]        |                                  ^
[2025-05-04 13:47:44,552] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118331:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,552]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,552] 118331 | assign sext_ln1039_5_fu_8691_p1 = $signed(p_ZL7threshs_135_q0);
[2025-05-04 13:47:44,552]        |                                 ^
[2025-05-04 13:47:44,552] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118333:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,552]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,552] 118333 | assign sext_ln1039_60_fu_9956_p1 = $signed(p_ZL7threshs_190_q0);
[2025-05-04 13:47:44,552]        |                                  ^
[2025-05-04 13:47:44,552] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118335:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,553]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,553] 118335 | assign sext_ln1039_61_fu_9979_p1 = $signed(p_ZL7threshs_191_q0);
[2025-05-04 13:47:44,553]        |                                  ^
[2025-05-04 13:47:44,553] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118337:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,553]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,553] 118337 | assign sext_ln1039_62_fu_10002_p1 = $signed(p_ZL7threshs_192_q0);
[2025-05-04 13:47:44,553]        |                                   ^
[2025-05-04 13:47:44,553] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118339:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,553]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,553] 118339 | assign sext_ln1039_63_fu_10025_p1 = $signed(p_ZL7threshs_193_q0);
[2025-05-04 13:47:44,553]        |                                   ^
[2025-05-04 13:47:44,553] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118341:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,553]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,553] 118341 | assign sext_ln1039_64_fu_10048_p1 = $signed(p_ZL7threshs_194_q0);
[2025-05-04 13:47:44,553]        |                                   ^
[2025-05-04 13:47:44,553] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118343:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,553]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,553] 118343 | assign sext_ln1039_65_fu_10071_p1 = $signed(p_ZL7threshs_195_q0);
[2025-05-04 13:47:44,553]        |                                   ^
[2025-05-04 13:47:44,553] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118345:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,553]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,553] 118345 | assign sext_ln1039_66_fu_10094_p1 = $signed(p_ZL7threshs_196_q0);
[2025-05-04 13:47:44,553]        |                                   ^
[2025-05-04 13:47:44,554] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118347:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,554]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,554] 118347 | assign sext_ln1039_67_fu_10117_p1 = $signed(p_ZL7threshs_197_q0);
[2025-05-04 13:47:44,554]        |                                   ^
[2025-05-04 13:47:44,554] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118349:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,554]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,554] 118349 | assign sext_ln1039_68_fu_10140_p1 = $signed(p_ZL7threshs_198_q0);
[2025-05-04 13:47:44,554]        |                                   ^
[2025-05-04 13:47:44,554] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118351:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,554]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,554] 118351 | assign sext_ln1039_69_fu_10163_p1 = $signed(p_ZL7threshs_199_q0);
[2025-05-04 13:47:44,554]        |                                   ^
[2025-05-04 13:47:44,554] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118353:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,554]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,554] 118353 | assign sext_ln1039_6_fu_8714_p1 = $signed(p_ZL7threshs_136_q0);
[2025-05-04 13:47:44,554]        |                                 ^
[2025-05-04 13:47:44,554] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118355:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,554]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,554] 118355 | assign sext_ln1039_70_fu_10186_p1 = $signed(p_ZL7threshs_200_q0);
[2025-05-04 13:47:44,554]        |                                   ^
[2025-05-04 13:47:44,555] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118357:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,555]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,555] 118357 | assign sext_ln1039_71_fu_10209_p1 = $signed(p_ZL7threshs_201_q0);
[2025-05-04 13:47:44,555]        |                                   ^
[2025-05-04 13:47:44,555] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118359:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,555]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,555] 118359 | assign sext_ln1039_72_fu_10232_p1 = $signed(p_ZL7threshs_202_q0);
[2025-05-04 13:47:44,555]        |                                   ^
[2025-05-04 13:47:44,555] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118361:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,555]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,555] 118361 | assign sext_ln1039_73_fu_10255_p1 = $signed(p_ZL7threshs_203_q0);
[2025-05-04 13:47:44,555]        |                                   ^
[2025-05-04 13:47:44,555] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118363:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,555]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,555] 118363 | assign sext_ln1039_74_fu_10278_p1 = $signed(p_ZL7threshs_204_q0);
[2025-05-04 13:47:44,555]        |                                   ^
[2025-05-04 13:47:44,555] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118365:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,555]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,555] 118365 | assign sext_ln1039_75_fu_10301_p1 = $signed(p_ZL7threshs_205_q0);
[2025-05-04 13:47:44,555]        |                                   ^
[2025-05-04 13:47:44,555] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118367:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,555]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,556] 118367 | assign sext_ln1039_76_fu_10324_p1 = $signed(p_ZL7threshs_206_q0);
[2025-05-04 13:47:44,556]        |                                   ^
[2025-05-04 13:47:44,556] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118369:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,556]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,556] 118369 | assign sext_ln1039_77_fu_10347_p1 = $signed(p_ZL7threshs_207_q0);
[2025-05-04 13:47:44,556]        |                                   ^
[2025-05-04 13:47:44,556] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118371:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,556]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,556] 118371 | assign sext_ln1039_78_fu_10370_p1 = $signed(p_ZL7threshs_208_q0);
[2025-05-04 13:47:44,556]        |                                   ^
[2025-05-04 13:47:44,556] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118373:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,556]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,556] 118373 | assign sext_ln1039_79_fu_10393_p1 = $signed(p_ZL7threshs_209_q0);
[2025-05-04 13:47:44,556]        |                                   ^
[2025-05-04 13:47:44,556] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118375:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,556]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,556] 118375 | assign sext_ln1039_7_fu_8737_p1 = $signed(p_ZL7threshs_137_q0);
[2025-05-04 13:47:44,556]        |                                 ^
[2025-05-04 13:47:44,556] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118377:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,556]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,556] 118377 | assign sext_ln1039_80_fu_10416_p1 = $signed(p_ZL7threshs_210_q0);
[2025-05-04 13:47:44,556]        |                                   ^
[2025-05-04 13:47:44,556] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118379:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,557]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,557] 118379 | assign sext_ln1039_81_fu_10439_p1 = $signed(p_ZL7threshs_211_q0);
[2025-05-04 13:47:44,557]        |                                   ^
[2025-05-04 13:47:44,557] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118381:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,557]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,557] 118381 | assign sext_ln1039_82_fu_10462_p1 = $signed(p_ZL7threshs_212_q0);
[2025-05-04 13:47:44,557]        |                                   ^
[2025-05-04 13:47:44,557] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118383:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,557]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,557] 118383 | assign sext_ln1039_83_fu_10485_p1 = $signed(p_ZL7threshs_213_q0);
[2025-05-04 13:47:44,557]        |                                   ^
[2025-05-04 13:47:44,557] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118385:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,557]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,557] 118385 | assign sext_ln1039_84_fu_10508_p1 = $signed(p_ZL7threshs_214_q0);
[2025-05-04 13:47:44,557]        |                                   ^
[2025-05-04 13:47:44,557] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118387:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,557]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,557] 118387 | assign sext_ln1039_85_fu_10531_p1 = $signed(p_ZL7threshs_215_q0);
[2025-05-04 13:47:44,557]        |                                   ^
[2025-05-04 13:47:44,557] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118389:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,557]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,558] 118389 | assign sext_ln1039_86_fu_10554_p1 = $signed(p_ZL7threshs_216_q0);
[2025-05-04 13:47:44,558]        |                                   ^
[2025-05-04 13:47:44,558] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118391:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,558]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,558] 118391 | assign sext_ln1039_87_fu_10577_p1 = $signed(p_ZL7threshs_217_q0);
[2025-05-04 13:47:44,558]        |                                   ^
[2025-05-04 13:47:44,558] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118393:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,558]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,558] 118393 | assign sext_ln1039_88_fu_10600_p1 = $signed(p_ZL7threshs_218_q0);
[2025-05-04 13:47:44,558]        |                                   ^
[2025-05-04 13:47:44,558] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118395:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,558]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,558] 118395 | assign sext_ln1039_89_fu_10623_p1 = $signed(p_ZL7threshs_219_q0);
[2025-05-04 13:47:44,558]        |                                   ^
[2025-05-04 13:47:44,558] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118397:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,558]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,558] 118397 | assign sext_ln1039_8_fu_8760_p1 = $signed(p_ZL7threshs_138_q0);
[2025-05-04 13:47:44,558]        |                                 ^
[2025-05-04 13:47:44,558] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118399:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,558]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,558] 118399 | assign sext_ln1039_90_fu_10646_p1 = $signed(p_ZL7threshs_220_q0);
[2025-05-04 13:47:44,558]        |                                   ^
[2025-05-04 13:47:44,558] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118401:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,559]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,559] 118401 | assign sext_ln1039_91_fu_10669_p1 = $signed(p_ZL7threshs_221_q0);
[2025-05-04 13:47:44,559]        |                                   ^
[2025-05-04 13:47:44,559] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118403:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,559]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,559] 118403 | assign sext_ln1039_92_fu_10692_p1 = $signed(p_ZL7threshs_222_q0);
[2025-05-04 13:47:44,559]        |                                   ^
[2025-05-04 13:47:44,559] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118405:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,559]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,559] 118405 | assign sext_ln1039_93_fu_10715_p1 = $signed(p_ZL7threshs_223_q0);
[2025-05-04 13:47:44,559]        |                                   ^
[2025-05-04 13:47:44,559] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118407:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,559]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,559] 118407 | assign sext_ln1039_94_fu_10738_p1 = $signed(p_ZL7threshs_224_q0);
[2025-05-04 13:47:44,559]        |                                   ^
[2025-05-04 13:47:44,559] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118409:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,559]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,559] 118409 | assign sext_ln1039_95_fu_10761_p1 = $signed(p_ZL7threshs_225_q0);
[2025-05-04 13:47:44,559]        |                                   ^
[2025-05-04 13:47:44,559] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118411:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,559]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,559] 118411 | assign sext_ln1039_96_fu_10784_p1 = $signed(p_ZL7threshs_226_q0);
[2025-05-04 13:47:44,559]        |                                   ^
[2025-05-04 13:47:44,560] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118413:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,560]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,560] 118413 | assign sext_ln1039_97_fu_10807_p1 = $signed(p_ZL7threshs_227_q0);
[2025-05-04 13:47:44,560]        |                                   ^
[2025-05-04 13:47:44,560] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118415:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,560]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,560] 118415 | assign sext_ln1039_98_fu_10830_p1 = $signed(p_ZL7threshs_228_q0);
[2025-05-04 13:47:44,560]        |                                   ^
[2025-05-04 13:47:44,560] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118417:35: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,560]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,560] 118417 | assign sext_ln1039_99_fu_10853_p1 = $signed(p_ZL7threshs_229_q0);
[2025-05-04 13:47:44,560]        |                                   ^
[2025-05-04 13:47:44,560] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118419:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,560]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,560] 118419 | assign sext_ln1039_9_fu_8783_p1 = $signed(p_ZL7threshs_139_q0);
[2025-05-04 13:47:44,560]        |                                 ^
[2025-05-04 13:47:44,560] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118421:31: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:44,560]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,560] 118421 | assign sext_ln1039_fu_8576_p1 = $signed(p_ZL7threshs_130_q0);
[2025-05-04 13:47:44,560]        |                               ^
[2025-05-04 13:47:44,560] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118939:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,560]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,560] 118939 | assign zext_ln1039_100_fu_10880_p1 = $unsigned(sext_ln1039_100_fu_10876_p1);
[2025-05-04 13:47:44,561]        |                                    ^
[2025-05-04 13:47:44,561] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118941:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,561]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,561] 118941 | assign zext_ln1039_101_fu_10903_p1 = $unsigned(sext_ln1039_101_fu_10899_p1);
[2025-05-04 13:47:44,561]        |                                    ^
[2025-05-04 13:47:44,561] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118943:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,561]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,561] 118943 | assign zext_ln1039_102_fu_10926_p1 = $unsigned(sext_ln1039_102_fu_10922_p1);
[2025-05-04 13:47:44,561]        |                                    ^
[2025-05-04 13:47:44,561] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118945:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,561]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,561] 118945 | assign zext_ln1039_103_fu_10949_p1 = $unsigned(sext_ln1039_103_fu_10945_p1);
[2025-05-04 13:47:44,561]        |                                    ^
[2025-05-04 13:47:44,561] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118947:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,561]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,561] 118947 | assign zext_ln1039_104_fu_10972_p1 = $unsigned(sext_ln1039_104_fu_10968_p1);
[2025-05-04 13:47:44,561]        |                                    ^
[2025-05-04 13:47:44,561] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118949:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,561]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,561] 118949 | assign zext_ln1039_105_fu_10995_p1 = $unsigned(sext_ln1039_105_fu_10991_p1);
[2025-05-04 13:47:44,561]        |                                    ^
[2025-05-04 13:47:44,561] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118951:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,561]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,562] 118951 | assign zext_ln1039_106_fu_11018_p1 = $unsigned(sext_ln1039_106_fu_11014_p1);
[2025-05-04 13:47:44,562]        |                                    ^
[2025-05-04 13:47:44,562] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118953:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,562]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,562] 118953 | assign zext_ln1039_107_fu_11041_p1 = $unsigned(sext_ln1039_107_fu_11037_p1);
[2025-05-04 13:47:44,562]        |                                    ^
[2025-05-04 13:47:44,562] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118955:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,562]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,562] 118955 | assign zext_ln1039_108_fu_11064_p1 = $unsigned(sext_ln1039_108_fu_11060_p1);
[2025-05-04 13:47:44,562]        |                                    ^
[2025-05-04 13:47:44,562] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118957:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,562]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,562] 118957 | assign zext_ln1039_109_fu_11087_p1 = $unsigned(sext_ln1039_109_fu_11083_p1);
[2025-05-04 13:47:44,562]        |                                    ^
[2025-05-04 13:47:44,562] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118959:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,562]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,562] 118959 | assign zext_ln1039_10_fu_8810_p1 = $unsigned(sext_ln1039_10_fu_8806_p1);
[2025-05-04 13:47:44,562]        |                                  ^
[2025-05-04 13:47:44,562] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118961:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,562]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,562] 118961 | assign zext_ln1039_110_fu_11110_p1 = $unsigned(sext_ln1039_110_fu_11106_p1);
[2025-05-04 13:47:44,562]        |                                    ^
[2025-05-04 13:47:44,563] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118963:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,563]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,563] 118963 | assign zext_ln1039_111_fu_11133_p1 = $unsigned(sext_ln1039_111_fu_11129_p1);
[2025-05-04 13:47:44,563]        |                                    ^
[2025-05-04 13:47:44,563] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118965:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,563]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,563] 118965 | assign zext_ln1039_112_fu_11156_p1 = $unsigned(sext_ln1039_112_fu_11152_p1);
[2025-05-04 13:47:44,563]        |                                    ^
[2025-05-04 13:47:44,563] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118967:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,563]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,563] 118967 | assign zext_ln1039_113_fu_11179_p1 = $unsigned(sext_ln1039_113_fu_11175_p1);
[2025-05-04 13:47:44,563]        |                                    ^
[2025-05-04 13:47:44,563] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118969:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,563]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,563] 118969 | assign zext_ln1039_114_fu_11202_p1 = $unsigned(sext_ln1039_114_fu_11198_p1);
[2025-05-04 13:47:44,563]        |                                    ^
[2025-05-04 13:47:44,563] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118971:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,563]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,563] 118971 | assign zext_ln1039_115_fu_11225_p1 = $unsigned(sext_ln1039_115_fu_11221_p1);
[2025-05-04 13:47:44,563]        |                                    ^
[2025-05-04 13:47:44,563] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118973:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,563]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,563] 118973 | assign zext_ln1039_116_fu_11248_p1 = $unsigned(sext_ln1039_116_fu_11244_p1);
[2025-05-04 13:47:44,564]        |                                    ^
[2025-05-04 13:47:44,564] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118975:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,564]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,564] 118975 | assign zext_ln1039_117_fu_11271_p1 = $unsigned(sext_ln1039_117_fu_11267_p1);
[2025-05-04 13:47:44,564]        |                                    ^
[2025-05-04 13:47:44,564] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118977:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,564]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,564] 118977 | assign zext_ln1039_118_fu_11294_p1 = $unsigned(sext_ln1039_118_fu_11290_p1);
[2025-05-04 13:47:44,564]        |                                    ^
[2025-05-04 13:47:44,564] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118979:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,564]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,564] 118979 | assign zext_ln1039_119_fu_11317_p1 = $unsigned(sext_ln1039_119_fu_11313_p1);
[2025-05-04 13:47:44,564]        |                                    ^
[2025-05-04 13:47:44,564] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118981:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,564]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,564] 118981 | assign zext_ln1039_11_fu_8833_p1 = $unsigned(sext_ln1039_11_fu_8829_p1);
[2025-05-04 13:47:44,564]        |                                  ^
[2025-05-04 13:47:44,564] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118983:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,564]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,564] 118983 | assign zext_ln1039_120_fu_11340_p1 = $unsigned(sext_ln1039_120_fu_11336_p1);
[2025-05-04 13:47:44,564]        |                                    ^
[2025-05-04 13:47:44,564] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118985:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,564]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,565] 118985 | assign zext_ln1039_121_fu_11363_p1 = $unsigned(sext_ln1039_121_fu_11359_p1);
[2025-05-04 13:47:44,565]        |                                    ^
[2025-05-04 13:47:44,565] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118987:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,565]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,565] 118987 | assign zext_ln1039_122_fu_11386_p1 = $unsigned(sext_ln1039_122_fu_11382_p1);
[2025-05-04 13:47:44,565]        |                                    ^
[2025-05-04 13:47:44,565] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118989:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,565]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,565] 118989 | assign zext_ln1039_123_fu_11409_p1 = $unsigned(sext_ln1039_123_fu_11405_p1);
[2025-05-04 13:47:44,565]        |                                    ^
[2025-05-04 13:47:44,565] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118991:36: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,565]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,565] 118991 | assign zext_ln1039_124_fu_11432_p1 = $unsigned(sext_ln1039_124_fu_11428_p1);
[2025-05-04 13:47:44,565]        |                                    ^
[2025-05-04 13:47:44,565] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118993:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,565]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,565] 118993 | assign zext_ln1039_12_fu_8856_p1 = $unsigned(sext_ln1039_12_fu_8852_p1);
[2025-05-04 13:47:44,565]        |                                  ^
[2025-05-04 13:47:44,565] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118995:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,565]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,565] 118995 | assign zext_ln1039_13_fu_8879_p1 = $unsigned(sext_ln1039_13_fu_8875_p1);
[2025-05-04 13:47:44,565]        |                                  ^
[2025-05-04 13:47:44,566] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118997:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,566]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,566] 118997 | assign zext_ln1039_14_fu_8902_p1 = $unsigned(sext_ln1039_14_fu_8898_p1);
[2025-05-04 13:47:44,566]        |                                  ^
[2025-05-04 13:47:44,566] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:118999:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,566]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,566] 118999 | assign zext_ln1039_15_fu_8925_p1 = $unsigned(sext_ln1039_15_fu_8921_p1);
[2025-05-04 13:47:44,566]        |                                  ^
[2025-05-04 13:47:44,566] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119001:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,566]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,566] 119001 | assign zext_ln1039_16_fu_8948_p1 = $unsigned(sext_ln1039_16_fu_8944_p1);
[2025-05-04 13:47:44,566]        |                                  ^
[2025-05-04 13:47:44,566] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119003:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,566]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,566] 119003 | assign zext_ln1039_17_fu_8971_p1 = $unsigned(sext_ln1039_17_fu_8967_p1);
[2025-05-04 13:47:44,566]        |                                  ^
[2025-05-04 13:47:44,566] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119005:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,566]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,566] 119005 | assign zext_ln1039_18_fu_8994_p1 = $unsigned(sext_ln1039_18_fu_8990_p1);
[2025-05-04 13:47:44,566]        |                                  ^
[2025-05-04 13:47:44,566] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119007:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,566]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,567] 119007 | assign zext_ln1039_19_fu_9017_p1 = $unsigned(sext_ln1039_19_fu_9013_p1);
[2025-05-04 13:47:44,567]        |                                  ^
[2025-05-04 13:47:44,567] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119009:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,567]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,567] 119009 | assign zext_ln1039_1_fu_8603_p1 = $unsigned(sext_ln1039_1_fu_8599_p1);
[2025-05-04 13:47:44,567]        |                                 ^
[2025-05-04 13:47:44,567] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119011:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,567]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,567] 119011 | assign zext_ln1039_20_fu_9040_p1 = $unsigned(sext_ln1039_20_fu_9036_p1);
[2025-05-04 13:47:44,567]        |                                  ^
[2025-05-04 13:47:44,567] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119013:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,567]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,567] 119013 | assign zext_ln1039_21_fu_9063_p1 = $unsigned(sext_ln1039_21_fu_9059_p1);
[2025-05-04 13:47:44,567]        |                                  ^
[2025-05-04 13:47:44,567] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119015:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,567]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,567] 119015 | assign zext_ln1039_22_fu_9086_p1 = $unsigned(sext_ln1039_22_fu_9082_p1);
[2025-05-04 13:47:44,567]        |                                  ^
[2025-05-04 13:47:44,567] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119017:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,567]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,567] 119017 | assign zext_ln1039_23_fu_9109_p1 = $unsigned(sext_ln1039_23_fu_9105_p1);
[2025-05-04 13:47:44,567]        |                                  ^
[2025-05-04 13:47:44,568] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119019:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,568]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,568] 119019 | assign zext_ln1039_24_fu_9132_p1 = $unsigned(sext_ln1039_24_fu_9128_p1);
[2025-05-04 13:47:44,568]        |                                  ^
[2025-05-04 13:47:44,568] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119021:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,568]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,568] 119021 | assign zext_ln1039_25_fu_9155_p1 = $unsigned(sext_ln1039_25_fu_9151_p1);
[2025-05-04 13:47:44,568]        |                                  ^
[2025-05-04 13:47:44,568] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119023:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,568]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,568] 119023 | assign zext_ln1039_26_fu_9178_p1 = $unsigned(sext_ln1039_26_fu_9174_p1);
[2025-05-04 13:47:44,568]        |                                  ^
[2025-05-04 13:47:44,568] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119025:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,568]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,568] 119025 | assign zext_ln1039_27_fu_9201_p1 = $unsigned(sext_ln1039_27_fu_9197_p1);
[2025-05-04 13:47:44,568]        |                                  ^
[2025-05-04 13:47:44,568] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119027:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,568]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,568] 119027 | assign zext_ln1039_28_fu_9224_p1 = $unsigned(sext_ln1039_28_fu_9220_p1);
[2025-05-04 13:47:44,568]        |                                  ^
[2025-05-04 13:47:44,568] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119029:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,568]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,569] 119029 | assign zext_ln1039_29_fu_9247_p1 = $unsigned(sext_ln1039_29_fu_9243_p1);
[2025-05-04 13:47:44,569]        |                                  ^
[2025-05-04 13:47:44,569] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119031:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,569]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,569] 119031 | assign zext_ln1039_2_fu_8626_p1 = $unsigned(sext_ln1039_2_fu_8622_p1);
[2025-05-04 13:47:44,569]        |                                 ^
[2025-05-04 13:47:44,569] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119033:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,569]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,569] 119033 | assign zext_ln1039_30_fu_9270_p1 = $unsigned(sext_ln1039_30_fu_9266_p1);
[2025-05-04 13:47:44,569]        |                                  ^
[2025-05-04 13:47:44,569] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119035:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,569]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,569] 119035 | assign zext_ln1039_31_fu_9293_p1 = $unsigned(sext_ln1039_31_fu_9289_p1);
[2025-05-04 13:47:44,569]        |                                  ^
[2025-05-04 13:47:44,569] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119037:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,569]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,569] 119037 | assign zext_ln1039_32_fu_9316_p1 = $unsigned(sext_ln1039_32_fu_9312_p1);
[2025-05-04 13:47:44,569]        |                                  ^
[2025-05-04 13:47:44,569] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119039:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,569]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,569] 119039 | assign zext_ln1039_33_fu_9339_p1 = $unsigned(sext_ln1039_33_fu_9335_p1);
[2025-05-04 13:47:44,569]        |                                  ^
[2025-05-04 13:47:44,569] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119041:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,570]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,570] 119041 | assign zext_ln1039_34_fu_9362_p1 = $unsigned(sext_ln1039_34_fu_9358_p1);
[2025-05-04 13:47:44,570]        |                                  ^
[2025-05-04 13:47:44,570] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119043:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,570]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,570] 119043 | assign zext_ln1039_35_fu_9385_p1 = $unsigned(sext_ln1039_35_fu_9381_p1);
[2025-05-04 13:47:44,570]        |                                  ^
[2025-05-04 13:47:44,570] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119045:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,570]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,570] 119045 | assign zext_ln1039_36_fu_9408_p1 = $unsigned(sext_ln1039_36_fu_9404_p1);
[2025-05-04 13:47:44,570]        |                                  ^
[2025-05-04 13:47:44,570] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119047:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,570]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,570] 119047 | assign zext_ln1039_37_fu_9431_p1 = $unsigned(sext_ln1039_37_fu_9427_p1);
[2025-05-04 13:47:44,570]        |                                  ^
[2025-05-04 13:47:44,570] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119049:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,570]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,570] 119049 | assign zext_ln1039_38_fu_9454_p1 = $unsigned(sext_ln1039_38_fu_9450_p1);
[2025-05-04 13:47:44,570]        |                                  ^
[2025-05-04 13:47:44,570] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119051:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,570]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,570] 119051 | assign zext_ln1039_39_fu_9477_p1 = $unsigned(sext_ln1039_39_fu_9473_p1);
[2025-05-04 13:47:44,571]        |                                  ^
[2025-05-04 13:47:44,571] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119053:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,571]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,571] 119053 | assign zext_ln1039_3_fu_8649_p1 = $unsigned(sext_ln1039_3_fu_8645_p1);
[2025-05-04 13:47:44,571]        |                                 ^
[2025-05-04 13:47:44,571] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119055:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,571]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,571] 119055 | assign zext_ln1039_40_fu_9500_p1 = $unsigned(sext_ln1039_40_fu_9496_p1);
[2025-05-04 13:47:44,571]        |                                  ^
[2025-05-04 13:47:44,571] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119057:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,571]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,571] 119057 | assign zext_ln1039_41_fu_9523_p1 = $unsigned(sext_ln1039_41_fu_9519_p1);
[2025-05-04 13:47:44,571]        |                                  ^
[2025-05-04 13:47:44,571] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119059:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,571]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,571] 119059 | assign zext_ln1039_42_fu_9546_p1 = $unsigned(sext_ln1039_42_fu_9542_p1);
[2025-05-04 13:47:44,571]        |                                  ^
[2025-05-04 13:47:44,571] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119061:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,571]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,571] 119061 | assign zext_ln1039_43_fu_9569_p1 = $unsigned(sext_ln1039_43_fu_9565_p1);
[2025-05-04 13:47:44,571]        |                                  ^
[2025-05-04 13:47:44,571] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119063:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,571]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,572] 119063 | assign zext_ln1039_44_fu_9592_p1 = $unsigned(sext_ln1039_44_fu_9588_p1);
[2025-05-04 13:47:44,572]        |                                  ^
[2025-05-04 13:47:44,572] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119065:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,572]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,572] 119065 | assign zext_ln1039_45_fu_9615_p1 = $unsigned(sext_ln1039_45_fu_9611_p1);
[2025-05-04 13:47:44,572]        |                                  ^
[2025-05-04 13:47:44,572] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119067:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,572]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,572] 119067 | assign zext_ln1039_46_fu_9638_p1 = $unsigned(sext_ln1039_46_fu_9634_p1);
[2025-05-04 13:47:44,572]        |                                  ^
[2025-05-04 13:47:44,572] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119069:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,572]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,572] 119069 | assign zext_ln1039_47_fu_9661_p1 = $unsigned(sext_ln1039_47_fu_9657_p1);
[2025-05-04 13:47:44,572]        |                                  ^
[2025-05-04 13:47:44,572] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119071:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,572]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,572] 119071 | assign zext_ln1039_48_fu_9684_p1 = $unsigned(sext_ln1039_48_fu_9680_p1);
[2025-05-04 13:47:44,572]        |                                  ^
[2025-05-04 13:47:44,572] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119073:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,572]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,572] 119073 | assign zext_ln1039_49_fu_9707_p1 = $unsigned(sext_ln1039_49_fu_9703_p1);
[2025-05-04 13:47:44,572]        |                                  ^
[2025-05-04 13:47:44,572] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119075:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,573]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,573] 119075 | assign zext_ln1039_4_fu_8672_p1 = $unsigned(sext_ln1039_4_fu_8668_p1);
[2025-05-04 13:47:44,573]        |                                 ^
[2025-05-04 13:47:44,573] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119077:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,573]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,573] 119077 | assign zext_ln1039_50_fu_9730_p1 = $unsigned(sext_ln1039_50_fu_9726_p1);
[2025-05-04 13:47:44,573]        |                                  ^
[2025-05-04 13:47:44,573] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119079:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,573]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,573] 119079 | assign zext_ln1039_51_fu_9753_p1 = $unsigned(sext_ln1039_51_fu_9749_p1);
[2025-05-04 13:47:44,573]        |                                  ^
[2025-05-04 13:47:44,573] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119081:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,573]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,573] 119081 | assign zext_ln1039_52_fu_9776_p1 = $unsigned(sext_ln1039_52_fu_9772_p1);
[2025-05-04 13:47:44,573]        |                                  ^
[2025-05-04 13:47:44,573] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119083:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,573]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,573] 119083 | assign zext_ln1039_53_fu_9799_p1 = $unsigned(sext_ln1039_53_fu_9795_p1);
[2025-05-04 13:47:44,573]        |                                  ^
[2025-05-04 13:47:44,573] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119085:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,573]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,573] 119085 | assign zext_ln1039_54_fu_9822_p1 = $unsigned(sext_ln1039_54_fu_9818_p1);
[2025-05-04 13:47:44,574]        |                                  ^
[2025-05-04 13:47:44,574] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119087:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,574]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,574] 119087 | assign zext_ln1039_55_fu_9845_p1 = $unsigned(sext_ln1039_55_fu_9841_p1);
[2025-05-04 13:47:44,574]        |                                  ^
[2025-05-04 13:47:44,574] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119089:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,574]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,574] 119089 | assign zext_ln1039_56_fu_9868_p1 = $unsigned(sext_ln1039_56_fu_9864_p1);
[2025-05-04 13:47:44,574]        |                                  ^
[2025-05-04 13:47:44,574] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119091:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,574]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,574] 119091 | assign zext_ln1039_57_fu_9891_p1 = $unsigned(sext_ln1039_57_fu_9887_p1);
[2025-05-04 13:47:44,574]        |                                  ^
[2025-05-04 13:47:44,574] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119093:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,574]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,574] 119093 | assign zext_ln1039_58_fu_9914_p1 = $unsigned(sext_ln1039_58_fu_9910_p1);
[2025-05-04 13:47:44,574]        |                                  ^
[2025-05-04 13:47:44,574] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119095:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,574]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,574] 119095 | assign zext_ln1039_59_fu_9937_p1 = $unsigned(sext_ln1039_59_fu_9933_p1);
[2025-05-04 13:47:44,574]        |                                  ^
[2025-05-04 13:47:44,574] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119097:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,574]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,575] 119097 | assign zext_ln1039_5_fu_8695_p1 = $unsigned(sext_ln1039_5_fu_8691_p1);
[2025-05-04 13:47:44,575]        |                                 ^
[2025-05-04 13:47:44,575] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119099:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,575]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,575] 119099 | assign zext_ln1039_60_fu_9960_p1 = $unsigned(sext_ln1039_60_fu_9956_p1);
[2025-05-04 13:47:44,575]        |                                  ^
[2025-05-04 13:47:44,575] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119101:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,575]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,575] 119101 | assign zext_ln1039_61_fu_9983_p1 = $unsigned(sext_ln1039_61_fu_9979_p1);
[2025-05-04 13:47:44,575]        |                                  ^
[2025-05-04 13:47:44,575] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119103:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,575]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,575] 119103 | assign zext_ln1039_62_fu_10006_p1 = $unsigned(sext_ln1039_62_fu_10002_p1);
[2025-05-04 13:47:44,575]        |                                   ^
[2025-05-04 13:47:44,575] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119105:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,575]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,575] 119105 | assign zext_ln1039_63_fu_10029_p1 = $unsigned(sext_ln1039_63_fu_10025_p1);
[2025-05-04 13:47:44,575]        |                                   ^
[2025-05-04 13:47:44,575] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119107:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,575]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,575] 119107 | assign zext_ln1039_64_fu_10052_p1 = $unsigned(sext_ln1039_64_fu_10048_p1);
[2025-05-04 13:47:44,575]        |                                   ^
[2025-05-04 13:47:44,576] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119109:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,576]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,576] 119109 | assign zext_ln1039_65_fu_10075_p1 = $unsigned(sext_ln1039_65_fu_10071_p1);
[2025-05-04 13:47:44,576]        |                                   ^
[2025-05-04 13:47:44,576] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119111:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,576]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,576] 119111 | assign zext_ln1039_66_fu_10098_p1 = $unsigned(sext_ln1039_66_fu_10094_p1);
[2025-05-04 13:47:44,576]        |                                   ^
[2025-05-04 13:47:44,576] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119113:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,576]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,576] 119113 | assign zext_ln1039_67_fu_10121_p1 = $unsigned(sext_ln1039_67_fu_10117_p1);
[2025-05-04 13:47:44,576]        |                                   ^
[2025-05-04 13:47:44,576] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119115:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,576]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,576] 119115 | assign zext_ln1039_68_fu_10144_p1 = $unsigned(sext_ln1039_68_fu_10140_p1);
[2025-05-04 13:47:44,576]        |                                   ^
[2025-05-04 13:47:44,576] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119117:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,576]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,576] 119117 | assign zext_ln1039_69_fu_10167_p1 = $unsigned(sext_ln1039_69_fu_10163_p1);
[2025-05-04 13:47:44,576]        |                                   ^
[2025-05-04 13:47:44,576] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119119:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,576]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,577] 119119 | assign zext_ln1039_6_fu_8718_p1 = $unsigned(sext_ln1039_6_fu_8714_p1);
[2025-05-04 13:47:44,577]        |                                 ^
[2025-05-04 13:47:44,577] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119121:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,577]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,577] 119121 | assign zext_ln1039_70_fu_10190_p1 = $unsigned(sext_ln1039_70_fu_10186_p1);
[2025-05-04 13:47:44,577]        |                                   ^
[2025-05-04 13:47:44,577] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119123:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,577]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,577] 119123 | assign zext_ln1039_71_fu_10213_p1 = $unsigned(sext_ln1039_71_fu_10209_p1);
[2025-05-04 13:47:44,577]        |                                   ^
[2025-05-04 13:47:44,577] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119125:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,577]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,577] 119125 | assign zext_ln1039_72_fu_10236_p1 = $unsigned(sext_ln1039_72_fu_10232_p1);
[2025-05-04 13:47:44,577]        |                                   ^
[2025-05-04 13:47:44,577] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119127:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,577]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,577] 119127 | assign zext_ln1039_73_fu_10259_p1 = $unsigned(sext_ln1039_73_fu_10255_p1);
[2025-05-04 13:47:44,577]        |                                   ^
[2025-05-04 13:47:44,577] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119129:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,577]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,577] 119129 | assign zext_ln1039_74_fu_10282_p1 = $unsigned(sext_ln1039_74_fu_10278_p1);
[2025-05-04 13:47:44,577]        |                                   ^
[2025-05-04 13:47:44,577] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119131:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,578]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,578] 119131 | assign zext_ln1039_75_fu_10305_p1 = $unsigned(sext_ln1039_75_fu_10301_p1);
[2025-05-04 13:47:44,578]        |                                   ^
[2025-05-04 13:47:44,578] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119133:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,578]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,578] 119133 | assign zext_ln1039_76_fu_10328_p1 = $unsigned(sext_ln1039_76_fu_10324_p1);
[2025-05-04 13:47:44,578]        |                                   ^
[2025-05-04 13:47:44,578] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119135:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,578]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,578] 119135 | assign zext_ln1039_77_fu_10351_p1 = $unsigned(sext_ln1039_77_fu_10347_p1);
[2025-05-04 13:47:44,578]        |                                   ^
[2025-05-04 13:47:44,578] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119137:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,578]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,578] 119137 | assign zext_ln1039_78_fu_10374_p1 = $unsigned(sext_ln1039_78_fu_10370_p1);
[2025-05-04 13:47:44,578]        |                                   ^
[2025-05-04 13:47:44,578] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119139:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,578]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,578] 119139 | assign zext_ln1039_79_fu_10397_p1 = $unsigned(sext_ln1039_79_fu_10393_p1);
[2025-05-04 13:47:44,578]        |                                   ^
[2025-05-04 13:47:44,578] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119141:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,578]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,578] 119141 | assign zext_ln1039_7_fu_8741_p1 = $unsigned(sext_ln1039_7_fu_8737_p1);
[2025-05-04 13:47:44,579]        |                                 ^
[2025-05-04 13:47:44,579] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119143:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,579]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,579] 119143 | assign zext_ln1039_80_fu_10420_p1 = $unsigned(sext_ln1039_80_fu_10416_p1);
[2025-05-04 13:47:44,579]        |                                   ^
[2025-05-04 13:47:44,579] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119145:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,579]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,579] 119145 | assign zext_ln1039_81_fu_10443_p1 = $unsigned(sext_ln1039_81_fu_10439_p1);
[2025-05-04 13:47:44,579]        |                                   ^
[2025-05-04 13:47:44,579] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119147:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,579]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,579] 119147 | assign zext_ln1039_82_fu_10466_p1 = $unsigned(sext_ln1039_82_fu_10462_p1);
[2025-05-04 13:47:44,579]        |                                   ^
[2025-05-04 13:47:44,579] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119149:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,579]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,579] 119149 | assign zext_ln1039_83_fu_10489_p1 = $unsigned(sext_ln1039_83_fu_10485_p1);
[2025-05-04 13:47:44,579]        |                                   ^
[2025-05-04 13:47:44,579] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119151:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,579]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,579] 119151 | assign zext_ln1039_84_fu_10512_p1 = $unsigned(sext_ln1039_84_fu_10508_p1);
[2025-05-04 13:47:44,579]        |                                   ^
[2025-05-04 13:47:44,579] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119153:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,579]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,580] 119153 | assign zext_ln1039_85_fu_10535_p1 = $unsigned(sext_ln1039_85_fu_10531_p1);
[2025-05-04 13:47:44,580]        |                                   ^
[2025-05-04 13:47:44,580] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119155:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,580]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,580] 119155 | assign zext_ln1039_86_fu_10558_p1 = $unsigned(sext_ln1039_86_fu_10554_p1);
[2025-05-04 13:47:44,580]        |                                   ^
[2025-05-04 13:47:44,580] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119157:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,580]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,580] 119157 | assign zext_ln1039_87_fu_10581_p1 = $unsigned(sext_ln1039_87_fu_10577_p1);
[2025-05-04 13:47:44,580]        |                                   ^
[2025-05-04 13:47:44,580] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119159:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,580]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,580] 119159 | assign zext_ln1039_88_fu_10604_p1 = $unsigned(sext_ln1039_88_fu_10600_p1);
[2025-05-04 13:47:44,580]        |                                   ^
[2025-05-04 13:47:44,580] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119161:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,580]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,580] 119161 | assign zext_ln1039_89_fu_10627_p1 = $unsigned(sext_ln1039_89_fu_10623_p1);
[2025-05-04 13:47:44,580]        |                                   ^
[2025-05-04 13:47:44,580] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119163:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,580]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,580] 119163 | assign zext_ln1039_8_fu_8764_p1 = $unsigned(sext_ln1039_8_fu_8760_p1);
[2025-05-04 13:47:44,580]        |                                 ^
[2025-05-04 13:47:44,581] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119165:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,581]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,581] 119165 | assign zext_ln1039_90_fu_10650_p1 = $unsigned(sext_ln1039_90_fu_10646_p1);
[2025-05-04 13:47:44,581]        |                                   ^
[2025-05-04 13:47:44,581] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119167:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,581]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,581] 119167 | assign zext_ln1039_91_fu_10673_p1 = $unsigned(sext_ln1039_91_fu_10669_p1);
[2025-05-04 13:47:44,581]        |                                   ^
[2025-05-04 13:47:44,581] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119169:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,581]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,581] 119169 | assign zext_ln1039_92_fu_10696_p1 = $unsigned(sext_ln1039_92_fu_10692_p1);
[2025-05-04 13:47:44,581]        |                                   ^
[2025-05-04 13:47:44,581] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119171:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,581]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,581] 119171 | assign zext_ln1039_93_fu_10719_p1 = $unsigned(sext_ln1039_93_fu_10715_p1);
[2025-05-04 13:47:44,581]        |                                   ^
[2025-05-04 13:47:44,581] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119173:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,581]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,581] 119173 | assign zext_ln1039_94_fu_10742_p1 = $unsigned(sext_ln1039_94_fu_10738_p1);
[2025-05-04 13:47:44,581]        |                                   ^
[2025-05-04 13:47:44,581] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119175:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,581]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,581] 119175 | assign zext_ln1039_95_fu_10765_p1 = $unsigned(sext_ln1039_95_fu_10761_p1);
[2025-05-04 13:47:44,582]        |                                   ^
[2025-05-04 13:47:44,582] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119177:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,582]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,582] 119177 | assign zext_ln1039_96_fu_10788_p1 = $unsigned(sext_ln1039_96_fu_10784_p1);
[2025-05-04 13:47:44,582]        |                                   ^
[2025-05-04 13:47:44,582] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119179:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,582]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,582] 119179 | assign zext_ln1039_97_fu_10811_p1 = $unsigned(sext_ln1039_97_fu_10807_p1);
[2025-05-04 13:47:44,582]        |                                   ^
[2025-05-04 13:47:44,582] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119181:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,582]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,582] 119181 | assign zext_ln1039_98_fu_10834_p1 = $unsigned(sext_ln1039_98_fu_10830_p1);
[2025-05-04 13:47:44,582]        |                                   ^
[2025-05-04 13:47:44,582] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119183:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,582]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,582] 119183 | assign zext_ln1039_99_fu_10857_p1 = $unsigned(sext_ln1039_99_fu_10853_p1);
[2025-05-04 13:47:44,582]        |                                   ^
[2025-05-04 13:47:44,582] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119185:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,582]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,582] 119185 | assign zext_ln1039_9_fu_8787_p1 = $unsigned(sext_ln1039_9_fu_8783_p1);
[2025-05-04 13:47:44,582]        |                                 ^
[2025-05-04 13:47:44,583] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119187:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 15 bits.
[2025-05-04 13:47:44,583]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,583] 119187 | assign zext_ln1039_fu_8580_p1 = $unsigned(sext_ln1039_fu_8576_p1);
[2025-05-04 13:47:44,583]        |                               ^
[2025-05-04 13:47:44,583] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119189:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_101_fu_8146_p2' generates 1 bits.
[2025-05-04 13:47:44,583]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,583] 119189 | assign zext_ln218_100_fu_8152_p1 = xor_ln1039_101_fu_8146_p2;
[2025-05-04 13:47:44,583]        |                                  ^
[2025-05-04 13:47:44,583] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119191:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_102_fu_8161_p2' generates 1 bits.
[2025-05-04 13:47:44,583]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,583] 119191 | assign zext_ln218_101_fu_8167_p1 = xor_ln1039_102_fu_8161_p2;
[2025-05-04 13:47:44,583]        |                                  ^
[2025-05-04 13:47:44,583] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119193:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_103_fu_8176_p2' generates 1 bits.
[2025-05-04 13:47:44,583]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,583] 119193 | assign zext_ln218_102_fu_8182_p1 = xor_ln1039_103_fu_8176_p2;
[2025-05-04 13:47:44,583]        |                                  ^
[2025-05-04 13:47:44,583] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119195:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_104_fu_8191_p2' generates 1 bits.
[2025-05-04 13:47:44,583]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,583] 119195 | assign zext_ln218_103_fu_8197_p1 = xor_ln1039_104_fu_8191_p2;
[2025-05-04 13:47:44,583]        |                                  ^
[2025-05-04 13:47:44,583] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119197:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_105_fu_8206_p2' generates 1 bits.
[2025-05-04 13:47:44,583]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,583] 119197 | assign zext_ln218_104_fu_8212_p1 = xor_ln1039_105_fu_8206_p2;
[2025-05-04 13:47:44,584]        |                                  ^
[2025-05-04 13:47:44,584] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119199:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_106_fu_8221_p2' generates 1 bits.
[2025-05-04 13:47:44,584]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,584] 119199 | assign zext_ln218_105_fu_8227_p1 = xor_ln1039_106_fu_8221_p2;
[2025-05-04 13:47:44,584]        |                                  ^
[2025-05-04 13:47:44,584] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119201:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_107_fu_8236_p2' generates 1 bits.
[2025-05-04 13:47:44,584]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,584] 119201 | assign zext_ln218_106_fu_8242_p1 = xor_ln1039_107_fu_8236_p2;
[2025-05-04 13:47:44,584]        |                                  ^
[2025-05-04 13:47:44,584] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119203:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_108_fu_8251_p2' generates 1 bits.
[2025-05-04 13:47:44,584]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,584] 119203 | assign zext_ln218_107_fu_8257_p1 = xor_ln1039_108_fu_8251_p2;
[2025-05-04 13:47:44,584]        |                                  ^
[2025-05-04 13:47:44,584] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119205:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_109_fu_8266_p2' generates 1 bits.
[2025-05-04 13:47:44,584]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,584] 119205 | assign zext_ln218_108_fu_8272_p1 = xor_ln1039_109_fu_8266_p2;
[2025-05-04 13:47:44,584]        |                                  ^
[2025-05-04 13:47:44,584] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119207:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_110_fu_8281_p2' generates 1 bits.
[2025-05-04 13:47:44,584]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,584] 119207 | assign zext_ln218_109_fu_8287_p1 = xor_ln1039_110_fu_8281_p2;
[2025-05-04 13:47:44,584]        |                                  ^
[2025-05-04 13:47:44,585] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119209:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_6796_p2' generates 1 bits.
[2025-05-04 13:47:44,585]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,585] 119209 | assign zext_ln218_10_fu_6802_p1 = xor_ln1039_11_fu_6796_p2;
[2025-05-04 13:47:44,585]        |                                 ^
[2025-05-04 13:47:44,585] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119211:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_111_fu_8296_p2' generates 1 bits.
[2025-05-04 13:47:44,585]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,585] 119211 | assign zext_ln218_110_fu_8302_p1 = xor_ln1039_111_fu_8296_p2;
[2025-05-04 13:47:44,585]        |                                  ^
[2025-05-04 13:47:44,585] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119213:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_112_fu_8311_p2' generates 1 bits.
[2025-05-04 13:47:44,585]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,585] 119213 | assign zext_ln218_111_fu_8317_p1 = xor_ln1039_112_fu_8311_p2;
[2025-05-04 13:47:44,585]        |                                  ^
[2025-05-04 13:47:44,585] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119215:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_113_fu_8326_p2' generates 1 bits.
[2025-05-04 13:47:44,585]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,585] 119215 | assign zext_ln218_112_fu_8332_p1 = xor_ln1039_113_fu_8326_p2;
[2025-05-04 13:47:44,585]        |                                  ^
[2025-05-04 13:47:44,585] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119217:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_114_fu_8341_p2' generates 1 bits.
[2025-05-04 13:47:44,585]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,585] 119217 | assign zext_ln218_113_fu_8347_p1 = xor_ln1039_114_fu_8341_p2;
[2025-05-04 13:47:44,585]        |                                  ^
[2025-05-04 13:47:44,585] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119219:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_115_fu_8356_p2' generates 1 bits.
[2025-05-04 13:47:44,585]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,586] 119219 | assign zext_ln218_114_fu_8362_p1 = xor_ln1039_115_fu_8356_p2;
[2025-05-04 13:47:44,586]        |                                  ^
[2025-05-04 13:47:44,586] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119221:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_116_fu_8371_p2' generates 1 bits.
[2025-05-04 13:47:44,586]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,586] 119221 | assign zext_ln218_115_fu_8377_p1 = xor_ln1039_116_fu_8371_p2;
[2025-05-04 13:47:44,586]        |                                  ^
[2025-05-04 13:47:44,586] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119223:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_117_fu_8386_p2' generates 1 bits.
[2025-05-04 13:47:44,586]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,586] 119223 | assign zext_ln218_116_fu_8392_p1 = xor_ln1039_117_fu_8386_p2;
[2025-05-04 13:47:44,586]        |                                  ^
[2025-05-04 13:47:44,586] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119225:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_118_fu_8401_p2' generates 1 bits.
[2025-05-04 13:47:44,586]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,586] 119225 | assign zext_ln218_117_fu_8407_p1 = xor_ln1039_118_fu_8401_p2;
[2025-05-04 13:47:44,586]        |                                  ^
[2025-05-04 13:47:44,586] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119227:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_119_fu_8416_p2' generates 1 bits.
[2025-05-04 13:47:44,586]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,586] 119227 | assign zext_ln218_118_fu_8422_p1 = xor_ln1039_119_fu_8416_p2;
[2025-05-04 13:47:44,586]        |                                  ^
[2025-05-04 13:47:44,586] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119229:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_120_fu_8431_p2' generates 1 bits.
[2025-05-04 13:47:44,586]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,586] 119229 | assign zext_ln218_119_fu_8437_p1 = xor_ln1039_120_fu_8431_p2;
[2025-05-04 13:47:44,586]        |                                  ^
[2025-05-04 13:47:44,586] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119231:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_6811_p2' generates 1 bits.
[2025-05-04 13:47:44,587]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,587] 119231 | assign zext_ln218_11_fu_6817_p1 = xor_ln1039_12_fu_6811_p2;
[2025-05-04 13:47:44,587]        |                                 ^
[2025-05-04 13:47:44,587] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119233:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_121_fu_8446_p2' generates 1 bits.
[2025-05-04 13:47:44,587]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,587] 119233 | assign zext_ln218_120_fu_8452_p1 = xor_ln1039_121_fu_8446_p2;
[2025-05-04 13:47:44,587]        |                                  ^
[2025-05-04 13:47:44,587] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119235:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_122_fu_8461_p2' generates 1 bits.
[2025-05-04 13:47:44,587]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,587] 119235 | assign zext_ln218_121_fu_8467_p1 = xor_ln1039_122_fu_8461_p2;
[2025-05-04 13:47:44,587]        |                                  ^
[2025-05-04 13:47:44,587] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119237:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_123_fu_8476_p2' generates 1 bits.
[2025-05-04 13:47:44,587]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,587] 119237 | assign zext_ln218_122_fu_8482_p1 = xor_ln1039_123_fu_8476_p2;
[2025-05-04 13:47:44,587]        |                                  ^
[2025-05-04 13:47:44,587] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119239:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_124_fu_8491_p2' generates 1 bits.
[2025-05-04 13:47:44,587]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,587] 119239 | assign zext_ln218_123_fu_8497_p1 = xor_ln1039_124_fu_8491_p2;
[2025-05-04 13:47:44,587]        |                                  ^
[2025-05-04 13:47:44,587] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119241:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_125_fu_8506_p2' generates 1 bits.
[2025-05-04 13:47:44,587]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,587] 119241 | assign zext_ln218_124_fu_8512_p1 = xor_ln1039_125_fu_8506_p2;
[2025-05-04 13:47:44,588]        |                                  ^
[2025-05-04 13:47:44,588] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119243:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_126_fu_8521_p2' generates 1 bits.
[2025-05-04 13:47:44,588]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,588] 119243 | assign zext_ln218_125_fu_8527_p1 = xor_ln1039_126_fu_8521_p2;
[2025-05-04 13:47:44,588]        |                                  ^
[2025-05-04 13:47:44,588] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119245:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_127_fu_8536_p2' generates 1 bits.
[2025-05-04 13:47:44,588]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,588] 119245 | assign zext_ln218_126_fu_8542_p1 = xor_ln1039_127_fu_8536_p2;
[2025-05-04 13:47:44,588]        |                                  ^
[2025-05-04 13:47:44,588] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119247:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_128_fu_8551_p2' generates 1 bits.
[2025-05-04 13:47:44,588]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,588] 119247 | assign zext_ln218_127_fu_8557_p1 = xor_ln1039_128_fu_8551_p2;
[2025-05-04 13:47:44,588]        |                                  ^
[2025-05-04 13:47:44,588] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119249:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_129_fu_8566_p2' generates 1 bits.
[2025-05-04 13:47:44,588]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,588] 119249 | assign zext_ln218_128_fu_8572_p1 = xor_ln1039_129_fu_8566_p2;
[2025-05-04 13:47:44,588]        |                                  ^
[2025-05-04 13:47:44,588] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119251:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_130_fu_8589_p2' generates 1 bits.
[2025-05-04 13:47:44,588]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,588] 119251 | assign zext_ln218_129_fu_8595_p1 = xor_ln1039_130_fu_8589_p2;
[2025-05-04 13:47:44,588]        |                                  ^
[2025-05-04 13:47:44,588] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119253:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_6826_p2' generates 1 bits.
[2025-05-04 13:47:44,588]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,589] 119253 | assign zext_ln218_12_fu_6832_p1 = xor_ln1039_13_fu_6826_p2;
[2025-05-04 13:47:44,589]        |                                 ^
[2025-05-04 13:47:44,589] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119255:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_131_fu_8612_p2' generates 1 bits.
[2025-05-04 13:47:44,589]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,589] 119255 | assign zext_ln218_130_fu_8618_p1 = xor_ln1039_131_fu_8612_p2;
[2025-05-04 13:47:44,589]        |                                  ^
[2025-05-04 13:47:44,589] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119257:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_132_fu_8635_p2' generates 1 bits.
[2025-05-04 13:47:44,589]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,589] 119257 | assign zext_ln218_131_fu_8641_p1 = xor_ln1039_132_fu_8635_p2;
[2025-05-04 13:47:44,589]        |                                  ^
[2025-05-04 13:47:44,589] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119259:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_133_fu_8658_p2' generates 1 bits.
[2025-05-04 13:47:44,589]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,589] 119259 | assign zext_ln218_132_fu_8664_p1 = xor_ln1039_133_fu_8658_p2;
[2025-05-04 13:47:44,589]        |                                  ^
[2025-05-04 13:47:44,589] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119261:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_134_fu_8681_p2' generates 1 bits.
[2025-05-04 13:47:44,589]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,589] 119261 | assign zext_ln218_133_fu_8687_p1 = xor_ln1039_134_fu_8681_p2;
[2025-05-04 13:47:44,589]        |                                  ^
[2025-05-04 13:47:44,589] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119263:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_135_fu_8704_p2' generates 1 bits.
[2025-05-04 13:47:44,589]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,589] 119263 | assign zext_ln218_134_fu_8710_p1 = xor_ln1039_135_fu_8704_p2;
[2025-05-04 13:47:44,589]        |                                  ^
[2025-05-04 13:47:44,589] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119265:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_136_fu_8727_p2' generates 1 bits.
[2025-05-04 13:47:44,590]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,590] 119265 | assign zext_ln218_135_fu_8733_p1 = xor_ln1039_136_fu_8727_p2;
[2025-05-04 13:47:44,590]        |                                  ^
[2025-05-04 13:47:44,590] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119267:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_137_fu_8750_p2' generates 1 bits.
[2025-05-04 13:47:44,590]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,590] 119267 | assign zext_ln218_136_fu_8756_p1 = xor_ln1039_137_fu_8750_p2;
[2025-05-04 13:47:44,590]        |                                  ^
[2025-05-04 13:47:44,590] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119269:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_138_fu_8773_p2' generates 1 bits.
[2025-05-04 13:47:44,590]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,590] 119269 | assign zext_ln218_137_fu_8779_p1 = xor_ln1039_138_fu_8773_p2;
[2025-05-04 13:47:44,590]        |                                  ^
[2025-05-04 13:47:44,590] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119271:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_139_fu_8796_p2' generates 1 bits.
[2025-05-04 13:47:44,590]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,590] 119271 | assign zext_ln218_138_fu_8802_p1 = xor_ln1039_139_fu_8796_p2;
[2025-05-04 13:47:44,590]        |                                  ^
[2025-05-04 13:47:44,590] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119273:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_140_fu_8819_p2' generates 1 bits.
[2025-05-04 13:47:44,590]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,590] 119273 | assign zext_ln218_139_fu_8825_p1 = xor_ln1039_140_fu_8819_p2;
[2025-05-04 13:47:44,590]        |                                  ^
[2025-05-04 13:47:44,590] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119275:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_14_fu_6841_p2' generates 1 bits.
[2025-05-04 13:47:44,590]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,590] 119275 | assign zext_ln218_13_fu_6847_p1 = xor_ln1039_14_fu_6841_p2;
[2025-05-04 13:47:44,590]        |                                 ^
[2025-05-04 13:47:44,591] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119277:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_141_fu_8842_p2' generates 1 bits.
[2025-05-04 13:47:44,591]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,591] 119277 | assign zext_ln218_140_fu_8848_p1 = xor_ln1039_141_fu_8842_p2;
[2025-05-04 13:47:44,591]        |                                  ^
[2025-05-04 13:47:44,591] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119279:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_142_fu_8865_p2' generates 1 bits.
[2025-05-04 13:47:44,591]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,591] 119279 | assign zext_ln218_141_fu_8871_p1 = xor_ln1039_142_fu_8865_p2;
[2025-05-04 13:47:44,591]        |                                  ^
[2025-05-04 13:47:44,591] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119281:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_143_fu_8888_p2' generates 1 bits.
[2025-05-04 13:47:44,591]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,591] 119281 | assign zext_ln218_142_fu_8894_p1 = xor_ln1039_143_fu_8888_p2;
[2025-05-04 13:47:44,591]        |                                  ^
[2025-05-04 13:47:44,591] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119283:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_144_fu_8911_p2' generates 1 bits.
[2025-05-04 13:47:44,591]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,591] 119283 | assign zext_ln218_143_fu_8917_p1 = xor_ln1039_144_fu_8911_p2;
[2025-05-04 13:47:44,591]        |                                  ^
[2025-05-04 13:47:44,591] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119285:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_145_fu_8934_p2' generates 1 bits.
[2025-05-04 13:47:44,591]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,591] 119285 | assign zext_ln218_144_fu_8940_p1 = xor_ln1039_145_fu_8934_p2;
[2025-05-04 13:47:44,591]        |                                  ^
[2025-05-04 13:47:44,591] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119287:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_146_fu_8957_p2' generates 1 bits.
[2025-05-04 13:47:44,591]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,591] 119287 | assign zext_ln218_145_fu_8963_p1 = xor_ln1039_146_fu_8957_p2;
[2025-05-04 13:47:44,592]        |                                  ^
[2025-05-04 13:47:44,592] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119289:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_147_fu_8980_p2' generates 1 bits.
[2025-05-04 13:47:44,592]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,592] 119289 | assign zext_ln218_146_fu_8986_p1 = xor_ln1039_147_fu_8980_p2;
[2025-05-04 13:47:44,592]        |                                  ^
[2025-05-04 13:47:44,592] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119291:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_148_fu_9003_p2' generates 1 bits.
[2025-05-04 13:47:44,592]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,592] 119291 | assign zext_ln218_147_fu_9009_p1 = xor_ln1039_148_fu_9003_p2;
[2025-05-04 13:47:44,592]        |                                  ^
[2025-05-04 13:47:44,592] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119293:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_149_fu_9026_p2' generates 1 bits.
[2025-05-04 13:47:44,592]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,592] 119293 | assign zext_ln218_148_fu_9032_p1 = xor_ln1039_149_fu_9026_p2;
[2025-05-04 13:47:44,592]        |                                  ^
[2025-05-04 13:47:44,592] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119295:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_150_fu_9049_p2' generates 1 bits.
[2025-05-04 13:47:44,592]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,592] 119295 | assign zext_ln218_149_fu_9055_p1 = xor_ln1039_150_fu_9049_p2;
[2025-05-04 13:47:44,592]        |                                  ^
[2025-05-04 13:47:44,592] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119297:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_6856_p2' generates 1 bits.
[2025-05-04 13:47:44,592]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,592] 119297 | assign zext_ln218_14_fu_6862_p1 = xor_ln1039_15_fu_6856_p2;
[2025-05-04 13:47:44,592]        |                                 ^
[2025-05-04 13:47:44,592] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119299:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_151_fu_9072_p2' generates 1 bits.
[2025-05-04 13:47:44,592]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,593] 119299 | assign zext_ln218_150_fu_9078_p1 = xor_ln1039_151_fu_9072_p2;
[2025-05-04 13:47:44,593]        |                                  ^
[2025-05-04 13:47:44,593] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119301:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_152_fu_9095_p2' generates 1 bits.
[2025-05-04 13:47:44,593]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,593] 119301 | assign zext_ln218_151_fu_9101_p1 = xor_ln1039_152_fu_9095_p2;
[2025-05-04 13:47:44,593]        |                                  ^
[2025-05-04 13:47:44,593] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119303:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_153_fu_9118_p2' generates 1 bits.
[2025-05-04 13:47:44,593]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,593] 119303 | assign zext_ln218_152_fu_9124_p1 = xor_ln1039_153_fu_9118_p2;
[2025-05-04 13:47:44,593]        |                                  ^
[2025-05-04 13:47:44,593] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119305:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_154_fu_9141_p2' generates 1 bits.
[2025-05-04 13:47:44,593]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,593] 119305 | assign zext_ln218_153_fu_9147_p1 = xor_ln1039_154_fu_9141_p2;
[2025-05-04 13:47:44,593]        |                                  ^
[2025-05-04 13:47:44,593] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119307:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_155_fu_9164_p2' generates 1 bits.
[2025-05-04 13:47:44,593]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,593] 119307 | assign zext_ln218_154_fu_9170_p1 = xor_ln1039_155_fu_9164_p2;
[2025-05-04 13:47:44,593]        |                                  ^
[2025-05-04 13:47:44,593] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119309:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_156_fu_9187_p2' generates 1 bits.
[2025-05-04 13:47:44,593]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,593] 119309 | assign zext_ln218_155_fu_9193_p1 = xor_ln1039_156_fu_9187_p2;
[2025-05-04 13:47:44,593]        |                                  ^
[2025-05-04 13:47:44,594] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119311:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_157_fu_9210_p2' generates 1 bits.
[2025-05-04 13:47:44,594]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,594] 119311 | assign zext_ln218_156_fu_9216_p1 = xor_ln1039_157_fu_9210_p2;
[2025-05-04 13:47:44,594]        |                                  ^
[2025-05-04 13:47:44,594] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119313:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_158_fu_9233_p2' generates 1 bits.
[2025-05-04 13:47:44,594]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,594] 119313 | assign zext_ln218_157_fu_9239_p1 = xor_ln1039_158_fu_9233_p2;
[2025-05-04 13:47:44,594]        |                                  ^
[2025-05-04 13:47:44,594] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119315:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_159_fu_9256_p2' generates 1 bits.
[2025-05-04 13:47:44,594]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,594] 119315 | assign zext_ln218_158_fu_9262_p1 = xor_ln1039_159_fu_9256_p2;
[2025-05-04 13:47:44,594]        |                                  ^
[2025-05-04 13:47:44,594] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119317:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_160_fu_9279_p2' generates 1 bits.
[2025-05-04 13:47:44,594]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,594] 119317 | assign zext_ln218_159_fu_9285_p1 = xor_ln1039_160_fu_9279_p2;
[2025-05-04 13:47:44,594]        |                                  ^
[2025-05-04 13:47:44,594] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119319:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_6871_p2' generates 1 bits.
[2025-05-04 13:47:44,594]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,594] 119319 | assign zext_ln218_15_fu_6877_p1 = xor_ln1039_16_fu_6871_p2;
[2025-05-04 13:47:44,594]        |                                 ^
[2025-05-04 13:47:44,594] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119321:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_161_fu_9302_p2' generates 1 bits.
[2025-05-04 13:47:44,594]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,595] 119321 | assign zext_ln218_160_fu_9308_p1 = xor_ln1039_161_fu_9302_p2;
[2025-05-04 13:47:44,595]        |                                  ^
[2025-05-04 13:47:44,595] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119323:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_162_fu_9325_p2' generates 1 bits.
[2025-05-04 13:47:44,595]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,595] 119323 | assign zext_ln218_161_fu_9331_p1 = xor_ln1039_162_fu_9325_p2;
[2025-05-04 13:47:44,595]        |                                  ^
[2025-05-04 13:47:44,595] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119325:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_163_fu_9348_p2' generates 1 bits.
[2025-05-04 13:47:44,595]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,595] 119325 | assign zext_ln218_162_fu_9354_p1 = xor_ln1039_163_fu_9348_p2;
[2025-05-04 13:47:44,595]        |                                  ^
[2025-05-04 13:47:44,595] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119327:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_164_fu_9371_p2' generates 1 bits.
[2025-05-04 13:47:44,595]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,595] 119327 | assign zext_ln218_163_fu_9377_p1 = xor_ln1039_164_fu_9371_p2;
[2025-05-04 13:47:44,595]        |                                  ^
[2025-05-04 13:47:44,595] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119329:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_165_fu_9394_p2' generates 1 bits.
[2025-05-04 13:47:44,595]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,595] 119329 | assign zext_ln218_164_fu_9400_p1 = xor_ln1039_165_fu_9394_p2;
[2025-05-04 13:47:44,595]        |                                  ^
[2025-05-04 13:47:44,595] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119331:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_166_fu_9417_p2' generates 1 bits.
[2025-05-04 13:47:44,595]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,595] 119331 | assign zext_ln218_165_fu_9423_p1 = xor_ln1039_166_fu_9417_p2;
[2025-05-04 13:47:44,595]        |                                  ^
[2025-05-04 13:47:44,596] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119333:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_167_fu_9440_p2' generates 1 bits.
[2025-05-04 13:47:44,596]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,596] 119333 | assign zext_ln218_166_fu_9446_p1 = xor_ln1039_167_fu_9440_p2;
[2025-05-04 13:47:44,596]        |                                  ^
[2025-05-04 13:47:44,596] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119335:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_168_fu_9463_p2' generates 1 bits.
[2025-05-04 13:47:44,596]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,596] 119335 | assign zext_ln218_167_fu_9469_p1 = xor_ln1039_168_fu_9463_p2;
[2025-05-04 13:47:44,596]        |                                  ^
[2025-05-04 13:47:44,596] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119337:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_169_fu_9486_p2' generates 1 bits.
[2025-05-04 13:47:44,596]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,596] 119337 | assign zext_ln218_168_fu_9492_p1 = xor_ln1039_169_fu_9486_p2;
[2025-05-04 13:47:44,596]        |                                  ^
[2025-05-04 13:47:44,596] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119339:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_170_fu_9509_p2' generates 1 bits.
[2025-05-04 13:47:44,596]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,596] 119339 | assign zext_ln218_169_fu_9515_p1 = xor_ln1039_170_fu_9509_p2;
[2025-05-04 13:47:44,596]        |                                  ^
[2025-05-04 13:47:44,596] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119341:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_17_fu_6886_p2' generates 1 bits.
[2025-05-04 13:47:44,596]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,596] 119341 | assign zext_ln218_16_fu_6892_p1 = xor_ln1039_17_fu_6886_p2;
[2025-05-04 13:47:44,596]        |                                 ^
[2025-05-04 13:47:44,596] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119343:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_171_fu_9532_p2' generates 1 bits.
[2025-05-04 13:47:44,596]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,596] 119343 | assign zext_ln218_170_fu_9538_p1 = xor_ln1039_171_fu_9532_p2;
[2025-05-04 13:47:44,597]        |                                  ^
[2025-05-04 13:47:44,597] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119345:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_172_fu_9555_p2' generates 1 bits.
[2025-05-04 13:47:44,597]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,597] 119345 | assign zext_ln218_171_fu_9561_p1 = xor_ln1039_172_fu_9555_p2;
[2025-05-04 13:47:44,597]        |                                  ^
[2025-05-04 13:47:44,597] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119347:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_173_fu_9578_p2' generates 1 bits.
[2025-05-04 13:47:44,597]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,597] 119347 | assign zext_ln218_172_fu_9584_p1 = xor_ln1039_173_fu_9578_p2;
[2025-05-04 13:47:44,597]        |                                  ^
[2025-05-04 13:47:44,597] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119349:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_174_fu_9601_p2' generates 1 bits.
[2025-05-04 13:47:44,597]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,597] 119349 | assign zext_ln218_173_fu_9607_p1 = xor_ln1039_174_fu_9601_p2;
[2025-05-04 13:47:44,597]        |                                  ^
[2025-05-04 13:47:44,597] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119351:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_175_fu_9624_p2' generates 1 bits.
[2025-05-04 13:47:44,597]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,597] 119351 | assign zext_ln218_174_fu_9630_p1 = xor_ln1039_175_fu_9624_p2;
[2025-05-04 13:47:44,597]        |                                  ^
[2025-05-04 13:47:44,597] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119353:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_176_fu_9647_p2' generates 1 bits.
[2025-05-04 13:47:44,597]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,597] 119353 | assign zext_ln218_175_fu_9653_p1 = xor_ln1039_176_fu_9647_p2;
[2025-05-04 13:47:44,597]        |                                  ^
[2025-05-04 13:47:44,597] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119355:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_177_fu_9670_p2' generates 1 bits.
[2025-05-04 13:47:44,597]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,598] 119355 | assign zext_ln218_176_fu_9676_p1 = xor_ln1039_177_fu_9670_p2;
[2025-05-04 13:47:44,598]        |                                  ^
[2025-05-04 13:47:44,598] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119357:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_178_fu_9693_p2' generates 1 bits.
[2025-05-04 13:47:44,598]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,598] 119357 | assign zext_ln218_177_fu_9699_p1 = xor_ln1039_178_fu_9693_p2;
[2025-05-04 13:47:44,598]        |                                  ^
[2025-05-04 13:47:44,598] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119359:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_179_fu_9716_p2' generates 1 bits.
[2025-05-04 13:47:44,598]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,598] 119359 | assign zext_ln218_178_fu_9722_p1 = xor_ln1039_179_fu_9716_p2;
[2025-05-04 13:47:44,598]        |                                  ^
[2025-05-04 13:47:44,598] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119361:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_180_fu_9739_p2' generates 1 bits.
[2025-05-04 13:47:44,598]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,598] 119361 | assign zext_ln218_179_fu_9745_p1 = xor_ln1039_180_fu_9739_p2;
[2025-05-04 13:47:44,598]        |                                  ^
[2025-05-04 13:47:44,598] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119363:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_6901_p2' generates 1 bits.
[2025-05-04 13:47:44,598]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,598] 119363 | assign zext_ln218_17_fu_6907_p1 = xor_ln1039_18_fu_6901_p2;
[2025-05-04 13:47:44,598]        |                                 ^
[2025-05-04 13:47:44,598] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119365:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_181_fu_9762_p2' generates 1 bits.
[2025-05-04 13:47:44,598]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,598] 119365 | assign zext_ln218_180_fu_9768_p1 = xor_ln1039_181_fu_9762_p2;
[2025-05-04 13:47:44,598]        |                                  ^
[2025-05-04 13:47:44,598] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119367:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_182_fu_9785_p2' generates 1 bits.
[2025-05-04 13:47:44,599]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,599] 119367 | assign zext_ln218_181_fu_9791_p1 = xor_ln1039_182_fu_9785_p2;
[2025-05-04 13:47:44,599]        |                                  ^
[2025-05-04 13:47:44,599] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119369:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_183_fu_9808_p2' generates 1 bits.
[2025-05-04 13:47:44,599]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,599] 119369 | assign zext_ln218_182_fu_9814_p1 = xor_ln1039_183_fu_9808_p2;
[2025-05-04 13:47:44,599]        |                                  ^
[2025-05-04 13:47:44,599] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119371:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_184_fu_9831_p2' generates 1 bits.
[2025-05-04 13:47:44,599]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,599] 119371 | assign zext_ln218_183_fu_9837_p1 = xor_ln1039_184_fu_9831_p2;
[2025-05-04 13:47:44,599]        |                                  ^
[2025-05-04 13:47:44,599] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119373:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_185_fu_9854_p2' generates 1 bits.
[2025-05-04 13:47:44,599]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,599] 119373 | assign zext_ln218_184_fu_9860_p1 = xor_ln1039_185_fu_9854_p2;
[2025-05-04 13:47:44,599]        |                                  ^
[2025-05-04 13:47:44,599] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119375:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_186_fu_9877_p2' generates 1 bits.
[2025-05-04 13:47:44,599]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,599] 119375 | assign zext_ln218_185_fu_9883_p1 = xor_ln1039_186_fu_9877_p2;
[2025-05-04 13:47:44,599]        |                                  ^
[2025-05-04 13:47:44,599] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119377:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_187_fu_9900_p2' generates 1 bits.
[2025-05-04 13:47:44,599]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,599] 119377 | assign zext_ln218_186_fu_9906_p1 = xor_ln1039_187_fu_9900_p2;
[2025-05-04 13:47:44,599]        |                                  ^
[2025-05-04 13:47:44,600] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119379:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_188_fu_9923_p2' generates 1 bits.
[2025-05-04 13:47:44,600]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,600] 119379 | assign zext_ln218_187_fu_9929_p1 = xor_ln1039_188_fu_9923_p2;
[2025-05-04 13:47:44,600]        |                                  ^
[2025-05-04 13:47:44,600] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119381:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_189_fu_9946_p2' generates 1 bits.
[2025-05-04 13:47:44,600]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,600] 119381 | assign zext_ln218_188_fu_9952_p1 = xor_ln1039_189_fu_9946_p2;
[2025-05-04 13:47:44,600]        |                                  ^
[2025-05-04 13:47:44,600] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119383:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_190_fu_9969_p2' generates 1 bits.
[2025-05-04 13:47:44,600]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,600] 119383 | assign zext_ln218_189_fu_9975_p1 = xor_ln1039_190_fu_9969_p2;
[2025-05-04 13:47:44,600]        |                                  ^
[2025-05-04 13:47:44,600] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119385:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_6916_p2' generates 1 bits.
[2025-05-04 13:47:44,600]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,600] 119385 | assign zext_ln218_18_fu_6922_p1 = xor_ln1039_19_fu_6916_p2;
[2025-05-04 13:47:44,600]        |                                 ^
[2025-05-04 13:47:44,600] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119387:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_191_fu_9992_p2' generates 1 bits.
[2025-05-04 13:47:44,600]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,600] 119387 | assign zext_ln218_190_fu_9998_p1 = xor_ln1039_191_fu_9992_p2;
[2025-05-04 13:47:44,600]        |                                  ^
[2025-05-04 13:47:44,600] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119389:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_192_fu_10015_p2' generates 1 bits.
[2025-05-04 13:47:44,600]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,600] 119389 | assign zext_ln218_191_fu_10021_p1 = xor_ln1039_192_fu_10015_p2;
[2025-05-04 13:47:44,601]        |                                   ^
[2025-05-04 13:47:44,601] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119391:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_193_fu_10038_p2' generates 1 bits.
[2025-05-04 13:47:44,601]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,601] 119391 | assign zext_ln218_192_fu_10044_p1 = xor_ln1039_193_fu_10038_p2;
[2025-05-04 13:47:44,601]        |                                   ^
[2025-05-04 13:47:44,601] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119393:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_194_fu_10061_p2' generates 1 bits.
[2025-05-04 13:47:44,601]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,601] 119393 | assign zext_ln218_193_fu_10067_p1 = xor_ln1039_194_fu_10061_p2;
[2025-05-04 13:47:44,601]        |                                   ^
[2025-05-04 13:47:44,601] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119395:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_195_fu_10084_p2' generates 1 bits.
[2025-05-04 13:47:44,601]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,601] 119395 | assign zext_ln218_194_fu_10090_p1 = xor_ln1039_195_fu_10084_p2;
[2025-05-04 13:47:44,601]        |                                   ^
[2025-05-04 13:47:44,601] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119397:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_196_fu_10107_p2' generates 1 bits.
[2025-05-04 13:47:44,601]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,601] 119397 | assign zext_ln218_195_fu_10113_p1 = xor_ln1039_196_fu_10107_p2;
[2025-05-04 13:47:44,601]        |                                   ^
[2025-05-04 13:47:44,601] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119399:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_197_fu_10130_p2' generates 1 bits.
[2025-05-04 13:47:44,601]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,601] 119399 | assign zext_ln218_196_fu_10136_p1 = xor_ln1039_197_fu_10130_p2;
[2025-05-04 13:47:44,601]        |                                   ^
[2025-05-04 13:47:44,602] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119401:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_198_fu_10153_p2' generates 1 bits.
[2025-05-04 13:47:44,602]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,602] 119401 | assign zext_ln218_197_fu_10159_p1 = xor_ln1039_198_fu_10153_p2;
[2025-05-04 13:47:44,602]        |                                   ^
[2025-05-04 13:47:44,602] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119403:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_199_fu_10176_p2' generates 1 bits.
[2025-05-04 13:47:44,602]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,602] 119403 | assign zext_ln218_198_fu_10182_p1 = xor_ln1039_199_fu_10176_p2;
[2025-05-04 13:47:44,602]        |                                   ^
[2025-05-04 13:47:44,602] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119405:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_200_fu_10199_p2' generates 1 bits.
[2025-05-04 13:47:44,602]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,602] 119405 | assign zext_ln218_199_fu_10205_p1 = xor_ln1039_200_fu_10199_p2;
[2025-05-04 13:47:44,602]        |                                   ^
[2025-05-04 13:47:44,602] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119407:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_20_fu_6931_p2' generates 1 bits.
[2025-05-04 13:47:44,602]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,602] 119407 | assign zext_ln218_19_fu_6937_p1 = xor_ln1039_20_fu_6931_p2;
[2025-05-04 13:47:44,602]        |                                 ^
[2025-05-04 13:47:44,602] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119409:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_6661_p2' generates 1 bits.
[2025-05-04 13:47:44,602]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,602] 119409 | assign zext_ln218_1_fu_6667_p1 = xor_ln1039_2_fu_6661_p2;
[2025-05-04 13:47:44,602]        |                                ^
[2025-05-04 13:47:44,602] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119411:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_201_fu_10222_p2' generates 1 bits.
[2025-05-04 13:47:44,602]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,603] 119411 | assign zext_ln218_200_fu_10228_p1 = xor_ln1039_201_fu_10222_p2;
[2025-05-04 13:47:44,603]        |                                   ^
[2025-05-04 13:47:44,603] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119413:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_202_fu_10245_p2' generates 1 bits.
[2025-05-04 13:47:44,603]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,603] 119413 | assign zext_ln218_201_fu_10251_p1 = xor_ln1039_202_fu_10245_p2;
[2025-05-04 13:47:44,603]        |                                   ^
[2025-05-04 13:47:44,603] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119415:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_203_fu_10268_p2' generates 1 bits.
[2025-05-04 13:47:44,603]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,603] 119415 | assign zext_ln218_202_fu_10274_p1 = xor_ln1039_203_fu_10268_p2;
[2025-05-04 13:47:44,603]        |                                   ^
[2025-05-04 13:47:44,603] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119417:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_204_fu_10291_p2' generates 1 bits.
[2025-05-04 13:47:44,603]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,603] 119417 | assign zext_ln218_203_fu_10297_p1 = xor_ln1039_204_fu_10291_p2;
[2025-05-04 13:47:44,603]        |                                   ^
[2025-05-04 13:47:44,603] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119419:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_205_fu_10314_p2' generates 1 bits.
[2025-05-04 13:47:44,603]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,603] 119419 | assign zext_ln218_204_fu_10320_p1 = xor_ln1039_205_fu_10314_p2;
[2025-05-04 13:47:44,603]        |                                   ^
[2025-05-04 13:47:44,603] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119421:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_206_fu_10337_p2' generates 1 bits.
[2025-05-04 13:47:44,603]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,603] 119421 | assign zext_ln218_205_fu_10343_p1 = xor_ln1039_206_fu_10337_p2;
[2025-05-04 13:47:44,603]        |                                   ^
[2025-05-04 13:47:44,603] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119423:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_207_fu_10360_p2' generates 1 bits.
[2025-05-04 13:47:44,604]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,604] 119423 | assign zext_ln218_206_fu_10366_p1 = xor_ln1039_207_fu_10360_p2;
[2025-05-04 13:47:44,604]        |                                   ^
[2025-05-04 13:47:44,604] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119425:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_208_fu_10383_p2' generates 1 bits.
[2025-05-04 13:47:44,604]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,604] 119425 | assign zext_ln218_207_fu_10389_p1 = xor_ln1039_208_fu_10383_p2;
[2025-05-04 13:47:44,604]        |                                   ^
[2025-05-04 13:47:44,604] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119427:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_209_fu_10406_p2' generates 1 bits.
[2025-05-04 13:47:44,604]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,604] 119427 | assign zext_ln218_208_fu_10412_p1 = xor_ln1039_209_fu_10406_p2;
[2025-05-04 13:47:44,604]        |                                   ^
[2025-05-04 13:47:44,604] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119429:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_210_fu_10429_p2' generates 1 bits.
[2025-05-04 13:47:44,604]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,604] 119429 | assign zext_ln218_209_fu_10435_p1 = xor_ln1039_210_fu_10429_p2;
[2025-05-04 13:47:44,604]        |                                   ^
[2025-05-04 13:47:44,604] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119431:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_6946_p2' generates 1 bits.
[2025-05-04 13:47:44,604]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,604] 119431 | assign zext_ln218_20_fu_6952_p1 = xor_ln1039_21_fu_6946_p2;
[2025-05-04 13:47:44,604]        |                                 ^
[2025-05-04 13:47:44,604] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119433:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_211_fu_10452_p2' generates 1 bits.
[2025-05-04 13:47:44,604]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,604] 119433 | assign zext_ln218_210_fu_10458_p1 = xor_ln1039_211_fu_10452_p2;
[2025-05-04 13:47:44,604]        |                                   ^
[2025-05-04 13:47:44,605] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119435:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_212_fu_10475_p2' generates 1 bits.
[2025-05-04 13:47:44,605]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,605] 119435 | assign zext_ln218_211_fu_10481_p1 = xor_ln1039_212_fu_10475_p2;
[2025-05-04 13:47:44,605]        |                                   ^
[2025-05-04 13:47:44,605] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119437:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_213_fu_10498_p2' generates 1 bits.
[2025-05-04 13:47:44,605]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,605] 119437 | assign zext_ln218_212_fu_10504_p1 = xor_ln1039_213_fu_10498_p2;
[2025-05-04 13:47:44,605]        |                                   ^
[2025-05-04 13:47:44,605] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119439:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_214_fu_10521_p2' generates 1 bits.
[2025-05-04 13:47:44,605]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,605] 119439 | assign zext_ln218_213_fu_10527_p1 = xor_ln1039_214_fu_10521_p2;
[2025-05-04 13:47:44,605]        |                                   ^
[2025-05-04 13:47:44,605] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119441:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_215_fu_10544_p2' generates 1 bits.
[2025-05-04 13:47:44,605]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,605] 119441 | assign zext_ln218_214_fu_10550_p1 = xor_ln1039_215_fu_10544_p2;
[2025-05-04 13:47:44,605]        |                                   ^
[2025-05-04 13:47:44,605] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119443:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_216_fu_10567_p2' generates 1 bits.
[2025-05-04 13:47:44,605]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,605] 119443 | assign zext_ln218_215_fu_10573_p1 = xor_ln1039_216_fu_10567_p2;
[2025-05-04 13:47:44,605]        |                                   ^
[2025-05-04 13:47:44,605] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119445:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_217_fu_10590_p2' generates 1 bits.
[2025-05-04 13:47:44,605]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,606] 119445 | assign zext_ln218_216_fu_10596_p1 = xor_ln1039_217_fu_10590_p2;
[2025-05-04 13:47:44,606]        |                                   ^
[2025-05-04 13:47:44,606] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119447:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_218_fu_10613_p2' generates 1 bits.
[2025-05-04 13:47:44,606]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,606] 119447 | assign zext_ln218_217_fu_10619_p1 = xor_ln1039_218_fu_10613_p2;
[2025-05-04 13:47:44,606]        |                                   ^
[2025-05-04 13:47:44,606] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119449:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_219_fu_10636_p2' generates 1 bits.
[2025-05-04 13:47:44,606]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,606] 119449 | assign zext_ln218_218_fu_10642_p1 = xor_ln1039_219_fu_10636_p2;
[2025-05-04 13:47:44,606]        |                                   ^
[2025-05-04 13:47:44,606] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119451:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_220_fu_10659_p2' generates 1 bits.
[2025-05-04 13:47:44,606]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,606] 119451 | assign zext_ln218_219_fu_10665_p1 = xor_ln1039_220_fu_10659_p2;
[2025-05-04 13:47:44,606]        |                                   ^
[2025-05-04 13:47:44,606] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119453:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_6961_p2' generates 1 bits.
[2025-05-04 13:47:44,606]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,606] 119453 | assign zext_ln218_21_fu_6967_p1 = xor_ln1039_22_fu_6961_p2;
[2025-05-04 13:47:44,606]        |                                 ^
[2025-05-04 13:47:44,606] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119455:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_221_fu_10682_p2' generates 1 bits.
[2025-05-04 13:47:44,606]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,606] 119455 | assign zext_ln218_220_fu_10688_p1 = xor_ln1039_221_fu_10682_p2;
[2025-05-04 13:47:44,606]        |                                   ^
[2025-05-04 13:47:44,607] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119457:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_222_fu_10705_p2' generates 1 bits.
[2025-05-04 13:47:44,607]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,607] 119457 | assign zext_ln218_221_fu_10711_p1 = xor_ln1039_222_fu_10705_p2;
[2025-05-04 13:47:44,607]        |                                   ^
[2025-05-04 13:47:44,607] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119459:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_223_fu_10728_p2' generates 1 bits.
[2025-05-04 13:47:44,607]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,607] 119459 | assign zext_ln218_222_fu_10734_p1 = xor_ln1039_223_fu_10728_p2;
[2025-05-04 13:47:44,607]        |                                   ^
[2025-05-04 13:47:44,607] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119461:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_224_fu_10751_p2' generates 1 bits.
[2025-05-04 13:47:44,607]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,607] 119461 | assign zext_ln218_223_fu_10757_p1 = xor_ln1039_224_fu_10751_p2;
[2025-05-04 13:47:44,607]        |                                   ^
[2025-05-04 13:47:44,607] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119463:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_225_fu_10774_p2' generates 1 bits.
[2025-05-04 13:47:44,607]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,607] 119463 | assign zext_ln218_224_fu_10780_p1 = xor_ln1039_225_fu_10774_p2;
[2025-05-04 13:47:44,607]        |                                   ^
[2025-05-04 13:47:44,607] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119465:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_226_fu_10797_p2' generates 1 bits.
[2025-05-04 13:47:44,607]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,607] 119465 | assign zext_ln218_225_fu_10803_p1 = xor_ln1039_226_fu_10797_p2;
[2025-05-04 13:47:44,607]        |                                   ^
[2025-05-04 13:47:44,607] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119467:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_227_fu_10820_p2' generates 1 bits.
[2025-05-04 13:47:44,607]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,607] 119467 | assign zext_ln218_226_fu_10826_p1 = xor_ln1039_227_fu_10820_p2;
[2025-05-04 13:47:44,608]        |                                   ^
[2025-05-04 13:47:44,608] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119469:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_228_fu_10843_p2' generates 1 bits.
[2025-05-04 13:47:44,608]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,608] 119469 | assign zext_ln218_227_fu_10849_p1 = xor_ln1039_228_fu_10843_p2;
[2025-05-04 13:47:44,608]        |                                   ^
[2025-05-04 13:47:44,608] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119471:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_229_fu_10866_p2' generates 1 bits.
[2025-05-04 13:47:44,608]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,608] 119471 | assign zext_ln218_228_fu_10872_p1 = xor_ln1039_229_fu_10866_p2;
[2025-05-04 13:47:44,608]        |                                   ^
[2025-05-04 13:47:44,608] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119473:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_230_fu_10889_p2' generates 1 bits.
[2025-05-04 13:47:44,608]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,608] 119473 | assign zext_ln218_229_fu_10895_p1 = xor_ln1039_230_fu_10889_p2;
[2025-05-04 13:47:44,608]        |                                   ^
[2025-05-04 13:47:44,608] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119475:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_23_fu_6976_p2' generates 1 bits.
[2025-05-04 13:47:44,608]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,608] 119475 | assign zext_ln218_22_fu_6982_p1 = xor_ln1039_23_fu_6976_p2;
[2025-05-04 13:47:44,608]        |                                 ^
[2025-05-04 13:47:44,608] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119477:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_231_fu_10912_p2' generates 1 bits.
[2025-05-04 13:47:44,608]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,608] 119477 | assign zext_ln218_230_fu_10918_p1 = xor_ln1039_231_fu_10912_p2;
[2025-05-04 13:47:44,608]        |                                   ^
[2025-05-04 13:47:44,608] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119479:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_232_fu_10935_p2' generates 1 bits.
[2025-05-04 13:47:44,608]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,609] 119479 | assign zext_ln218_231_fu_10941_p1 = xor_ln1039_232_fu_10935_p2;
[2025-05-04 13:47:44,609]        |                                   ^
[2025-05-04 13:47:44,609] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119481:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_233_fu_10958_p2' generates 1 bits.
[2025-05-04 13:47:44,609]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,609] 119481 | assign zext_ln218_232_fu_10964_p1 = xor_ln1039_233_fu_10958_p2;
[2025-05-04 13:47:44,609]        |                                   ^
[2025-05-04 13:47:44,609] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119483:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_234_fu_10981_p2' generates 1 bits.
[2025-05-04 13:47:44,609]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,609] 119483 | assign zext_ln218_233_fu_10987_p1 = xor_ln1039_234_fu_10981_p2;
[2025-05-04 13:47:44,609]        |                                   ^
[2025-05-04 13:47:44,609] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119485:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_235_fu_11004_p2' generates 1 bits.
[2025-05-04 13:47:44,609]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,609] 119485 | assign zext_ln218_234_fu_11010_p1 = xor_ln1039_235_fu_11004_p2;
[2025-05-04 13:47:44,609]        |                                   ^
[2025-05-04 13:47:44,609] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119487:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_236_fu_11027_p2' generates 1 bits.
[2025-05-04 13:47:44,609]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,609] 119487 | assign zext_ln218_235_fu_11033_p1 = xor_ln1039_236_fu_11027_p2;
[2025-05-04 13:47:44,609]        |                                   ^
[2025-05-04 13:47:44,609] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119489:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_237_fu_11050_p2' generates 1 bits.
[2025-05-04 13:47:44,609]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,609] 119489 | assign zext_ln218_236_fu_11056_p1 = xor_ln1039_237_fu_11050_p2;
[2025-05-04 13:47:44,609]        |                                   ^
[2025-05-04 13:47:44,609] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119491:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_238_fu_11073_p2' generates 1 bits.
[2025-05-04 13:47:44,610]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,610] 119491 | assign zext_ln218_237_fu_11079_p1 = xor_ln1039_238_fu_11073_p2;
[2025-05-04 13:47:44,610]        |                                   ^
[2025-05-04 13:47:44,610] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119493:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_239_fu_11096_p2' generates 1 bits.
[2025-05-04 13:47:44,610]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,610] 119493 | assign zext_ln218_238_fu_11102_p1 = xor_ln1039_239_fu_11096_p2;
[2025-05-04 13:47:44,610]        |                                   ^
[2025-05-04 13:47:44,610] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119495:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_240_fu_11119_p2' generates 1 bits.
[2025-05-04 13:47:44,610]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,610] 119495 | assign zext_ln218_239_fu_11125_p1 = xor_ln1039_240_fu_11119_p2;
[2025-05-04 13:47:44,610]        |                                   ^
[2025-05-04 13:47:44,610] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119497:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_6991_p2' generates 1 bits.
[2025-05-04 13:47:44,610]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,610] 119497 | assign zext_ln218_23_fu_6997_p1 = xor_ln1039_24_fu_6991_p2;
[2025-05-04 13:47:44,610]        |                                 ^
[2025-05-04 13:47:44,610] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119499:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_241_fu_11142_p2' generates 1 bits.
[2025-05-04 13:47:44,610]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,610] 119499 | assign zext_ln218_240_fu_11148_p1 = xor_ln1039_241_fu_11142_p2;
[2025-05-04 13:47:44,610]        |                                   ^
[2025-05-04 13:47:44,610] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119501:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_242_fu_11165_p2' generates 1 bits.
[2025-05-04 13:47:44,610]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,610] 119501 | assign zext_ln218_241_fu_11171_p1 = xor_ln1039_242_fu_11165_p2;
[2025-05-04 13:47:44,611]        |                                   ^
[2025-05-04 13:47:44,611] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119503:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_243_fu_11188_p2' generates 1 bits.
[2025-05-04 13:47:44,611]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,611] 119503 | assign zext_ln218_242_fu_11194_p1 = xor_ln1039_243_fu_11188_p2;
[2025-05-04 13:47:44,611]        |                                   ^
[2025-05-04 13:47:44,611] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119505:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_244_fu_11211_p2' generates 1 bits.
[2025-05-04 13:47:44,611]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,611] 119505 | assign zext_ln218_243_fu_11217_p1 = xor_ln1039_244_fu_11211_p2;
[2025-05-04 13:47:44,611]        |                                   ^
[2025-05-04 13:47:44,611] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119507:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_245_fu_11234_p2' generates 1 bits.
[2025-05-04 13:47:44,611]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,611] 119507 | assign zext_ln218_244_fu_11240_p1 = xor_ln1039_245_fu_11234_p2;
[2025-05-04 13:47:44,611]        |                                   ^
[2025-05-04 13:47:44,611] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119509:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_246_fu_11257_p2' generates 1 bits.
[2025-05-04 13:47:44,611]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,611] 119509 | assign zext_ln218_245_fu_11263_p1 = xor_ln1039_246_fu_11257_p2;
[2025-05-04 13:47:44,611]        |                                   ^
[2025-05-04 13:47:44,611] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119511:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_247_fu_11280_p2' generates 1 bits.
[2025-05-04 13:47:44,611]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,611] 119511 | assign zext_ln218_246_fu_11286_p1 = xor_ln1039_247_fu_11280_p2;
[2025-05-04 13:47:44,611]        |                                   ^
[2025-05-04 13:47:44,611] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119513:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_248_fu_11303_p2' generates 1 bits.
[2025-05-04 13:47:44,611]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,612] 119513 | assign zext_ln218_247_fu_11309_p1 = xor_ln1039_248_fu_11303_p2;
[2025-05-04 13:47:44,612]        |                                   ^
[2025-05-04 13:47:44,612] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119515:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_249_fu_11326_p2' generates 1 bits.
[2025-05-04 13:47:44,612]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,612] 119515 | assign zext_ln218_248_fu_11332_p1 = xor_ln1039_249_fu_11326_p2;
[2025-05-04 13:47:44,612]        |                                   ^
[2025-05-04 13:47:44,612] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119517:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_250_fu_11349_p2' generates 1 bits.
[2025-05-04 13:47:44,612]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,612] 119517 | assign zext_ln218_249_fu_11355_p1 = xor_ln1039_250_fu_11349_p2;
[2025-05-04 13:47:44,612]        |                                   ^
[2025-05-04 13:47:44,612] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119519:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_7006_p2' generates 1 bits.
[2025-05-04 13:47:44,612]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,612] 119519 | assign zext_ln218_24_fu_7012_p1 = xor_ln1039_25_fu_7006_p2;
[2025-05-04 13:47:44,612]        |                                 ^
[2025-05-04 13:47:44,612] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119521:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_251_fu_11372_p2' generates 1 bits.
[2025-05-04 13:47:44,612]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,612] 119521 | assign zext_ln218_250_fu_11378_p1 = xor_ln1039_251_fu_11372_p2;
[2025-05-04 13:47:44,612]        |                                   ^
[2025-05-04 13:47:44,612] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119523:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_252_fu_11395_p2' generates 1 bits.
[2025-05-04 13:47:44,612]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,612] 119523 | assign zext_ln218_251_fu_11401_p1 = xor_ln1039_252_fu_11395_p2;
[2025-05-04 13:47:44,612]        |                                   ^
[2025-05-04 13:47:44,612] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119525:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_253_fu_11418_p2' generates 1 bits.
[2025-05-04 13:47:44,613]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,613] 119525 | assign zext_ln218_252_fu_11424_p1 = xor_ln1039_253_fu_11418_p2;
[2025-05-04 13:47:44,613]        |                                   ^
[2025-05-04 13:47:44,613] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119527:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_26_fu_7021_p2' generates 1 bits.
[2025-05-04 13:47:44,613]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,613] 119527 | assign zext_ln218_25_fu_7027_p1 = xor_ln1039_26_fu_7021_p2;
[2025-05-04 13:47:44,613]        |                                 ^
[2025-05-04 13:47:44,613] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119529:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_7036_p2' generates 1 bits.
[2025-05-04 13:47:44,613]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,613] 119529 | assign zext_ln218_26_fu_7042_p1 = xor_ln1039_27_fu_7036_p2;
[2025-05-04 13:47:44,613]        |                                 ^
[2025-05-04 13:47:44,613] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119531:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_28_fu_7051_p2' generates 1 bits.
[2025-05-04 13:47:44,613]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,613] 119531 | assign zext_ln218_27_fu_7057_p1 = xor_ln1039_28_fu_7051_p2;
[2025-05-04 13:47:44,613]        |                                 ^
[2025-05-04 13:47:44,613] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119533:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_29_fu_7066_p2' generates 1 bits.
[2025-05-04 13:47:44,613]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,613] 119533 | assign zext_ln218_28_fu_7072_p1 = xor_ln1039_29_fu_7066_p2;
[2025-05-04 13:47:44,613]        |                                 ^
[2025-05-04 13:47:44,613] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119535:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_30_fu_7081_p2' generates 1 bits.
[2025-05-04 13:47:44,613]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,613] 119535 | assign zext_ln218_29_fu_7087_p1 = xor_ln1039_30_fu_7081_p2;
[2025-05-04 13:47:44,613]        |                                 ^
[2025-05-04 13:47:44,614] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119537:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_6676_p2' generates 1 bits.
[2025-05-04 13:47:44,614]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,614] 119537 | assign zext_ln218_2_fu_6682_p1 = xor_ln1039_3_fu_6676_p2;
[2025-05-04 13:47:44,614]        |                                ^
[2025-05-04 13:47:44,614] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119539:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_31_fu_7096_p2' generates 1 bits.
[2025-05-04 13:47:44,614]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,614] 119539 | assign zext_ln218_30_fu_7102_p1 = xor_ln1039_31_fu_7096_p2;
[2025-05-04 13:47:44,614]        |                                 ^
[2025-05-04 13:47:44,614] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119541:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_32_fu_7111_p2' generates 1 bits.
[2025-05-04 13:47:44,614]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,614] 119541 | assign zext_ln218_31_fu_7117_p1 = xor_ln1039_32_fu_7111_p2;
[2025-05-04 13:47:44,614]        |                                 ^
[2025-05-04 13:47:44,614] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119543:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_33_fu_7126_p2' generates 1 bits.
[2025-05-04 13:47:44,614]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,614] 119543 | assign zext_ln218_32_fu_7132_p1 = xor_ln1039_33_fu_7126_p2;
[2025-05-04 13:47:44,614]        |                                 ^
[2025-05-04 13:47:44,614] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119545:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_34_fu_7141_p2' generates 1 bits.
[2025-05-04 13:47:44,614]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,614] 119545 | assign zext_ln218_33_fu_7147_p1 = xor_ln1039_34_fu_7141_p2;
[2025-05-04 13:47:44,614]        |                                 ^
[2025-05-04 13:47:44,614] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119547:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_35_fu_7156_p2' generates 1 bits.
[2025-05-04 13:47:44,614]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,615] 119547 | assign zext_ln218_34_fu_7162_p1 = xor_ln1039_35_fu_7156_p2;
[2025-05-04 13:47:44,615]        |                                 ^
[2025-05-04 13:47:44,615] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119549:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_36_fu_7171_p2' generates 1 bits.
[2025-05-04 13:47:44,615]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,615] 119549 | assign zext_ln218_35_fu_7177_p1 = xor_ln1039_36_fu_7171_p2;
[2025-05-04 13:47:44,615]        |                                 ^
[2025-05-04 13:47:44,615] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119551:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_37_fu_7186_p2' generates 1 bits.
[2025-05-04 13:47:44,615]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,615] 119551 | assign zext_ln218_36_fu_7192_p1 = xor_ln1039_37_fu_7186_p2;
[2025-05-04 13:47:44,615]        |                                 ^
[2025-05-04 13:47:44,615] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119553:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_38_fu_7201_p2' generates 1 bits.
[2025-05-04 13:47:44,615]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,615] 119553 | assign zext_ln218_37_fu_7207_p1 = xor_ln1039_38_fu_7201_p2;
[2025-05-04 13:47:44,615]        |                                 ^
[2025-05-04 13:47:44,615] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119555:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_39_fu_7216_p2' generates 1 bits.
[2025-05-04 13:47:44,615]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,615] 119555 | assign zext_ln218_38_fu_7222_p1 = xor_ln1039_39_fu_7216_p2;
[2025-05-04 13:47:44,615]        |                                 ^
[2025-05-04 13:47:44,615] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119557:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_40_fu_7231_p2' generates 1 bits.
[2025-05-04 13:47:44,615]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,615] 119557 | assign zext_ln218_39_fu_7237_p1 = xor_ln1039_40_fu_7231_p2;
[2025-05-04 13:47:44,615]        |                                 ^
[2025-05-04 13:47:44,615] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119559:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_6691_p2' generates 1 bits.
[2025-05-04 13:47:44,616]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,616] 119559 | assign zext_ln218_3_fu_6697_p1 = xor_ln1039_4_fu_6691_p2;
[2025-05-04 13:47:44,616]        |                                ^
[2025-05-04 13:47:44,616] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119561:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_41_fu_7246_p2' generates 1 bits.
[2025-05-04 13:47:44,616]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,616] 119561 | assign zext_ln218_40_fu_7252_p1 = xor_ln1039_41_fu_7246_p2;
[2025-05-04 13:47:44,616]        |                                 ^
[2025-05-04 13:47:44,616] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119563:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_42_fu_7261_p2' generates 1 bits.
[2025-05-04 13:47:44,616]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,616] 119563 | assign zext_ln218_41_fu_7267_p1 = xor_ln1039_42_fu_7261_p2;
[2025-05-04 13:47:44,616]        |                                 ^
[2025-05-04 13:47:44,616] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119565:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_43_fu_7276_p2' generates 1 bits.
[2025-05-04 13:47:44,616]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,616] 119565 | assign zext_ln218_42_fu_7282_p1 = xor_ln1039_43_fu_7276_p2;
[2025-05-04 13:47:44,616]        |                                 ^
[2025-05-04 13:47:44,616] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119567:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_44_fu_7291_p2' generates 1 bits.
[2025-05-04 13:47:44,616]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,616] 119567 | assign zext_ln218_43_fu_7297_p1 = xor_ln1039_44_fu_7291_p2;
[2025-05-04 13:47:44,616]        |                                 ^
[2025-05-04 13:47:44,616] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119569:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_45_fu_7306_p2' generates 1 bits.
[2025-05-04 13:47:44,616]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,616] 119569 | assign zext_ln218_44_fu_7312_p1 = xor_ln1039_45_fu_7306_p2;
[2025-05-04 13:47:44,617]        |                                 ^
[2025-05-04 13:47:44,617] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119571:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_46_fu_7321_p2' generates 1 bits.
[2025-05-04 13:47:44,617]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,617] 119571 | assign zext_ln218_45_fu_7327_p1 = xor_ln1039_46_fu_7321_p2;
[2025-05-04 13:47:44,617]        |                                 ^
[2025-05-04 13:47:44,617] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119573:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_47_fu_7336_p2' generates 1 bits.
[2025-05-04 13:47:44,617]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,617] 119573 | assign zext_ln218_46_fu_7342_p1 = xor_ln1039_47_fu_7336_p2;
[2025-05-04 13:47:44,617]        |                                 ^
[2025-05-04 13:47:44,617] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119575:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_48_fu_7351_p2' generates 1 bits.
[2025-05-04 13:47:44,617]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,617] 119575 | assign zext_ln218_47_fu_7357_p1 = xor_ln1039_48_fu_7351_p2;
[2025-05-04 13:47:44,617]        |                                 ^
[2025-05-04 13:47:44,617] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119577:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_49_fu_7366_p2' generates 1 bits.
[2025-05-04 13:47:44,617]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,617] 119577 | assign zext_ln218_48_fu_7372_p1 = xor_ln1039_49_fu_7366_p2;
[2025-05-04 13:47:44,617]        |                                 ^
[2025-05-04 13:47:44,617] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119579:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_50_fu_7381_p2' generates 1 bits.
[2025-05-04 13:47:44,617]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,617] 119579 | assign zext_ln218_49_fu_7387_p1 = xor_ln1039_50_fu_7381_p2;
[2025-05-04 13:47:44,617]        |                                 ^
[2025-05-04 13:47:44,617] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119581:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_6706_p2' generates 1 bits.
[2025-05-04 13:47:44,618]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,618] 119581 | assign zext_ln218_4_fu_6712_p1 = xor_ln1039_5_fu_6706_p2;
[2025-05-04 13:47:44,618]        |                                ^
[2025-05-04 13:47:44,618] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119583:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_51_fu_7396_p2' generates 1 bits.
[2025-05-04 13:47:44,618]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,618] 119583 | assign zext_ln218_50_fu_7402_p1 = xor_ln1039_51_fu_7396_p2;
[2025-05-04 13:47:44,618]        |                                 ^
[2025-05-04 13:47:44,618] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119585:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_52_fu_7411_p2' generates 1 bits.
[2025-05-04 13:47:44,618]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,618] 119585 | assign zext_ln218_51_fu_7417_p1 = xor_ln1039_52_fu_7411_p2;
[2025-05-04 13:47:44,618]        |                                 ^
[2025-05-04 13:47:44,618] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119587:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_53_fu_7426_p2' generates 1 bits.
[2025-05-04 13:47:44,618]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,618] 119587 | assign zext_ln218_52_fu_7432_p1 = xor_ln1039_53_fu_7426_p2;
[2025-05-04 13:47:44,618]        |                                 ^
[2025-05-04 13:47:44,618] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119589:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_54_fu_7441_p2' generates 1 bits.
[2025-05-04 13:47:44,618]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,618] 119589 | assign zext_ln218_53_fu_7447_p1 = xor_ln1039_54_fu_7441_p2;
[2025-05-04 13:47:44,618]        |                                 ^
[2025-05-04 13:47:44,618] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119591:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_55_fu_7456_p2' generates 1 bits.
[2025-05-04 13:47:44,618]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,618] 119591 | assign zext_ln218_54_fu_7462_p1 = xor_ln1039_55_fu_7456_p2;
[2025-05-04 13:47:44,619]        |                                 ^
[2025-05-04 13:47:44,619] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119593:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_56_fu_7471_p2' generates 1 bits.
[2025-05-04 13:47:44,619]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,619] 119593 | assign zext_ln218_55_fu_7477_p1 = xor_ln1039_56_fu_7471_p2;
[2025-05-04 13:47:44,619]        |                                 ^
[2025-05-04 13:47:44,619] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119595:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_57_fu_7486_p2' generates 1 bits.
[2025-05-04 13:47:44,619]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,619] 119595 | assign zext_ln218_56_fu_7492_p1 = xor_ln1039_57_fu_7486_p2;
[2025-05-04 13:47:44,619]        |                                 ^
[2025-05-04 13:47:44,619] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119597:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_58_fu_7501_p2' generates 1 bits.
[2025-05-04 13:47:44,619]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,619] 119597 | assign zext_ln218_57_fu_7507_p1 = xor_ln1039_58_fu_7501_p2;
[2025-05-04 13:47:44,619]        |                                 ^
[2025-05-04 13:47:44,619] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119599:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_59_fu_7516_p2' generates 1 bits.
[2025-05-04 13:47:44,619]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,619] 119599 | assign zext_ln218_58_fu_7522_p1 = xor_ln1039_59_fu_7516_p2;
[2025-05-04 13:47:44,619]        |                                 ^
[2025-05-04 13:47:44,619] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119601:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_60_fu_7531_p2' generates 1 bits.
[2025-05-04 13:47:44,619]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,619] 119601 | assign zext_ln218_59_fu_7537_p1 = xor_ln1039_60_fu_7531_p2;
[2025-05-04 13:47:44,619]        |                                 ^
[2025-05-04 13:47:44,619] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119603:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_6721_p2' generates 1 bits.
[2025-05-04 13:47:44,619]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,620] 119603 | assign zext_ln218_5_fu_6727_p1 = xor_ln1039_6_fu_6721_p2;
[2025-05-04 13:47:44,620]        |                                ^
[2025-05-04 13:47:44,620] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119605:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_61_fu_7546_p2' generates 1 bits.
[2025-05-04 13:47:44,620]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,620] 119605 | assign zext_ln218_60_fu_7552_p1 = xor_ln1039_61_fu_7546_p2;
[2025-05-04 13:47:44,620]        |                                 ^
[2025-05-04 13:47:44,620] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119607:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_62_fu_7561_p2' generates 1 bits.
[2025-05-04 13:47:44,620]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,620] 119607 | assign zext_ln218_61_fu_7567_p1 = xor_ln1039_62_fu_7561_p2;
[2025-05-04 13:47:44,620]        |                                 ^
[2025-05-04 13:47:44,620] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119609:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_63_fu_7576_p2' generates 1 bits.
[2025-05-04 13:47:44,620]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,620] 119609 | assign zext_ln218_62_fu_7582_p1 = xor_ln1039_63_fu_7576_p2;
[2025-05-04 13:47:44,620]        |                                 ^
[2025-05-04 13:47:44,620] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119611:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_64_fu_7591_p2' generates 1 bits.
[2025-05-04 13:47:44,620]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,620] 119611 | assign zext_ln218_63_fu_7597_p1 = xor_ln1039_64_fu_7591_p2;
[2025-05-04 13:47:44,620]        |                                 ^
[2025-05-04 13:47:44,620] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119613:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_65_fu_7606_p2' generates 1 bits.
[2025-05-04 13:47:44,620]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,620] 119613 | assign zext_ln218_64_fu_7612_p1 = xor_ln1039_65_fu_7606_p2;
[2025-05-04 13:47:44,620]        |                                 ^
[2025-05-04 13:47:44,621] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119615:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_66_fu_7621_p2' generates 1 bits.
[2025-05-04 13:47:44,621]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,621] 119615 | assign zext_ln218_65_fu_7627_p1 = xor_ln1039_66_fu_7621_p2;
[2025-05-04 13:47:44,621]        |                                 ^
[2025-05-04 13:47:44,621] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119617:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_67_fu_7636_p2' generates 1 bits.
[2025-05-04 13:47:44,621]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,621] 119617 | assign zext_ln218_66_fu_7642_p1 = xor_ln1039_67_fu_7636_p2;
[2025-05-04 13:47:44,621]        |                                 ^
[2025-05-04 13:47:44,621] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119619:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_68_fu_7651_p2' generates 1 bits.
[2025-05-04 13:47:44,621]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,621] 119619 | assign zext_ln218_67_fu_7657_p1 = xor_ln1039_68_fu_7651_p2;
[2025-05-04 13:47:44,621]        |                                 ^
[2025-05-04 13:47:44,621] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119621:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_69_fu_7666_p2' generates 1 bits.
[2025-05-04 13:47:44,621]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,621] 119621 | assign zext_ln218_68_fu_7672_p1 = xor_ln1039_69_fu_7666_p2;
[2025-05-04 13:47:44,621]        |                                 ^
[2025-05-04 13:47:44,621] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119623:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_70_fu_7681_p2' generates 1 bits.
[2025-05-04 13:47:44,621]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,621] 119623 | assign zext_ln218_69_fu_7687_p1 = xor_ln1039_70_fu_7681_p2;
[2025-05-04 13:47:44,621]        |                                 ^
[2025-05-04 13:47:44,621] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119625:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_6736_p2' generates 1 bits.
[2025-05-04 13:47:44,621]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,621] 119625 | assign zext_ln218_6_fu_6742_p1 = xor_ln1039_7_fu_6736_p2;
[2025-05-04 13:47:44,622]        |                                ^
[2025-05-04 13:47:44,622] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119627:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_71_fu_7696_p2' generates 1 bits.
[2025-05-04 13:47:44,622]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,622] 119627 | assign zext_ln218_70_fu_7702_p1 = xor_ln1039_71_fu_7696_p2;
[2025-05-04 13:47:44,622]        |                                 ^
[2025-05-04 13:47:44,622] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119629:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_72_fu_7711_p2' generates 1 bits.
[2025-05-04 13:47:44,622]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,622] 119629 | assign zext_ln218_71_fu_7717_p1 = xor_ln1039_72_fu_7711_p2;
[2025-05-04 13:47:44,622]        |                                 ^
[2025-05-04 13:47:44,622] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119631:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_73_fu_7726_p2' generates 1 bits.
[2025-05-04 13:47:44,622]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,622] 119631 | assign zext_ln218_72_fu_7732_p1 = xor_ln1039_73_fu_7726_p2;
[2025-05-04 13:47:44,622]        |                                 ^
[2025-05-04 13:47:44,622] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119633:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_74_fu_7741_p2' generates 1 bits.
[2025-05-04 13:47:44,622]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,622] 119633 | assign zext_ln218_73_fu_7747_p1 = xor_ln1039_74_fu_7741_p2;
[2025-05-04 13:47:44,622]        |                                 ^
[2025-05-04 13:47:44,622] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119635:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_75_fu_7756_p2' generates 1 bits.
[2025-05-04 13:47:44,622]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,622] 119635 | assign zext_ln218_74_fu_7762_p1 = xor_ln1039_75_fu_7756_p2;
[2025-05-04 13:47:44,622]        |                                 ^
[2025-05-04 13:47:44,622] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119637:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_76_fu_7771_p2' generates 1 bits.
[2025-05-04 13:47:44,622]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,623] 119637 | assign zext_ln218_75_fu_7777_p1 = xor_ln1039_76_fu_7771_p2;
[2025-05-04 13:47:44,623]        |                                 ^
[2025-05-04 13:47:44,623] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119639:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_77_fu_7786_p2' generates 1 bits.
[2025-05-04 13:47:44,623]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,623] 119639 | assign zext_ln218_76_fu_7792_p1 = xor_ln1039_77_fu_7786_p2;
[2025-05-04 13:47:44,623]        |                                 ^
[2025-05-04 13:47:44,623] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119641:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_78_fu_7801_p2' generates 1 bits.
[2025-05-04 13:47:44,623]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,623] 119641 | assign zext_ln218_77_fu_7807_p1 = xor_ln1039_78_fu_7801_p2;
[2025-05-04 13:47:44,623]        |                                 ^
[2025-05-04 13:47:44,623] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119643:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_79_fu_7816_p2' generates 1 bits.
[2025-05-04 13:47:44,623]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,623] 119643 | assign zext_ln218_78_fu_7822_p1 = xor_ln1039_79_fu_7816_p2;
[2025-05-04 13:47:44,623]        |                                 ^
[2025-05-04 13:47:44,623] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119645:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_80_fu_7831_p2' generates 1 bits.
[2025-05-04 13:47:44,623]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,623] 119645 | assign zext_ln218_79_fu_7837_p1 = xor_ln1039_80_fu_7831_p2;
[2025-05-04 13:47:44,623]        |                                 ^
[2025-05-04 13:47:44,623] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119647:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_6751_p2' generates 1 bits.
[2025-05-04 13:47:44,623]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,623] 119647 | assign zext_ln218_7_fu_6757_p1 = xor_ln1039_8_fu_6751_p2;
[2025-05-04 13:47:44,623]        |                                ^
[2025-05-04 13:47:44,624] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119649:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_81_fu_7846_p2' generates 1 bits.
[2025-05-04 13:47:44,624]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,624] 119649 | assign zext_ln218_80_fu_7852_p1 = xor_ln1039_81_fu_7846_p2;
[2025-05-04 13:47:44,624]        |                                 ^
[2025-05-04 13:47:44,624] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119651:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_82_fu_7861_p2' generates 1 bits.
[2025-05-04 13:47:44,624]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,624] 119651 | assign zext_ln218_81_fu_7867_p1 = xor_ln1039_82_fu_7861_p2;
[2025-05-04 13:47:44,624]        |                                 ^
[2025-05-04 13:47:44,624] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119653:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_83_fu_7876_p2' generates 1 bits.
[2025-05-04 13:47:44,624]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,624] 119653 | assign zext_ln218_82_fu_7882_p1 = xor_ln1039_83_fu_7876_p2;
[2025-05-04 13:47:44,624]        |                                 ^
[2025-05-04 13:47:44,624] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119655:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_84_fu_7891_p2' generates 1 bits.
[2025-05-04 13:47:44,624]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,624] 119655 | assign zext_ln218_83_fu_7897_p1 = xor_ln1039_84_fu_7891_p2;
[2025-05-04 13:47:44,624]        |                                 ^
[2025-05-04 13:47:44,624] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119657:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_85_fu_7906_p2' generates 1 bits.
[2025-05-04 13:47:44,624]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,624] 119657 | assign zext_ln218_84_fu_7912_p1 = xor_ln1039_85_fu_7906_p2;
[2025-05-04 13:47:44,624]        |                                 ^
[2025-05-04 13:47:44,624] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119659:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_86_fu_7921_p2' generates 1 bits.
[2025-05-04 13:47:44,624]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,624] 119659 | assign zext_ln218_85_fu_7927_p1 = xor_ln1039_86_fu_7921_p2;
[2025-05-04 13:47:44,625]        |                                 ^
[2025-05-04 13:47:44,625] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119661:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_87_fu_7936_p2' generates 1 bits.
[2025-05-04 13:47:44,625]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,625] 119661 | assign zext_ln218_86_fu_7942_p1 = xor_ln1039_87_fu_7936_p2;
[2025-05-04 13:47:44,625]        |                                 ^
[2025-05-04 13:47:44,625] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119663:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_88_fu_7951_p2' generates 1 bits.
[2025-05-04 13:47:44,625]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,625] 119663 | assign zext_ln218_87_fu_7957_p1 = xor_ln1039_88_fu_7951_p2;
[2025-05-04 13:47:44,625]        |                                 ^
[2025-05-04 13:47:44,625] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119665:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_89_fu_7966_p2' generates 1 bits.
[2025-05-04 13:47:44,625]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,625] 119665 | assign zext_ln218_88_fu_7972_p1 = xor_ln1039_89_fu_7966_p2;
[2025-05-04 13:47:44,625]        |                                 ^
[2025-05-04 13:47:44,625] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119667:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_90_fu_7981_p2' generates 1 bits.
[2025-05-04 13:47:44,625]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,625] 119667 | assign zext_ln218_89_fu_7987_p1 = xor_ln1039_90_fu_7981_p2;
[2025-05-04 13:47:44,625]        |                                 ^
[2025-05-04 13:47:44,625] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119669:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_6766_p2' generates 1 bits.
[2025-05-04 13:47:44,625]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,625] 119669 | assign zext_ln218_8_fu_6772_p1 = xor_ln1039_9_fu_6766_p2;
[2025-05-04 13:47:44,625]        |                                ^
[2025-05-04 13:47:44,625] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119671:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_91_fu_7996_p2' generates 1 bits.
[2025-05-04 13:47:44,625]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,626] 119671 | assign zext_ln218_90_fu_8002_p1 = xor_ln1039_91_fu_7996_p2;
[2025-05-04 13:47:44,626]        |                                 ^
[2025-05-04 13:47:44,626] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119673:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_92_fu_8011_p2' generates 1 bits.
[2025-05-04 13:47:44,626]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,626] 119673 | assign zext_ln218_91_fu_8017_p1 = xor_ln1039_92_fu_8011_p2;
[2025-05-04 13:47:44,626]        |                                 ^
[2025-05-04 13:47:44,626] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119675:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_93_fu_8026_p2' generates 1 bits.
[2025-05-04 13:47:44,626]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,626] 119675 | assign zext_ln218_92_fu_8032_p1 = xor_ln1039_93_fu_8026_p2;
[2025-05-04 13:47:44,626]        |                                 ^
[2025-05-04 13:47:44,626] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119677:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_94_fu_8041_p2' generates 1 bits.
[2025-05-04 13:47:44,626]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,626] 119677 | assign zext_ln218_93_fu_8047_p1 = xor_ln1039_94_fu_8041_p2;
[2025-05-04 13:47:44,626]        |                                 ^
[2025-05-04 13:47:44,626] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119679:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_95_fu_8056_p2' generates 1 bits.
[2025-05-04 13:47:44,626]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,626] 119679 | assign zext_ln218_94_fu_8062_p1 = xor_ln1039_95_fu_8056_p2;
[2025-05-04 13:47:44,626]        |                                 ^
[2025-05-04 13:47:44,626] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119681:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_96_fu_8071_p2' generates 1 bits.
[2025-05-04 13:47:44,626]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,626] 119681 | assign zext_ln218_95_fu_8077_p1 = xor_ln1039_96_fu_8071_p2;
[2025-05-04 13:47:44,626]        |                                 ^
[2025-05-04 13:47:44,627] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119683:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_97_fu_8086_p2' generates 1 bits.
[2025-05-04 13:47:44,627]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,627] 119683 | assign zext_ln218_96_fu_8092_p1 = xor_ln1039_97_fu_8086_p2;
[2025-05-04 13:47:44,627]        |                                 ^
[2025-05-04 13:47:44,627] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119685:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_98_fu_8101_p2' generates 1 bits.
[2025-05-04 13:47:44,627]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,627] 119685 | assign zext_ln218_97_fu_8107_p1 = xor_ln1039_98_fu_8101_p2;
[2025-05-04 13:47:44,627]        |                                 ^
[2025-05-04 13:47:44,627] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119687:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_99_fu_8116_p2' generates 1 bits.
[2025-05-04 13:47:44,627]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,627] 119687 | assign zext_ln218_98_fu_8122_p1 = xor_ln1039_99_fu_8116_p2;
[2025-05-04 13:47:44,627]        |                                 ^
[2025-05-04 13:47:44,627] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119689:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_100_fu_8131_p2' generates 1 bits.
[2025-05-04 13:47:44,627]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,627] 119689 | assign zext_ln218_99_fu_8137_p1 = xor_ln1039_100_fu_8131_p2;
[2025-05-04 13:47:44,627]        |                                 ^
[2025-05-04 13:47:44,627] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119691:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_6781_p2' generates 1 bits.
[2025-05-04 13:47:44,627]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,627] 119691 | assign zext_ln218_9_fu_6787_p1 = xor_ln1039_10_fu_6781_p2;
[2025-05-04 13:47:44,627]        |                                ^
[2025-05-04 13:47:44,627] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119693:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_6646_p2' generates 1 bits.
[2025-05-04 13:47:44,627]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,628] 119693 | assign zext_ln218_fu_6652_p1 = xor_ln1039_1_fu_6646_p2;
[2025-05-04 13:47:44,628]        |                              ^
[2025-05-04 13:47:44,628] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119695:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_104_fu_12471_p2' generates 2 bits.
[2025-05-04 13:47:44,628]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,628] 119695 | assign zext_ln840_100_fu_12477_p1 = add_ln840_104_fu_12471_p2;
[2025-05-04 13:47:44,628]        |                                   ^
[2025-05-04 13:47:44,628] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119697:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_105_fu_12481_p2' generates 3 bits.
[2025-05-04 13:47:44,628]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,628] 119697 | assign zext_ln840_101_fu_12487_p1 = add_ln840_105_fu_12481_p2;
[2025-05-04 13:47:44,628]        |                                   ^
[2025-05-04 13:47:44,628] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119699:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_106_fu_12491_p2' generates 4 bits.
[2025-05-04 13:47:44,628]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,628] 119699 | assign zext_ln840_102_fu_12497_p1 = add_ln840_106_fu_12491_p2;
[2025-05-04 13:47:44,628]        |                                   ^
[2025-05-04 13:47:44,628] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119701:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_107_fu_12501_p2' generates 5 bits.
[2025-05-04 13:47:44,628]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,628] 119701 | assign zext_ln840_103_fu_12507_p1 = add_ln840_107_fu_12501_p2;
[2025-05-04 13:47:44,628]        |                                   ^
[2025-05-04 13:47:44,628] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119703:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_108_fu_12511_p2' generates 2 bits.
[2025-05-04 13:47:44,628]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,628] 119703 | assign zext_ln840_104_fu_12517_p1 = add_ln840_108_fu_12511_p2;
[2025-05-04 13:47:44,628]        |                                   ^
[2025-05-04 13:47:44,628] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119705:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_109_fu_12521_p2' generates 2 bits.
[2025-05-04 13:47:44,629]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,629] 119705 | assign zext_ln840_105_fu_12527_p1 = add_ln840_109_fu_12521_p2;
[2025-05-04 13:47:44,629]        |                                   ^
[2025-05-04 13:47:44,629] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119707:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_110_fu_12531_p2' generates 3 bits.
[2025-05-04 13:47:44,629]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,629] 119707 | assign zext_ln840_106_fu_12537_p1 = add_ln840_110_fu_12531_p2;
[2025-05-04 13:47:44,629]        |                                   ^
[2025-05-04 13:47:44,629] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119709:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_111_fu_12541_p2' generates 2 bits.
[2025-05-04 13:47:44,629]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,629] 119709 | assign zext_ln840_107_fu_12547_p1 = add_ln840_111_fu_12541_p2;
[2025-05-04 13:47:44,629]        |                                   ^
[2025-05-04 13:47:44,629] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119711:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_112_fu_12551_p2' generates 2 bits.
[2025-05-04 13:47:44,629]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,629] 119711 | assign zext_ln840_108_fu_12557_p1 = add_ln840_112_fu_12551_p2;
[2025-05-04 13:47:44,629]        |                                   ^
[2025-05-04 13:47:44,629] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119713:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_113_fu_12561_p2' generates 3 bits.
[2025-05-04 13:47:44,629]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,629] 119713 | assign zext_ln840_109_fu_12567_p1 = add_ln840_113_fu_12561_p2;
[2025-05-04 13:47:44,629]        |                                   ^
[2025-05-04 13:47:44,629] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119715:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_fu_11553_p2' generates 3 bits.
[2025-05-04 13:47:44,629]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,629] 119715 | assign zext_ln840_10_fu_11559_p1 = add_ln840_11_fu_11553_p2;
[2025-05-04 13:47:44,629]        |                                  ^
[2025-05-04 13:47:44,630] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119717:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_114_fu_12571_p2' generates 4 bits.
[2025-05-04 13:47:44,630]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,630] 119717 | assign zext_ln840_110_fu_12577_p1 = add_ln840_114_fu_12571_p2;
[2025-05-04 13:47:44,630]        |                                   ^
[2025-05-04 13:47:44,630] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119719:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_115_fu_12581_p2' generates 2 bits.
[2025-05-04 13:47:44,630]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,630] 119719 | assign zext_ln840_111_fu_12587_p1 = add_ln840_115_fu_12581_p2;
[2025-05-04 13:47:44,630]        |                                   ^
[2025-05-04 13:47:44,630] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119721:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_116_fu_12591_p2' generates 2 bits.
[2025-05-04 13:47:44,630]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,630] 119721 | assign zext_ln840_112_fu_12597_p1 = add_ln840_116_fu_12591_p2;
[2025-05-04 13:47:44,630]        |                                   ^
[2025-05-04 13:47:44,630] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119723:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_117_fu_12601_p2' generates 3 bits.
[2025-05-04 13:47:44,630]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,630] 119723 | assign zext_ln840_113_fu_12607_p1 = add_ln840_117_fu_12601_p2;
[2025-05-04 13:47:44,630]        |                                   ^
[2025-05-04 13:47:44,630] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119725:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_118_fu_12611_p2' generates 2 bits.
[2025-05-04 13:47:44,630]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,630] 119725 | assign zext_ln840_114_fu_12617_p1 = add_ln840_118_fu_12611_p2;
[2025-05-04 13:47:44,630]        |                                   ^
[2025-05-04 13:47:44,630] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119727:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_119_fu_12621_p2' generates 2 bits.
[2025-05-04 13:47:44,632]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,632] 119727 | assign zext_ln840_115_fu_12627_p1 = add_ln840_119_fu_12621_p2;
[2025-05-04 13:47:44,632]        |                                   ^
[2025-05-04 13:47:44,632] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119729:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_120_fu_12631_p2' generates 3 bits.
[2025-05-04 13:47:44,632]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,632] 119729 | assign zext_ln840_116_fu_12637_p1 = add_ln840_120_fu_12631_p2;
[2025-05-04 13:47:44,632]        |                                   ^
[2025-05-04 13:47:44,632] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119731:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_121_fu_12641_p2' generates 4 bits.
[2025-05-04 13:47:44,632]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,632] 119731 | assign zext_ln840_117_fu_12647_p1 = add_ln840_121_fu_12641_p2;
[2025-05-04 13:47:44,632]        |                                   ^
[2025-05-04 13:47:44,632] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119733:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_122_fu_12651_p2' generates 5 bits.
[2025-05-04 13:47:44,632]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,632] 119733 | assign zext_ln840_118_fu_12657_p1 = add_ln840_122_fu_12651_p2;
[2025-05-04 13:47:44,632]        |                                   ^
[2025-05-04 13:47:44,632] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119735:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_123_fu_12661_p2' generates 6 bits.
[2025-05-04 13:47:44,632]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,632] 119735 | assign zext_ln840_119_fu_12667_p1 = add_ln840_123_fu_12661_p2;
[2025-05-04 13:47:44,632]        |                                   ^
[2025-05-04 13:47:44,632] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119737:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_12_fu_11563_p2' generates 4 bits.
[2025-05-04 13:47:44,633]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,633] 119737 | assign zext_ln840_11_fu_11569_p1 = add_ln840_12_fu_11563_p2;
[2025-05-04 13:47:44,633]        |                                  ^
[2025-05-04 13:47:44,633] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119739:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_124_reg_16451' generates 7 bits.
[2025-05-04 13:47:44,633]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,633] 119739 | assign zext_ln840_120_fu_13933_p1 = add_ln840_124_reg_16451;
[2025-05-04 13:47:44,633]        |                                   ^
[2025-05-04 13:47:44,633] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119741:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_126_fu_12677_p2' generates 2 bits.
[2025-05-04 13:47:44,633]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,633] 119741 | assign zext_ln840_121_fu_12683_p1 = add_ln840_126_fu_12677_p2;
[2025-05-04 13:47:44,633]        |                                   ^
[2025-05-04 13:47:44,633] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119743:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_127_fu_12687_p2' generates 2 bits.
[2025-05-04 13:47:44,633]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,633] 119743 | assign zext_ln840_122_fu_12693_p1 = add_ln840_127_fu_12687_p2;
[2025-05-04 13:47:44,633]        |                                   ^
[2025-05-04 13:47:44,633] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119745:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_128_fu_12697_p2' generates 3 bits.
[2025-05-04 13:47:44,633]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,633] 119745 | assign zext_ln840_123_fu_12703_p1 = add_ln840_128_fu_12697_p2;
[2025-05-04 13:47:44,633]        |                                   ^
[2025-05-04 13:47:44,633] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119747:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_129_fu_12707_p2' generates 2 bits.
[2025-05-04 13:47:44,633]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,633] 119747 | assign zext_ln840_124_fu_12713_p1 = add_ln840_129_fu_12707_p2;
[2025-05-04 13:47:44,634]        |                                   ^
[2025-05-04 13:47:44,634] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119749:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_130_fu_12717_p2' generates 2 bits.
[2025-05-04 13:47:44,634]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,634] 119749 | assign zext_ln840_125_fu_12723_p1 = add_ln840_130_fu_12717_p2;
[2025-05-04 13:47:44,634]        |                                   ^
[2025-05-04 13:47:44,634] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119751:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_131_fu_12727_p2' generates 3 bits.
[2025-05-04 13:47:44,634]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,634] 119751 | assign zext_ln840_126_fu_12733_p1 = add_ln840_131_fu_12727_p2;
[2025-05-04 13:47:44,634]        |                                   ^
[2025-05-04 13:47:44,634] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119753:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_132_fu_12737_p2' generates 4 bits.
[2025-05-04 13:47:44,634]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,634] 119753 | assign zext_ln840_127_fu_12743_p1 = add_ln840_132_fu_12737_p2;
[2025-05-04 13:47:44,634]        |                                   ^
[2025-05-04 13:47:44,634] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119755:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_133_fu_12747_p2' generates 2 bits.
[2025-05-04 13:47:44,634]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,634] 119755 | assign zext_ln840_128_fu_12753_p1 = add_ln840_133_fu_12747_p2;
[2025-05-04 13:47:44,634]        |                                   ^
[2025-05-04 13:47:44,634] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119757:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_134_fu_12757_p2' generates 2 bits.
[2025-05-04 13:47:44,634]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,634] 119757 | assign zext_ln840_129_fu_12763_p1 = add_ln840_134_fu_12757_p2;
[2025-05-04 13:47:44,634]        |                                   ^
[2025-05-04 13:47:44,635] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119759:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_14_fu_11579_p2' generates 2 bits.
[2025-05-04 13:47:44,635]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,635] 119759 | assign zext_ln840_12_fu_11585_p1 = add_ln840_14_fu_11579_p2;
[2025-05-04 13:47:44,635]        |                                  ^
[2025-05-04 13:47:44,635] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119761:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_135_fu_12767_p2' generates 3 bits.
[2025-05-04 13:47:44,635]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,635] 119761 | assign zext_ln840_130_fu_12773_p1 = add_ln840_135_fu_12767_p2;
[2025-05-04 13:47:44,635]        |                                   ^
[2025-05-04 13:47:44,635] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119763:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_136_fu_12777_p2' generates 2 bits.
[2025-05-04 13:47:44,635]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,635] 119763 | assign zext_ln840_131_fu_12783_p1 = add_ln840_136_fu_12777_p2;
[2025-05-04 13:47:44,635]        |                                   ^
[2025-05-04 13:47:44,635] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119765:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_137_fu_12787_p2' generates 2 bits.
[2025-05-04 13:47:44,635]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,635] 119765 | assign zext_ln840_132_fu_12793_p1 = add_ln840_137_fu_12787_p2;
[2025-05-04 13:47:44,635]        |                                   ^
[2025-05-04 13:47:44,635] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119767:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_138_fu_12797_p2' generates 3 bits.
[2025-05-04 13:47:44,635]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,635] 119767 | assign zext_ln840_133_fu_12803_p1 = add_ln840_138_fu_12797_p2;
[2025-05-04 13:47:44,635]        |                                   ^
[2025-05-04 13:47:44,635] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119769:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_139_fu_12807_p2' generates 4 bits.
[2025-05-04 13:47:44,635]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,635] 119769 | assign zext_ln840_134_fu_12813_p1 = add_ln840_139_fu_12807_p2;
[2025-05-04 13:47:44,636]        |                                   ^
[2025-05-04 13:47:44,636] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119771:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_140_fu_12817_p2' generates 5 bits.
[2025-05-04 13:47:44,636]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,636] 119771 | assign zext_ln840_135_fu_12823_p1 = add_ln840_140_fu_12817_p2;
[2025-05-04 13:47:44,636]        |                                   ^
[2025-05-04 13:47:44,636] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119773:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_141_fu_12827_p2' generates 2 bits.
[2025-05-04 13:47:44,636]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,636] 119773 | assign zext_ln840_136_fu_12833_p1 = add_ln840_141_fu_12827_p2;
[2025-05-04 13:47:44,636]        |                                   ^
[2025-05-04 13:47:44,636] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119775:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_142_fu_12837_p2' generates 2 bits.
[2025-05-04 13:47:44,636]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,636] 119775 | assign zext_ln840_137_fu_12843_p1 = add_ln840_142_fu_12837_p2;
[2025-05-04 13:47:44,636]        |                                   ^
[2025-05-04 13:47:44,636] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119777:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_143_fu_12847_p2' generates 3 bits.
[2025-05-04 13:47:44,636]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,636] 119777 | assign zext_ln840_138_fu_12853_p1 = add_ln840_143_fu_12847_p2;
[2025-05-04 13:47:44,636]        |                                   ^
[2025-05-04 13:47:44,636] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119779:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_144_fu_12857_p2' generates 2 bits.
[2025-05-04 13:47:44,636]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,636] 119779 | assign zext_ln840_139_fu_12863_p1 = add_ln840_144_fu_12857_p2;
[2025-05-04 13:47:44,636]        |                                   ^
[2025-05-04 13:47:44,636] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119781:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_15_fu_11589_p2' generates 2 bits.
[2025-05-04 13:47:44,637]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,637] 119781 | assign zext_ln840_13_fu_11595_p1 = add_ln840_15_fu_11589_p2;
[2025-05-04 13:47:44,637]        |                                  ^
[2025-05-04 13:47:44,637] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119783:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_145_fu_12867_p2' generates 2 bits.
[2025-05-04 13:47:44,637]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,637] 119783 | assign zext_ln840_140_fu_12873_p1 = add_ln840_145_fu_12867_p2;
[2025-05-04 13:47:44,637]        |                                   ^
[2025-05-04 13:47:44,637] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119785:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_146_fu_12877_p2' generates 3 bits.
[2025-05-04 13:47:44,637]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,637] 119785 | assign zext_ln840_141_fu_12883_p1 = add_ln840_146_fu_12877_p2;
[2025-05-04 13:47:44,637]        |                                   ^
[2025-05-04 13:47:44,637] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119787:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_147_fu_12887_p2' generates 4 bits.
[2025-05-04 13:47:44,637]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,637] 119787 | assign zext_ln840_142_fu_12893_p1 = add_ln840_147_fu_12887_p2;
[2025-05-04 13:47:44,637]        |                                   ^
[2025-05-04 13:47:44,637] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119789:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_148_fu_12897_p2' generates 2 bits.
[2025-05-04 13:47:44,637]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,637] 119789 | assign zext_ln840_143_fu_12903_p1 = add_ln840_148_fu_12897_p2;
[2025-05-04 13:47:44,637]        |                                   ^
[2025-05-04 13:47:44,637] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119791:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_149_fu_12907_p2' generates 2 bits.
[2025-05-04 13:47:44,637]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,637] 119791 | assign zext_ln840_144_fu_12913_p1 = add_ln840_149_fu_12907_p2;
[2025-05-04 13:47:44,637]        |                                   ^
[2025-05-04 13:47:44,638] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119793:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_150_fu_12917_p2' generates 3 bits.
[2025-05-04 13:47:44,638]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,638] 119793 | assign zext_ln840_145_fu_12923_p1 = add_ln840_150_fu_12917_p2;
[2025-05-04 13:47:44,638]        |                                   ^
[2025-05-04 13:47:44,638] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119795:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_151_fu_12927_p2' generates 2 bits.
[2025-05-04 13:47:44,638]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,638] 119795 | assign zext_ln840_146_fu_12933_p1 = add_ln840_151_fu_12927_p2;
[2025-05-04 13:47:44,638]        |                                   ^
[2025-05-04 13:47:44,638] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119797:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_152_fu_12937_p2' generates 2 bits.
[2025-05-04 13:47:44,638]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,638] 119797 | assign zext_ln840_147_fu_12943_p1 = add_ln840_152_fu_12937_p2;
[2025-05-04 13:47:44,638]        |                                   ^
[2025-05-04 13:47:44,638] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119799:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_153_fu_12947_p2' generates 3 bits.
[2025-05-04 13:47:44,638]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,638] 119799 | assign zext_ln840_148_fu_12953_p1 = add_ln840_153_fu_12947_p2;
[2025-05-04 13:47:44,638]        |                                   ^
[2025-05-04 13:47:44,638] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119801:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_154_fu_12957_p2' generates 4 bits.
[2025-05-04 13:47:44,638]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,638] 119801 | assign zext_ln840_149_fu_12963_p1 = add_ln840_154_fu_12957_p2;
[2025-05-04 13:47:44,638]        |                                   ^
[2025-05-04 13:47:44,638] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119803:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_16_fu_11599_p2' generates 3 bits.
[2025-05-04 13:47:44,638]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,639] 119803 | assign zext_ln840_14_fu_11605_p1 = add_ln840_16_fu_11599_p2;
[2025-05-04 13:47:44,639]        |                                  ^
[2025-05-04 13:47:44,639] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119805:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_155_fu_12967_p2' generates 5 bits.
[2025-05-04 13:47:44,639]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,639] 119805 | assign zext_ln840_150_fu_12973_p1 = add_ln840_155_fu_12967_p2;
[2025-05-04 13:47:44,639]        |                                   ^
[2025-05-04 13:47:44,639] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119807:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_156_fu_12977_p2' generates 6 bits.
[2025-05-04 13:47:44,639]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,639] 119807 | assign zext_ln840_151_fu_12983_p1 = add_ln840_156_fu_12977_p2;
[2025-05-04 13:47:44,639]        |                                   ^
[2025-05-04 13:47:44,639] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119809:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_157_fu_12987_p2' generates 2 bits.
[2025-05-04 13:47:44,639]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,639] 119809 | assign zext_ln840_152_fu_12993_p1 = add_ln840_157_fu_12987_p2;
[2025-05-04 13:47:44,639]        |                                   ^
[2025-05-04 13:47:44,639] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119811:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_158_fu_12997_p2' generates 2 bits.
[2025-05-04 13:47:44,639]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,639] 119811 | assign zext_ln840_153_fu_13003_p1 = add_ln840_158_fu_12997_p2;
[2025-05-04 13:47:44,639]        |                                   ^
[2025-05-04 13:47:44,639] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119813:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_159_fu_13007_p2' generates 3 bits.
[2025-05-04 13:47:44,639]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,639] 119813 | assign zext_ln840_154_fu_13013_p1 = add_ln840_159_fu_13007_p2;
[2025-05-04 13:47:44,639]        |                                   ^
[2025-05-04 13:47:44,640] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119815:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_160_fu_13017_p2' generates 2 bits.
[2025-05-04 13:47:44,640]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,640] 119815 | assign zext_ln840_155_fu_13023_p1 = add_ln840_160_fu_13017_p2;
[2025-05-04 13:47:44,640]        |                                   ^
[2025-05-04 13:47:44,640] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119817:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_161_fu_13027_p2' generates 2 bits.
[2025-05-04 13:47:44,640]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,640] 119817 | assign zext_ln840_156_fu_13033_p1 = add_ln840_161_fu_13027_p2;
[2025-05-04 13:47:44,640]        |                                   ^
[2025-05-04 13:47:44,640] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119819:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_162_fu_13037_p2' generates 3 bits.
[2025-05-04 13:47:44,640]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,640] 119819 | assign zext_ln840_157_fu_13043_p1 = add_ln840_162_fu_13037_p2;
[2025-05-04 13:47:44,640]        |                                   ^
[2025-05-04 13:47:44,640] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119821:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_163_fu_13047_p2' generates 4 bits.
[2025-05-04 13:47:44,640]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,640] 119821 | assign zext_ln840_158_fu_13053_p1 = add_ln840_163_fu_13047_p2;
[2025-05-04 13:47:44,640]        |                                   ^
[2025-05-04 13:47:44,640] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119823:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_164_fu_13057_p2' generates 2 bits.
[2025-05-04 13:47:44,640]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,640] 119823 | assign zext_ln840_159_fu_13063_p1 = add_ln840_164_fu_13057_p2;
[2025-05-04 13:47:44,640]        |                                   ^
[2025-05-04 13:47:44,640] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119825:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_fu_11609_p2' generates 2 bits.
[2025-05-04 13:47:44,640]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,640] 119825 | assign zext_ln840_15_fu_11615_p1 = add_ln840_17_fu_11609_p2;
[2025-05-04 13:47:44,641]        |                                  ^
[2025-05-04 13:47:44,641] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119827:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_165_fu_13067_p2' generates 2 bits.
[2025-05-04 13:47:44,641]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,641] 119827 | assign zext_ln840_160_fu_13073_p1 = add_ln840_165_fu_13067_p2;
[2025-05-04 13:47:44,641]        |                                   ^
[2025-05-04 13:47:44,641] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119829:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_166_fu_13077_p2' generates 3 bits.
[2025-05-04 13:47:44,641]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,641] 119829 | assign zext_ln840_161_fu_13083_p1 = add_ln840_166_fu_13077_p2;
[2025-05-04 13:47:44,641]        |                                   ^
[2025-05-04 13:47:44,641] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119831:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_167_fu_13087_p2' generates 2 bits.
[2025-05-04 13:47:44,641]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,641] 119831 | assign zext_ln840_162_fu_13093_p1 = add_ln840_167_fu_13087_p2;
[2025-05-04 13:47:44,641]        |                                   ^
[2025-05-04 13:47:44,641] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119833:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_168_fu_13097_p2' generates 2 bits.
[2025-05-04 13:47:44,641]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,641] 119833 | assign zext_ln840_163_fu_13103_p1 = add_ln840_168_fu_13097_p2;
[2025-05-04 13:47:44,641]        |                                   ^
[2025-05-04 13:47:44,641] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119835:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_169_fu_13107_p2' generates 3 bits.
[2025-05-04 13:47:44,641]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,641] 119835 | assign zext_ln840_164_fu_13113_p1 = add_ln840_169_fu_13107_p2;
[2025-05-04 13:47:44,641]        |                                   ^
[2025-05-04 13:47:44,641] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119837:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_170_fu_13117_p2' generates 4 bits.
[2025-05-04 13:47:44,641]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,642] 119837 | assign zext_ln840_165_fu_13123_p1 = add_ln840_170_fu_13117_p2;
[2025-05-04 13:47:44,642]        |                                   ^
[2025-05-04 13:47:44,642] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119839:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_171_fu_13127_p2' generates 5 bits.
[2025-05-04 13:47:44,642]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,642] 119839 | assign zext_ln840_166_fu_13133_p1 = add_ln840_171_fu_13127_p2;
[2025-05-04 13:47:44,642]        |                                   ^
[2025-05-04 13:47:44,642] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119841:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_172_fu_13137_p2' generates 2 bits.
[2025-05-04 13:47:44,642]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,642] 119841 | assign zext_ln840_167_fu_13143_p1 = add_ln840_172_fu_13137_p2;
[2025-05-04 13:47:44,642]        |                                   ^
[2025-05-04 13:47:44,642] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119843:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_173_fu_13147_p2' generates 2 bits.
[2025-05-04 13:47:44,642]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,642] 119843 | assign zext_ln840_168_fu_13153_p1 = add_ln840_173_fu_13147_p2;
[2025-05-04 13:47:44,642]        |                                   ^
[2025-05-04 13:47:44,642] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119845:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_174_fu_13157_p2' generates 3 bits.
[2025-05-04 13:47:44,642]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,642] 119845 | assign zext_ln840_169_fu_13163_p1 = add_ln840_174_fu_13157_p2;
[2025-05-04 13:47:44,642]        |                                   ^
[2025-05-04 13:47:44,642] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119847:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_fu_11619_p2' generates 2 bits.
[2025-05-04 13:47:44,642]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,642] 119847 | assign zext_ln840_16_fu_11625_p1 = add_ln840_18_fu_11619_p2;
[2025-05-04 13:47:44,642]        |                                  ^
[2025-05-04 13:47:44,643] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119849:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_175_fu_13167_p2' generates 2 bits.
[2025-05-04 13:47:44,643]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,643] 119849 | assign zext_ln840_170_fu_13173_p1 = add_ln840_175_fu_13167_p2;
[2025-05-04 13:47:44,643]        |                                   ^
[2025-05-04 13:47:44,643] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119851:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_176_fu_13177_p2' generates 2 bits.
[2025-05-04 13:47:44,643]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,643] 119851 | assign zext_ln840_171_fu_13183_p1 = add_ln840_176_fu_13177_p2;
[2025-05-04 13:47:44,643]        |                                   ^
[2025-05-04 13:47:44,643] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119853:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_177_fu_13187_p2' generates 3 bits.
[2025-05-04 13:47:44,643]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,643] 119853 | assign zext_ln840_172_fu_13193_p1 = add_ln840_177_fu_13187_p2;
[2025-05-04 13:47:44,643]        |                                   ^
[2025-05-04 13:47:44,643] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119855:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_178_fu_13197_p2' generates 4 bits.
[2025-05-04 13:47:44,643]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,643] 119855 | assign zext_ln840_173_fu_13203_p1 = add_ln840_178_fu_13197_p2;
[2025-05-04 13:47:44,643]        |                                   ^
[2025-05-04 13:47:44,643] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119857:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_179_fu_13207_p2' generates 2 bits.
[2025-05-04 13:47:44,643]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,643] 119857 | assign zext_ln840_174_fu_13213_p1 = add_ln840_179_fu_13207_p2;
[2025-05-04 13:47:44,643]        |                                   ^
[2025-05-04 13:47:44,643] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119859:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_180_fu_13217_p2' generates 2 bits.
[2025-05-04 13:47:44,643]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,644] 119859 | assign zext_ln840_175_fu_13223_p1 = add_ln840_180_fu_13217_p2;
[2025-05-04 13:47:44,644]        |                                   ^
[2025-05-04 13:47:44,644] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119861:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_181_fu_13227_p2' generates 3 bits.
[2025-05-04 13:47:44,644]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,644] 119861 | assign zext_ln840_176_fu_13233_p1 = add_ln840_181_fu_13227_p2;
[2025-05-04 13:47:44,644]        |                                   ^
[2025-05-04 13:47:44,644] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119863:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_182_fu_13237_p2' generates 2 bits.
[2025-05-04 13:47:44,644]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,644] 119863 | assign zext_ln840_177_fu_13243_p1 = add_ln840_182_fu_13237_p2;
[2025-05-04 13:47:44,644]        |                                   ^
[2025-05-04 13:47:44,644] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119865:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_183_fu_13247_p2' generates 2 bits.
[2025-05-04 13:47:44,644]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,644] 119865 | assign zext_ln840_178_fu_13253_p1 = add_ln840_183_fu_13247_p2;
[2025-05-04 13:47:44,644]        |                                   ^
[2025-05-04 13:47:44,644] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119867:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_184_fu_13257_p2' generates 3 bits.
[2025-05-04 13:47:44,644]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,644] 119867 | assign zext_ln840_179_fu_13263_p1 = add_ln840_184_fu_13257_p2;
[2025-05-04 13:47:44,644]        |                                   ^
[2025-05-04 13:47:44,644] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119869:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_fu_11629_p2' generates 3 bits.
[2025-05-04 13:47:44,644]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,644] 119869 | assign zext_ln840_17_fu_11635_p1 = add_ln840_19_fu_11629_p2;
[2025-05-04 13:47:44,644]        |                                  ^
[2025-05-04 13:47:44,644] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119871:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_185_fu_13267_p2' generates 4 bits.
[2025-05-04 13:47:44,645]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,645] 119871 | assign zext_ln840_180_fu_13273_p1 = add_ln840_185_fu_13267_p2;
[2025-05-04 13:47:44,645]        |                                   ^
[2025-05-04 13:47:44,645] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119873:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_186_fu_13277_p2' generates 5 bits.
[2025-05-04 13:47:44,645]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,645] 119873 | assign zext_ln840_181_fu_13283_p1 = add_ln840_186_fu_13277_p2;
[2025-05-04 13:47:44,645]        |                                   ^
[2025-05-04 13:47:44,645] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119875:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_187_fu_13287_p2' generates 6 bits.
[2025-05-04 13:47:44,645]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,645] 119875 | assign zext_ln840_182_fu_13293_p1 = add_ln840_187_fu_13287_p2;
[2025-05-04 13:47:44,645]        |                                   ^
[2025-05-04 13:47:44,645] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119877:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_188_reg_16456' generates 7 bits.
[2025-05-04 13:47:44,645]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,645] 119877 | assign zext_ln840_183_fu_13941_p1 = add_ln840_188_reg_16456;
[2025-05-04 13:47:44,645]        |                                   ^
[2025-05-04 13:47:44,645] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119879:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_189_fu_13303_p2' generates 2 bits.
[2025-05-04 13:47:44,645]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,645] 119879 | assign zext_ln840_184_fu_13309_p1 = add_ln840_189_fu_13303_p2;
[2025-05-04 13:47:44,645]        |                                   ^
[2025-05-04 13:47:44,645] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119881:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_190_fu_13313_p2' generates 2 bits.
[2025-05-04 13:47:44,645]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,645] 119881 | assign zext_ln840_185_fu_13319_p1 = add_ln840_190_fu_13313_p2;
[2025-05-04 13:47:44,646]        |                                   ^
[2025-05-04 13:47:44,646] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119883:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_191_fu_13323_p2' generates 3 bits.
[2025-05-04 13:47:44,646]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,646] 119883 | assign zext_ln840_186_fu_13329_p1 = add_ln840_191_fu_13323_p2;
[2025-05-04 13:47:44,646]        |                                   ^
[2025-05-04 13:47:44,646] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119885:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_192_fu_13333_p2' generates 2 bits.
[2025-05-04 13:47:44,646]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,646] 119885 | assign zext_ln840_187_fu_13339_p1 = add_ln840_192_fu_13333_p2;
[2025-05-04 13:47:44,646]        |                                   ^
[2025-05-04 13:47:44,646] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119887:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_193_fu_13343_p2' generates 2 bits.
[2025-05-04 13:47:44,646]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,646] 119887 | assign zext_ln840_188_fu_13349_p1 = add_ln840_193_fu_13343_p2;
[2025-05-04 13:47:44,646]        |                                   ^
[2025-05-04 13:47:44,646] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119889:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_194_fu_13353_p2' generates 3 bits.
[2025-05-04 13:47:44,646]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,646] 119889 | assign zext_ln840_189_fu_13359_p1 = add_ln840_194_fu_13353_p2;
[2025-05-04 13:47:44,646]        |                                   ^
[2025-05-04 13:47:44,646] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119891:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_20_fu_11639_p2' generates 4 bits.
[2025-05-04 13:47:44,646]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,646] 119891 | assign zext_ln840_18_fu_11645_p1 = add_ln840_20_fu_11639_p2;
[2025-05-04 13:47:44,646]        |                                  ^
[2025-05-04 13:47:44,646] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119893:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_195_fu_13363_p2' generates 4 bits.
[2025-05-04 13:47:44,647]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,647] 119893 | assign zext_ln840_190_fu_13369_p1 = add_ln840_195_fu_13363_p2;
[2025-05-04 13:47:44,647]        |                                   ^
[2025-05-04 13:47:44,647] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119895:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_196_fu_13373_p2' generates 2 bits.
[2025-05-04 13:47:44,647]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,647] 119895 | assign zext_ln840_191_fu_13379_p1 = add_ln840_196_fu_13373_p2;
[2025-05-04 13:47:44,647]        |                                   ^
[2025-05-04 13:47:44,647] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119897:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_197_fu_13383_p2' generates 2 bits.
[2025-05-04 13:47:44,647]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,647] 119897 | assign zext_ln840_192_fu_13389_p1 = add_ln840_197_fu_13383_p2;
[2025-05-04 13:47:44,647]        |                                   ^
[2025-05-04 13:47:44,647] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119899:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_198_fu_13393_p2' generates 3 bits.
[2025-05-04 13:47:44,647]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,647] 119899 | assign zext_ln840_193_fu_13399_p1 = add_ln840_198_fu_13393_p2;
[2025-05-04 13:47:44,647]        |                                   ^
[2025-05-04 13:47:44,647] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119901:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_199_fu_13403_p2' generates 2 bits.
[2025-05-04 13:47:44,647]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,647] 119901 | assign zext_ln840_194_fu_13409_p1 = add_ln840_199_fu_13403_p2;
[2025-05-04 13:47:44,647]        |                                   ^
[2025-05-04 13:47:44,647] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119903:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_200_fu_13413_p2' generates 2 bits.
[2025-05-04 13:47:44,647]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,647] 119903 | assign zext_ln840_195_fu_13419_p1 = add_ln840_200_fu_13413_p2;
[2025-05-04 13:47:44,647]        |                                   ^
[2025-05-04 13:47:44,648] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119905:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_201_fu_13423_p2' generates 3 bits.
[2025-05-04 13:47:44,648]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,648] 119905 | assign zext_ln840_196_fu_13429_p1 = add_ln840_201_fu_13423_p2;
[2025-05-04 13:47:44,648]        |                                   ^
[2025-05-04 13:47:44,648] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119907:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_202_fu_13433_p2' generates 4 bits.
[2025-05-04 13:47:44,648]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,648] 119907 | assign zext_ln840_197_fu_13439_p1 = add_ln840_202_fu_13433_p2;
[2025-05-04 13:47:44,648]        |                                   ^
[2025-05-04 13:47:44,648] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119909:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_203_fu_13443_p2' generates 5 bits.
[2025-05-04 13:47:44,648]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,648] 119909 | assign zext_ln840_198_fu_13449_p1 = add_ln840_203_fu_13443_p2;
[2025-05-04 13:47:44,648]        |                                   ^
[2025-05-04 13:47:44,648] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119911:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_204_fu_13453_p2' generates 2 bits.
[2025-05-04 13:47:44,648]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,648] 119911 | assign zext_ln840_199_fu_13459_p1 = add_ln840_204_fu_13453_p2;
[2025-05-04 13:47:44,648]        |                                   ^
[2025-05-04 13:47:44,648] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119913:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_11649_p2' generates 2 bits.
[2025-05-04 13:47:44,648]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,648] 119913 | assign zext_ln840_19_fu_11655_p1 = add_ln840_21_fu_11649_p2;
[2025-05-04 13:47:44,648]        |                                  ^
[2025-05-04 13:47:44,648] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119915:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_fu_11451_p2' generates 2 bits.
[2025-05-04 13:47:44,648]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,648] 119915 | assign zext_ln840_1_fu_11457_p1 = add_ln840_fu_11451_p2;
[2025-05-04 13:47:44,649]        |                                 ^
[2025-05-04 13:47:44,649] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119917:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_205_fu_13463_p2' generates 2 bits.
[2025-05-04 13:47:44,649]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,649] 119917 | assign zext_ln840_200_fu_13469_p1 = add_ln840_205_fu_13463_p2;
[2025-05-04 13:47:44,649]        |                                   ^
[2025-05-04 13:47:44,649] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119919:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_206_fu_13473_p2' generates 3 bits.
[2025-05-04 13:47:44,649]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,649] 119919 | assign zext_ln840_201_fu_13479_p1 = add_ln840_206_fu_13473_p2;
[2025-05-04 13:47:44,649]        |                                   ^
[2025-05-04 13:47:44,649] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119921:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_207_fu_13483_p2' generates 2 bits.
[2025-05-04 13:47:44,649]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,649] 119921 | assign zext_ln840_202_fu_13489_p1 = add_ln840_207_fu_13483_p2;
[2025-05-04 13:47:44,649]        |                                   ^
[2025-05-04 13:47:44,649] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119923:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_208_fu_13493_p2' generates 2 bits.
[2025-05-04 13:47:44,649]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,649] 119923 | assign zext_ln840_203_fu_13499_p1 = add_ln840_208_fu_13493_p2;
[2025-05-04 13:47:44,649]        |                                   ^
[2025-05-04 13:47:44,649] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119925:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_209_fu_13503_p2' generates 3 bits.
[2025-05-04 13:47:44,649]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,649] 119925 | assign zext_ln840_204_fu_13509_p1 = add_ln840_209_fu_13503_p2;
[2025-05-04 13:47:44,649]        |                                   ^
[2025-05-04 13:47:44,649] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119927:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_210_fu_13513_p2' generates 4 bits.
[2025-05-04 13:47:44,650]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,650] 119927 | assign zext_ln840_205_fu_13519_p1 = add_ln840_210_fu_13513_p2;
[2025-05-04 13:47:44,650]        |                                   ^
[2025-05-04 13:47:44,650] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119929:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_211_fu_13523_p2' generates 2 bits.
[2025-05-04 13:47:44,650]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,650] 119929 | assign zext_ln840_206_fu_13529_p1 = add_ln840_211_fu_13523_p2;
[2025-05-04 13:47:44,650]        |                                   ^
[2025-05-04 13:47:44,650] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119931:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_212_fu_13533_p2' generates 2 bits.
[2025-05-04 13:47:44,650]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,650] 119931 | assign zext_ln840_207_fu_13539_p1 = add_ln840_212_fu_13533_p2;
[2025-05-04 13:47:44,650]        |                                   ^
[2025-05-04 13:47:44,650] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119933:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_213_fu_13543_p2' generates 3 bits.
[2025-05-04 13:47:44,650]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,650] 119933 | assign zext_ln840_208_fu_13549_p1 = add_ln840_213_fu_13543_p2;
[2025-05-04 13:47:44,650]        |                                   ^
[2025-05-04 13:47:44,650] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119935:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_214_fu_13553_p2' generates 2 bits.
[2025-05-04 13:47:44,650]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,650] 119935 | assign zext_ln840_209_fu_13559_p1 = add_ln840_214_fu_13553_p2;
[2025-05-04 13:47:44,650]        |                                   ^
[2025-05-04 13:47:44,650] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119937:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_fu_11659_p2' generates 2 bits.
[2025-05-04 13:47:44,650]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,651] 119937 | assign zext_ln840_20_fu_11665_p1 = add_ln840_22_fu_11659_p2;
[2025-05-04 13:47:44,651]        |                                  ^
[2025-05-04 13:47:44,651] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119939:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_215_fu_13563_p2' generates 2 bits.
[2025-05-04 13:47:44,651]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,651] 119939 | assign zext_ln840_210_fu_13569_p1 = add_ln840_215_fu_13563_p2;
[2025-05-04 13:47:44,651]        |                                   ^
[2025-05-04 13:47:44,651] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119941:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_216_fu_13573_p2' generates 3 bits.
[2025-05-04 13:47:44,651]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,651] 119941 | assign zext_ln840_211_fu_13579_p1 = add_ln840_216_fu_13573_p2;
[2025-05-04 13:47:44,651]        |                                   ^
[2025-05-04 13:47:44,651] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119943:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_217_fu_13583_p2' generates 4 bits.
[2025-05-04 13:47:44,651]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,651] 119943 | assign zext_ln840_212_fu_13589_p1 = add_ln840_217_fu_13583_p2;
[2025-05-04 13:47:44,651]        |                                   ^
[2025-05-04 13:47:44,651] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119945:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_218_fu_13593_p2' generates 5 bits.
[2025-05-04 13:47:44,651]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,651] 119945 | assign zext_ln840_213_fu_13599_p1 = add_ln840_218_fu_13593_p2;
[2025-05-04 13:47:44,651]        |                                   ^
[2025-05-04 13:47:44,651] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119947:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_219_fu_13603_p2' generates 6 bits.
[2025-05-04 13:47:44,651]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,651] 119947 | assign zext_ln840_214_fu_13609_p1 = add_ln840_219_fu_13603_p2;
[2025-05-04 13:47:44,651]        |                                   ^
[2025-05-04 13:47:44,652] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119949:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_220_fu_13613_p2' generates 2 bits.
[2025-05-04 13:47:44,652]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,652] 119949 | assign zext_ln840_215_fu_13619_p1 = add_ln840_220_fu_13613_p2;
[2025-05-04 13:47:44,652]        |                                   ^
[2025-05-04 13:47:44,652] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119951:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_221_fu_13623_p2' generates 2 bits.
[2025-05-04 13:47:44,652]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,652] 119951 | assign zext_ln840_216_fu_13629_p1 = add_ln840_221_fu_13623_p2;
[2025-05-04 13:47:44,652]        |                                   ^
[2025-05-04 13:47:44,652] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119953:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_222_fu_13633_p2' generates 3 bits.
[2025-05-04 13:47:44,652]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,652] 119953 | assign zext_ln840_217_fu_13639_p1 = add_ln840_222_fu_13633_p2;
[2025-05-04 13:47:44,652]        |                                   ^
[2025-05-04 13:47:44,652] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119955:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_223_fu_13643_p2' generates 2 bits.
[2025-05-04 13:47:44,652]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,652] 119955 | assign zext_ln840_218_fu_13649_p1 = add_ln840_223_fu_13643_p2;
[2025-05-04 13:47:44,652]        |                                   ^
[2025-05-04 13:47:44,652] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119957:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_224_fu_13653_p2' generates 2 bits.
[2025-05-04 13:47:44,652]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,652] 119957 | assign zext_ln840_219_fu_13659_p1 = add_ln840_224_fu_13653_p2;
[2025-05-04 13:47:44,652]        |                                   ^
[2025-05-04 13:47:44,652] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119959:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_23_fu_11669_p2' generates 3 bits.
[2025-05-04 13:47:44,652]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,652] 119959 | assign zext_ln840_21_fu_11675_p1 = add_ln840_23_fu_11669_p2;
[2025-05-04 13:47:44,653]        |                                  ^
[2025-05-04 13:47:44,653] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119961:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_225_fu_13663_p2' generates 3 bits.
[2025-05-04 13:47:44,653]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,653] 119961 | assign zext_ln840_220_fu_13669_p1 = add_ln840_225_fu_13663_p2;
[2025-05-04 13:47:44,653]        |                                   ^
[2025-05-04 13:47:44,653] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119963:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_226_fu_13673_p2' generates 4 bits.
[2025-05-04 13:47:44,653]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,653] 119963 | assign zext_ln840_221_fu_13679_p1 = add_ln840_226_fu_13673_p2;
[2025-05-04 13:47:44,653]        |                                   ^
[2025-05-04 13:47:44,653] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119965:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_227_fu_13683_p2' generates 2 bits.
[2025-05-04 13:47:44,653]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,653] 119965 | assign zext_ln840_222_fu_13689_p1 = add_ln840_227_fu_13683_p2;
[2025-05-04 13:47:44,653]        |                                   ^
[2025-05-04 13:47:44,653] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119967:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_228_fu_13693_p2' generates 2 bits.
[2025-05-04 13:47:44,653]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,653] 119967 | assign zext_ln840_223_fu_13699_p1 = add_ln840_228_fu_13693_p2;
[2025-05-04 13:47:44,653]        |                                   ^
[2025-05-04 13:47:44,653] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119969:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_229_fu_13703_p2' generates 3 bits.
[2025-05-04 13:47:44,653]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,653] 119969 | assign zext_ln840_224_fu_13709_p1 = add_ln840_229_fu_13703_p2;
[2025-05-04 13:47:44,653]        |                                   ^
[2025-05-04 13:47:44,653] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119971:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_230_fu_13713_p2' generates 2 bits.
[2025-05-04 13:47:44,653]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,654] 119971 | assign zext_ln840_225_fu_13719_p1 = add_ln840_230_fu_13713_p2;
[2025-05-04 13:47:44,654]        |                                   ^
[2025-05-04 13:47:44,654] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119973:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_231_fu_13723_p2' generates 2 bits.
[2025-05-04 13:47:44,654]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,654] 119973 | assign zext_ln840_226_fu_13729_p1 = add_ln840_231_fu_13723_p2;
[2025-05-04 13:47:44,654]        |                                   ^
[2025-05-04 13:47:44,654] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119975:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_232_fu_13733_p2' generates 3 bits.
[2025-05-04 13:47:44,654]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,654] 119975 | assign zext_ln840_227_fu_13739_p1 = add_ln840_232_fu_13733_p2;
[2025-05-04 13:47:44,654]        |                                   ^
[2025-05-04 13:47:44,654] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119977:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_233_fu_13743_p2' generates 4 bits.
[2025-05-04 13:47:44,654]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,654] 119977 | assign zext_ln840_228_fu_13749_p1 = add_ln840_233_fu_13743_p2;
[2025-05-04 13:47:44,654]        |                                   ^
[2025-05-04 13:47:44,654] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119979:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_234_fu_13753_p2' generates 5 bits.
[2025-05-04 13:47:44,654]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,654] 119979 | assign zext_ln840_229_fu_13759_p1 = add_ln840_234_fu_13753_p2;
[2025-05-04 13:47:44,654]        |                                   ^
[2025-05-04 13:47:44,654] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119981:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_24_fu_11679_p2' generates 2 bits.
[2025-05-04 13:47:44,654]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,654] 119981 | assign zext_ln840_22_fu_11685_p1 = add_ln840_24_fu_11679_p2;
[2025-05-04 13:47:44,654]        |                                  ^
[2025-05-04 13:47:44,655] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119983:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_235_fu_13763_p2' generates 2 bits.
[2025-05-04 13:47:44,655]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,655] 119983 | assign zext_ln840_230_fu_13769_p1 = add_ln840_235_fu_13763_p2;
[2025-05-04 13:47:44,655]        |                                   ^
[2025-05-04 13:47:44,655] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119985:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_236_fu_13773_p2' generates 2 bits.
[2025-05-04 13:47:44,655]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,655] 119985 | assign zext_ln840_231_fu_13779_p1 = add_ln840_236_fu_13773_p2;
[2025-05-04 13:47:44,655]        |                                   ^
[2025-05-04 13:47:44,655] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119987:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_237_fu_13783_p2' generates 3 bits.
[2025-05-04 13:47:44,655]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,655] 119987 | assign zext_ln840_232_fu_13789_p1 = add_ln840_237_fu_13783_p2;
[2025-05-04 13:47:44,655]        |                                   ^
[2025-05-04 13:47:44,655] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119989:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_238_fu_13793_p2' generates 2 bits.
[2025-05-04 13:47:44,655]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,655] 119989 | assign zext_ln840_233_fu_13799_p1 = add_ln840_238_fu_13793_p2;
[2025-05-04 13:47:44,655]        |                                   ^
[2025-05-04 13:47:44,655] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119991:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_239_fu_13803_p2' generates 2 bits.
[2025-05-04 13:47:44,655]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,655] 119991 | assign zext_ln840_234_fu_13809_p1 = add_ln840_239_fu_13803_p2;
[2025-05-04 13:47:44,655]        |                                   ^
[2025-05-04 13:47:44,655] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119993:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_240_fu_13813_p2' generates 3 bits.
[2025-05-04 13:47:44,655]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,656] 119993 | assign zext_ln840_235_fu_13819_p1 = add_ln840_240_fu_13813_p2;
[2025-05-04 13:47:44,656]        |                                   ^
[2025-05-04 13:47:44,656] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119995:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_241_fu_13823_p2' generates 4 bits.
[2025-05-04 13:47:44,656]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,656] 119995 | assign zext_ln840_236_fu_13829_p1 = add_ln840_241_fu_13823_p2;
[2025-05-04 13:47:44,656]        |                                   ^
[2025-05-04 13:47:44,656] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119997:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_242_fu_13833_p2' generates 2 bits.
[2025-05-04 13:47:44,656]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,656] 119997 | assign zext_ln840_237_fu_13839_p1 = add_ln840_242_fu_13833_p2;
[2025-05-04 13:47:44,656]        |                                   ^
[2025-05-04 13:47:44,656] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:119999:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_243_fu_13843_p2' generates 2 bits.
[2025-05-04 13:47:44,656]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,656] 119999 | assign zext_ln840_238_fu_13849_p1 = add_ln840_243_fu_13843_p2;
[2025-05-04 13:47:44,656]        |                                   ^
[2025-05-04 13:47:44,656] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120001:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_244_fu_13853_p2' generates 3 bits.
[2025-05-04 13:47:44,656]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,656] 120001 | assign zext_ln840_239_fu_13859_p1 = add_ln840_244_fu_13853_p2;
[2025-05-04 13:47:44,656]        |                                   ^
[2025-05-04 13:47:44,656] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120003:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_fu_11689_p2' generates 2 bits.
[2025-05-04 13:47:44,656]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,656] 120003 | assign zext_ln840_23_fu_11695_p1 = add_ln840_25_fu_11689_p2;
[2025-05-04 13:47:44,657]        |                                  ^
[2025-05-04 13:47:44,657] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120005:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_245_fu_13863_p2' generates 2 bits.
[2025-05-04 13:47:44,657]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,657] 120005 | assign zext_ln840_240_fu_13869_p1 = add_ln840_245_fu_13863_p2;
[2025-05-04 13:47:44,657]        |                                   ^
[2025-05-04 13:47:44,657] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120007:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_246_fu_13873_p2' generates 2 bits.
[2025-05-04 13:47:44,657]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,657] 120007 | assign zext_ln840_241_fu_13879_p1 = add_ln840_246_fu_13873_p2;
[2025-05-04 13:47:44,657]        |                                   ^
[2025-05-04 13:47:44,657] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120009:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_247_fu_13883_p2' generates 3 bits.
[2025-05-04 13:47:44,657]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,657] 120009 | assign zext_ln840_242_fu_13889_p1 = add_ln840_247_fu_13883_p2;
[2025-05-04 13:47:44,657]        |                                   ^
[2025-05-04 13:47:44,657] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120011:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_248_fu_13893_p2' generates 4 bits.
[2025-05-04 13:47:44,657]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,657] 120011 | assign zext_ln840_243_fu_13899_p1 = add_ln840_248_fu_13893_p2;
[2025-05-04 13:47:44,657]        |                                   ^
[2025-05-04 13:47:44,657] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120013:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_249_fu_13903_p2' generates 5 bits.
[2025-05-04 13:47:44,657]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,657] 120013 | assign zext_ln840_244_fu_13909_p1 = add_ln840_249_fu_13903_p2;
[2025-05-04 13:47:44,657]        |                                   ^
[2025-05-04 13:47:44,657] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120015:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_250_fu_13913_p2' generates 6 bits.
[2025-05-04 13:47:44,657]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,658] 120015 | assign zext_ln840_245_fu_13919_p1 = add_ln840_250_fu_13913_p2;
[2025-05-04 13:47:44,658]        |                                   ^
[2025-05-04 13:47:44,658] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120017:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_251_reg_16461' generates 7 bits.
[2025-05-04 13:47:44,658]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,658] 120017 | assign zext_ln840_246_fu_13944_p1 = add_ln840_251_reg_16461;
[2025-05-04 13:47:44,658]        |                                   ^
[2025-05-04 13:47:44,658] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120019:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_26_fu_11699_p2' generates 3 bits.
[2025-05-04 13:47:44,658]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,658] 120019 | assign zext_ln840_24_fu_11705_p1 = add_ln840_26_fu_11699_p2;
[2025-05-04 13:47:44,658]        |                                  ^
[2025-05-04 13:47:44,658] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120021:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_fu_11709_p2' generates 4 bits.
[2025-05-04 13:47:44,658]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,658] 120021 | assign zext_ln840_25_fu_11715_p1 = add_ln840_27_fu_11709_p2;
[2025-05-04 13:47:44,658]        |                                  ^
[2025-05-04 13:47:44,658] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120023:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_28_fu_11719_p2' generates 5 bits.
[2025-05-04 13:47:44,658]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,658] 120023 | assign zext_ln840_26_fu_11725_p1 = add_ln840_28_fu_11719_p2;
[2025-05-04 13:47:44,658]        |                                  ^
[2025-05-04 13:47:44,658] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120025:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_30_fu_11735_p2' generates 2 bits.
[2025-05-04 13:47:44,658]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,658] 120025 | assign zext_ln840_27_fu_11741_p1 = add_ln840_30_fu_11735_p2;
[2025-05-04 13:47:44,658]        |                                  ^
[2025-05-04 13:47:44,659] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120027:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_31_fu_11745_p2' generates 2 bits.
[2025-05-04 13:47:44,659]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,659] 120027 | assign zext_ln840_28_fu_11751_p1 = add_ln840_31_fu_11745_p2;
[2025-05-04 13:47:44,659]        |                                  ^
[2025-05-04 13:47:44,659] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120029:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_32_fu_11755_p2' generates 3 bits.
[2025-05-04 13:47:44,659]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,659] 120029 | assign zext_ln840_29_fu_11761_p1 = add_ln840_32_fu_11755_p2;
[2025-05-04 13:47:44,659]        |                                  ^
[2025-05-04 13:47:44,659] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120031:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_2_fu_11467_p2' generates 2 bits.
[2025-05-04 13:47:44,659]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,659] 120031 | assign zext_ln840_2_fu_11473_p1 = add_ln840_2_fu_11467_p2;
[2025-05-04 13:47:44,659]        |                                 ^
[2025-05-04 13:47:44,659] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120033:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_fu_11765_p2' generates 2 bits.
[2025-05-04 13:47:44,659]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,659] 120033 | assign zext_ln840_30_fu_11771_p1 = add_ln840_33_fu_11765_p2;
[2025-05-04 13:47:44,659]        |                                  ^
[2025-05-04 13:47:44,659] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120035:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_34_fu_11775_p2' generates 2 bits.
[2025-05-04 13:47:44,659]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,659] 120035 | assign zext_ln840_31_fu_11781_p1 = add_ln840_34_fu_11775_p2;
[2025-05-04 13:47:44,659]        |                                  ^
[2025-05-04 13:47:44,659] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120037:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_35_fu_11785_p2' generates 3 bits.
[2025-05-04 13:47:44,659]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,659] 120037 | assign zext_ln840_32_fu_11791_p1 = add_ln840_35_fu_11785_p2;
[2025-05-04 13:47:44,660]        |                                  ^
[2025-05-04 13:47:44,660] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120039:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_36_fu_11795_p2' generates 4 bits.
[2025-05-04 13:47:44,660]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,660] 120039 | assign zext_ln840_33_fu_11801_p1 = add_ln840_36_fu_11795_p2;
[2025-05-04 13:47:44,660]        |                                  ^
[2025-05-04 13:47:44,660] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120041:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_37_fu_11805_p2' generates 2 bits.
[2025-05-04 13:47:44,660]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,660] 120041 | assign zext_ln840_34_fu_11811_p1 = add_ln840_37_fu_11805_p2;
[2025-05-04 13:47:44,660]        |                                  ^
[2025-05-04 13:47:44,660] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120043:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_fu_11815_p2' generates 2 bits.
[2025-05-04 13:47:44,660]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,660] 120043 | assign zext_ln840_35_fu_11821_p1 = add_ln840_38_fu_11815_p2;
[2025-05-04 13:47:44,660]        |                                  ^
[2025-05-04 13:47:44,660] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120045:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_39_fu_11825_p2' generates 3 bits.
[2025-05-04 13:47:44,660]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,660] 120045 | assign zext_ln840_36_fu_11831_p1 = add_ln840_39_fu_11825_p2;
[2025-05-04 13:47:44,660]        |                                  ^
[2025-05-04 13:47:44,660] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120047:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_40_fu_11835_p2' generates 2 bits.
[2025-05-04 13:47:44,660]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,660] 120047 | assign zext_ln840_37_fu_11841_p1 = add_ln840_40_fu_11835_p2;
[2025-05-04 13:47:44,660]        |                                  ^
[2025-05-04 13:47:44,660] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120049:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_fu_11845_p2' generates 2 bits.
[2025-05-04 13:47:44,661]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,661] 120049 | assign zext_ln840_38_fu_11851_p1 = add_ln840_41_fu_11845_p2;
[2025-05-04 13:47:44,661]        |                                  ^
[2025-05-04 13:47:44,661] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120051:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_42_fu_11855_p2' generates 3 bits.
[2025-05-04 13:47:44,661]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,661] 120051 | assign zext_ln840_39_fu_11861_p1 = add_ln840_42_fu_11855_p2;
[2025-05-04 13:47:44,661]        |                                  ^
[2025-05-04 13:47:44,661] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120053:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_fu_11477_p2' generates 2 bits.
[2025-05-04 13:47:44,661]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,661] 120053 | assign zext_ln840_3_fu_11483_p1 = add_ln840_3_fu_11477_p2;
[2025-05-04 13:47:44,661]        |                                 ^
[2025-05-04 13:47:44,661] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120055:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_43_fu_11865_p2' generates 4 bits.
[2025-05-04 13:47:44,661]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,661] 120055 | assign zext_ln840_40_fu_11871_p1 = add_ln840_43_fu_11865_p2;
[2025-05-04 13:47:44,661]        |                                  ^
[2025-05-04 13:47:44,661] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120057:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_44_fu_11875_p2' generates 5 bits.
[2025-05-04 13:47:44,661]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,661] 120057 | assign zext_ln840_41_fu_11881_p1 = add_ln840_44_fu_11875_p2;
[2025-05-04 13:47:44,661]        |                                  ^
[2025-05-04 13:47:44,661] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120059:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_fu_11885_p2' generates 2 bits.
[2025-05-04 13:47:44,661]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,661] 120059 | assign zext_ln840_42_fu_11891_p1 = add_ln840_45_fu_11885_p2;
[2025-05-04 13:47:44,661]        |                                  ^
[2025-05-04 13:47:44,662] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120061:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_fu_11895_p2' generates 2 bits.
[2025-05-04 13:47:44,662]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,662] 120061 | assign zext_ln840_43_fu_11901_p1 = add_ln840_46_fu_11895_p2;
[2025-05-04 13:47:44,662]        |                                  ^
[2025-05-04 13:47:44,662] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120063:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_47_fu_11905_p2' generates 3 bits.
[2025-05-04 13:47:44,662]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,662] 120063 | assign zext_ln840_44_fu_11911_p1 = add_ln840_47_fu_11905_p2;
[2025-05-04 13:47:44,662]        |                                  ^
[2025-05-04 13:47:44,662] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120065:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_48_fu_11915_p2' generates 2 bits.
[2025-05-04 13:47:44,662]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,662] 120065 | assign zext_ln840_45_fu_11921_p1 = add_ln840_48_fu_11915_p2;
[2025-05-04 13:47:44,662]        |                                  ^
[2025-05-04 13:47:44,662] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120067:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_fu_11925_p2' generates 2 bits.
[2025-05-04 13:47:44,662]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,662] 120067 | assign zext_ln840_46_fu_11931_p1 = add_ln840_49_fu_11925_p2;
[2025-05-04 13:47:44,662]        |                                  ^
[2025-05-04 13:47:44,662] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120069:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_50_fu_11935_p2' generates 3 bits.
[2025-05-04 13:47:44,662]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,662] 120069 | assign zext_ln840_47_fu_11941_p1 = add_ln840_50_fu_11935_p2;
[2025-05-04 13:47:44,662]        |                                  ^
[2025-05-04 13:47:44,662] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120071:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_fu_11945_p2' generates 4 bits.
[2025-05-04 13:47:44,662]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,663] 120071 | assign zext_ln840_48_fu_11951_p1 = add_ln840_51_fu_11945_p2;
[2025-05-04 13:47:44,663]        |                                  ^
[2025-05-04 13:47:44,663] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120073:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_52_fu_11955_p2' generates 2 bits.
[2025-05-04 13:47:44,663]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,663] 120073 | assign zext_ln840_49_fu_11961_p1 = add_ln840_52_fu_11955_p2;
[2025-05-04 13:47:44,663]        |                                  ^
[2025-05-04 13:47:44,663] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120075:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_4_fu_11487_p2' generates 3 bits.
[2025-05-04 13:47:44,663]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,663] 120075 | assign zext_ln840_4_fu_11493_p1 = add_ln840_4_fu_11487_p2;
[2025-05-04 13:47:44,663]        |                                 ^
[2025-05-04 13:47:44,663] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120077:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_fu_11965_p2' generates 2 bits.
[2025-05-04 13:47:44,663]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,663] 120077 | assign zext_ln840_50_fu_11971_p1 = add_ln840_53_fu_11965_p2;
[2025-05-04 13:47:44,663]        |                                  ^
[2025-05-04 13:47:44,663] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120079:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_fu_11975_p2' generates 3 bits.
[2025-05-04 13:47:44,663]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,663] 120079 | assign zext_ln840_51_fu_11981_p1 = add_ln840_54_fu_11975_p2;
[2025-05-04 13:47:44,663]        |                                  ^
[2025-05-04 13:47:44,663] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120081:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_55_fu_11985_p2' generates 2 bits.
[2025-05-04 13:47:44,663]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,663] 120081 | assign zext_ln840_52_fu_11991_p1 = add_ln840_55_fu_11985_p2;
[2025-05-04 13:47:44,663]        |                                  ^
[2025-05-04 13:47:44,663] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120083:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_56_fu_11995_p2' generates 2 bits.
[2025-05-04 13:47:44,664]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,664] 120083 | assign zext_ln840_53_fu_12001_p1 = add_ln840_56_fu_11995_p2;
[2025-05-04 13:47:44,664]        |                                  ^
[2025-05-04 13:47:44,664] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120085:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_fu_12005_p2' generates 3 bits.
[2025-05-04 13:47:44,664]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,664] 120085 | assign zext_ln840_54_fu_12011_p1 = add_ln840_57_fu_12005_p2;
[2025-05-04 13:47:44,664]        |                                  ^
[2025-05-04 13:47:44,664] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120087:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_58_fu_12015_p2' generates 4 bits.
[2025-05-04 13:47:44,664]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,664] 120087 | assign zext_ln840_55_fu_12021_p1 = add_ln840_58_fu_12015_p2;
[2025-05-04 13:47:44,664]        |                                  ^
[2025-05-04 13:47:44,664] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120089:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_fu_12025_p2' generates 5 bits.
[2025-05-04 13:47:44,664]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,664] 120089 | assign zext_ln840_56_fu_12031_p1 = add_ln840_59_fu_12025_p2;
[2025-05-04 13:47:44,664]        |                                  ^
[2025-05-04 13:47:44,664] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120091:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_60_fu_12035_p2' generates 6 bits.
[2025-05-04 13:47:44,664]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,664] 120091 | assign zext_ln840_57_fu_12041_p1 = add_ln840_60_fu_12035_p2;
[2025-05-04 13:47:44,664]        |                                  ^
[2025-05-04 13:47:44,664] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120093:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_62_fu_12051_p2' generates 2 bits.
[2025-05-04 13:47:44,664]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,664] 120093 | assign zext_ln840_58_fu_12057_p1 = add_ln840_62_fu_12051_p2;
[2025-05-04 13:47:44,665]        |                                  ^
[2025-05-04 13:47:44,665] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120095:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_63_fu_12061_p2' generates 2 bits.
[2025-05-04 13:47:44,665]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,665] 120095 | assign zext_ln840_59_fu_12067_p1 = add_ln840_63_fu_12061_p2;
[2025-05-04 13:47:44,665]        |                                  ^
[2025-05-04 13:47:44,665] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120097:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_6_fu_11503_p2' generates 2 bits.
[2025-05-04 13:47:44,665]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,665] 120097 | assign zext_ln840_5_fu_11509_p1 = add_ln840_6_fu_11503_p2;
[2025-05-04 13:47:44,665]        |                                 ^
[2025-05-04 13:47:44,665] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120099:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_64_fu_12071_p2' generates 3 bits.
[2025-05-04 13:47:44,665]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,665] 120099 | assign zext_ln840_60_fu_12077_p1 = add_ln840_64_fu_12071_p2;
[2025-05-04 13:47:44,665]        |                                  ^
[2025-05-04 13:47:44,665] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120101:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_65_fu_12081_p2' generates 2 bits.
[2025-05-04 13:47:44,665]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,665] 120101 | assign zext_ln840_61_fu_12087_p1 = add_ln840_65_fu_12081_p2;
[2025-05-04 13:47:44,665]        |                                  ^
[2025-05-04 13:47:44,665] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120103:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_66_fu_12091_p2' generates 2 bits.
[2025-05-04 13:47:44,665]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,665] 120103 | assign zext_ln840_62_fu_12097_p1 = add_ln840_66_fu_12091_p2;
[2025-05-04 13:47:44,665]        |                                  ^
[2025-05-04 13:47:44,665] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120105:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_67_fu_12101_p2' generates 3 bits.
[2025-05-04 13:47:44,666]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,666] 120105 | assign zext_ln840_63_fu_12107_p1 = add_ln840_67_fu_12101_p2;
[2025-05-04 13:47:44,666]        |                                  ^
[2025-05-04 13:47:44,666] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120107:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_68_fu_12111_p2' generates 4 bits.
[2025-05-04 13:47:44,666]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,666] 120107 | assign zext_ln840_64_fu_12117_p1 = add_ln840_68_fu_12111_p2;
[2025-05-04 13:47:44,666]        |                                  ^
[2025-05-04 13:47:44,666] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120109:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_69_fu_12121_p2' generates 2 bits.
[2025-05-04 13:47:44,666]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,666] 120109 | assign zext_ln840_65_fu_12127_p1 = add_ln840_69_fu_12121_p2;
[2025-05-04 13:47:44,666]        |                                  ^
[2025-05-04 13:47:44,666] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120111:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_70_fu_12131_p2' generates 2 bits.
[2025-05-04 13:47:44,666]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,666] 120111 | assign zext_ln840_66_fu_12137_p1 = add_ln840_70_fu_12131_p2;
[2025-05-04 13:47:44,666]        |                                  ^
[2025-05-04 13:47:44,666] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120113:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_71_fu_12141_p2' generates 3 bits.
[2025-05-04 13:47:44,666]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,666] 120113 | assign zext_ln840_67_fu_12147_p1 = add_ln840_71_fu_12141_p2;
[2025-05-04 13:47:44,666]        |                                  ^
[2025-05-04 13:47:44,666] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120115:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_72_fu_12151_p2' generates 2 bits.
[2025-05-04 13:47:44,666]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,667] 120115 | assign zext_ln840_68_fu_12157_p1 = add_ln840_72_fu_12151_p2;
[2025-05-04 13:47:44,667]        |                                  ^
[2025-05-04 13:47:44,667] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120117:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_73_fu_12161_p2' generates 2 bits.
[2025-05-04 13:47:44,667]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,667] 120117 | assign zext_ln840_69_fu_12167_p1 = add_ln840_73_fu_12161_p2;
[2025-05-04 13:47:44,667]        |                                  ^
[2025-05-04 13:47:44,667] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120119:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_7_fu_11513_p2' generates 2 bits.
[2025-05-04 13:47:44,667]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,667] 120119 | assign zext_ln840_6_fu_11519_p1 = add_ln840_7_fu_11513_p2;
[2025-05-04 13:47:44,667]        |                                 ^
[2025-05-04 13:47:44,667] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120121:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_74_fu_12171_p2' generates 3 bits.
[2025-05-04 13:47:44,667]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,667] 120121 | assign zext_ln840_70_fu_12177_p1 = add_ln840_74_fu_12171_p2;
[2025-05-04 13:47:44,667]        |                                  ^
[2025-05-04 13:47:44,667] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120123:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_75_fu_12181_p2' generates 4 bits.
[2025-05-04 13:47:44,667]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,667] 120123 | assign zext_ln840_71_fu_12187_p1 = add_ln840_75_fu_12181_p2;
[2025-05-04 13:47:44,667]        |                                  ^
[2025-05-04 13:47:44,667] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120125:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_76_fu_12191_p2' generates 5 bits.
[2025-05-04 13:47:44,667]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,667] 120125 | assign zext_ln840_72_fu_12197_p1 = add_ln840_76_fu_12191_p2;
[2025-05-04 13:47:44,667]        |                                  ^
[2025-05-04 13:47:44,668] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120127:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_fu_12201_p2' generates 2 bits.
[2025-05-04 13:47:44,668]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,668] 120127 | assign zext_ln840_73_fu_12207_p1 = add_ln840_77_fu_12201_p2;
[2025-05-04 13:47:44,668]        |                                  ^
[2025-05-04 13:47:44,668] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120129:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_78_fu_12211_p2' generates 2 bits.
[2025-05-04 13:47:44,668]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,668] 120129 | assign zext_ln840_74_fu_12217_p1 = add_ln840_78_fu_12211_p2;
[2025-05-04 13:47:44,668]        |                                  ^
[2025-05-04 13:47:44,668] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120131:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_79_fu_12221_p2' generates 3 bits.
[2025-05-04 13:47:44,668]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,668] 120131 | assign zext_ln840_75_fu_12227_p1 = add_ln840_79_fu_12221_p2;
[2025-05-04 13:47:44,668]        |                                  ^
[2025-05-04 13:47:44,668] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120133:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_80_fu_12231_p2' generates 2 bits.
[2025-05-04 13:47:44,668]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,668] 120133 | assign zext_ln840_76_fu_12237_p1 = add_ln840_80_fu_12231_p2;
[2025-05-04 13:47:44,668]        |                                  ^
[2025-05-04 13:47:44,668] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120135:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_81_fu_12241_p2' generates 2 bits.
[2025-05-04 13:47:44,668]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,668] 120135 | assign zext_ln840_77_fu_12247_p1 = add_ln840_81_fu_12241_p2;
[2025-05-04 13:47:44,668]        |                                  ^
[2025-05-04 13:47:44,668] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120137:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_82_fu_12251_p2' generates 3 bits.
[2025-05-04 13:47:44,668]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,669] 120137 | assign zext_ln840_78_fu_12257_p1 = add_ln840_82_fu_12251_p2;
[2025-05-04 13:47:44,669]        |                                  ^
[2025-05-04 13:47:44,669] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120139:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_83_fu_12261_p2' generates 4 bits.
[2025-05-04 13:47:44,669]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,669] 120139 | assign zext_ln840_79_fu_12267_p1 = add_ln840_83_fu_12261_p2;
[2025-05-04 13:47:44,669]        |                                  ^
[2025-05-04 13:47:44,669] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120141:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_8_fu_11523_p2' generates 3 bits.
[2025-05-04 13:47:44,669]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,669] 120141 | assign zext_ln840_7_fu_11529_p1 = add_ln840_8_fu_11523_p2;
[2025-05-04 13:47:44,669]        |                                 ^
[2025-05-04 13:47:44,669] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120143:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_84_fu_12271_p2' generates 2 bits.
[2025-05-04 13:47:44,669]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,669] 120143 | assign zext_ln840_80_fu_12277_p1 = add_ln840_84_fu_12271_p2;
[2025-05-04 13:47:44,669]        |                                  ^
[2025-05-04 13:47:44,669] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120145:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_85_fu_12281_p2' generates 2 bits.
[2025-05-04 13:47:44,669]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,669] 120145 | assign zext_ln840_81_fu_12287_p1 = add_ln840_85_fu_12281_p2;
[2025-05-04 13:47:44,669]        |                                  ^
[2025-05-04 13:47:44,669] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120147:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_86_fu_12291_p2' generates 3 bits.
[2025-05-04 13:47:44,669]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,669] 120147 | assign zext_ln840_82_fu_12297_p1 = add_ln840_86_fu_12291_p2;
[2025-05-04 13:47:44,669]        |                                  ^
[2025-05-04 13:47:44,669] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120149:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_87_fu_12301_p2' generates 2 bits.
[2025-05-04 13:47:44,670]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,670] 120149 | assign zext_ln840_83_fu_12307_p1 = add_ln840_87_fu_12301_p2;
[2025-05-04 13:47:44,670]        |                                  ^
[2025-05-04 13:47:44,670] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120151:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_88_fu_12311_p2' generates 2 bits.
[2025-05-04 13:47:44,670]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,670] 120151 | assign zext_ln840_84_fu_12317_p1 = add_ln840_88_fu_12311_p2;
[2025-05-04 13:47:44,670]        |                                  ^
[2025-05-04 13:47:44,670] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120153:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_89_fu_12321_p2' generates 3 bits.
[2025-05-04 13:47:44,670]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,670] 120153 | assign zext_ln840_85_fu_12327_p1 = add_ln840_89_fu_12321_p2;
[2025-05-04 13:47:44,670]        |                                  ^
[2025-05-04 13:47:44,670] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120155:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_90_fu_12331_p2' generates 4 bits.
[2025-05-04 13:47:44,670]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,670] 120155 | assign zext_ln840_86_fu_12337_p1 = add_ln840_90_fu_12331_p2;
[2025-05-04 13:47:44,670]        |                                  ^
[2025-05-04 13:47:44,670] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120157:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_91_fu_12341_p2' generates 5 bits.
[2025-05-04 13:47:44,670]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,670] 120157 | assign zext_ln840_87_fu_12347_p1 = add_ln840_91_fu_12341_p2;
[2025-05-04 13:47:44,670]        |                                  ^
[2025-05-04 13:47:44,670] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120159:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_92_fu_12351_p2' generates 6 bits.
[2025-05-04 13:47:44,670]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,670] 120159 | assign zext_ln840_88_fu_12357_p1 = add_ln840_92_fu_12351_p2;
[2025-05-04 13:47:44,671]        |                                  ^
[2025-05-04 13:47:44,671] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120161:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_93_fu_12361_p2' generates 2 bits.
[2025-05-04 13:47:44,671]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,671] 120161 | assign zext_ln840_89_fu_12367_p1 = add_ln840_93_fu_12361_p2;
[2025-05-04 13:47:44,671]        |                                  ^
[2025-05-04 13:47:44,671] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120163:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_9_fu_11533_p2' generates 2 bits.
[2025-05-04 13:47:44,671]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,671] 120163 | assign zext_ln840_8_fu_11539_p1 = add_ln840_9_fu_11533_p2;
[2025-05-04 13:47:44,671]        |                                 ^
[2025-05-04 13:47:44,671] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120165:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_94_fu_12371_p2' generates 2 bits.
[2025-05-04 13:47:44,671]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,671] 120165 | assign zext_ln840_90_fu_12377_p1 = add_ln840_94_fu_12371_p2;
[2025-05-04 13:47:44,671]        |                                  ^
[2025-05-04 13:47:44,671] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120167:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_95_fu_12381_p2' generates 3 bits.
[2025-05-04 13:47:44,671]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,671] 120167 | assign zext_ln840_91_fu_12387_p1 = add_ln840_95_fu_12381_p2;
[2025-05-04 13:47:44,671]        |                                  ^
[2025-05-04 13:47:44,671] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120169:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_96_fu_12391_p2' generates 2 bits.
[2025-05-04 13:47:44,671]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,671] 120169 | assign zext_ln840_92_fu_12397_p1 = add_ln840_96_fu_12391_p2;
[2025-05-04 13:47:44,671]        |                                  ^
[2025-05-04 13:47:44,671] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120171:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_97_fu_12401_p2' generates 2 bits.
[2025-05-04 13:47:44,671]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,672] 120171 | assign zext_ln840_93_fu_12407_p1 = add_ln840_97_fu_12401_p2;
[2025-05-04 13:47:44,672]        |                                  ^
[2025-05-04 13:47:44,672] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120173:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_98_fu_12411_p2' generates 3 bits.
[2025-05-04 13:47:44,672]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,672] 120173 | assign zext_ln840_94_fu_12417_p1 = add_ln840_98_fu_12411_p2;
[2025-05-04 13:47:44,672]        |                                  ^
[2025-05-04 13:47:44,672] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120175:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_99_fu_12421_p2' generates 4 bits.
[2025-05-04 13:47:44,672]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,672] 120175 | assign zext_ln840_95_fu_12427_p1 = add_ln840_99_fu_12421_p2;
[2025-05-04 13:47:44,672]        |                                  ^
[2025-05-04 13:47:44,672] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120177:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_100_fu_12431_p2' generates 2 bits.
[2025-05-04 13:47:44,672]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,672] 120177 | assign zext_ln840_96_fu_12437_p1 = add_ln840_100_fu_12431_p2;
[2025-05-04 13:47:44,672]        |                                  ^
[2025-05-04 13:47:44,672] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120179:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_101_fu_12441_p2' generates 2 bits.
[2025-05-04 13:47:44,672]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,672] 120179 | assign zext_ln840_97_fu_12447_p1 = add_ln840_101_fu_12441_p2;
[2025-05-04 13:47:44,672]        |                                  ^
[2025-05-04 13:47:44,672] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120181:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_102_fu_12451_p2' generates 3 bits.
[2025-05-04 13:47:44,672]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,672] 120181 | assign zext_ln840_98_fu_12457_p1 = add_ln840_102_fu_12451_p2;
[2025-05-04 13:47:44,672]        |                                  ^
[2025-05-04 13:47:44,672] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120183:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_103_fu_12461_p2' generates 2 bits.
[2025-05-04 13:47:44,673]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,673] 120183 | assign zext_ln840_99_fu_12467_p1 = add_ln840_103_fu_12461_p2;
[2025-05-04 13:47:44,673]        |                                  ^
[2025-05-04 13:47:44,673] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120185:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_10_fu_11543_p2' generates 2 bits.
[2025-05-04 13:47:44,673]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,673] 120185 | assign zext_ln840_9_fu_11549_p1 = add_ln840_10_fu_11543_p2;
[2025-05-04 13:47:44,673]        |                                 ^
[2025-05-04 13:47:44,673] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:120187:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_254_fu_11441_p2' generates 1 bits.
[2025-05-04 13:47:44,673]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,673] 120187 | assign zext_ln840_fu_11447_p1 = xor_ln1039_254_fu_11441_p2;
[2025-05-04 13:47:44,673]        |                               ^
[2025-05-04 13:47:44,673] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:92035:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,673]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,673] 92035 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-04 13:47:44,673]       |  ^
[2025-05-04 13:47:44,673] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:92036:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,673]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,673] 92036 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-04 13:47:44,673]       |  ^
[2025-05-04 13:47:44,673] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:92037:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,673]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,674] 92037 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-05-04 13:47:44,674]       |  ^
[2025-05-04 13:47:44,674] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:92038:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,674]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,674] 92038 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-05-04 13:47:44,674]       |  ^
[2025-05-04 13:47:44,674] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:92039:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,674]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,674] 92039 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-05-04 13:47:44,674]       |  ^
[2025-05-04 13:47:44,674] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:92040:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,674]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,674] 92040 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-05-04 13:47:44,674]       |  ^
[2025-05-04 13:47:44,674] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:92041:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,674]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,674] 92041 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,674]       |  ^
[2025-05-04 13:47:44,674] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:99280:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,674]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,674] 99280 |             ap_NS_iter0_fsm = 'bx;
[2025-05-04 13:47:44,674]       |                             ^
[2025-05-04 13:47:44,675] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:99304:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,675]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,675] 99304 |             ap_NS_iter1_fsm = 'bx;
[2025-05-04 13:47:44,675]       |                             ^
[2025-05-04 13:47:44,675] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:99328:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,675]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,675] 99328 |             ap_NS_iter2_fsm = 'bx;
[2025-05-04 13:47:44,675]       |                             ^
[2025-05-04 13:47:44,675] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:99352:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,675]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,675] 99352 |             ap_NS_iter3_fsm = 'bx;
[2025-05-04 13:47:44,675]       |                             ^
[2025-05-04 13:47:44,675] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:99376:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,675]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,675] 99376 |             ap_NS_iter4_fsm = 'bx;
[2025-05-04 13:47:44,675]       |                             ^
[2025-05-04 13:47:44,675] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:99400:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,675]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,675] 99400 |             ap_NS_iter5_fsm = 'bx;
[2025-05-04 13:47:44,675]       |                             ^
[2025-05-04 13:47:44,675] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:99961:47: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,675]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,675] 99961 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_4562 = 'bx;
[2025-05-04 13:47:44,676]       |                                               ^
[2025-05-04 13:47:44,676] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100495:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_13536_pp0_iter2_reg' generates 32 bits.
[2025-05-04 13:47:44,676]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,676] 100495 | assign idxprom2_i_fu_6000_p1 = nf_2_reg_13536_pp0_iter2_reg;
[2025-05-04 13:47:44,676]        |                              ^
[2025-05-04 13:47:44,676] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100503:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,676]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,676] 100503 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,676]        |                                ^
[2025-05-04 13:47:44,676] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100505:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,676]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,676] 100505 | assign p_ZL7threshs_100_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,676]        |                                  ^
[2025-05-04 13:47:44,676] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100507:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,676]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,676] 100507 | assign p_ZL7threshs_101_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,676]        |                                  ^
[2025-05-04 13:47:44,676] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100509:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,676]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,676] 100509 | assign p_ZL7threshs_102_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,676]        |                                  ^
[2025-05-04 13:47:44,677] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100511:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,677]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,677] 100511 | assign p_ZL7threshs_103_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,677]        |                                  ^
[2025-05-04 13:47:44,677] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100513:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,677]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,677] 100513 | assign p_ZL7threshs_104_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,677]        |                                  ^
[2025-05-04 13:47:44,677] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100515:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,677]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,677] 100515 | assign p_ZL7threshs_105_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,677]        |                                  ^
[2025-05-04 13:47:44,677] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100517:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,677]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,677] 100517 | assign p_ZL7threshs_106_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,677]        |                                  ^
[2025-05-04 13:47:44,677] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100519:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,677]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,677] 100519 | assign p_ZL7threshs_107_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,677]        |                                  ^
[2025-05-04 13:47:44,677] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100521:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,677]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,677] 100521 | assign p_ZL7threshs_108_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,678]        |                                  ^
[2025-05-04 13:47:44,678] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100523:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,678]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,678] 100523 | assign p_ZL7threshs_109_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,678]        |                                  ^
[2025-05-04 13:47:44,678] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100525:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,678]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,678] 100525 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,678]        |                                 ^
[2025-05-04 13:47:44,678] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100527:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,678]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,678] 100527 | assign p_ZL7threshs_110_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,678]        |                                  ^
[2025-05-04 13:47:44,678] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100529:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,678]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,678] 100529 | assign p_ZL7threshs_111_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,678]        |                                  ^
[2025-05-04 13:47:44,678] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100531:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,678]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,678] 100531 | assign p_ZL7threshs_112_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,678]        |                                  ^
[2025-05-04 13:47:44,678] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100533:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,679]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,679] 100533 | assign p_ZL7threshs_113_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,679]        |                                  ^
[2025-05-04 13:47:44,679] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100535:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,679]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,679] 100535 | assign p_ZL7threshs_114_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,679]        |                                  ^
[2025-05-04 13:47:44,679] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100537:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,679]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,679] 100537 | assign p_ZL7threshs_115_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,679]        |                                  ^
[2025-05-04 13:47:44,679] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100539:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,679]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,679] 100539 | assign p_ZL7threshs_116_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,679]        |                                  ^
[2025-05-04 13:47:44,679] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100541:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,679]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,679] 100541 | assign p_ZL7threshs_117_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,679]        |                                  ^
[2025-05-04 13:47:44,679] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100543:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,679]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,679] 100543 | assign p_ZL7threshs_118_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,679]        |                                  ^
[2025-05-04 13:47:44,680] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100545:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,680]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,680] 100545 | assign p_ZL7threshs_119_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,680]        |                                  ^
[2025-05-04 13:47:44,680] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100547:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,680]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,680] 100547 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,680]        |                                 ^
[2025-05-04 13:47:44,680] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100549:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,680]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,680] 100549 | assign p_ZL7threshs_120_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,680]        |                                  ^
[2025-05-04 13:47:44,680] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100551:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,680]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,680] 100551 | assign p_ZL7threshs_121_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,680]        |                                  ^
[2025-05-04 13:47:44,680] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100553:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,680]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,680] 100553 | assign p_ZL7threshs_122_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,680]        |                                  ^
[2025-05-04 13:47:44,680] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100555:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,680]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,680] 100555 | assign p_ZL7threshs_123_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,681]        |                                  ^
[2025-05-04 13:47:44,681] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100557:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,681]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,681] 100557 | assign p_ZL7threshs_124_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,681]        |                                  ^
[2025-05-04 13:47:44,681] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100559:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,681]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,681] 100559 | assign p_ZL7threshs_125_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,681]        |                                  ^
[2025-05-04 13:47:44,681] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100561:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,681]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,681] 100561 | assign p_ZL7threshs_126_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,681]        |                                  ^
[2025-05-04 13:47:44,681] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100563:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,681]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,681] 100563 | assign p_ZL7threshs_127_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,681]        |                                  ^
[2025-05-04 13:47:44,681] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100565:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,681]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,681] 100565 | assign p_ZL7threshs_128_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,681]        |                                  ^
[2025-05-04 13:47:44,681] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100567:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,682]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,682] 100567 | assign p_ZL7threshs_129_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,682]        |                                  ^
[2025-05-04 13:47:44,682] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100569:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,682]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,682] 100569 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,682]        |                                 ^
[2025-05-04 13:47:44,682] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100571:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,682]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,682] 100571 | assign p_ZL7threshs_130_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,682]        |                                  ^
[2025-05-04 13:47:44,682] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100573:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,682]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,682] 100573 | assign p_ZL7threshs_131_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,682]        |                                  ^
[2025-05-04 13:47:44,682] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100575:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,682]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,682] 100575 | assign p_ZL7threshs_132_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,682]        |                                  ^
[2025-05-04 13:47:44,682] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100577:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,682]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,683] 100577 | assign p_ZL7threshs_133_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,683]        |                                  ^
[2025-05-04 13:47:44,683] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100579:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,683]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,683] 100579 | assign p_ZL7threshs_134_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,683]        |                                  ^
[2025-05-04 13:47:44,683] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100581:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,683]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,683] 100581 | assign p_ZL7threshs_135_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,683]        |                                  ^
[2025-05-04 13:47:44,683] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100583:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,683]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,683] 100583 | assign p_ZL7threshs_136_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,683]        |                                  ^
[2025-05-04 13:47:44,683] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100585:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,683]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,683] 100585 | assign p_ZL7threshs_137_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,683]        |                                  ^
[2025-05-04 13:47:44,683] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100587:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,683]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,683] 100587 | assign p_ZL7threshs_138_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,683]        |                                  ^
[2025-05-04 13:47:44,684] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100589:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,684]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,684] 100589 | assign p_ZL7threshs_139_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,684]        |                                  ^
[2025-05-04 13:47:44,684] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100591:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,684]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,684] 100591 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,684]        |                                 ^
[2025-05-04 13:47:44,684] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100593:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,684]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,684] 100593 | assign p_ZL7threshs_140_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,684]        |                                  ^
[2025-05-04 13:47:44,684] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100595:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,684]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,684] 100595 | assign p_ZL7threshs_141_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,684]        |                                  ^
[2025-05-04 13:47:44,684] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100597:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,684]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,684] 100597 | assign p_ZL7threshs_142_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,684]        |                                  ^
[2025-05-04 13:47:44,684] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100599:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,684]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,685] 100599 | assign p_ZL7threshs_143_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,685]        |                                  ^
[2025-05-04 13:47:44,685] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100601:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,685]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,685] 100601 | assign p_ZL7threshs_144_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,685]        |                                  ^
[2025-05-04 13:47:44,685] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100603:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,685]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,685] 100603 | assign p_ZL7threshs_145_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,685]        |                                  ^
[2025-05-04 13:47:44,685] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100605:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,685]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,685] 100605 | assign p_ZL7threshs_146_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,685]        |                                  ^
[2025-05-04 13:47:44,685] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100607:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,685]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,685] 100607 | assign p_ZL7threshs_147_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,685]        |                                  ^
[2025-05-04 13:47:44,685] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100609:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,685]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,685] 100609 | assign p_ZL7threshs_148_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,685]        |                                  ^
[2025-05-04 13:47:44,685] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100611:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,686]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,686] 100611 | assign p_ZL7threshs_149_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,686]        |                                  ^
[2025-05-04 13:47:44,686] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100613:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,686]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,686] 100613 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,686]        |                                 ^
[2025-05-04 13:47:44,686] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100615:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,686]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,686] 100615 | assign p_ZL7threshs_150_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,686]        |                                  ^
[2025-05-04 13:47:44,686] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100617:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,686]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,686] 100617 | assign p_ZL7threshs_151_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,686]        |                                  ^
[2025-05-04 13:47:44,686] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100619:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,686]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,686] 100619 | assign p_ZL7threshs_152_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,686]        |                                  ^
[2025-05-04 13:47:44,686] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100621:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,686]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,687] 100621 | assign p_ZL7threshs_153_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,687]        |                                  ^
[2025-05-04 13:47:44,687] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100623:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,687]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,687] 100623 | assign p_ZL7threshs_154_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,687]        |                                  ^
[2025-05-04 13:47:44,687] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100625:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,687]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,687] 100625 | assign p_ZL7threshs_155_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,687]        |                                  ^
[2025-05-04 13:47:44,687] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100627:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,687]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,687] 100627 | assign p_ZL7threshs_156_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,687]        |                                  ^
[2025-05-04 13:47:44,687] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100629:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,687]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,687] 100629 | assign p_ZL7threshs_157_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,687]        |                                  ^
[2025-05-04 13:47:44,687] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100631:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,687]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,687] 100631 | assign p_ZL7threshs_158_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,687]        |                                  ^
[2025-05-04 13:47:44,687] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100633:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,688]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,688] 100633 | assign p_ZL7threshs_159_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,688]        |                                  ^
[2025-05-04 13:47:44,688] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100635:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,688]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,688] 100635 | assign p_ZL7threshs_15_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,688]        |                                 ^
[2025-05-04 13:47:44,688] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100637:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,688]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,688] 100637 | assign p_ZL7threshs_160_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,688]        |                                  ^
[2025-05-04 13:47:44,688] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100639:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,688]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,688] 100639 | assign p_ZL7threshs_161_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,688]        |                                  ^
[2025-05-04 13:47:44,688] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100641:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,688]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,688] 100641 | assign p_ZL7threshs_162_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,688]        |                                  ^
[2025-05-04 13:47:44,688] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100643:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,688]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,688] 100643 | assign p_ZL7threshs_163_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,689]        |                                  ^
[2025-05-04 13:47:44,689] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100645:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,689]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,689] 100645 | assign p_ZL7threshs_164_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,689]        |                                  ^
[2025-05-04 13:47:44,689] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100647:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,689]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,689] 100647 | assign p_ZL7threshs_165_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,689]        |                                  ^
[2025-05-04 13:47:44,689] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100649:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,689]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,689] 100649 | assign p_ZL7threshs_166_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,689]        |                                  ^
[2025-05-04 13:47:44,689] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100651:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,689]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,689] 100651 | assign p_ZL7threshs_167_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,689]        |                                  ^
[2025-05-04 13:47:44,689] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100653:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,689]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,689] 100653 | assign p_ZL7threshs_168_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,689]        |                                  ^
[2025-05-04 13:47:44,689] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100655:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,689]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,690] 100655 | assign p_ZL7threshs_169_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,690]        |                                  ^
[2025-05-04 13:47:44,690] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100657:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,690]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,690] 100657 | assign p_ZL7threshs_16_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,690]        |                                 ^
[2025-05-04 13:47:44,690] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100659:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,690]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,690] 100659 | assign p_ZL7threshs_170_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,690]        |                                  ^
[2025-05-04 13:47:44,690] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100661:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,690]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,690] 100661 | assign p_ZL7threshs_171_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,690]        |                                  ^
[2025-05-04 13:47:44,690] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100663:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,690]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,690] 100663 | assign p_ZL7threshs_172_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,690]        |                                  ^
[2025-05-04 13:47:44,690] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100665:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,690]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,690] 100665 | assign p_ZL7threshs_173_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,690]        |                                  ^
[2025-05-04 13:47:44,690] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100667:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,691]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,691] 100667 | assign p_ZL7threshs_174_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,691]        |                                  ^
[2025-05-04 13:47:44,691] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100669:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,691]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,691] 100669 | assign p_ZL7threshs_175_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,691]        |                                  ^
[2025-05-04 13:47:44,691] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100671:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,691]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,691] 100671 | assign p_ZL7threshs_176_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,691]        |                                  ^
[2025-05-04 13:47:44,691] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100673:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,691]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,691] 100673 | assign p_ZL7threshs_177_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,691]        |                                  ^
[2025-05-04 13:47:44,691] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100675:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,691]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,691] 100675 | assign p_ZL7threshs_178_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,691]        |                                  ^
[2025-05-04 13:47:44,691] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100677:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,691]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,691] 100677 | assign p_ZL7threshs_179_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,692]        |                                  ^
[2025-05-04 13:47:44,692] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100679:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,692]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,692] 100679 | assign p_ZL7threshs_17_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,692]        |                                 ^
[2025-05-04 13:47:44,692] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100681:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,692]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,692] 100681 | assign p_ZL7threshs_180_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,692]        |                                  ^
[2025-05-04 13:47:44,692] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100683:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,692]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,692] 100683 | assign p_ZL7threshs_181_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,692]        |                                  ^
[2025-05-04 13:47:44,692] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100685:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,692]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,692] 100685 | assign p_ZL7threshs_182_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,692]        |                                  ^
[2025-05-04 13:47:44,692] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100687:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,692]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,692] 100687 | assign p_ZL7threshs_183_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,692]        |                                  ^
[2025-05-04 13:47:44,692] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100689:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,692]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,693] 100689 | assign p_ZL7threshs_184_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,693]        |                                  ^
[2025-05-04 13:47:44,693] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100691:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,693]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,693] 100691 | assign p_ZL7threshs_185_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,693]        |                                  ^
[2025-05-04 13:47:44,693] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100693:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,693]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,693] 100693 | assign p_ZL7threshs_186_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,693]        |                                  ^
[2025-05-04 13:47:44,693] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100695:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,693]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,693] 100695 | assign p_ZL7threshs_187_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,693]        |                                  ^
[2025-05-04 13:47:44,693] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100697:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,693]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,693] 100697 | assign p_ZL7threshs_188_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,693]        |                                  ^
[2025-05-04 13:47:44,693] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100699:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,693]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,693] 100699 | assign p_ZL7threshs_189_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,693]        |                                  ^
[2025-05-04 13:47:44,694] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100701:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,694]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,694] 100701 | assign p_ZL7threshs_18_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,694]        |                                 ^
[2025-05-04 13:47:44,694] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100703:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,694]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,694] 100703 | assign p_ZL7threshs_190_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,694]        |                                  ^
[2025-05-04 13:47:44,694] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100705:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,694]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,694] 100705 | assign p_ZL7threshs_191_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,694]        |                                  ^
[2025-05-04 13:47:44,694] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100707:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,694]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,694] 100707 | assign p_ZL7threshs_192_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,694]        |                                  ^
[2025-05-04 13:47:44,694] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100709:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,694]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,694] 100709 | assign p_ZL7threshs_193_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,694]        |                                  ^
[2025-05-04 13:47:44,694] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100711:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,694]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,694] 100711 | assign p_ZL7threshs_194_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,695]        |                                  ^
[2025-05-04 13:47:44,695] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100713:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,695]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,695] 100713 | assign p_ZL7threshs_195_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,695]        |                                  ^
[2025-05-04 13:47:44,695] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100715:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,695]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,695] 100715 | assign p_ZL7threshs_196_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,695]        |                                  ^
[2025-05-04 13:47:44,695] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100717:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,695]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,695] 100717 | assign p_ZL7threshs_197_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,695]        |                                  ^
[2025-05-04 13:47:44,695] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100719:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,695]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,695] 100719 | assign p_ZL7threshs_198_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,695]        |                                  ^
[2025-05-04 13:47:44,695] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100721:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,695]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,695] 100721 | assign p_ZL7threshs_199_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,695]        |                                  ^
[2025-05-04 13:47:44,695] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100723:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,695]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,696] 100723 | assign p_ZL7threshs_19_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,696]        |                                 ^
[2025-05-04 13:47:44,696] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100725:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,696]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,696] 100725 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,696]        |                                ^
[2025-05-04 13:47:44,696] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100727:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,696]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,696] 100727 | assign p_ZL7threshs_200_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,696]        |                                  ^
[2025-05-04 13:47:44,696] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100729:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,696]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,696] 100729 | assign p_ZL7threshs_201_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,696]        |                                  ^
[2025-05-04 13:47:44,696] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100731:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,696]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,696] 100731 | assign p_ZL7threshs_202_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,696]        |                                  ^
[2025-05-04 13:47:44,696] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100733:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,696]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,696] 100733 | assign p_ZL7threshs_203_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,697]        |                                  ^
[2025-05-04 13:47:44,697] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100735:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,697]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,697] 100735 | assign p_ZL7threshs_204_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,697]        |                                  ^
[2025-05-04 13:47:44,697] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100737:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,697]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,697] 100737 | assign p_ZL7threshs_205_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,697]        |                                  ^
[2025-05-04 13:47:44,697] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100739:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,697]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,697] 100739 | assign p_ZL7threshs_206_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,697]        |                                  ^
[2025-05-04 13:47:44,697] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100741:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,697]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,697] 100741 | assign p_ZL7threshs_207_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,697]        |                                  ^
[2025-05-04 13:47:44,697] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100743:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,697]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,697] 100743 | assign p_ZL7threshs_208_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,697]        |                                  ^
[2025-05-04 13:47:44,697] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100745:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,698]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,698] 100745 | assign p_ZL7threshs_209_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,698]        |                                  ^
[2025-05-04 13:47:44,698] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100747:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,698]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,698] 100747 | assign p_ZL7threshs_20_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,698]        |                                 ^
[2025-05-04 13:47:44,698] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100749:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,698]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,698] 100749 | assign p_ZL7threshs_210_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,698]        |                                  ^
[2025-05-04 13:47:44,698] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100751:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,698]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,698] 100751 | assign p_ZL7threshs_211_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,698]        |                                  ^
[2025-05-04 13:47:44,698] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100753:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,698]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,698] 100753 | assign p_ZL7threshs_212_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,698]        |                                  ^
[2025-05-04 13:47:44,698] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100755:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,698]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,698] 100755 | assign p_ZL7threshs_213_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,698]        |                                  ^
[2025-05-04 13:47:44,699] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100757:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,699]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,699] 100757 | assign p_ZL7threshs_214_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,699]        |                                  ^
[2025-05-04 13:47:44,699] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100759:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,699]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,699] 100759 | assign p_ZL7threshs_215_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,699]        |                                  ^
[2025-05-04 13:47:44,699] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100761:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,699]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,699] 100761 | assign p_ZL7threshs_216_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,699]        |                                  ^
[2025-05-04 13:47:44,699] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100763:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,699]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,699] 100763 | assign p_ZL7threshs_217_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,699]        |                                  ^
[2025-05-04 13:47:44,699] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100765:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,699]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,699] 100765 | assign p_ZL7threshs_218_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,699]        |                                  ^
[2025-05-04 13:47:44,699] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100767:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,699]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,700] 100767 | assign p_ZL7threshs_219_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,700]        |                                  ^
[2025-05-04 13:47:44,700] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100769:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,700]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,700] 100769 | assign p_ZL7threshs_21_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,700]        |                                 ^
[2025-05-04 13:47:44,700] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100771:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,700]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,700] 100771 | assign p_ZL7threshs_220_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,700]        |                                  ^
[2025-05-04 13:47:44,700] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100773:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,700]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,700] 100773 | assign p_ZL7threshs_221_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,700]        |                                  ^
[2025-05-04 13:47:44,700] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100775:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,700]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,700] 100775 | assign p_ZL7threshs_222_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,700]        |                                  ^
[2025-05-04 13:47:44,700] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100777:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,700]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,700] 100777 | assign p_ZL7threshs_223_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,700]        |                                  ^
[2025-05-04 13:47:44,700] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100779:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,701]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,701] 100779 | assign p_ZL7threshs_224_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,701]        |                                  ^
[2025-05-04 13:47:44,701] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100781:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,701]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,701] 100781 | assign p_ZL7threshs_225_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,701]        |                                  ^
[2025-05-04 13:47:44,701] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100783:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,701]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,701] 100783 | assign p_ZL7threshs_226_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,701]        |                                  ^
[2025-05-04 13:47:44,701] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100785:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,701]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,701] 100785 | assign p_ZL7threshs_227_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,701]        |                                  ^
[2025-05-04 13:47:44,701] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100787:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,701]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,701] 100787 | assign p_ZL7threshs_228_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,701]        |                                  ^
[2025-05-04 13:47:44,701] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100789:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,701]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,701] 100789 | assign p_ZL7threshs_229_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,702]        |                                  ^
[2025-05-04 13:47:44,702] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100791:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,702]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,702] 100791 | assign p_ZL7threshs_22_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,702]        |                                 ^
[2025-05-04 13:47:44,702] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100793:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,702]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,702] 100793 | assign p_ZL7threshs_230_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,702]        |                                  ^
[2025-05-04 13:47:44,702] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100795:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,702]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,702] 100795 | assign p_ZL7threshs_231_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,702]        |                                  ^
[2025-05-04 13:47:44,702] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100797:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,702]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,702] 100797 | assign p_ZL7threshs_232_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,702]        |                                  ^
[2025-05-04 13:47:44,702] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100799:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,702]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,702] 100799 | assign p_ZL7threshs_233_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,702]        |                                  ^
[2025-05-04 13:47:44,702] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100801:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,703]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,703] 100801 | assign p_ZL7threshs_234_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,703]        |                                  ^
[2025-05-04 13:47:44,703] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100803:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,703]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,703] 100803 | assign p_ZL7threshs_235_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,703]        |                                  ^
[2025-05-04 13:47:44,703] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100805:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,703]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,703] 100805 | assign p_ZL7threshs_236_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,703]        |                                  ^
[2025-05-04 13:47:44,703] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100807:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,703]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,703] 100807 | assign p_ZL7threshs_237_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,703]        |                                  ^
[2025-05-04 13:47:44,703] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100809:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,703]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,703] 100809 | assign p_ZL7threshs_238_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,703]        |                                  ^
[2025-05-04 13:47:44,703] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100811:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,703]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,703] 100811 | assign p_ZL7threshs_239_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,704]        |                                  ^
[2025-05-04 13:47:44,704] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100813:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,704]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,704] 100813 | assign p_ZL7threshs_23_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,704]        |                                 ^
[2025-05-04 13:47:44,704] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100815:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,704]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,704] 100815 | assign p_ZL7threshs_240_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,704]        |                                  ^
[2025-05-04 13:47:44,704] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100817:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,704]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,704] 100817 | assign p_ZL7threshs_241_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,704]        |                                  ^
[2025-05-04 13:47:44,704] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100819:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,704]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,704] 100819 | assign p_ZL7threshs_242_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,704]        |                                  ^
[2025-05-04 13:47:44,704] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100821:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,704]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,704] 100821 | assign p_ZL7threshs_243_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,704]        |                                  ^
[2025-05-04 13:47:44,704] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100823:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,705]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,705] 100823 | assign p_ZL7threshs_244_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,705]        |                                  ^
[2025-05-04 13:47:44,705] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100825:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,705]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,705] 100825 | assign p_ZL7threshs_245_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,705]        |                                  ^
[2025-05-04 13:47:44,705] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100827:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,705]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,705] 100827 | assign p_ZL7threshs_246_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,705]        |                                  ^
[2025-05-04 13:47:44,705] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100829:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,705]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,705] 100829 | assign p_ZL7threshs_247_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,705]        |                                  ^
[2025-05-04 13:47:44,705] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100831:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,705]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,705] 100831 | assign p_ZL7threshs_248_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,705]        |                                  ^
[2025-05-04 13:47:44,705] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100833:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,705]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,705] 100833 | assign p_ZL7threshs_249_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,705]        |                                  ^
[2025-05-04 13:47:44,706] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100835:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,706]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,706] 100835 | assign p_ZL7threshs_24_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,706]        |                                 ^
[2025-05-04 13:47:44,706] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100837:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,706]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,706] 100837 | assign p_ZL7threshs_250_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,706]        |                                  ^
[2025-05-04 13:47:44,706] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100839:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,706]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,706] 100839 | assign p_ZL7threshs_251_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,706]        |                                  ^
[2025-05-04 13:47:44,706] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100841:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,706]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,706] 100841 | assign p_ZL7threshs_252_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,706]        |                                  ^
[2025-05-04 13:47:44,706] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100843:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,706]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,706] 100843 | assign p_ZL7threshs_253_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,706]        |                                  ^
[2025-05-04 13:47:44,706] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100845:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,706]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,706] 100845 | assign p_ZL7threshs_254_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,707]        |                                  ^
[2025-05-04 13:47:44,707] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100847:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,707]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,707] 100847 | assign p_ZL7threshs_25_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,707]        |                                 ^
[2025-05-04 13:47:44,707] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100849:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,707]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,707] 100849 | assign p_ZL7threshs_26_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,707]        |                                 ^
[2025-05-04 13:47:44,707] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100851:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,707]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,707] 100851 | assign p_ZL7threshs_27_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,707]        |                                 ^
[2025-05-04 13:47:44,707] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100853:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,707]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,707] 100853 | assign p_ZL7threshs_28_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,707]        |                                 ^
[2025-05-04 13:47:44,707] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100855:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,707]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,707] 100855 | assign p_ZL7threshs_29_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,707]        |                                 ^
[2025-05-04 13:47:44,708] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100857:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,708]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,708] 100857 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,708]        |                                ^
[2025-05-04 13:47:44,708] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100859:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,708]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,708] 100859 | assign p_ZL7threshs_30_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,708]        |                                 ^
[2025-05-04 13:47:44,708] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100861:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,708]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,708] 100861 | assign p_ZL7threshs_31_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,708]        |                                 ^
[2025-05-04 13:47:44,708] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100863:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,708]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,708] 100863 | assign p_ZL7threshs_32_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,708]        |                                 ^
[2025-05-04 13:47:44,708] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100865:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,708]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,708] 100865 | assign p_ZL7threshs_33_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,708]        |                                 ^
[2025-05-04 13:47:44,708] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100867:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,708]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,708] 100867 | assign p_ZL7threshs_34_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,709]        |                                 ^
[2025-05-04 13:47:44,709] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100869:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,709]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,709] 100869 | assign p_ZL7threshs_35_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,709]        |                                 ^
[2025-05-04 13:47:44,709] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100871:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,709]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,709] 100871 | assign p_ZL7threshs_36_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,709]        |                                 ^
[2025-05-04 13:47:44,709] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100873:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,709]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,709] 100873 | assign p_ZL7threshs_37_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,709]        |                                 ^
[2025-05-04 13:47:44,709] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100875:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,709]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,709] 100875 | assign p_ZL7threshs_38_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,709]        |                                 ^
[2025-05-04 13:47:44,709] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100877:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,709]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,709] 100877 | assign p_ZL7threshs_39_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,709]        |                                 ^
[2025-05-04 13:47:44,709] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100879:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,709]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,710] 100879 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,710]        |                                ^
[2025-05-04 13:47:44,710] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100881:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,710]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,710] 100881 | assign p_ZL7threshs_40_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,710]        |                                 ^
[2025-05-04 13:47:44,710] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100883:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,710]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,710] 100883 | assign p_ZL7threshs_41_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,710]        |                                 ^
[2025-05-04 13:47:44,710] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100885:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,710]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,710] 100885 | assign p_ZL7threshs_42_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,710]        |                                 ^
[2025-05-04 13:47:44,710] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100887:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,710]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,710] 100887 | assign p_ZL7threshs_43_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,710]        |                                 ^
[2025-05-04 13:47:44,710] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100889:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,710]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,710] 100889 | assign p_ZL7threshs_44_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,710]        |                                 ^
[2025-05-04 13:47:44,711] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100891:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,711]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,711] 100891 | assign p_ZL7threshs_45_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,711]        |                                 ^
[2025-05-04 13:47:44,711] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100893:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,711]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,711] 100893 | assign p_ZL7threshs_46_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,711]        |                                 ^
[2025-05-04 13:47:44,711] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100895:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,711]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,711] 100895 | assign p_ZL7threshs_47_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,711]        |                                 ^
[2025-05-04 13:47:44,711] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100897:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,711]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,711] 100897 | assign p_ZL7threshs_48_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,711]        |                                 ^
[2025-05-04 13:47:44,711] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100899:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,711]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,711] 100899 | assign p_ZL7threshs_49_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,711]        |                                 ^
[2025-05-04 13:47:44,711] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100901:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,711]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,711] 100901 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,712]        |                                ^
[2025-05-04 13:47:44,712] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100903:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,712]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,712] 100903 | assign p_ZL7threshs_50_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,712]        |                                 ^
[2025-05-04 13:47:44,712] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100905:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,712]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,712] 100905 | assign p_ZL7threshs_51_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,712]        |                                 ^
[2025-05-04 13:47:44,712] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100907:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,712]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,712] 100907 | assign p_ZL7threshs_52_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,712]        |                                 ^
[2025-05-04 13:47:44,712] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100909:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,712]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,712] 100909 | assign p_ZL7threshs_53_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,712]        |                                 ^
[2025-05-04 13:47:44,712] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100911:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,712]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,712] 100911 | assign p_ZL7threshs_54_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,712]        |                                 ^
[2025-05-04 13:47:44,712] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100913:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,712]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,713] 100913 | assign p_ZL7threshs_55_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,713]        |                                 ^
[2025-05-04 13:47:44,713] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100915:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,713]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,713] 100915 | assign p_ZL7threshs_56_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,713]        |                                 ^
[2025-05-04 13:47:44,713] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100917:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,713]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,713] 100917 | assign p_ZL7threshs_57_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,713]        |                                 ^
[2025-05-04 13:47:44,713] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100919:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,713]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,713] 100919 | assign p_ZL7threshs_58_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,713]        |                                 ^
[2025-05-04 13:47:44,713] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100921:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,713]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,713] 100921 | assign p_ZL7threshs_59_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,713]        |                                 ^
[2025-05-04 13:47:44,713] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100923:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,713]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,713] 100923 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,713]        |                                ^
[2025-05-04 13:47:44,713] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100925:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,714]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,714] 100925 | assign p_ZL7threshs_60_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,714]        |                                 ^
[2025-05-04 13:47:44,714] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100927:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,714]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,714] 100927 | assign p_ZL7threshs_61_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,714]        |                                 ^
[2025-05-04 13:47:44,714] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100929:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,714]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,714] 100929 | assign p_ZL7threshs_62_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,714]        |                                 ^
[2025-05-04 13:47:44,714] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100931:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,714]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,714] 100931 | assign p_ZL7threshs_63_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,714]        |                                 ^
[2025-05-04 13:47:44,714] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100933:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,714]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,714] 100933 | assign p_ZL7threshs_64_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,714]        |                                 ^
[2025-05-04 13:47:44,714] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100935:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,714]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,714] 100935 | assign p_ZL7threshs_65_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,715]        |                                 ^
[2025-05-04 13:47:44,715] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100937:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,715]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,715] 100937 | assign p_ZL7threshs_66_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,715]        |                                 ^
[2025-05-04 13:47:44,715] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100939:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,715]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,715] 100939 | assign p_ZL7threshs_67_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,715]        |                                 ^
[2025-05-04 13:47:44,715] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100941:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,715]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,715] 100941 | assign p_ZL7threshs_68_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,715]        |                                 ^
[2025-05-04 13:47:44,715] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100943:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,715]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,715] 100943 | assign p_ZL7threshs_69_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,715]        |                                 ^
[2025-05-04 13:47:44,715] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100945:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,715]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,715] 100945 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,715]        |                                ^
[2025-05-04 13:47:44,715] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100947:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,715]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,716] 100947 | assign p_ZL7threshs_70_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,716]        |                                 ^
[2025-05-04 13:47:44,716] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100949:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,716]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,716] 100949 | assign p_ZL7threshs_71_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,716]        |                                 ^
[2025-05-04 13:47:44,716] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100951:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,716]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,716] 100951 | assign p_ZL7threshs_72_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,716]        |                                 ^
[2025-05-04 13:47:44,716] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100953:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,716]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,716] 100953 | assign p_ZL7threshs_73_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,716]        |                                 ^
[2025-05-04 13:47:44,716] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100955:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,716]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,716] 100955 | assign p_ZL7threshs_74_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,716]        |                                 ^
[2025-05-04 13:47:44,716] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100957:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,716]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,716] 100957 | assign p_ZL7threshs_75_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,716]        |                                 ^
[2025-05-04 13:47:44,717] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100959:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,717]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,717] 100959 | assign p_ZL7threshs_76_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,717]        |                                 ^
[2025-05-04 13:47:44,717] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100961:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,717]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,717] 100961 | assign p_ZL7threshs_77_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,717]        |                                 ^
[2025-05-04 13:47:44,717] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100963:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,717]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,717] 100963 | assign p_ZL7threshs_78_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,717]        |                                 ^
[2025-05-04 13:47:44,717] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100965:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,717]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,717] 100965 | assign p_ZL7threshs_79_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,717]        |                                 ^
[2025-05-04 13:47:44,717] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100967:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,717]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,717] 100967 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,717]        |                                ^
[2025-05-04 13:47:44,717] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100969:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,717]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,718] 100969 | assign p_ZL7threshs_80_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,718]        |                                 ^
[2025-05-04 13:47:44,718] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100971:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,718]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,718] 100971 | assign p_ZL7threshs_81_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,718]        |                                 ^
[2025-05-04 13:47:44,718] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100973:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,718]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,718] 100973 | assign p_ZL7threshs_82_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,718]        |                                 ^
[2025-05-04 13:47:44,718] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100975:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,718]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,718] 100975 | assign p_ZL7threshs_83_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,718]        |                                 ^
[2025-05-04 13:47:44,718] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100977:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,718]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,718] 100977 | assign p_ZL7threshs_84_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,718]        |                                 ^
[2025-05-04 13:47:44,718] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100979:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,718]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,719] 100979 | assign p_ZL7threshs_85_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,719]        |                                 ^
[2025-05-04 13:47:44,719] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100981:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,719]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,719] 100981 | assign p_ZL7threshs_86_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,719]        |                                 ^
[2025-05-04 13:47:44,719] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100983:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,719]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,719] 100983 | assign p_ZL7threshs_87_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,719]        |                                 ^
[2025-05-04 13:47:44,719] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100985:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,719]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,719] 100985 | assign p_ZL7threshs_88_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,719]        |                                 ^
[2025-05-04 13:47:44,719] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100987:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,719]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,719] 100987 | assign p_ZL7threshs_89_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,719]        |                                 ^
[2025-05-04 13:47:44,719] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100989:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,719]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,719] 100989 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,719]        |                                ^
[2025-05-04 13:47:44,719] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100991:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,720]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,720] 100991 | assign p_ZL7threshs_90_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,720]        |                                 ^
[2025-05-04 13:47:44,720] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100993:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,720]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,720] 100993 | assign p_ZL7threshs_91_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,720]        |                                 ^
[2025-05-04 13:47:44,720] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100995:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,720]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,720] 100995 | assign p_ZL7threshs_92_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,720]        |                                 ^
[2025-05-04 13:47:44,720] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100997:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,720]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,720] 100997 | assign p_ZL7threshs_93_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,720]        |                                 ^
[2025-05-04 13:47:44,720] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100999:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,720]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,720] 100999 | assign p_ZL7threshs_94_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,720]        |                                 ^
[2025-05-04 13:47:44,720] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101001:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,720]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,720] 101001 | assign p_ZL7threshs_95_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,721]        |                                 ^
[2025-05-04 13:47:44,721] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101003:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,721]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,721] 101003 | assign p_ZL7threshs_96_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,721]        |                                 ^
[2025-05-04 13:47:44,721] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101005:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,721]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,721] 101005 | assign p_ZL7threshs_97_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,721]        |                                 ^
[2025-05-04 13:47:44,721] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101007:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,721]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,721] 101007 | assign p_ZL7threshs_98_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,721]        |                                 ^
[2025-05-04 13:47:44,721] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101009:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,721]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,721] 101009 | assign p_ZL7threshs_99_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,721]        |                                 ^
[2025-05-04 13:47:44,721] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101011:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_6000_p1' generates 64 bits.
[2025-05-04 13:47:44,721]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,721] 101011 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_6000_p1;
[2025-05-04 13:47:44,721]        |                                ^
[2025-05-04 13:47:44,721] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101531:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_101_fu_7782_p2' generates 1 bits.
[2025-05-04 13:47:44,721]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,722] 101531 | assign zext_ln218_100_fu_7788_p1 = xor_ln1039_101_fu_7782_p2;
[2025-05-04 13:47:44,722]        |                                  ^
[2025-05-04 13:47:44,722] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101533:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_102_fu_7797_p2' generates 1 bits.
[2025-05-04 13:47:44,722]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,722] 101533 | assign zext_ln218_101_fu_7803_p1 = xor_ln1039_102_fu_7797_p2;
[2025-05-04 13:47:44,722]        |                                  ^
[2025-05-04 13:47:44,722] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101535:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_103_fu_7812_p2' generates 1 bits.
[2025-05-04 13:47:44,722]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,722] 101535 | assign zext_ln218_102_fu_7818_p1 = xor_ln1039_103_fu_7812_p2;
[2025-05-04 13:47:44,722]        |                                  ^
[2025-05-04 13:47:44,722] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101537:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_104_fu_7827_p2' generates 1 bits.
[2025-05-04 13:47:44,722]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,722] 101537 | assign zext_ln218_103_fu_7833_p1 = xor_ln1039_104_fu_7827_p2;
[2025-05-04 13:47:44,722]        |                                  ^
[2025-05-04 13:47:44,722] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101539:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_105_fu_7842_p2' generates 1 bits.
[2025-05-04 13:47:44,722]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,722] 101539 | assign zext_ln218_104_fu_7848_p1 = xor_ln1039_105_fu_7842_p2;
[2025-05-04 13:47:44,722]        |                                  ^
[2025-05-04 13:47:44,722] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101541:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_106_fu_7857_p2' generates 1 bits.
[2025-05-04 13:47:44,722]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,722] 101541 | assign zext_ln218_105_fu_7863_p1 = xor_ln1039_106_fu_7857_p2;
[2025-05-04 13:47:44,722]        |                                  ^
[2025-05-04 13:47:44,723] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101543:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_107_fu_7872_p2' generates 1 bits.
[2025-05-04 13:47:44,723]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,723] 101543 | assign zext_ln218_106_fu_7878_p1 = xor_ln1039_107_fu_7872_p2;
[2025-05-04 13:47:44,723]        |                                  ^
[2025-05-04 13:47:44,723] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101545:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_108_fu_7887_p2' generates 1 bits.
[2025-05-04 13:47:44,723]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,723] 101545 | assign zext_ln218_107_fu_7893_p1 = xor_ln1039_108_fu_7887_p2;
[2025-05-04 13:47:44,723]        |                                  ^
[2025-05-04 13:47:44,723] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101547:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_109_fu_7902_p2' generates 1 bits.
[2025-05-04 13:47:44,723]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,723] 101547 | assign zext_ln218_108_fu_7908_p1 = xor_ln1039_109_fu_7902_p2;
[2025-05-04 13:47:44,723]        |                                  ^
[2025-05-04 13:47:44,723] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101549:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_110_fu_7917_p2' generates 1 bits.
[2025-05-04 13:47:44,723]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,723] 101549 | assign zext_ln218_109_fu_7923_p1 = xor_ln1039_110_fu_7917_p2;
[2025-05-04 13:47:44,723]        |                                  ^
[2025-05-04 13:47:44,723] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101551:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_6432_p2' generates 1 bits.
[2025-05-04 13:47:44,723]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,723] 101551 | assign zext_ln218_10_fu_6438_p1 = xor_ln1039_11_fu_6432_p2;
[2025-05-04 13:47:44,723]        |                                 ^
[2025-05-04 13:47:44,723] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101553:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_111_fu_7932_p2' generates 1 bits.
[2025-05-04 13:47:44,723]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,724] 101553 | assign zext_ln218_110_fu_7938_p1 = xor_ln1039_111_fu_7932_p2;
[2025-05-04 13:47:44,724]        |                                  ^
[2025-05-04 13:47:44,724] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101555:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_112_fu_7947_p2' generates 1 bits.
[2025-05-04 13:47:44,724]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,724] 101555 | assign zext_ln218_111_fu_7953_p1 = xor_ln1039_112_fu_7947_p2;
[2025-05-04 13:47:44,724]        |                                  ^
[2025-05-04 13:47:44,724] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101557:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_113_fu_7962_p2' generates 1 bits.
[2025-05-04 13:47:44,724]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,724] 101557 | assign zext_ln218_112_fu_7968_p1 = xor_ln1039_113_fu_7962_p2;
[2025-05-04 13:47:44,724]        |                                  ^
[2025-05-04 13:47:44,724] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101559:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_114_fu_7977_p2' generates 1 bits.
[2025-05-04 13:47:44,724]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,724] 101559 | assign zext_ln218_113_fu_7983_p1 = xor_ln1039_114_fu_7977_p2;
[2025-05-04 13:47:44,724]        |                                  ^
[2025-05-04 13:47:44,724] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101561:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_115_fu_7992_p2' generates 1 bits.
[2025-05-04 13:47:44,724]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,724] 101561 | assign zext_ln218_114_fu_7998_p1 = xor_ln1039_115_fu_7992_p2;
[2025-05-04 13:47:44,724]        |                                  ^
[2025-05-04 13:47:44,724] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101563:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_116_fu_8007_p2' generates 1 bits.
[2025-05-04 13:47:44,724]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,724] 101563 | assign zext_ln218_115_fu_8013_p1 = xor_ln1039_116_fu_8007_p2;
[2025-05-04 13:47:44,724]        |                                  ^
[2025-05-04 13:47:44,725] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101565:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_117_fu_8022_p2' generates 1 bits.
[2025-05-04 13:47:44,725]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,725] 101565 | assign zext_ln218_116_fu_8028_p1 = xor_ln1039_117_fu_8022_p2;
[2025-05-04 13:47:44,725]        |                                  ^
[2025-05-04 13:47:44,725] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101567:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_118_fu_8037_p2' generates 1 bits.
[2025-05-04 13:47:44,725]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,725] 101567 | assign zext_ln218_117_fu_8043_p1 = xor_ln1039_118_fu_8037_p2;
[2025-05-04 13:47:44,725]        |                                  ^
[2025-05-04 13:47:44,725] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101569:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_119_fu_8052_p2' generates 1 bits.
[2025-05-04 13:47:44,725]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,725] 101569 | assign zext_ln218_118_fu_8058_p1 = xor_ln1039_119_fu_8052_p2;
[2025-05-04 13:47:44,725]        |                                  ^
[2025-05-04 13:47:44,725] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101571:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_120_fu_8067_p2' generates 1 bits.
[2025-05-04 13:47:44,725]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,725] 101571 | assign zext_ln218_119_fu_8073_p1 = xor_ln1039_120_fu_8067_p2;
[2025-05-04 13:47:44,725]        |                                  ^
[2025-05-04 13:47:44,725] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101573:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_6447_p2' generates 1 bits.
[2025-05-04 13:47:44,725]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,725] 101573 | assign zext_ln218_11_fu_6453_p1 = xor_ln1039_12_fu_6447_p2;
[2025-05-04 13:47:44,725]        |                                 ^
[2025-05-04 13:47:44,725] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101575:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_121_fu_8082_p2' generates 1 bits.
[2025-05-04 13:47:44,725]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,726] 101575 | assign zext_ln218_120_fu_8088_p1 = xor_ln1039_121_fu_8082_p2;
[2025-05-04 13:47:44,726]        |                                  ^
[2025-05-04 13:47:44,726] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101577:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_122_fu_8097_p2' generates 1 bits.
[2025-05-04 13:47:44,726]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,726] 101577 | assign zext_ln218_121_fu_8103_p1 = xor_ln1039_122_fu_8097_p2;
[2025-05-04 13:47:44,726]        |                                  ^
[2025-05-04 13:47:44,726] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101579:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_123_fu_8112_p2' generates 1 bits.
[2025-05-04 13:47:44,726]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,726] 101579 | assign zext_ln218_122_fu_8118_p1 = xor_ln1039_123_fu_8112_p2;
[2025-05-04 13:47:44,726]        |                                  ^
[2025-05-04 13:47:44,726] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101581:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_124_fu_8127_p2' generates 1 bits.
[2025-05-04 13:47:44,726]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,726] 101581 | assign zext_ln218_123_fu_8133_p1 = xor_ln1039_124_fu_8127_p2;
[2025-05-04 13:47:44,726]        |                                  ^
[2025-05-04 13:47:44,726] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101583:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_125_fu_8142_p2' generates 1 bits.
[2025-05-04 13:47:44,726]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,726] 101583 | assign zext_ln218_124_fu_8148_p1 = xor_ln1039_125_fu_8142_p2;
[2025-05-04 13:47:44,726]        |                                  ^
[2025-05-04 13:47:44,726] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101585:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_126_fu_8157_p2' generates 1 bits.
[2025-05-04 13:47:44,726]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,726] 101585 | assign zext_ln218_125_fu_8163_p1 = xor_ln1039_126_fu_8157_p2;
[2025-05-04 13:47:44,726]        |                                  ^
[2025-05-04 13:47:44,727] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101587:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_127_fu_8172_p2' generates 1 bits.
[2025-05-04 13:47:44,727]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,727] 101587 | assign zext_ln218_126_fu_8178_p1 = xor_ln1039_127_fu_8172_p2;
[2025-05-04 13:47:44,727]        |                                  ^
[2025-05-04 13:47:44,727] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101589:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_128_fu_8187_p2' generates 1 bits.
[2025-05-04 13:47:44,727]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,727] 101589 | assign zext_ln218_127_fu_8193_p1 = xor_ln1039_128_fu_8187_p2;
[2025-05-04 13:47:44,727]        |                                  ^
[2025-05-04 13:47:44,727] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101591:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_129_fu_8202_p2' generates 1 bits.
[2025-05-04 13:47:44,727]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,727] 101591 | assign zext_ln218_128_fu_8208_p1 = xor_ln1039_129_fu_8202_p2;
[2025-05-04 13:47:44,727]        |                                  ^
[2025-05-04 13:47:44,727] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101593:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_130_fu_8217_p2' generates 1 bits.
[2025-05-04 13:47:44,727]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,727] 101593 | assign zext_ln218_129_fu_8223_p1 = xor_ln1039_130_fu_8217_p2;
[2025-05-04 13:47:44,727]        |                                  ^
[2025-05-04 13:47:44,727] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101595:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_6462_p2' generates 1 bits.
[2025-05-04 13:47:44,727]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,727] 101595 | assign zext_ln218_12_fu_6468_p1 = xor_ln1039_13_fu_6462_p2;
[2025-05-04 13:47:44,727]        |                                 ^
[2025-05-04 13:47:44,727] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101597:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_131_fu_8232_p2' generates 1 bits.
[2025-05-04 13:47:44,727]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,728] 101597 | assign zext_ln218_130_fu_8238_p1 = xor_ln1039_131_fu_8232_p2;
[2025-05-04 13:47:44,728]        |                                  ^
[2025-05-04 13:47:44,728] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101599:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_132_fu_8247_p2' generates 1 bits.
[2025-05-04 13:47:44,728]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,728] 101599 | assign zext_ln218_131_fu_8253_p1 = xor_ln1039_132_fu_8247_p2;
[2025-05-04 13:47:44,728]        |                                  ^
[2025-05-04 13:47:44,728] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101601:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_133_fu_8262_p2' generates 1 bits.
[2025-05-04 13:47:44,728]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,728] 101601 | assign zext_ln218_132_fu_8268_p1 = xor_ln1039_133_fu_8262_p2;
[2025-05-04 13:47:44,728]        |                                  ^
[2025-05-04 13:47:44,728] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101603:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_134_fu_8277_p2' generates 1 bits.
[2025-05-04 13:47:44,728]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,728] 101603 | assign zext_ln218_133_fu_8283_p1 = xor_ln1039_134_fu_8277_p2;
[2025-05-04 13:47:44,728]        |                                  ^
[2025-05-04 13:47:44,728] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101605:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_135_fu_8292_p2' generates 1 bits.
[2025-05-04 13:47:44,728]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,728] 101605 | assign zext_ln218_134_fu_8298_p1 = xor_ln1039_135_fu_8292_p2;
[2025-05-04 13:47:44,728]        |                                  ^
[2025-05-04 13:47:44,728] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101607:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_136_fu_8307_p2' generates 1 bits.
[2025-05-04 13:47:44,728]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,728] 101607 | assign zext_ln218_135_fu_8313_p1 = xor_ln1039_136_fu_8307_p2;
[2025-05-04 13:47:44,728]        |                                  ^
[2025-05-04 13:47:44,728] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101609:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_137_fu_8322_p2' generates 1 bits.
[2025-05-04 13:47:44,729]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,729] 101609 | assign zext_ln218_136_fu_8328_p1 = xor_ln1039_137_fu_8322_p2;
[2025-05-04 13:47:44,729]        |                                  ^
[2025-05-04 13:47:44,729] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101611:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_138_fu_8337_p2' generates 1 bits.
[2025-05-04 13:47:44,729]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,729] 101611 | assign zext_ln218_137_fu_8343_p1 = xor_ln1039_138_fu_8337_p2;
[2025-05-04 13:47:44,729]        |                                  ^
[2025-05-04 13:47:44,729] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101613:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_139_fu_8352_p2' generates 1 bits.
[2025-05-04 13:47:44,729]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,729] 101613 | assign zext_ln218_138_fu_8358_p1 = xor_ln1039_139_fu_8352_p2;
[2025-05-04 13:47:44,729]        |                                  ^
[2025-05-04 13:47:44,729] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101615:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_140_fu_8367_p2' generates 1 bits.
[2025-05-04 13:47:44,729]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,729] 101615 | assign zext_ln218_139_fu_8373_p1 = xor_ln1039_140_fu_8367_p2;
[2025-05-04 13:47:44,729]        |                                  ^
[2025-05-04 13:47:44,729] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101617:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_14_fu_6477_p2' generates 1 bits.
[2025-05-04 13:47:44,729]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,729] 101617 | assign zext_ln218_13_fu_6483_p1 = xor_ln1039_14_fu_6477_p2;
[2025-05-04 13:47:44,729]        |                                 ^
[2025-05-04 13:47:44,729] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101619:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_141_fu_8382_p2' generates 1 bits.
[2025-05-04 13:47:44,729]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,729] 101619 | assign zext_ln218_140_fu_8388_p1 = xor_ln1039_141_fu_8382_p2;
[2025-05-04 13:47:44,729]        |                                  ^
[2025-05-04 13:47:44,730] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101621:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_142_fu_8397_p2' generates 1 bits.
[2025-05-04 13:47:44,730]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,730] 101621 | assign zext_ln218_141_fu_8403_p1 = xor_ln1039_142_fu_8397_p2;
[2025-05-04 13:47:44,730]        |                                  ^
[2025-05-04 13:47:44,730] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101623:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_143_fu_8412_p2' generates 1 bits.
[2025-05-04 13:47:44,730]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,730] 101623 | assign zext_ln218_142_fu_8418_p1 = xor_ln1039_143_fu_8412_p2;
[2025-05-04 13:47:44,730]        |                                  ^
[2025-05-04 13:47:44,730] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101625:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_144_fu_8427_p2' generates 1 bits.
[2025-05-04 13:47:44,730]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,730] 101625 | assign zext_ln218_143_fu_8433_p1 = xor_ln1039_144_fu_8427_p2;
[2025-05-04 13:47:44,730]        |                                  ^
[2025-05-04 13:47:44,730] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101627:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_145_fu_8442_p2' generates 1 bits.
[2025-05-04 13:47:44,730]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,730] 101627 | assign zext_ln218_144_fu_8448_p1 = xor_ln1039_145_fu_8442_p2;
[2025-05-04 13:47:44,730]        |                                  ^
[2025-05-04 13:47:44,730] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101629:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_146_fu_8457_p2' generates 1 bits.
[2025-05-04 13:47:44,730]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,730] 101629 | assign zext_ln218_145_fu_8463_p1 = xor_ln1039_146_fu_8457_p2;
[2025-05-04 13:47:44,730]        |                                  ^
[2025-05-04 13:47:44,730] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101631:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_147_fu_8472_p2' generates 1 bits.
[2025-05-04 13:47:44,730]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,731] 101631 | assign zext_ln218_146_fu_8478_p1 = xor_ln1039_147_fu_8472_p2;
[2025-05-04 13:47:44,731]        |                                  ^
[2025-05-04 13:47:44,731] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101633:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_148_fu_8487_p2' generates 1 bits.
[2025-05-04 13:47:44,731]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,731] 101633 | assign zext_ln218_147_fu_8493_p1 = xor_ln1039_148_fu_8487_p2;
[2025-05-04 13:47:44,731]        |                                  ^
[2025-05-04 13:47:44,731] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101635:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_149_fu_8502_p2' generates 1 bits.
[2025-05-04 13:47:44,731]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,731] 101635 | assign zext_ln218_148_fu_8508_p1 = xor_ln1039_149_fu_8502_p2;
[2025-05-04 13:47:44,731]        |                                  ^
[2025-05-04 13:47:44,731] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101637:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_150_fu_8517_p2' generates 1 bits.
[2025-05-04 13:47:44,731]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,731] 101637 | assign zext_ln218_149_fu_8523_p1 = xor_ln1039_150_fu_8517_p2;
[2025-05-04 13:47:44,731]        |                                  ^
[2025-05-04 13:47:44,731] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101639:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_6492_p2' generates 1 bits.
[2025-05-04 13:47:44,731]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,731] 101639 | assign zext_ln218_14_fu_6498_p1 = xor_ln1039_15_fu_6492_p2;
[2025-05-04 13:47:44,731]        |                                 ^
[2025-05-04 13:47:44,731] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101641:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_151_fu_8532_p2' generates 1 bits.
[2025-05-04 13:47:44,731]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,731] 101641 | assign zext_ln218_150_fu_8538_p1 = xor_ln1039_151_fu_8532_p2;
[2025-05-04 13:47:44,731]        |                                  ^
[2025-05-04 13:47:44,731] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101643:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_152_fu_8547_p2' generates 1 bits.
[2025-05-04 13:47:44,732]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,732] 101643 | assign zext_ln218_151_fu_8553_p1 = xor_ln1039_152_fu_8547_p2;
[2025-05-04 13:47:44,732]        |                                  ^
[2025-05-04 13:47:44,732] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101645:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_153_fu_8562_p2' generates 1 bits.
[2025-05-04 13:47:44,732]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,732] 101645 | assign zext_ln218_152_fu_8568_p1 = xor_ln1039_153_fu_8562_p2;
[2025-05-04 13:47:44,732]        |                                  ^
[2025-05-04 13:47:44,732] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101647:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_154_fu_8577_p2' generates 1 bits.
[2025-05-04 13:47:44,732]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,732] 101647 | assign zext_ln218_153_fu_8583_p1 = xor_ln1039_154_fu_8577_p2;
[2025-05-04 13:47:44,732]        |                                  ^
[2025-05-04 13:47:44,732] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101649:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_155_fu_8592_p2' generates 1 bits.
[2025-05-04 13:47:44,732]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,732] 101649 | assign zext_ln218_154_fu_8598_p1 = xor_ln1039_155_fu_8592_p2;
[2025-05-04 13:47:44,732]        |                                  ^
[2025-05-04 13:47:44,732] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101651:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_156_fu_8607_p2' generates 1 bits.
[2025-05-04 13:47:44,732]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,732] 101651 | assign zext_ln218_155_fu_8613_p1 = xor_ln1039_156_fu_8607_p2;
[2025-05-04 13:47:44,732]        |                                  ^
[2025-05-04 13:47:44,732] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101653:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_157_fu_8622_p2' generates 1 bits.
[2025-05-04 13:47:44,732]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,732] 101653 | assign zext_ln218_156_fu_8628_p1 = xor_ln1039_157_fu_8622_p2;
[2025-05-04 13:47:44,732]        |                                  ^
[2025-05-04 13:47:44,733] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101655:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_158_fu_8637_p2' generates 1 bits.
[2025-05-04 13:47:44,733]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,733] 101655 | assign zext_ln218_157_fu_8643_p1 = xor_ln1039_158_fu_8637_p2;
[2025-05-04 13:47:44,733]        |                                  ^
[2025-05-04 13:47:44,733] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101657:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_159_fu_8652_p2' generates 1 bits.
[2025-05-04 13:47:44,733]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,733] 101657 | assign zext_ln218_158_fu_8658_p1 = xor_ln1039_159_fu_8652_p2;
[2025-05-04 13:47:44,733]        |                                  ^
[2025-05-04 13:47:44,733] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101659:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_160_fu_8667_p2' generates 1 bits.
[2025-05-04 13:47:44,733]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,733] 101659 | assign zext_ln218_159_fu_8673_p1 = xor_ln1039_160_fu_8667_p2;
[2025-05-04 13:47:44,733]        |                                  ^
[2025-05-04 13:47:44,733] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101661:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_6507_p2' generates 1 bits.
[2025-05-04 13:47:44,733]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,733] 101661 | assign zext_ln218_15_fu_6513_p1 = xor_ln1039_16_fu_6507_p2;
[2025-05-04 13:47:44,733]        |                                 ^
[2025-05-04 13:47:44,733] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101663:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_161_fu_8682_p2' generates 1 bits.
[2025-05-04 13:47:44,733]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,733] 101663 | assign zext_ln218_160_fu_8688_p1 = xor_ln1039_161_fu_8682_p2;
[2025-05-04 13:47:44,733]        |                                  ^
[2025-05-04 13:47:44,733] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101665:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_162_fu_8697_p2' generates 1 bits.
[2025-05-04 13:47:44,733]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,734] 101665 | assign zext_ln218_161_fu_8703_p1 = xor_ln1039_162_fu_8697_p2;
[2025-05-04 13:47:44,734]        |                                  ^
[2025-05-04 13:47:44,734] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101667:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_163_fu_8712_p2' generates 1 bits.
[2025-05-04 13:47:44,734]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,734] 101667 | assign zext_ln218_162_fu_8718_p1 = xor_ln1039_163_fu_8712_p2;
[2025-05-04 13:47:44,734]        |                                  ^
[2025-05-04 13:47:44,734] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101669:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_164_fu_8727_p2' generates 1 bits.
[2025-05-04 13:47:44,734]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,734] 101669 | assign zext_ln218_163_fu_8733_p1 = xor_ln1039_164_fu_8727_p2;
[2025-05-04 13:47:44,734]        |                                  ^
[2025-05-04 13:47:44,734] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101671:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_165_fu_8742_p2' generates 1 bits.
[2025-05-04 13:47:44,734]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,734] 101671 | assign zext_ln218_164_fu_8748_p1 = xor_ln1039_165_fu_8742_p2;
[2025-05-04 13:47:44,734]        |                                  ^
[2025-05-04 13:47:44,734] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101673:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_166_fu_8757_p2' generates 1 bits.
[2025-05-04 13:47:44,734]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,734] 101673 | assign zext_ln218_165_fu_8763_p1 = xor_ln1039_166_fu_8757_p2;
[2025-05-04 13:47:44,734]        |                                  ^
[2025-05-04 13:47:44,734] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101675:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_167_fu_8772_p2' generates 1 bits.
[2025-05-04 13:47:44,734]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,734] 101675 | assign zext_ln218_166_fu_8778_p1 = xor_ln1039_167_fu_8772_p2;
[2025-05-04 13:47:44,735]        |                                  ^
[2025-05-04 13:47:44,735] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101677:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_168_fu_8787_p2' generates 1 bits.
[2025-05-04 13:47:44,735]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,735] 101677 | assign zext_ln218_167_fu_8793_p1 = xor_ln1039_168_fu_8787_p2;
[2025-05-04 13:47:44,735]        |                                  ^
[2025-05-04 13:47:44,735] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101679:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_169_fu_8802_p2' generates 1 bits.
[2025-05-04 13:47:44,735]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,735] 101679 | assign zext_ln218_168_fu_8808_p1 = xor_ln1039_169_fu_8802_p2;
[2025-05-04 13:47:44,735]        |                                  ^
[2025-05-04 13:47:44,735] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101681:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_170_fu_8817_p2' generates 1 bits.
[2025-05-04 13:47:44,735]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,735] 101681 | assign zext_ln218_169_fu_8823_p1 = xor_ln1039_170_fu_8817_p2;
[2025-05-04 13:47:44,735]        |                                  ^
[2025-05-04 13:47:44,735] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101683:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_17_fu_6522_p2' generates 1 bits.
[2025-05-04 13:47:44,735]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,735] 101683 | assign zext_ln218_16_fu_6528_p1 = xor_ln1039_17_fu_6522_p2;
[2025-05-04 13:47:44,735]        |                                 ^
[2025-05-04 13:47:44,735] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101685:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_171_fu_8832_p2' generates 1 bits.
[2025-05-04 13:47:44,735]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,735] 101685 | assign zext_ln218_170_fu_8838_p1 = xor_ln1039_171_fu_8832_p2;
[2025-05-04 13:47:44,735]        |                                  ^
[2025-05-04 13:47:44,735] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101687:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_172_fu_8847_p2' generates 1 bits.
[2025-05-04 13:47:44,735]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,736] 101687 | assign zext_ln218_171_fu_8853_p1 = xor_ln1039_172_fu_8847_p2;
[2025-05-04 13:47:44,736]        |                                  ^
[2025-05-04 13:47:44,736] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101689:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_173_fu_8862_p2' generates 1 bits.
[2025-05-04 13:47:44,736]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,736] 101689 | assign zext_ln218_172_fu_8868_p1 = xor_ln1039_173_fu_8862_p2;
[2025-05-04 13:47:44,736]        |                                  ^
[2025-05-04 13:47:44,736] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101691:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_174_fu_8877_p2' generates 1 bits.
[2025-05-04 13:47:44,736]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,736] 101691 | assign zext_ln218_173_fu_8883_p1 = xor_ln1039_174_fu_8877_p2;
[2025-05-04 13:47:44,736]        |                                  ^
[2025-05-04 13:47:44,736] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101693:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_175_fu_8892_p2' generates 1 bits.
[2025-05-04 13:47:44,736]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,736] 101693 | assign zext_ln218_174_fu_8898_p1 = xor_ln1039_175_fu_8892_p2;
[2025-05-04 13:47:44,736]        |                                  ^
[2025-05-04 13:47:44,736] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101695:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_176_fu_8907_p2' generates 1 bits.
[2025-05-04 13:47:44,736]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,736] 101695 | assign zext_ln218_175_fu_8913_p1 = xor_ln1039_176_fu_8907_p2;
[2025-05-04 13:47:44,736]        |                                  ^
[2025-05-04 13:47:44,736] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101697:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_177_fu_8922_p2' generates 1 bits.
[2025-05-04 13:47:44,736]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,736] 101697 | assign zext_ln218_176_fu_8928_p1 = xor_ln1039_177_fu_8922_p2;
[2025-05-04 13:47:44,736]        |                                  ^
[2025-05-04 13:47:44,737] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101699:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_178_fu_8937_p2' generates 1 bits.
[2025-05-04 13:47:44,737]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,737] 101699 | assign zext_ln218_177_fu_8943_p1 = xor_ln1039_178_fu_8937_p2;
[2025-05-04 13:47:44,737]        |                                  ^
[2025-05-04 13:47:44,737] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101701:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_179_fu_8952_p2' generates 1 bits.
[2025-05-04 13:47:44,737]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,737] 101701 | assign zext_ln218_178_fu_8958_p1 = xor_ln1039_179_fu_8952_p2;
[2025-05-04 13:47:44,737]        |                                  ^
[2025-05-04 13:47:44,737] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101703:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_180_fu_8967_p2' generates 1 bits.
[2025-05-04 13:47:44,737]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,737] 101703 | assign zext_ln218_179_fu_8973_p1 = xor_ln1039_180_fu_8967_p2;
[2025-05-04 13:47:44,737]        |                                  ^
[2025-05-04 13:47:44,737] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101705:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_6537_p2' generates 1 bits.
[2025-05-04 13:47:44,737]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,737] 101705 | assign zext_ln218_17_fu_6543_p1 = xor_ln1039_18_fu_6537_p2;
[2025-05-04 13:47:44,737]        |                                 ^
[2025-05-04 13:47:44,737] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101707:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_181_fu_8982_p2' generates 1 bits.
[2025-05-04 13:47:44,737]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,737] 101707 | assign zext_ln218_180_fu_8988_p1 = xor_ln1039_181_fu_8982_p2;
[2025-05-04 13:47:44,737]        |                                  ^
[2025-05-04 13:47:44,737] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101709:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_182_fu_8997_p2' generates 1 bits.
[2025-05-04 13:47:44,737]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,738] 101709 | assign zext_ln218_181_fu_9003_p1 = xor_ln1039_182_fu_8997_p2;
[2025-05-04 13:47:44,738]        |                                  ^
[2025-05-04 13:47:44,738] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101711:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_183_fu_9012_p2' generates 1 bits.
[2025-05-04 13:47:44,738]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,738] 101711 | assign zext_ln218_182_fu_9018_p1 = xor_ln1039_183_fu_9012_p2;
[2025-05-04 13:47:44,738]        |                                  ^
[2025-05-04 13:47:44,738] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101713:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_184_fu_9027_p2' generates 1 bits.
[2025-05-04 13:47:44,738]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,738] 101713 | assign zext_ln218_183_fu_9033_p1 = xor_ln1039_184_fu_9027_p2;
[2025-05-04 13:47:44,738]        |                                  ^
[2025-05-04 13:47:44,738] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101715:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_185_fu_9042_p2' generates 1 bits.
[2025-05-04 13:47:44,738]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,738] 101715 | assign zext_ln218_184_fu_9048_p1 = xor_ln1039_185_fu_9042_p2;
[2025-05-04 13:47:44,738]        |                                  ^
[2025-05-04 13:47:44,738] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101717:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_186_fu_9057_p2' generates 1 bits.
[2025-05-04 13:47:44,738]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,738] 101717 | assign zext_ln218_185_fu_9063_p1 = xor_ln1039_186_fu_9057_p2;
[2025-05-04 13:47:44,738]        |                                  ^
[2025-05-04 13:47:44,738] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101719:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_187_fu_9072_p2' generates 1 bits.
[2025-05-04 13:47:44,738]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,738] 101719 | assign zext_ln218_186_fu_9078_p1 = xor_ln1039_187_fu_9072_p2;
[2025-05-04 13:47:44,738]        |                                  ^
[2025-05-04 13:47:44,739] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101721:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_188_fu_9087_p2' generates 1 bits.
[2025-05-04 13:47:44,739]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,739] 101721 | assign zext_ln218_187_fu_9093_p1 = xor_ln1039_188_fu_9087_p2;
[2025-05-04 13:47:44,739]        |                                  ^
[2025-05-04 13:47:44,739] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101723:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_189_fu_9102_p2' generates 1 bits.
[2025-05-04 13:47:44,739]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,739] 101723 | assign zext_ln218_188_fu_9108_p1 = xor_ln1039_189_fu_9102_p2;
[2025-05-04 13:47:44,739]        |                                  ^
[2025-05-04 13:47:44,739] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101725:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_190_fu_9117_p2' generates 1 bits.
[2025-05-04 13:47:44,739]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,739] 101725 | assign zext_ln218_189_fu_9123_p1 = xor_ln1039_190_fu_9117_p2;
[2025-05-04 13:47:44,739]        |                                  ^
[2025-05-04 13:47:44,739] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101727:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_6552_p2' generates 1 bits.
[2025-05-04 13:47:44,739]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,739] 101727 | assign zext_ln218_18_fu_6558_p1 = xor_ln1039_19_fu_6552_p2;
[2025-05-04 13:47:44,739]        |                                 ^
[2025-05-04 13:47:44,739] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101729:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_191_fu_9132_p2' generates 1 bits.
[2025-05-04 13:47:44,739]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,739] 101729 | assign zext_ln218_190_fu_9138_p1 = xor_ln1039_191_fu_9132_p2;
[2025-05-04 13:47:44,739]        |                                  ^
[2025-05-04 13:47:44,739] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101731:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_192_fu_9147_p2' generates 1 bits.
[2025-05-04 13:47:44,739]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,739] 101731 | assign zext_ln218_191_fu_9153_p1 = xor_ln1039_192_fu_9147_p2;
[2025-05-04 13:47:44,740]        |                                  ^
[2025-05-04 13:47:44,740] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101733:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_193_fu_9162_p2' generates 1 bits.
[2025-05-04 13:47:44,740]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,740] 101733 | assign zext_ln218_192_fu_9168_p1 = xor_ln1039_193_fu_9162_p2;
[2025-05-04 13:47:44,740]        |                                  ^
[2025-05-04 13:47:44,740] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101735:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_194_fu_9177_p2' generates 1 bits.
[2025-05-04 13:47:44,740]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,740] 101735 | assign zext_ln218_193_fu_9183_p1 = xor_ln1039_194_fu_9177_p2;
[2025-05-04 13:47:44,740]        |                                  ^
[2025-05-04 13:47:44,740] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101737:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_195_fu_9192_p2' generates 1 bits.
[2025-05-04 13:47:44,740]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,740] 101737 | assign zext_ln218_194_fu_9198_p1 = xor_ln1039_195_fu_9192_p2;
[2025-05-04 13:47:44,740]        |                                  ^
[2025-05-04 13:47:44,740] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101739:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_196_fu_9207_p2' generates 1 bits.
[2025-05-04 13:47:44,740]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,740] 101739 | assign zext_ln218_195_fu_9213_p1 = xor_ln1039_196_fu_9207_p2;
[2025-05-04 13:47:44,740]        |                                  ^
[2025-05-04 13:47:44,740] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101741:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_197_fu_9222_p2' generates 1 bits.
[2025-05-04 13:47:44,740]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,740] 101741 | assign zext_ln218_196_fu_9228_p1 = xor_ln1039_197_fu_9222_p2;
[2025-05-04 13:47:44,740]        |                                  ^
[2025-05-04 13:47:44,740] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101743:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_198_fu_9237_p2' generates 1 bits.
[2025-05-04 13:47:44,740]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,741] 101743 | assign zext_ln218_197_fu_9243_p1 = xor_ln1039_198_fu_9237_p2;
[2025-05-04 13:47:44,741]        |                                  ^
[2025-05-04 13:47:44,741] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101745:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_199_fu_9252_p2' generates 1 bits.
[2025-05-04 13:47:44,741]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,741] 101745 | assign zext_ln218_198_fu_9258_p1 = xor_ln1039_199_fu_9252_p2;
[2025-05-04 13:47:44,741]        |                                  ^
[2025-05-04 13:47:44,741] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101747:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_200_fu_9267_p2' generates 1 bits.
[2025-05-04 13:47:44,741]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,741] 101747 | assign zext_ln218_199_fu_9273_p1 = xor_ln1039_200_fu_9267_p2;
[2025-05-04 13:47:44,741]        |                                  ^
[2025-05-04 13:47:44,741] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101749:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_20_fu_6567_p2' generates 1 bits.
[2025-05-04 13:47:44,741]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,741] 101749 | assign zext_ln218_19_fu_6573_p1 = xor_ln1039_20_fu_6567_p2;
[2025-05-04 13:47:44,741]        |                                 ^
[2025-05-04 13:47:44,741] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101751:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_6297_p2' generates 1 bits.
[2025-05-04 13:47:44,741]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,741] 101751 | assign zext_ln218_1_fu_6303_p1 = xor_ln1039_2_fu_6297_p2;
[2025-05-04 13:47:44,741]        |                                ^
[2025-05-04 13:47:44,741] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101753:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_201_fu_9282_p2' generates 1 bits.
[2025-05-04 13:47:44,741]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,741] 101753 | assign zext_ln218_200_fu_9288_p1 = xor_ln1039_201_fu_9282_p2;
[2025-05-04 13:47:44,741]        |                                  ^
[2025-05-04 13:47:44,742] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101755:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_202_fu_9297_p2' generates 1 bits.
[2025-05-04 13:47:44,742]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,742] 101755 | assign zext_ln218_201_fu_9303_p1 = xor_ln1039_202_fu_9297_p2;
[2025-05-04 13:47:44,742]        |                                  ^
[2025-05-04 13:47:44,742] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101757:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_203_fu_9312_p2' generates 1 bits.
[2025-05-04 13:47:44,742]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,742] 101757 | assign zext_ln218_202_fu_9318_p1 = xor_ln1039_203_fu_9312_p2;
[2025-05-04 13:47:44,742]        |                                  ^
[2025-05-04 13:47:44,742] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101759:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_204_fu_9327_p2' generates 1 bits.
[2025-05-04 13:47:44,742]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,742] 101759 | assign zext_ln218_203_fu_9333_p1 = xor_ln1039_204_fu_9327_p2;
[2025-05-04 13:47:44,742]        |                                  ^
[2025-05-04 13:47:44,742] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101761:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_205_fu_9342_p2' generates 1 bits.
[2025-05-04 13:47:44,742]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,742] 101761 | assign zext_ln218_204_fu_9348_p1 = xor_ln1039_205_fu_9342_p2;
[2025-05-04 13:47:44,742]        |                                  ^
[2025-05-04 13:47:44,742] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101763:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_206_fu_9357_p2' generates 1 bits.
[2025-05-04 13:47:44,742]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,742] 101763 | assign zext_ln218_205_fu_9363_p1 = xor_ln1039_206_fu_9357_p2;
[2025-05-04 13:47:44,742]        |                                  ^
[2025-05-04 13:47:44,742] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101765:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_207_fu_9372_p2' generates 1 bits.
[2025-05-04 13:47:44,742]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,743] 101765 | assign zext_ln218_206_fu_9378_p1 = xor_ln1039_207_fu_9372_p2;
[2025-05-04 13:47:44,743]        |                                  ^
[2025-05-04 13:47:44,743] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101767:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_208_fu_9387_p2' generates 1 bits.
[2025-05-04 13:47:44,743]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,743] 101767 | assign zext_ln218_207_fu_9393_p1 = xor_ln1039_208_fu_9387_p2;
[2025-05-04 13:47:44,743]        |                                  ^
[2025-05-04 13:47:44,743] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101769:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_209_fu_9402_p2' generates 1 bits.
[2025-05-04 13:47:44,743]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,743] 101769 | assign zext_ln218_208_fu_9408_p1 = xor_ln1039_209_fu_9402_p2;
[2025-05-04 13:47:44,743]        |                                  ^
[2025-05-04 13:47:44,743] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101771:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_210_fu_9417_p2' generates 1 bits.
[2025-05-04 13:47:44,743]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,743] 101771 | assign zext_ln218_209_fu_9423_p1 = xor_ln1039_210_fu_9417_p2;
[2025-05-04 13:47:44,743]        |                                  ^
[2025-05-04 13:47:44,743] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101773:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_6582_p2' generates 1 bits.
[2025-05-04 13:47:44,743]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,743] 101773 | assign zext_ln218_20_fu_6588_p1 = xor_ln1039_21_fu_6582_p2;
[2025-05-04 13:47:44,743]        |                                 ^
[2025-05-04 13:47:44,743] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101775:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_211_fu_9432_p2' generates 1 bits.
[2025-05-04 13:47:44,743]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,743] 101775 | assign zext_ln218_210_fu_9438_p1 = xor_ln1039_211_fu_9432_p2;
[2025-05-04 13:47:44,743]        |                                  ^
[2025-05-04 13:47:44,743] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101777:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_212_fu_9447_p2' generates 1 bits.
[2025-05-04 13:47:44,744]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,744] 101777 | assign zext_ln218_211_fu_9453_p1 = xor_ln1039_212_fu_9447_p2;
[2025-05-04 13:47:44,744]        |                                  ^
[2025-05-04 13:47:44,744] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101779:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_213_fu_9462_p2' generates 1 bits.
[2025-05-04 13:47:44,744]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,744] 101779 | assign zext_ln218_212_fu_9468_p1 = xor_ln1039_213_fu_9462_p2;
[2025-05-04 13:47:44,744]        |                                  ^
[2025-05-04 13:47:44,744] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101781:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_214_fu_9477_p2' generates 1 bits.
[2025-05-04 13:47:44,744]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,744] 101781 | assign zext_ln218_213_fu_9483_p1 = xor_ln1039_214_fu_9477_p2;
[2025-05-04 13:47:44,744]        |                                  ^
[2025-05-04 13:47:44,744] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101783:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_215_fu_9492_p2' generates 1 bits.
[2025-05-04 13:47:44,744]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,744] 101783 | assign zext_ln218_214_fu_9498_p1 = xor_ln1039_215_fu_9492_p2;
[2025-05-04 13:47:44,744]        |                                  ^
[2025-05-04 13:47:44,744] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101785:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_216_fu_9507_p2' generates 1 bits.
[2025-05-04 13:47:44,744]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,744] 101785 | assign zext_ln218_215_fu_9513_p1 = xor_ln1039_216_fu_9507_p2;
[2025-05-04 13:47:44,744]        |                                  ^
[2025-05-04 13:47:44,744] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101787:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_217_fu_9522_p2' generates 1 bits.
[2025-05-04 13:47:44,744]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,744] 101787 | assign zext_ln218_216_fu_9528_p1 = xor_ln1039_217_fu_9522_p2;
[2025-05-04 13:47:44,745]        |                                  ^
[2025-05-04 13:47:44,745] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101789:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_218_fu_9537_p2' generates 1 bits.
[2025-05-04 13:47:44,745]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,745] 101789 | assign zext_ln218_217_fu_9543_p1 = xor_ln1039_218_fu_9537_p2;
[2025-05-04 13:47:44,745]        |                                  ^
[2025-05-04 13:47:44,745] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101791:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_219_fu_9552_p2' generates 1 bits.
[2025-05-04 13:47:44,745]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,745] 101791 | assign zext_ln218_218_fu_9558_p1 = xor_ln1039_219_fu_9552_p2;
[2025-05-04 13:47:44,745]        |                                  ^
[2025-05-04 13:47:44,745] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101793:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_220_fu_9567_p2' generates 1 bits.
[2025-05-04 13:47:44,745]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,745] 101793 | assign zext_ln218_219_fu_9573_p1 = xor_ln1039_220_fu_9567_p2;
[2025-05-04 13:47:44,745]        |                                  ^
[2025-05-04 13:47:44,745] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101795:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_6597_p2' generates 1 bits.
[2025-05-04 13:47:44,745]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,745] 101795 | assign zext_ln218_21_fu_6603_p1 = xor_ln1039_22_fu_6597_p2;
[2025-05-04 13:47:44,745]        |                                 ^
[2025-05-04 13:47:44,745] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101797:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_221_fu_9582_p2' generates 1 bits.
[2025-05-04 13:47:44,745]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,745] 101797 | assign zext_ln218_220_fu_9588_p1 = xor_ln1039_221_fu_9582_p2;
[2025-05-04 13:47:44,745]        |                                  ^
[2025-05-04 13:47:44,745] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101799:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_222_fu_9597_p2' generates 1 bits.
[2025-05-04 13:47:44,745]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,746] 101799 | assign zext_ln218_221_fu_9603_p1 = xor_ln1039_222_fu_9597_p2;
[2025-05-04 13:47:44,746]        |                                  ^
[2025-05-04 13:47:44,746] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101801:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_223_fu_9612_p2' generates 1 bits.
[2025-05-04 13:47:44,746]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,746] 101801 | assign zext_ln218_222_fu_9618_p1 = xor_ln1039_223_fu_9612_p2;
[2025-05-04 13:47:44,746]        |                                  ^
[2025-05-04 13:47:44,746] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101803:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_224_fu_9627_p2' generates 1 bits.
[2025-05-04 13:47:44,746]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,746] 101803 | assign zext_ln218_223_fu_9633_p1 = xor_ln1039_224_fu_9627_p2;
[2025-05-04 13:47:44,746]        |                                  ^
[2025-05-04 13:47:44,746] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101805:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_225_fu_9642_p2' generates 1 bits.
[2025-05-04 13:47:44,746]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,746] 101805 | assign zext_ln218_224_fu_9648_p1 = xor_ln1039_225_fu_9642_p2;
[2025-05-04 13:47:44,746]        |                                  ^
[2025-05-04 13:47:44,746] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101807:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_226_fu_9657_p2' generates 1 bits.
[2025-05-04 13:47:44,746]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,746] 101807 | assign zext_ln218_225_fu_9663_p1 = xor_ln1039_226_fu_9657_p2;
[2025-05-04 13:47:44,746]        |                                  ^
[2025-05-04 13:47:44,746] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101809:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_227_fu_9672_p2' generates 1 bits.
[2025-05-04 13:47:44,746]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,746] 101809 | assign zext_ln218_226_fu_9678_p1 = xor_ln1039_227_fu_9672_p2;
[2025-05-04 13:47:44,746]        |                                  ^
[2025-05-04 13:47:44,746] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101811:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_228_fu_9687_p2' generates 1 bits.
[2025-05-04 13:47:44,747]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,747] 101811 | assign zext_ln218_227_fu_9693_p1 = xor_ln1039_228_fu_9687_p2;
[2025-05-04 13:47:44,747]        |                                  ^
[2025-05-04 13:47:44,747] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101813:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_229_fu_9702_p2' generates 1 bits.
[2025-05-04 13:47:44,747]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,747] 101813 | assign zext_ln218_228_fu_9708_p1 = xor_ln1039_229_fu_9702_p2;
[2025-05-04 13:47:44,747]        |                                  ^
[2025-05-04 13:47:44,747] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101815:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_230_fu_9717_p2' generates 1 bits.
[2025-05-04 13:47:44,747]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,747] 101815 | assign zext_ln218_229_fu_9723_p1 = xor_ln1039_230_fu_9717_p2;
[2025-05-04 13:47:44,747]        |                                  ^
[2025-05-04 13:47:44,747] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101817:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_23_fu_6612_p2' generates 1 bits.
[2025-05-04 13:47:44,747]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,747] 101817 | assign zext_ln218_22_fu_6618_p1 = xor_ln1039_23_fu_6612_p2;
[2025-05-04 13:47:44,747]        |                                 ^
[2025-05-04 13:47:44,747] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101819:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_231_fu_9732_p2' generates 1 bits.
[2025-05-04 13:47:44,747]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,747] 101819 | assign zext_ln218_230_fu_9738_p1 = xor_ln1039_231_fu_9732_p2;
[2025-05-04 13:47:44,747]        |                                  ^
[2025-05-04 13:47:44,747] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101821:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_232_fu_9747_p2' generates 1 bits.
[2025-05-04 13:47:44,747]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,748] 101821 | assign zext_ln218_231_fu_9753_p1 = xor_ln1039_232_fu_9747_p2;
[2025-05-04 13:47:44,748]        |                                  ^
[2025-05-04 13:47:44,748] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101823:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_233_fu_9762_p2' generates 1 bits.
[2025-05-04 13:47:44,748]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,748] 101823 | assign zext_ln218_232_fu_9768_p1 = xor_ln1039_233_fu_9762_p2;
[2025-05-04 13:47:44,748]        |                                  ^
[2025-05-04 13:47:44,748] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101825:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_234_fu_9777_p2' generates 1 bits.
[2025-05-04 13:47:44,748]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,748] 101825 | assign zext_ln218_233_fu_9783_p1 = xor_ln1039_234_fu_9777_p2;
[2025-05-04 13:47:44,748]        |                                  ^
[2025-05-04 13:47:44,748] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101827:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_235_fu_9792_p2' generates 1 bits.
[2025-05-04 13:47:44,748]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,748] 101827 | assign zext_ln218_234_fu_9798_p1 = xor_ln1039_235_fu_9792_p2;
[2025-05-04 13:47:44,748]        |                                  ^
[2025-05-04 13:47:44,748] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101829:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_236_fu_9807_p2' generates 1 bits.
[2025-05-04 13:47:44,748]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,748] 101829 | assign zext_ln218_235_fu_9813_p1 = xor_ln1039_236_fu_9807_p2;
[2025-05-04 13:47:44,748]        |                                  ^
[2025-05-04 13:47:44,748] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101831:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_237_fu_9822_p2' generates 1 bits.
[2025-05-04 13:47:44,748]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,748] 101831 | assign zext_ln218_236_fu_9828_p1 = xor_ln1039_237_fu_9822_p2;
[2025-05-04 13:47:44,748]        |                                  ^
[2025-05-04 13:47:44,748] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101833:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_238_fu_9837_p2' generates 1 bits.
[2025-05-04 13:47:44,749]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,749] 101833 | assign zext_ln218_237_fu_9843_p1 = xor_ln1039_238_fu_9837_p2;
[2025-05-04 13:47:44,749]        |                                  ^
[2025-05-04 13:47:44,749] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101835:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_239_fu_9852_p2' generates 1 bits.
[2025-05-04 13:47:44,749]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,749] 101835 | assign zext_ln218_238_fu_9858_p1 = xor_ln1039_239_fu_9852_p2;
[2025-05-04 13:47:44,749]        |                                  ^
[2025-05-04 13:47:44,749] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101837:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_240_fu_9867_p2' generates 1 bits.
[2025-05-04 13:47:44,749]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,749] 101837 | assign zext_ln218_239_fu_9873_p1 = xor_ln1039_240_fu_9867_p2;
[2025-05-04 13:47:44,749]        |                                  ^
[2025-05-04 13:47:44,749] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101839:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_6627_p2' generates 1 bits.
[2025-05-04 13:47:44,749]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,749] 101839 | assign zext_ln218_23_fu_6633_p1 = xor_ln1039_24_fu_6627_p2;
[2025-05-04 13:47:44,749]        |                                 ^
[2025-05-04 13:47:44,749] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101841:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_241_fu_9882_p2' generates 1 bits.
[2025-05-04 13:47:44,749]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,749] 101841 | assign zext_ln218_240_fu_9888_p1 = xor_ln1039_241_fu_9882_p2;
[2025-05-04 13:47:44,749]        |                                  ^
[2025-05-04 13:47:44,749] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101843:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_242_fu_9897_p2' generates 1 bits.
[2025-05-04 13:47:44,749]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,749] 101843 | assign zext_ln218_241_fu_9903_p1 = xor_ln1039_242_fu_9897_p2;
[2025-05-04 13:47:44,749]        |                                  ^
[2025-05-04 13:47:44,750] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101845:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_243_fu_9912_p2' generates 1 bits.
[2025-05-04 13:47:44,750]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,750] 101845 | assign zext_ln218_242_fu_9918_p1 = xor_ln1039_243_fu_9912_p2;
[2025-05-04 13:47:44,750]        |                                  ^
[2025-05-04 13:47:44,750] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101847:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_244_fu_9927_p2' generates 1 bits.
[2025-05-04 13:47:44,750]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,750] 101847 | assign zext_ln218_243_fu_9933_p1 = xor_ln1039_244_fu_9927_p2;
[2025-05-04 13:47:44,750]        |                                  ^
[2025-05-04 13:47:44,750] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101849:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_245_fu_9942_p2' generates 1 bits.
[2025-05-04 13:47:44,750]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,750] 101849 | assign zext_ln218_244_fu_9948_p1 = xor_ln1039_245_fu_9942_p2;
[2025-05-04 13:47:44,750]        |                                  ^
[2025-05-04 13:47:44,750] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101851:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_246_fu_9957_p2' generates 1 bits.
[2025-05-04 13:47:44,750]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,750] 101851 | assign zext_ln218_245_fu_9963_p1 = xor_ln1039_246_fu_9957_p2;
[2025-05-04 13:47:44,750]        |                                  ^
[2025-05-04 13:47:44,750] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101853:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_247_fu_9972_p2' generates 1 bits.
[2025-05-04 13:47:44,750]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,750] 101853 | assign zext_ln218_246_fu_9978_p1 = xor_ln1039_247_fu_9972_p2;
[2025-05-04 13:47:44,750]        |                                  ^
[2025-05-04 13:47:44,750] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101855:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_248_fu_9987_p2' generates 1 bits.
[2025-05-04 13:47:44,751]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,751] 101855 | assign zext_ln218_247_fu_9993_p1 = xor_ln1039_248_fu_9987_p2;
[2025-05-04 13:47:44,751]        |                                  ^
[2025-05-04 13:47:44,751] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101857:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_249_fu_10002_p2' generates 1 bits.
[2025-05-04 13:47:44,751]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,751] 101857 | assign zext_ln218_248_fu_10008_p1 = xor_ln1039_249_fu_10002_p2;
[2025-05-04 13:47:44,751]        |                                   ^
[2025-05-04 13:47:44,751] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101859:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_250_fu_10017_p2' generates 1 bits.
[2025-05-04 13:47:44,751]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,751] 101859 | assign zext_ln218_249_fu_10023_p1 = xor_ln1039_250_fu_10017_p2;
[2025-05-04 13:47:44,751]        |                                   ^
[2025-05-04 13:47:44,751] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101861:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_6642_p2' generates 1 bits.
[2025-05-04 13:47:44,751]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,751] 101861 | assign zext_ln218_24_fu_6648_p1 = xor_ln1039_25_fu_6642_p2;
[2025-05-04 13:47:44,751]        |                                 ^
[2025-05-04 13:47:44,751] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101863:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_251_fu_10032_p2' generates 1 bits.
[2025-05-04 13:47:44,751]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,751] 101863 | assign zext_ln218_250_fu_10038_p1 = xor_ln1039_251_fu_10032_p2;
[2025-05-04 13:47:44,751]        |                                   ^
[2025-05-04 13:47:44,751] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101865:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_252_fu_10047_p2' generates 1 bits.
[2025-05-04 13:47:44,751]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,751] 101865 | assign zext_ln218_251_fu_10053_p1 = xor_ln1039_252_fu_10047_p2;
[2025-05-04 13:47:44,752]        |                                   ^
[2025-05-04 13:47:44,752] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101867:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_253_fu_10062_p2' generates 1 bits.
[2025-05-04 13:47:44,752]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,752] 101867 | assign zext_ln218_252_fu_10068_p1 = xor_ln1039_253_fu_10062_p2;
[2025-05-04 13:47:44,752]        |                                   ^
[2025-05-04 13:47:44,752] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101869:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_26_fu_6657_p2' generates 1 bits.
[2025-05-04 13:47:44,752]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,752] 101869 | assign zext_ln218_25_fu_6663_p1 = xor_ln1039_26_fu_6657_p2;
[2025-05-04 13:47:44,752]        |                                 ^
[2025-05-04 13:47:44,752] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101871:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_6672_p2' generates 1 bits.
[2025-05-04 13:47:44,752]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,752] 101871 | assign zext_ln218_26_fu_6678_p1 = xor_ln1039_27_fu_6672_p2;
[2025-05-04 13:47:44,752]        |                                 ^
[2025-05-04 13:47:44,752] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101873:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_28_fu_6687_p2' generates 1 bits.
[2025-05-04 13:47:44,752]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,752] 101873 | assign zext_ln218_27_fu_6693_p1 = xor_ln1039_28_fu_6687_p2;
[2025-05-04 13:47:44,752]        |                                 ^
[2025-05-04 13:47:44,752] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101875:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_29_fu_6702_p2' generates 1 bits.
[2025-05-04 13:47:44,752]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,752] 101875 | assign zext_ln218_28_fu_6708_p1 = xor_ln1039_29_fu_6702_p2;
[2025-05-04 13:47:44,752]        |                                 ^
[2025-05-04 13:47:44,752] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101877:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_30_fu_6717_p2' generates 1 bits.
[2025-05-04 13:47:44,752]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,753] 101877 | assign zext_ln218_29_fu_6723_p1 = xor_ln1039_30_fu_6717_p2;
[2025-05-04 13:47:44,753]        |                                 ^
[2025-05-04 13:47:44,753] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101879:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_6312_p2' generates 1 bits.
[2025-05-04 13:47:44,753]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,753] 101879 | assign zext_ln218_2_fu_6318_p1 = xor_ln1039_3_fu_6312_p2;
[2025-05-04 13:47:44,753]        |                                ^
[2025-05-04 13:47:44,753] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101881:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_31_fu_6732_p2' generates 1 bits.
[2025-05-04 13:47:44,753]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,753] 101881 | assign zext_ln218_30_fu_6738_p1 = xor_ln1039_31_fu_6732_p2;
[2025-05-04 13:47:44,753]        |                                 ^
[2025-05-04 13:47:44,753] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101883:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_32_fu_6747_p2' generates 1 bits.
[2025-05-04 13:47:44,753]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,753] 101883 | assign zext_ln218_31_fu_6753_p1 = xor_ln1039_32_fu_6747_p2;
[2025-05-04 13:47:44,753]        |                                 ^
[2025-05-04 13:47:44,753] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101885:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_33_fu_6762_p2' generates 1 bits.
[2025-05-04 13:47:44,753]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,753] 101885 | assign zext_ln218_32_fu_6768_p1 = xor_ln1039_33_fu_6762_p2;
[2025-05-04 13:47:44,753]        |                                 ^
[2025-05-04 13:47:44,753] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101887:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_34_fu_6777_p2' generates 1 bits.
[2025-05-04 13:47:44,753]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,753] 101887 | assign zext_ln218_33_fu_6783_p1 = xor_ln1039_34_fu_6777_p2;
[2025-05-04 13:47:44,753]        |                                 ^
[2025-05-04 13:47:44,753] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101889:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_35_fu_6792_p2' generates 1 bits.
[2025-05-04 13:47:44,754]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,754] 101889 | assign zext_ln218_34_fu_6798_p1 = xor_ln1039_35_fu_6792_p2;
[2025-05-04 13:47:44,754]        |                                 ^
[2025-05-04 13:47:44,754] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101891:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_36_fu_6807_p2' generates 1 bits.
[2025-05-04 13:47:44,754]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,754] 101891 | assign zext_ln218_35_fu_6813_p1 = xor_ln1039_36_fu_6807_p2;
[2025-05-04 13:47:44,754]        |                                 ^
[2025-05-04 13:47:44,754] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101893:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_37_fu_6822_p2' generates 1 bits.
[2025-05-04 13:47:44,754]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,754] 101893 | assign zext_ln218_36_fu_6828_p1 = xor_ln1039_37_fu_6822_p2;
[2025-05-04 13:47:44,754]        |                                 ^
[2025-05-04 13:47:44,754] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101895:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_38_fu_6837_p2' generates 1 bits.
[2025-05-04 13:47:44,754]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,754] 101895 | assign zext_ln218_37_fu_6843_p1 = xor_ln1039_38_fu_6837_p2;
[2025-05-04 13:47:44,754]        |                                 ^
[2025-05-04 13:47:44,754] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101897:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_39_fu_6852_p2' generates 1 bits.
[2025-05-04 13:47:44,754]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,754] 101897 | assign zext_ln218_38_fu_6858_p1 = xor_ln1039_39_fu_6852_p2;
[2025-05-04 13:47:44,754]        |                                 ^
[2025-05-04 13:47:44,754] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101899:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_40_fu_6867_p2' generates 1 bits.
[2025-05-04 13:47:44,754]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,754] 101899 | assign zext_ln218_39_fu_6873_p1 = xor_ln1039_40_fu_6867_p2;
[2025-05-04 13:47:44,755]        |                                 ^
[2025-05-04 13:47:44,755] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101901:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_6327_p2' generates 1 bits.
[2025-05-04 13:47:44,755]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,755] 101901 | assign zext_ln218_3_fu_6333_p1 = xor_ln1039_4_fu_6327_p2;
[2025-05-04 13:47:44,755]        |                                ^
[2025-05-04 13:47:44,755] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101903:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_41_fu_6882_p2' generates 1 bits.
[2025-05-04 13:47:44,755]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,755] 101903 | assign zext_ln218_40_fu_6888_p1 = xor_ln1039_41_fu_6882_p2;
[2025-05-04 13:47:44,755]        |                                 ^
[2025-05-04 13:47:44,755] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101905:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_42_fu_6897_p2' generates 1 bits.
[2025-05-04 13:47:44,755]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,755] 101905 | assign zext_ln218_41_fu_6903_p1 = xor_ln1039_42_fu_6897_p2;
[2025-05-04 13:47:44,755]        |                                 ^
[2025-05-04 13:47:44,755] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101907:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_43_fu_6912_p2' generates 1 bits.
[2025-05-04 13:47:44,755]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,755] 101907 | assign zext_ln218_42_fu_6918_p1 = xor_ln1039_43_fu_6912_p2;
[2025-05-04 13:47:44,755]        |                                 ^
[2025-05-04 13:47:44,755] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101909:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_44_fu_6927_p2' generates 1 bits.
[2025-05-04 13:47:44,755]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,755] 101909 | assign zext_ln218_43_fu_6933_p1 = xor_ln1039_44_fu_6927_p2;
[2025-05-04 13:47:44,755]        |                                 ^
[2025-05-04 13:47:44,755] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101911:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_45_fu_6942_p2' generates 1 bits.
[2025-05-04 13:47:44,755]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,756] 101911 | assign zext_ln218_44_fu_6948_p1 = xor_ln1039_45_fu_6942_p2;
[2025-05-04 13:47:44,756]        |                                 ^
[2025-05-04 13:47:44,756] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101913:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_46_fu_6957_p2' generates 1 bits.
[2025-05-04 13:47:44,756]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,756] 101913 | assign zext_ln218_45_fu_6963_p1 = xor_ln1039_46_fu_6957_p2;
[2025-05-04 13:47:44,756]        |                                 ^
[2025-05-04 13:47:44,756] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101915:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_47_fu_6972_p2' generates 1 bits.
[2025-05-04 13:47:44,756]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,756] 101915 | assign zext_ln218_46_fu_6978_p1 = xor_ln1039_47_fu_6972_p2;
[2025-05-04 13:47:44,756]        |                                 ^
[2025-05-04 13:47:44,756] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101917:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_48_fu_6987_p2' generates 1 bits.
[2025-05-04 13:47:44,756]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,756] 101917 | assign zext_ln218_47_fu_6993_p1 = xor_ln1039_48_fu_6987_p2;
[2025-05-04 13:47:44,756]        |                                 ^
[2025-05-04 13:47:44,756] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101919:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_49_fu_7002_p2' generates 1 bits.
[2025-05-04 13:47:44,756]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,756] 101919 | assign zext_ln218_48_fu_7008_p1 = xor_ln1039_49_fu_7002_p2;
[2025-05-04 13:47:44,756]        |                                 ^
[2025-05-04 13:47:44,756] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101921:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_50_fu_7017_p2' generates 1 bits.
[2025-05-04 13:47:44,756]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,756] 101921 | assign zext_ln218_49_fu_7023_p1 = xor_ln1039_50_fu_7017_p2;
[2025-05-04 13:47:44,756]        |                                 ^
[2025-05-04 13:47:44,757] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101923:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_6342_p2' generates 1 bits.
[2025-05-04 13:47:44,757]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,757] 101923 | assign zext_ln218_4_fu_6348_p1 = xor_ln1039_5_fu_6342_p2;
[2025-05-04 13:47:44,757]        |                                ^
[2025-05-04 13:47:44,757] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101925:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_51_fu_7032_p2' generates 1 bits.
[2025-05-04 13:47:44,757]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,757] 101925 | assign zext_ln218_50_fu_7038_p1 = xor_ln1039_51_fu_7032_p2;
[2025-05-04 13:47:44,757]        |                                 ^
[2025-05-04 13:47:44,757] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101927:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_52_fu_7047_p2' generates 1 bits.
[2025-05-04 13:47:44,757]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,757] 101927 | assign zext_ln218_51_fu_7053_p1 = xor_ln1039_52_fu_7047_p2;
[2025-05-04 13:47:44,757]        |                                 ^
[2025-05-04 13:47:44,757] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101929:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_53_fu_7062_p2' generates 1 bits.
[2025-05-04 13:47:44,757]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,757] 101929 | assign zext_ln218_52_fu_7068_p1 = xor_ln1039_53_fu_7062_p2;
[2025-05-04 13:47:44,757]        |                                 ^
[2025-05-04 13:47:44,757] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101931:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_54_fu_7077_p2' generates 1 bits.
[2025-05-04 13:47:44,757]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,757] 101931 | assign zext_ln218_53_fu_7083_p1 = xor_ln1039_54_fu_7077_p2;
[2025-05-04 13:47:44,757]        |                                 ^
[2025-05-04 13:47:44,757] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101933:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_55_fu_7092_p2' generates 1 bits.
[2025-05-04 13:47:44,757]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,758] 101933 | assign zext_ln218_54_fu_7098_p1 = xor_ln1039_55_fu_7092_p2;
[2025-05-04 13:47:44,758]        |                                 ^
[2025-05-04 13:47:44,758] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101935:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_56_fu_7107_p2' generates 1 bits.
[2025-05-04 13:47:44,758]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,758] 101935 | assign zext_ln218_55_fu_7113_p1 = xor_ln1039_56_fu_7107_p2;
[2025-05-04 13:47:44,758]        |                                 ^
[2025-05-04 13:47:44,758] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101937:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_57_fu_7122_p2' generates 1 bits.
[2025-05-04 13:47:44,758]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,758] 101937 | assign zext_ln218_56_fu_7128_p1 = xor_ln1039_57_fu_7122_p2;
[2025-05-04 13:47:44,758]        |                                 ^
[2025-05-04 13:47:44,758] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101939:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_58_fu_7137_p2' generates 1 bits.
[2025-05-04 13:47:44,758]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,758] 101939 | assign zext_ln218_57_fu_7143_p1 = xor_ln1039_58_fu_7137_p2;
[2025-05-04 13:47:44,758]        |                                 ^
[2025-05-04 13:47:44,758] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101941:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_59_fu_7152_p2' generates 1 bits.
[2025-05-04 13:47:44,758]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,758] 101941 | assign zext_ln218_58_fu_7158_p1 = xor_ln1039_59_fu_7152_p2;
[2025-05-04 13:47:44,758]        |                                 ^
[2025-05-04 13:47:44,758] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101943:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_60_fu_7167_p2' generates 1 bits.
[2025-05-04 13:47:44,758]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,758] 101943 | assign zext_ln218_59_fu_7173_p1 = xor_ln1039_60_fu_7167_p2;
[2025-05-04 13:47:44,758]        |                                 ^
[2025-05-04 13:47:44,759] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101945:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_6357_p2' generates 1 bits.
[2025-05-04 13:47:44,759]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,759] 101945 | assign zext_ln218_5_fu_6363_p1 = xor_ln1039_6_fu_6357_p2;
[2025-05-04 13:47:44,759]        |                                ^
[2025-05-04 13:47:44,759] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101947:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_61_fu_7182_p2' generates 1 bits.
[2025-05-04 13:47:44,759]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,759] 101947 | assign zext_ln218_60_fu_7188_p1 = xor_ln1039_61_fu_7182_p2;
[2025-05-04 13:47:44,759]        |                                 ^
[2025-05-04 13:47:44,759] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101949:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_62_fu_7197_p2' generates 1 bits.
[2025-05-04 13:47:44,759]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,759] 101949 | assign zext_ln218_61_fu_7203_p1 = xor_ln1039_62_fu_7197_p2;
[2025-05-04 13:47:44,759]        |                                 ^
[2025-05-04 13:47:44,759] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101951:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_63_fu_7212_p2' generates 1 bits.
[2025-05-04 13:47:44,759]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,759] 101951 | assign zext_ln218_62_fu_7218_p1 = xor_ln1039_63_fu_7212_p2;
[2025-05-04 13:47:44,759]        |                                 ^
[2025-05-04 13:47:44,759] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101953:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_64_fu_7227_p2' generates 1 bits.
[2025-05-04 13:47:44,759]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,759] 101953 | assign zext_ln218_63_fu_7233_p1 = xor_ln1039_64_fu_7227_p2;
[2025-05-04 13:47:44,759]        |                                 ^
[2025-05-04 13:47:44,759] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101955:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_65_fu_7242_p2' generates 1 bits.
[2025-05-04 13:47:44,759]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,760] 101955 | assign zext_ln218_64_fu_7248_p1 = xor_ln1039_65_fu_7242_p2;
[2025-05-04 13:47:44,760]        |                                 ^
[2025-05-04 13:47:44,760] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101957:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_66_fu_7257_p2' generates 1 bits.
[2025-05-04 13:47:44,760]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,760] 101957 | assign zext_ln218_65_fu_7263_p1 = xor_ln1039_66_fu_7257_p2;
[2025-05-04 13:47:44,760]        |                                 ^
[2025-05-04 13:47:44,760] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101959:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_67_fu_7272_p2' generates 1 bits.
[2025-05-04 13:47:44,760]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,760] 101959 | assign zext_ln218_66_fu_7278_p1 = xor_ln1039_67_fu_7272_p2;
[2025-05-04 13:47:44,760]        |                                 ^
[2025-05-04 13:47:44,760] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101961:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_68_fu_7287_p2' generates 1 bits.
[2025-05-04 13:47:44,760]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,760] 101961 | assign zext_ln218_67_fu_7293_p1 = xor_ln1039_68_fu_7287_p2;
[2025-05-04 13:47:44,760]        |                                 ^
[2025-05-04 13:47:44,760] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101963:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_69_fu_7302_p2' generates 1 bits.
[2025-05-04 13:47:44,760]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,760] 101963 | assign zext_ln218_68_fu_7308_p1 = xor_ln1039_69_fu_7302_p2;
[2025-05-04 13:47:44,760]        |                                 ^
[2025-05-04 13:47:44,760] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101965:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_70_fu_7317_p2' generates 1 bits.
[2025-05-04 13:47:44,760]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,760] 101965 | assign zext_ln218_69_fu_7323_p1 = xor_ln1039_70_fu_7317_p2;
[2025-05-04 13:47:44,760]        |                                 ^
[2025-05-04 13:47:44,760] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101967:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_6372_p2' generates 1 bits.
[2025-05-04 13:47:44,761]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,761] 101967 | assign zext_ln218_6_fu_6378_p1 = xor_ln1039_7_fu_6372_p2;
[2025-05-04 13:47:44,761]        |                                ^
[2025-05-04 13:47:44,761] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101969:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_71_fu_7332_p2' generates 1 bits.
[2025-05-04 13:47:44,761]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,761] 101969 | assign zext_ln218_70_fu_7338_p1 = xor_ln1039_71_fu_7332_p2;
[2025-05-04 13:47:44,761]        |                                 ^
[2025-05-04 13:47:44,761] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101971:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_72_fu_7347_p2' generates 1 bits.
[2025-05-04 13:47:44,761]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,761] 101971 | assign zext_ln218_71_fu_7353_p1 = xor_ln1039_72_fu_7347_p2;
[2025-05-04 13:47:44,761]        |                                 ^
[2025-05-04 13:47:44,761] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101973:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_73_fu_7362_p2' generates 1 bits.
[2025-05-04 13:47:44,761]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,761] 101973 | assign zext_ln218_72_fu_7368_p1 = xor_ln1039_73_fu_7362_p2;
[2025-05-04 13:47:44,761]        |                                 ^
[2025-05-04 13:47:44,761] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101975:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_74_fu_7377_p2' generates 1 bits.
[2025-05-04 13:47:44,761]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,761] 101975 | assign zext_ln218_73_fu_7383_p1 = xor_ln1039_74_fu_7377_p2;
[2025-05-04 13:47:44,761]        |                                 ^
[2025-05-04 13:47:44,761] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101977:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_75_fu_7392_p2' generates 1 bits.
[2025-05-04 13:47:44,761]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,761] 101977 | assign zext_ln218_74_fu_7398_p1 = xor_ln1039_75_fu_7392_p2;
[2025-05-04 13:47:44,762]        |                                 ^
[2025-05-04 13:47:44,762] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101979:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_76_fu_7407_p2' generates 1 bits.
[2025-05-04 13:47:44,762]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,762] 101979 | assign zext_ln218_75_fu_7413_p1 = xor_ln1039_76_fu_7407_p2;
[2025-05-04 13:47:44,762]        |                                 ^
[2025-05-04 13:47:44,762] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101981:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_77_fu_7422_p2' generates 1 bits.
[2025-05-04 13:47:44,762]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,762] 101981 | assign zext_ln218_76_fu_7428_p1 = xor_ln1039_77_fu_7422_p2;
[2025-05-04 13:47:44,762]        |                                 ^
[2025-05-04 13:47:44,762] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101983:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_78_fu_7437_p2' generates 1 bits.
[2025-05-04 13:47:44,762]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,762] 101983 | assign zext_ln218_77_fu_7443_p1 = xor_ln1039_78_fu_7437_p2;
[2025-05-04 13:47:44,762]        |                                 ^
[2025-05-04 13:47:44,762] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101985:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_79_fu_7452_p2' generates 1 bits.
[2025-05-04 13:47:44,762]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,762] 101985 | assign zext_ln218_78_fu_7458_p1 = xor_ln1039_79_fu_7452_p2;
[2025-05-04 13:47:44,762]        |                                 ^
[2025-05-04 13:47:44,762] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101987:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_80_fu_7467_p2' generates 1 bits.
[2025-05-04 13:47:44,762]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,762] 101987 | assign zext_ln218_79_fu_7473_p1 = xor_ln1039_80_fu_7467_p2;
[2025-05-04 13:47:44,762]        |                                 ^
[2025-05-04 13:47:44,762] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101989:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_6387_p2' generates 1 bits.
[2025-05-04 13:47:44,762]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,763] 101989 | assign zext_ln218_7_fu_6393_p1 = xor_ln1039_8_fu_6387_p2;
[2025-05-04 13:47:44,763]        |                                ^
[2025-05-04 13:47:44,763] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101991:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_81_fu_7482_p2' generates 1 bits.
[2025-05-04 13:47:44,763]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,763] 101991 | assign zext_ln218_80_fu_7488_p1 = xor_ln1039_81_fu_7482_p2;
[2025-05-04 13:47:44,763]        |                                 ^
[2025-05-04 13:47:44,763] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101993:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_82_fu_7497_p2' generates 1 bits.
[2025-05-04 13:47:44,763]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,763] 101993 | assign zext_ln218_81_fu_7503_p1 = xor_ln1039_82_fu_7497_p2;
[2025-05-04 13:47:44,763]        |                                 ^
[2025-05-04 13:47:44,763] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101995:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_83_fu_7512_p2' generates 1 bits.
[2025-05-04 13:47:44,763]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,763] 101995 | assign zext_ln218_82_fu_7518_p1 = xor_ln1039_83_fu_7512_p2;
[2025-05-04 13:47:44,763]        |                                 ^
[2025-05-04 13:47:44,763] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101997:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_84_fu_7527_p2' generates 1 bits.
[2025-05-04 13:47:44,763]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,763] 101997 | assign zext_ln218_83_fu_7533_p1 = xor_ln1039_84_fu_7527_p2;
[2025-05-04 13:47:44,763]        |                                 ^
[2025-05-04 13:47:44,763] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:101999:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_85_fu_7542_p2' generates 1 bits.
[2025-05-04 13:47:44,763]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,763] 101999 | assign zext_ln218_84_fu_7548_p1 = xor_ln1039_85_fu_7542_p2;
[2025-05-04 13:47:44,763]        |                                 ^
[2025-05-04 13:47:44,763] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102001:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_86_fu_7557_p2' generates 1 bits.
[2025-05-04 13:47:44,764]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,764] 102001 | assign zext_ln218_85_fu_7563_p1 = xor_ln1039_86_fu_7557_p2;
[2025-05-04 13:47:44,764]        |                                 ^
[2025-05-04 13:47:44,764] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102003:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_87_fu_7572_p2' generates 1 bits.
[2025-05-04 13:47:44,764]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,764] 102003 | assign zext_ln218_86_fu_7578_p1 = xor_ln1039_87_fu_7572_p2;
[2025-05-04 13:47:44,764]        |                                 ^
[2025-05-04 13:47:44,764] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102005:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_88_fu_7587_p2' generates 1 bits.
[2025-05-04 13:47:44,764]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,764] 102005 | assign zext_ln218_87_fu_7593_p1 = xor_ln1039_88_fu_7587_p2;
[2025-05-04 13:47:44,764]        |                                 ^
[2025-05-04 13:47:44,764] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102007:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_89_fu_7602_p2' generates 1 bits.
[2025-05-04 13:47:44,764]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,764] 102007 | assign zext_ln218_88_fu_7608_p1 = xor_ln1039_89_fu_7602_p2;
[2025-05-04 13:47:44,764]        |                                 ^
[2025-05-04 13:47:44,764] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102009:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_90_fu_7617_p2' generates 1 bits.
[2025-05-04 13:47:44,764]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,764] 102009 | assign zext_ln218_89_fu_7623_p1 = xor_ln1039_90_fu_7617_p2;
[2025-05-04 13:47:44,764]        |                                 ^
[2025-05-04 13:47:44,764] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102011:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_6402_p2' generates 1 bits.
[2025-05-04 13:47:44,764]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,764] 102011 | assign zext_ln218_8_fu_6408_p1 = xor_ln1039_9_fu_6402_p2;
[2025-05-04 13:47:44,765]        |                                ^
[2025-05-04 13:47:44,765] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102013:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_91_fu_7632_p2' generates 1 bits.
[2025-05-04 13:47:44,765]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,765] 102013 | assign zext_ln218_90_fu_7638_p1 = xor_ln1039_91_fu_7632_p2;
[2025-05-04 13:47:44,765]        |                                 ^
[2025-05-04 13:47:44,765] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102015:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_92_fu_7647_p2' generates 1 bits.
[2025-05-04 13:47:44,765]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,765] 102015 | assign zext_ln218_91_fu_7653_p1 = xor_ln1039_92_fu_7647_p2;
[2025-05-04 13:47:44,765]        |                                 ^
[2025-05-04 13:47:44,765] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102017:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_93_fu_7662_p2' generates 1 bits.
[2025-05-04 13:47:44,765]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,765] 102017 | assign zext_ln218_92_fu_7668_p1 = xor_ln1039_93_fu_7662_p2;
[2025-05-04 13:47:44,765]        |                                 ^
[2025-05-04 13:47:44,765] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102019:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_94_fu_7677_p2' generates 1 bits.
[2025-05-04 13:47:44,765]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,765] 102019 | assign zext_ln218_93_fu_7683_p1 = xor_ln1039_94_fu_7677_p2;
[2025-05-04 13:47:44,765]        |                                 ^
[2025-05-04 13:47:44,765] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102021:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_95_fu_7692_p2' generates 1 bits.
[2025-05-04 13:47:44,765]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,765] 102021 | assign zext_ln218_94_fu_7698_p1 = xor_ln1039_95_fu_7692_p2;
[2025-05-04 13:47:44,765]        |                                 ^
[2025-05-04 13:47:44,765] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102023:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_96_fu_7707_p2' generates 1 bits.
[2025-05-04 13:47:44,765]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,766] 102023 | assign zext_ln218_95_fu_7713_p1 = xor_ln1039_96_fu_7707_p2;
[2025-05-04 13:47:44,766]        |                                 ^
[2025-05-04 13:47:44,766] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102025:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_97_fu_7722_p2' generates 1 bits.
[2025-05-04 13:47:44,766]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,766] 102025 | assign zext_ln218_96_fu_7728_p1 = xor_ln1039_97_fu_7722_p2;
[2025-05-04 13:47:44,766]        |                                 ^
[2025-05-04 13:47:44,766] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102027:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_98_fu_7737_p2' generates 1 bits.
[2025-05-04 13:47:44,766]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,766] 102027 | assign zext_ln218_97_fu_7743_p1 = xor_ln1039_98_fu_7737_p2;
[2025-05-04 13:47:44,766]        |                                 ^
[2025-05-04 13:47:44,766] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102029:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_99_fu_7752_p2' generates 1 bits.
[2025-05-04 13:47:44,766]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,766] 102029 | assign zext_ln218_98_fu_7758_p1 = xor_ln1039_99_fu_7752_p2;
[2025-05-04 13:47:44,766]        |                                 ^
[2025-05-04 13:47:44,766] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102031:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_100_fu_7767_p2' generates 1 bits.
[2025-05-04 13:47:44,766]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,766] 102031 | assign zext_ln218_99_fu_7773_p1 = xor_ln1039_100_fu_7767_p2;
[2025-05-04 13:47:44,766]        |                                 ^
[2025-05-04 13:47:44,766] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102033:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_6417_p2' generates 1 bits.
[2025-05-04 13:47:44,766]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,766] 102033 | assign zext_ln218_9_fu_6423_p1 = xor_ln1039_10_fu_6417_p2;
[2025-05-04 13:47:44,766]        |                                ^
[2025-05-04 13:47:44,767] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102035:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_6282_p2' generates 1 bits.
[2025-05-04 13:47:44,767]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,767] 102035 | assign zext_ln218_fu_6288_p1 = xor_ln1039_1_fu_6282_p2;
[2025-05-04 13:47:44,767]        |                              ^
[2025-05-04 13:47:44,767] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102037:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_104_fu_11107_p2' generates 2 bits.
[2025-05-04 13:47:44,767]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,767] 102037 | assign zext_ln840_100_fu_11113_p1 = add_ln840_104_fu_11107_p2;
[2025-05-04 13:47:44,767]        |                                   ^
[2025-05-04 13:47:44,767] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102039:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_105_fu_11117_p2' generates 3 bits.
[2025-05-04 13:47:44,767]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,767] 102039 | assign zext_ln840_101_fu_11123_p1 = add_ln840_105_fu_11117_p2;
[2025-05-04 13:47:44,767]        |                                   ^
[2025-05-04 13:47:44,767] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102041:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_106_fu_11127_p2' generates 4 bits.
[2025-05-04 13:47:44,767]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,767] 102041 | assign zext_ln840_102_fu_11133_p1 = add_ln840_106_fu_11127_p2;
[2025-05-04 13:47:44,767]        |                                   ^
[2025-05-04 13:47:44,767] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102043:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_107_fu_11137_p2' generates 5 bits.
[2025-05-04 13:47:44,767]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,767] 102043 | assign zext_ln840_103_fu_11143_p1 = add_ln840_107_fu_11137_p2;
[2025-05-04 13:47:44,767]        |                                   ^
[2025-05-04 13:47:44,767] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102045:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_108_fu_11147_p2' generates 2 bits.
[2025-05-04 13:47:44,768]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,768] 102045 | assign zext_ln840_104_fu_11153_p1 = add_ln840_108_fu_11147_p2;
[2025-05-04 13:47:44,768]        |                                   ^
[2025-05-04 13:47:44,768] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102047:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_109_fu_11157_p2' generates 2 bits.
[2025-05-04 13:47:44,768]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,768] 102047 | assign zext_ln840_105_fu_11163_p1 = add_ln840_109_fu_11157_p2;
[2025-05-04 13:47:44,768]        |                                   ^
[2025-05-04 13:47:44,768] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102049:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_110_fu_11167_p2' generates 3 bits.
[2025-05-04 13:47:44,768]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,768] 102049 | assign zext_ln840_106_fu_11173_p1 = add_ln840_110_fu_11167_p2;
[2025-05-04 13:47:44,768]        |                                   ^
[2025-05-04 13:47:44,768] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102051:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_111_fu_11177_p2' generates 2 bits.
[2025-05-04 13:47:44,768]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,768] 102051 | assign zext_ln840_107_fu_11183_p1 = add_ln840_111_fu_11177_p2;
[2025-05-04 13:47:44,768]        |                                   ^
[2025-05-04 13:47:44,768] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102053:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_112_fu_11187_p2' generates 2 bits.
[2025-05-04 13:47:44,768]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,768] 102053 | assign zext_ln840_108_fu_11193_p1 = add_ln840_112_fu_11187_p2;
[2025-05-04 13:47:44,768]        |                                   ^
[2025-05-04 13:47:44,768] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102055:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_113_fu_11197_p2' generates 3 bits.
[2025-05-04 13:47:44,768]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,768] 102055 | assign zext_ln840_109_fu_11203_p1 = add_ln840_113_fu_11197_p2;
[2025-05-04 13:47:44,768]        |                                   ^
[2025-05-04 13:47:44,769] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102057:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_fu_10189_p2' generates 3 bits.
[2025-05-04 13:47:44,769]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,769] 102057 | assign zext_ln840_10_fu_10195_p1 = add_ln840_11_fu_10189_p2;
[2025-05-04 13:47:44,769]        |                                  ^
[2025-05-04 13:47:44,769] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102059:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_114_fu_11207_p2' generates 4 bits.
[2025-05-04 13:47:44,769]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,769] 102059 | assign zext_ln840_110_fu_11213_p1 = add_ln840_114_fu_11207_p2;
[2025-05-04 13:47:44,769]        |                                   ^
[2025-05-04 13:47:44,769] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102061:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_115_fu_11217_p2' generates 2 bits.
[2025-05-04 13:47:44,769]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,769] 102061 | assign zext_ln840_111_fu_11223_p1 = add_ln840_115_fu_11217_p2;
[2025-05-04 13:47:44,769]        |                                   ^
[2025-05-04 13:47:44,769] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102063:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_116_fu_11227_p2' generates 2 bits.
[2025-05-04 13:47:44,769]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,769] 102063 | assign zext_ln840_112_fu_11233_p1 = add_ln840_116_fu_11227_p2;
[2025-05-04 13:47:44,769]        |                                   ^
[2025-05-04 13:47:44,769] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102065:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_117_fu_11237_p2' generates 3 bits.
[2025-05-04 13:47:44,769]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,769] 102065 | assign zext_ln840_113_fu_11243_p1 = add_ln840_117_fu_11237_p2;
[2025-05-04 13:47:44,769]        |                                   ^
[2025-05-04 13:47:44,769] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102067:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_118_fu_11247_p2' generates 2 bits.
[2025-05-04 13:47:44,769]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,770] 102067 | assign zext_ln840_114_fu_11253_p1 = add_ln840_118_fu_11247_p2;
[2025-05-04 13:47:44,770]        |                                   ^
[2025-05-04 13:47:44,770] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102069:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_119_fu_11257_p2' generates 2 bits.
[2025-05-04 13:47:44,770]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,770] 102069 | assign zext_ln840_115_fu_11263_p1 = add_ln840_119_fu_11257_p2;
[2025-05-04 13:47:44,770]        |                                   ^
[2025-05-04 13:47:44,770] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102071:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_120_fu_11267_p2' generates 3 bits.
[2025-05-04 13:47:44,770]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,770] 102071 | assign zext_ln840_116_fu_11273_p1 = add_ln840_120_fu_11267_p2;
[2025-05-04 13:47:44,770]        |                                   ^
[2025-05-04 13:47:44,770] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102073:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_121_fu_11277_p2' generates 4 bits.
[2025-05-04 13:47:44,770]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,770] 102073 | assign zext_ln840_117_fu_11283_p1 = add_ln840_121_fu_11277_p2;
[2025-05-04 13:47:44,770]        |                                   ^
[2025-05-04 13:47:44,770] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102075:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_122_fu_11287_p2' generates 5 bits.
[2025-05-04 13:47:44,770]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,770] 102075 | assign zext_ln840_118_fu_11293_p1 = add_ln840_122_fu_11287_p2;
[2025-05-04 13:47:44,770]        |                                   ^
[2025-05-04 13:47:44,770] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102077:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_123_fu_11297_p2' generates 6 bits.
[2025-05-04 13:47:44,770]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,770] 102077 | assign zext_ln840_119_fu_11303_p1 = add_ln840_123_fu_11297_p2;
[2025-05-04 13:47:44,770]        |                                   ^
[2025-05-04 13:47:44,771] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102079:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_12_fu_10199_p2' generates 4 bits.
[2025-05-04 13:47:44,771]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,771] 102079 | assign zext_ln840_11_fu_10205_p1 = add_ln840_12_fu_10199_p2;
[2025-05-04 13:47:44,771]        |                                  ^
[2025-05-04 13:47:44,771] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102081:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_124_reg_14979' generates 7 bits.
[2025-05-04 13:47:44,771]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,771] 102081 | assign zext_ln840_120_fu_12569_p1 = add_ln840_124_reg_14979;
[2025-05-04 13:47:44,771]        |                                   ^
[2025-05-04 13:47:44,771] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102083:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_126_fu_11313_p2' generates 2 bits.
[2025-05-04 13:47:44,771]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,771] 102083 | assign zext_ln840_121_fu_11319_p1 = add_ln840_126_fu_11313_p2;
[2025-05-04 13:47:44,771]        |                                   ^
[2025-05-04 13:47:44,771] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102085:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_127_fu_11323_p2' generates 2 bits.
[2025-05-04 13:47:44,771]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,771] 102085 | assign zext_ln840_122_fu_11329_p1 = add_ln840_127_fu_11323_p2;
[2025-05-04 13:47:44,771]        |                                   ^
[2025-05-04 13:47:44,771] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102087:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_128_fu_11333_p2' generates 3 bits.
[2025-05-04 13:47:44,771]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,771] 102087 | assign zext_ln840_123_fu_11339_p1 = add_ln840_128_fu_11333_p2;
[2025-05-04 13:47:44,771]        |                                   ^
[2025-05-04 13:47:44,771] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102089:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_129_fu_11343_p2' generates 2 bits.
[2025-05-04 13:47:44,771]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,771] 102089 | assign zext_ln840_124_fu_11349_p1 = add_ln840_129_fu_11343_p2;
[2025-05-04 13:47:44,772]        |                                   ^
[2025-05-04 13:47:44,772] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102091:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_130_fu_11353_p2' generates 2 bits.
[2025-05-04 13:47:44,772]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,772] 102091 | assign zext_ln840_125_fu_11359_p1 = add_ln840_130_fu_11353_p2;
[2025-05-04 13:47:44,772]        |                                   ^
[2025-05-04 13:47:44,772] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102093:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_131_fu_11363_p2' generates 3 bits.
[2025-05-04 13:47:44,772]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,772] 102093 | assign zext_ln840_126_fu_11369_p1 = add_ln840_131_fu_11363_p2;
[2025-05-04 13:47:44,772]        |                                   ^
[2025-05-04 13:47:44,772] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102095:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_132_fu_11373_p2' generates 4 bits.
[2025-05-04 13:47:44,772]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,772] 102095 | assign zext_ln840_127_fu_11379_p1 = add_ln840_132_fu_11373_p2;
[2025-05-04 13:47:44,772]        |                                   ^
[2025-05-04 13:47:44,772] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102097:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_133_fu_11383_p2' generates 2 bits.
[2025-05-04 13:47:44,772]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,772] 102097 | assign zext_ln840_128_fu_11389_p1 = add_ln840_133_fu_11383_p2;
[2025-05-04 13:47:44,772]        |                                   ^
[2025-05-04 13:47:44,772] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102099:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_134_fu_11393_p2' generates 2 bits.
[2025-05-04 13:47:44,772]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,772] 102099 | assign zext_ln840_129_fu_11399_p1 = add_ln840_134_fu_11393_p2;
[2025-05-04 13:47:44,772]        |                                   ^
[2025-05-04 13:47:44,772] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102101:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_14_fu_10215_p2' generates 2 bits.
[2025-05-04 13:47:44,772]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,773] 102101 | assign zext_ln840_12_fu_10221_p1 = add_ln840_14_fu_10215_p2;
[2025-05-04 13:47:44,773]        |                                  ^
[2025-05-04 13:47:44,773] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102103:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_135_fu_11403_p2' generates 3 bits.
[2025-05-04 13:47:44,773]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,773] 102103 | assign zext_ln840_130_fu_11409_p1 = add_ln840_135_fu_11403_p2;
[2025-05-04 13:47:44,773]        |                                   ^
[2025-05-04 13:47:44,773] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102105:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_136_fu_11413_p2' generates 2 bits.
[2025-05-04 13:47:44,773]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,773] 102105 | assign zext_ln840_131_fu_11419_p1 = add_ln840_136_fu_11413_p2;
[2025-05-04 13:47:44,773]        |                                   ^
[2025-05-04 13:47:44,773] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102107:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_137_fu_11423_p2' generates 2 bits.
[2025-05-04 13:47:44,773]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,773] 102107 | assign zext_ln840_132_fu_11429_p1 = add_ln840_137_fu_11423_p2;
[2025-05-04 13:47:44,773]        |                                   ^
[2025-05-04 13:47:44,773] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102109:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_138_fu_11433_p2' generates 3 bits.
[2025-05-04 13:47:44,773]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,773] 102109 | assign zext_ln840_133_fu_11439_p1 = add_ln840_138_fu_11433_p2;
[2025-05-04 13:47:44,773]        |                                   ^
[2025-05-04 13:47:44,773] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102111:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_139_fu_11443_p2' generates 4 bits.
[2025-05-04 13:47:44,773]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,773] 102111 | assign zext_ln840_134_fu_11449_p1 = add_ln840_139_fu_11443_p2;
[2025-05-04 13:47:44,773]        |                                   ^
[2025-05-04 13:47:44,774] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102113:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_140_fu_11453_p2' generates 5 bits.
[2025-05-04 13:47:44,774]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,774] 102113 | assign zext_ln840_135_fu_11459_p1 = add_ln840_140_fu_11453_p2;
[2025-05-04 13:47:44,774]        |                                   ^
[2025-05-04 13:47:44,774] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102115:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_141_fu_11463_p2' generates 2 bits.
[2025-05-04 13:47:44,774]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,774] 102115 | assign zext_ln840_136_fu_11469_p1 = add_ln840_141_fu_11463_p2;
[2025-05-04 13:47:44,774]        |                                   ^
[2025-05-04 13:47:44,774] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102117:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_142_fu_11473_p2' generates 2 bits.
[2025-05-04 13:47:44,774]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,774] 102117 | assign zext_ln840_137_fu_11479_p1 = add_ln840_142_fu_11473_p2;
[2025-05-04 13:47:44,774]        |                                   ^
[2025-05-04 13:47:44,774] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102119:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_143_fu_11483_p2' generates 3 bits.
[2025-05-04 13:47:44,774]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,774] 102119 | assign zext_ln840_138_fu_11489_p1 = add_ln840_143_fu_11483_p2;
[2025-05-04 13:47:44,774]        |                                   ^
[2025-05-04 13:47:44,774] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102121:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_144_fu_11493_p2' generates 2 bits.
[2025-05-04 13:47:44,774]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,774] 102121 | assign zext_ln840_139_fu_11499_p1 = add_ln840_144_fu_11493_p2;
[2025-05-04 13:47:44,774]        |                                   ^
[2025-05-04 13:47:44,774] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102123:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_15_fu_10225_p2' generates 2 bits.
[2025-05-04 13:47:44,774]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,775] 102123 | assign zext_ln840_13_fu_10231_p1 = add_ln840_15_fu_10225_p2;
[2025-05-04 13:47:44,775]        |                                  ^
[2025-05-04 13:47:44,775] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102125:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_145_fu_11503_p2' generates 2 bits.
[2025-05-04 13:47:44,775]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,775] 102125 | assign zext_ln840_140_fu_11509_p1 = add_ln840_145_fu_11503_p2;
[2025-05-04 13:47:44,775]        |                                   ^
[2025-05-04 13:47:44,775] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102127:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_146_fu_11513_p2' generates 3 bits.
[2025-05-04 13:47:44,775]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,775] 102127 | assign zext_ln840_141_fu_11519_p1 = add_ln840_146_fu_11513_p2;
[2025-05-04 13:47:44,775]        |                                   ^
[2025-05-04 13:47:44,775] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102129:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_147_fu_11523_p2' generates 4 bits.
[2025-05-04 13:47:44,775]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,775] 102129 | assign zext_ln840_142_fu_11529_p1 = add_ln840_147_fu_11523_p2;
[2025-05-04 13:47:44,775]        |                                   ^
[2025-05-04 13:47:44,775] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102131:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_148_fu_11533_p2' generates 2 bits.
[2025-05-04 13:47:44,775]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,775] 102131 | assign zext_ln840_143_fu_11539_p1 = add_ln840_148_fu_11533_p2;
[2025-05-04 13:47:44,775]        |                                   ^
[2025-05-04 13:47:44,775] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102133:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_149_fu_11543_p2' generates 2 bits.
[2025-05-04 13:47:44,775]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,775] 102133 | assign zext_ln840_144_fu_11549_p1 = add_ln840_149_fu_11543_p2;
[2025-05-04 13:47:44,775]        |                                   ^
[2025-05-04 13:47:44,775] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102135:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_150_fu_11553_p2' generates 3 bits.
[2025-05-04 13:47:44,776]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,776] 102135 | assign zext_ln840_145_fu_11559_p1 = add_ln840_150_fu_11553_p2;
[2025-05-04 13:47:44,776]        |                                   ^
[2025-05-04 13:47:44,776] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102137:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_151_fu_11563_p2' generates 2 bits.
[2025-05-04 13:47:44,776]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,776] 102137 | assign zext_ln840_146_fu_11569_p1 = add_ln840_151_fu_11563_p2;
[2025-05-04 13:47:44,776]        |                                   ^
[2025-05-04 13:47:44,776] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102139:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_152_fu_11573_p2' generates 2 bits.
[2025-05-04 13:47:44,776]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,776] 102139 | assign zext_ln840_147_fu_11579_p1 = add_ln840_152_fu_11573_p2;
[2025-05-04 13:47:44,776]        |                                   ^
[2025-05-04 13:47:44,776] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102141:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_153_fu_11583_p2' generates 3 bits.
[2025-05-04 13:47:44,776]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,776] 102141 | assign zext_ln840_148_fu_11589_p1 = add_ln840_153_fu_11583_p2;
[2025-05-04 13:47:44,776]        |                                   ^
[2025-05-04 13:47:44,776] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102143:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_154_fu_11593_p2' generates 4 bits.
[2025-05-04 13:47:44,776]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,776] 102143 | assign zext_ln840_149_fu_11599_p1 = add_ln840_154_fu_11593_p2;
[2025-05-04 13:47:44,776]        |                                   ^
[2025-05-04 13:47:44,776] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102145:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_16_fu_10235_p2' generates 3 bits.
[2025-05-04 13:47:44,776]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,776] 102145 | assign zext_ln840_14_fu_10241_p1 = add_ln840_16_fu_10235_p2;
[2025-05-04 13:47:44,776]        |                                  ^
[2025-05-04 13:47:44,777] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102147:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_155_fu_11603_p2' generates 5 bits.
[2025-05-04 13:47:44,777]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,777] 102147 | assign zext_ln840_150_fu_11609_p1 = add_ln840_155_fu_11603_p2;
[2025-05-04 13:47:44,777]        |                                   ^
[2025-05-04 13:47:44,777] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102149:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_156_fu_11613_p2' generates 6 bits.
[2025-05-04 13:47:44,777]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,777] 102149 | assign zext_ln840_151_fu_11619_p1 = add_ln840_156_fu_11613_p2;
[2025-05-04 13:47:44,777]        |                                   ^
[2025-05-04 13:47:44,777] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102151:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_157_fu_11623_p2' generates 2 bits.
[2025-05-04 13:47:44,777]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,777] 102151 | assign zext_ln840_152_fu_11629_p1 = add_ln840_157_fu_11623_p2;
[2025-05-04 13:47:44,777]        |                                   ^
[2025-05-04 13:47:44,777] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102153:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_158_fu_11633_p2' generates 2 bits.
[2025-05-04 13:47:44,777]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,777] 102153 | assign zext_ln840_153_fu_11639_p1 = add_ln840_158_fu_11633_p2;
[2025-05-04 13:47:44,777]        |                                   ^
[2025-05-04 13:47:44,777] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102155:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_159_fu_11643_p2' generates 3 bits.
[2025-05-04 13:47:44,777]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,777] 102155 | assign zext_ln840_154_fu_11649_p1 = add_ln840_159_fu_11643_p2;
[2025-05-04 13:47:44,777]        |                                   ^
[2025-05-04 13:47:44,777] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102157:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_160_fu_11653_p2' generates 2 bits.
[2025-05-04 13:47:44,777]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,778] 102157 | assign zext_ln840_155_fu_11659_p1 = add_ln840_160_fu_11653_p2;
[2025-05-04 13:47:44,778]        |                                   ^
[2025-05-04 13:47:44,778] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102159:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_161_fu_11663_p2' generates 2 bits.
[2025-05-04 13:47:44,778]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,778] 102159 | assign zext_ln840_156_fu_11669_p1 = add_ln840_161_fu_11663_p2;
[2025-05-04 13:47:44,778]        |                                   ^
[2025-05-04 13:47:44,778] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102161:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_162_fu_11673_p2' generates 3 bits.
[2025-05-04 13:47:44,778]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,778] 102161 | assign zext_ln840_157_fu_11679_p1 = add_ln840_162_fu_11673_p2;
[2025-05-04 13:47:44,778]        |                                   ^
[2025-05-04 13:47:44,778] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102163:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_163_fu_11683_p2' generates 4 bits.
[2025-05-04 13:47:44,778]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,778] 102163 | assign zext_ln840_158_fu_11689_p1 = add_ln840_163_fu_11683_p2;
[2025-05-04 13:47:44,778]        |                                   ^
[2025-05-04 13:47:44,778] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102165:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_164_fu_11693_p2' generates 2 bits.
[2025-05-04 13:47:44,778]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,778] 102165 | assign zext_ln840_159_fu_11699_p1 = add_ln840_164_fu_11693_p2;
[2025-05-04 13:47:44,778]        |                                   ^
[2025-05-04 13:47:44,778] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102167:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_fu_10245_p2' generates 2 bits.
[2025-05-04 13:47:44,778]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,778] 102167 | assign zext_ln840_15_fu_10251_p1 = add_ln840_17_fu_10245_p2;
[2025-05-04 13:47:44,778]        |                                  ^
[2025-05-04 13:47:44,779] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102169:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_165_fu_11703_p2' generates 2 bits.
[2025-05-04 13:47:44,779]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,779] 102169 | assign zext_ln840_160_fu_11709_p1 = add_ln840_165_fu_11703_p2;
[2025-05-04 13:47:44,779]        |                                   ^
[2025-05-04 13:47:44,779] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102171:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_166_fu_11713_p2' generates 3 bits.
[2025-05-04 13:47:44,779]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,779] 102171 | assign zext_ln840_161_fu_11719_p1 = add_ln840_166_fu_11713_p2;
[2025-05-04 13:47:44,779]        |                                   ^
[2025-05-04 13:47:44,779] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102173:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_167_fu_11723_p2' generates 2 bits.
[2025-05-04 13:47:44,779]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,779] 102173 | assign zext_ln840_162_fu_11729_p1 = add_ln840_167_fu_11723_p2;
[2025-05-04 13:47:44,779]        |                                   ^
[2025-05-04 13:47:44,779] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102175:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_168_fu_11733_p2' generates 2 bits.
[2025-05-04 13:47:44,779]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,779] 102175 | assign zext_ln840_163_fu_11739_p1 = add_ln840_168_fu_11733_p2;
[2025-05-04 13:47:44,779]        |                                   ^
[2025-05-04 13:47:44,779] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102177:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_169_fu_11743_p2' generates 3 bits.
[2025-05-04 13:47:44,779]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,779] 102177 | assign zext_ln840_164_fu_11749_p1 = add_ln840_169_fu_11743_p2;
[2025-05-04 13:47:44,779]        |                                   ^
[2025-05-04 13:47:44,779] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102179:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_170_fu_11753_p2' generates 4 bits.
[2025-05-04 13:47:44,779]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,780] 102179 | assign zext_ln840_165_fu_11759_p1 = add_ln840_170_fu_11753_p2;
[2025-05-04 13:47:44,780]        |                                   ^
[2025-05-04 13:47:44,780] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102181:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_171_fu_11763_p2' generates 5 bits.
[2025-05-04 13:47:44,780]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,780] 102181 | assign zext_ln840_166_fu_11769_p1 = add_ln840_171_fu_11763_p2;
[2025-05-04 13:47:44,780]        |                                   ^
[2025-05-04 13:47:44,780] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102183:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_172_fu_11773_p2' generates 2 bits.
[2025-05-04 13:47:44,780]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,780] 102183 | assign zext_ln840_167_fu_11779_p1 = add_ln840_172_fu_11773_p2;
[2025-05-04 13:47:44,780]        |                                   ^
[2025-05-04 13:47:44,780] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102185:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_173_fu_11783_p2' generates 2 bits.
[2025-05-04 13:47:44,780]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,780] 102185 | assign zext_ln840_168_fu_11789_p1 = add_ln840_173_fu_11783_p2;
[2025-05-04 13:47:44,780]        |                                   ^
[2025-05-04 13:47:44,780] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102187:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_174_fu_11793_p2' generates 3 bits.
[2025-05-04 13:47:44,780]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,780] 102187 | assign zext_ln840_169_fu_11799_p1 = add_ln840_174_fu_11793_p2;
[2025-05-04 13:47:44,780]        |                                   ^
[2025-05-04 13:47:44,780] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102189:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_fu_10255_p2' generates 2 bits.
[2025-05-04 13:47:44,780]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,780] 102189 | assign zext_ln840_16_fu_10261_p1 = add_ln840_18_fu_10255_p2;
[2025-05-04 13:47:44,780]        |                                  ^
[2025-05-04 13:47:44,780] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102191:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_175_fu_11803_p2' generates 2 bits.
[2025-05-04 13:47:44,781]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,781] 102191 | assign zext_ln840_170_fu_11809_p1 = add_ln840_175_fu_11803_p2;
[2025-05-04 13:47:44,781]        |                                   ^
[2025-05-04 13:47:44,781] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102193:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_176_fu_11813_p2' generates 2 bits.
[2025-05-04 13:47:44,781]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,781] 102193 | assign zext_ln840_171_fu_11819_p1 = add_ln840_176_fu_11813_p2;
[2025-05-04 13:47:44,781]        |                                   ^
[2025-05-04 13:47:44,781] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102195:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_177_fu_11823_p2' generates 3 bits.
[2025-05-04 13:47:44,781]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,781] 102195 | assign zext_ln840_172_fu_11829_p1 = add_ln840_177_fu_11823_p2;
[2025-05-04 13:47:44,781]        |                                   ^
[2025-05-04 13:47:44,781] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102197:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_178_fu_11833_p2' generates 4 bits.
[2025-05-04 13:47:44,781]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,781] 102197 | assign zext_ln840_173_fu_11839_p1 = add_ln840_178_fu_11833_p2;
[2025-05-04 13:47:44,781]        |                                   ^
[2025-05-04 13:47:44,781] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102199:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_179_fu_11843_p2' generates 2 bits.
[2025-05-04 13:47:44,781]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,781] 102199 | assign zext_ln840_174_fu_11849_p1 = add_ln840_179_fu_11843_p2;
[2025-05-04 13:47:44,781]        |                                   ^
[2025-05-04 13:47:44,781] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102201:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_180_fu_11853_p2' generates 2 bits.
[2025-05-04 13:47:44,781]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,781] 102201 | assign zext_ln840_175_fu_11859_p1 = add_ln840_180_fu_11853_p2;
[2025-05-04 13:47:44,782]        |                                   ^
[2025-05-04 13:47:44,782] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102203:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_181_fu_11863_p2' generates 3 bits.
[2025-05-04 13:47:44,782]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,782] 102203 | assign zext_ln840_176_fu_11869_p1 = add_ln840_181_fu_11863_p2;
[2025-05-04 13:47:44,782]        |                                   ^
[2025-05-04 13:47:44,782] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102205:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_182_fu_11873_p2' generates 2 bits.
[2025-05-04 13:47:44,782]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,782] 102205 | assign zext_ln840_177_fu_11879_p1 = add_ln840_182_fu_11873_p2;
[2025-05-04 13:47:44,782]        |                                   ^
[2025-05-04 13:47:44,782] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102207:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_183_fu_11883_p2' generates 2 bits.
[2025-05-04 13:47:44,782]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,782] 102207 | assign zext_ln840_178_fu_11889_p1 = add_ln840_183_fu_11883_p2;
[2025-05-04 13:47:44,782]        |                                   ^
[2025-05-04 13:47:44,782] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102209:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_184_fu_11893_p2' generates 3 bits.
[2025-05-04 13:47:44,782]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,782] 102209 | assign zext_ln840_179_fu_11899_p1 = add_ln840_184_fu_11893_p2;
[2025-05-04 13:47:44,782]        |                                   ^
[2025-05-04 13:47:44,782] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102211:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_fu_10265_p2' generates 3 bits.
[2025-05-04 13:47:44,782]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,782] 102211 | assign zext_ln840_17_fu_10271_p1 = add_ln840_19_fu_10265_p2;
[2025-05-04 13:47:44,782]        |                                  ^
[2025-05-04 13:47:44,782] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102213:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_185_fu_11903_p2' generates 4 bits.
[2025-05-04 13:47:44,782]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,783] 102213 | assign zext_ln840_180_fu_11909_p1 = add_ln840_185_fu_11903_p2;
[2025-05-04 13:47:44,783]        |                                   ^
[2025-05-04 13:47:44,783] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102215:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_186_fu_11913_p2' generates 5 bits.
[2025-05-04 13:47:44,783]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,783] 102215 | assign zext_ln840_181_fu_11919_p1 = add_ln840_186_fu_11913_p2;
[2025-05-04 13:47:44,783]        |                                   ^
[2025-05-04 13:47:44,783] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102217:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_187_fu_11923_p2' generates 6 bits.
[2025-05-04 13:47:44,783]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,783] 102217 | assign zext_ln840_182_fu_11929_p1 = add_ln840_187_fu_11923_p2;
[2025-05-04 13:47:44,783]        |                                   ^
[2025-05-04 13:47:44,783] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102219:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_188_reg_14984' generates 7 bits.
[2025-05-04 13:47:44,783]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,783] 102219 | assign zext_ln840_183_fu_12577_p1 = add_ln840_188_reg_14984;
[2025-05-04 13:47:44,783]        |                                   ^
[2025-05-04 13:47:44,783] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102221:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_189_fu_11939_p2' generates 2 bits.
[2025-05-04 13:47:44,783]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,783] 102221 | assign zext_ln840_184_fu_11945_p1 = add_ln840_189_fu_11939_p2;
[2025-05-04 13:47:44,783]        |                                   ^
[2025-05-04 13:47:44,783] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102223:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_190_fu_11949_p2' generates 2 bits.
[2025-05-04 13:47:44,783]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,783] 102223 | assign zext_ln840_185_fu_11955_p1 = add_ln840_190_fu_11949_p2;
[2025-05-04 13:47:44,783]        |                                   ^
[2025-05-04 13:47:44,784] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102225:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_191_fu_11959_p2' generates 3 bits.
[2025-05-04 13:47:44,784]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,784] 102225 | assign zext_ln840_186_fu_11965_p1 = add_ln840_191_fu_11959_p2;
[2025-05-04 13:47:44,784]        |                                   ^
[2025-05-04 13:47:44,784] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102227:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_192_fu_11969_p2' generates 2 bits.
[2025-05-04 13:47:44,784]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,784] 102227 | assign zext_ln840_187_fu_11975_p1 = add_ln840_192_fu_11969_p2;
[2025-05-04 13:47:44,784]        |                                   ^
[2025-05-04 13:47:44,784] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102229:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_193_fu_11979_p2' generates 2 bits.
[2025-05-04 13:47:44,784]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,784] 102229 | assign zext_ln840_188_fu_11985_p1 = add_ln840_193_fu_11979_p2;
[2025-05-04 13:47:44,784]        |                                   ^
[2025-05-04 13:47:44,784] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102231:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_194_fu_11989_p2' generates 3 bits.
[2025-05-04 13:47:44,784]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,784] 102231 | assign zext_ln840_189_fu_11995_p1 = add_ln840_194_fu_11989_p2;
[2025-05-04 13:47:44,784]        |                                   ^
[2025-05-04 13:47:44,784] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102233:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_20_fu_10275_p2' generates 4 bits.
[2025-05-04 13:47:44,784]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,784] 102233 | assign zext_ln840_18_fu_10281_p1 = add_ln840_20_fu_10275_p2;
[2025-05-04 13:47:44,784]        |                                  ^
[2025-05-04 13:47:44,784] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102235:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_195_fu_11999_p2' generates 4 bits.
[2025-05-04 13:47:44,785]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,785] 102235 | assign zext_ln840_190_fu_12005_p1 = add_ln840_195_fu_11999_p2;
[2025-05-04 13:47:44,785]        |                                   ^
[2025-05-04 13:47:44,785] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102237:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_196_fu_12009_p2' generates 2 bits.
[2025-05-04 13:47:44,785]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,785] 102237 | assign zext_ln840_191_fu_12015_p1 = add_ln840_196_fu_12009_p2;
[2025-05-04 13:47:44,785]        |                                   ^
[2025-05-04 13:47:44,785] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102239:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_197_fu_12019_p2' generates 2 bits.
[2025-05-04 13:47:44,785]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,785] 102239 | assign zext_ln840_192_fu_12025_p1 = add_ln840_197_fu_12019_p2;
[2025-05-04 13:47:44,785]        |                                   ^
[2025-05-04 13:47:44,785] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102241:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_198_fu_12029_p2' generates 3 bits.
[2025-05-04 13:47:44,785]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,785] 102241 | assign zext_ln840_193_fu_12035_p1 = add_ln840_198_fu_12029_p2;
[2025-05-04 13:47:44,785]        |                                   ^
[2025-05-04 13:47:44,785] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102243:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_199_fu_12039_p2' generates 2 bits.
[2025-05-04 13:47:44,785]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,785] 102243 | assign zext_ln840_194_fu_12045_p1 = add_ln840_199_fu_12039_p2;
[2025-05-04 13:47:44,785]        |                                   ^
[2025-05-04 13:47:44,785] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102245:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_200_fu_12049_p2' generates 2 bits.
[2025-05-04 13:47:44,785]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,785] 102245 | assign zext_ln840_195_fu_12055_p1 = add_ln840_200_fu_12049_p2;
[2025-05-04 13:47:44,785]        |                                   ^
[2025-05-04 13:47:44,786] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102247:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_201_fu_12059_p2' generates 3 bits.
[2025-05-04 13:47:44,786]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,786] 102247 | assign zext_ln840_196_fu_12065_p1 = add_ln840_201_fu_12059_p2;
[2025-05-04 13:47:44,786]        |                                   ^
[2025-05-04 13:47:44,786] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102249:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_202_fu_12069_p2' generates 4 bits.
[2025-05-04 13:47:44,786]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,786] 102249 | assign zext_ln840_197_fu_12075_p1 = add_ln840_202_fu_12069_p2;
[2025-05-04 13:47:44,786]        |                                   ^
[2025-05-04 13:47:44,786] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102251:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_203_fu_12079_p2' generates 5 bits.
[2025-05-04 13:47:44,786]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,786] 102251 | assign zext_ln840_198_fu_12085_p1 = add_ln840_203_fu_12079_p2;
[2025-05-04 13:47:44,786]        |                                   ^
[2025-05-04 13:47:44,786] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102253:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_204_fu_12089_p2' generates 2 bits.
[2025-05-04 13:47:44,786]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,786] 102253 | assign zext_ln840_199_fu_12095_p1 = add_ln840_204_fu_12089_p2;
[2025-05-04 13:47:44,786]        |                                   ^
[2025-05-04 13:47:44,786] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102255:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_10285_p2' generates 2 bits.
[2025-05-04 13:47:44,786]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,786] 102255 | assign zext_ln840_19_fu_10291_p1 = add_ln840_21_fu_10285_p2;
[2025-05-04 13:47:44,786]        |                                  ^
[2025-05-04 13:47:44,786] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102257:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_fu_10087_p2' generates 2 bits.
[2025-05-04 13:47:44,786]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,787] 102257 | assign zext_ln840_1_fu_10093_p1 = add_ln840_fu_10087_p2;
[2025-05-04 13:47:44,787]        |                                 ^
[2025-05-04 13:47:44,787] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102259:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_205_fu_12099_p2' generates 2 bits.
[2025-05-04 13:47:44,787]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,787] 102259 | assign zext_ln840_200_fu_12105_p1 = add_ln840_205_fu_12099_p2;
[2025-05-04 13:47:44,787]        |                                   ^
[2025-05-04 13:47:44,787] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102261:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_206_fu_12109_p2' generates 3 bits.
[2025-05-04 13:47:44,787]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,787] 102261 | assign zext_ln840_201_fu_12115_p1 = add_ln840_206_fu_12109_p2;
[2025-05-04 13:47:44,787]        |                                   ^
[2025-05-04 13:47:44,787] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102263:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_207_fu_12119_p2' generates 2 bits.
[2025-05-04 13:47:44,787]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,787] 102263 | assign zext_ln840_202_fu_12125_p1 = add_ln840_207_fu_12119_p2;
[2025-05-04 13:47:44,787]        |                                   ^
[2025-05-04 13:47:44,787] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102265:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_208_fu_12129_p2' generates 2 bits.
[2025-05-04 13:47:44,787]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,787] 102265 | assign zext_ln840_203_fu_12135_p1 = add_ln840_208_fu_12129_p2;
[2025-05-04 13:47:44,787]        |                                   ^
[2025-05-04 13:47:44,787] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102267:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_209_fu_12139_p2' generates 3 bits.
[2025-05-04 13:47:44,787]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,787] 102267 | assign zext_ln840_204_fu_12145_p1 = add_ln840_209_fu_12139_p2;
[2025-05-04 13:47:44,787]        |                                   ^
[2025-05-04 13:47:44,788] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102269:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_210_fu_12149_p2' generates 4 bits.
[2025-05-04 13:47:44,788]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,788] 102269 | assign zext_ln840_205_fu_12155_p1 = add_ln840_210_fu_12149_p2;
[2025-05-04 13:47:44,788]        |                                   ^
[2025-05-04 13:47:44,788] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102271:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_211_fu_12159_p2' generates 2 bits.
[2025-05-04 13:47:44,788]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,788] 102271 | assign zext_ln840_206_fu_12165_p1 = add_ln840_211_fu_12159_p2;
[2025-05-04 13:47:44,788]        |                                   ^
[2025-05-04 13:47:44,788] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102273:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_212_fu_12169_p2' generates 2 bits.
[2025-05-04 13:47:44,788]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,788] 102273 | assign zext_ln840_207_fu_12175_p1 = add_ln840_212_fu_12169_p2;
[2025-05-04 13:47:44,788]        |                                   ^
[2025-05-04 13:47:44,788] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102275:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_213_fu_12179_p2' generates 3 bits.
[2025-05-04 13:47:44,788]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,788] 102275 | assign zext_ln840_208_fu_12185_p1 = add_ln840_213_fu_12179_p2;
[2025-05-04 13:47:44,788]        |                                   ^
[2025-05-04 13:47:44,788] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102277:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_214_fu_12189_p2' generates 2 bits.
[2025-05-04 13:47:44,788]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,788] 102277 | assign zext_ln840_209_fu_12195_p1 = add_ln840_214_fu_12189_p2;
[2025-05-04 13:47:44,788]        |                                   ^
[2025-05-04 13:47:44,788] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102279:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_fu_10295_p2' generates 2 bits.
[2025-05-04 13:47:44,788]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,788] 102279 | assign zext_ln840_20_fu_10301_p1 = add_ln840_22_fu_10295_p2;
[2025-05-04 13:47:44,789]        |                                  ^
[2025-05-04 13:47:44,789] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102281:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_215_fu_12199_p2' generates 2 bits.
[2025-05-04 13:47:44,789]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,789] 102281 | assign zext_ln840_210_fu_12205_p1 = add_ln840_215_fu_12199_p2;
[2025-05-04 13:47:44,789]        |                                   ^
[2025-05-04 13:47:44,789] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102283:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_216_fu_12209_p2' generates 3 bits.
[2025-05-04 13:47:44,789]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,789] 102283 | assign zext_ln840_211_fu_12215_p1 = add_ln840_216_fu_12209_p2;
[2025-05-04 13:47:44,789]        |                                   ^
[2025-05-04 13:47:44,789] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102285:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_217_fu_12219_p2' generates 4 bits.
[2025-05-04 13:47:44,789]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,789] 102285 | assign zext_ln840_212_fu_12225_p1 = add_ln840_217_fu_12219_p2;
[2025-05-04 13:47:44,789]        |                                   ^
[2025-05-04 13:47:44,789] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102287:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_218_fu_12229_p2' generates 5 bits.
[2025-05-04 13:47:44,789]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,789] 102287 | assign zext_ln840_213_fu_12235_p1 = add_ln840_218_fu_12229_p2;
[2025-05-04 13:47:44,789]        |                                   ^
[2025-05-04 13:47:44,789] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102289:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_219_fu_12239_p2' generates 6 bits.
[2025-05-04 13:47:44,789]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,789] 102289 | assign zext_ln840_214_fu_12245_p1 = add_ln840_219_fu_12239_p2;
[2025-05-04 13:47:44,789]        |                                   ^
[2025-05-04 13:47:44,789] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102291:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_220_fu_12249_p2' generates 2 bits.
[2025-05-04 13:47:44,790]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,790] 102291 | assign zext_ln840_215_fu_12255_p1 = add_ln840_220_fu_12249_p2;
[2025-05-04 13:47:44,790]        |                                   ^
[2025-05-04 13:47:44,790] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102293:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_221_fu_12259_p2' generates 2 bits.
[2025-05-04 13:47:44,790]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,790] 102293 | assign zext_ln840_216_fu_12265_p1 = add_ln840_221_fu_12259_p2;
[2025-05-04 13:47:44,790]        |                                   ^
[2025-05-04 13:47:44,790] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102295:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_222_fu_12269_p2' generates 3 bits.
[2025-05-04 13:47:44,790]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,790] 102295 | assign zext_ln840_217_fu_12275_p1 = add_ln840_222_fu_12269_p2;
[2025-05-04 13:47:44,790]        |                                   ^
[2025-05-04 13:47:44,790] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102297:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_223_fu_12279_p2' generates 2 bits.
[2025-05-04 13:47:44,790]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,790] 102297 | assign zext_ln840_218_fu_12285_p1 = add_ln840_223_fu_12279_p2;
[2025-05-04 13:47:44,790]        |                                   ^
[2025-05-04 13:47:44,790] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102299:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_224_fu_12289_p2' generates 2 bits.
[2025-05-04 13:47:44,790]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,790] 102299 | assign zext_ln840_219_fu_12295_p1 = add_ln840_224_fu_12289_p2;
[2025-05-04 13:47:44,790]        |                                   ^
[2025-05-04 13:47:44,790] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102301:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_23_fu_10305_p2' generates 3 bits.
[2025-05-04 13:47:44,790]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,790] 102301 | assign zext_ln840_21_fu_10311_p1 = add_ln840_23_fu_10305_p2;
[2025-05-04 13:47:44,791]        |                                  ^
[2025-05-04 13:47:44,791] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102303:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_225_fu_12299_p2' generates 3 bits.
[2025-05-04 13:47:44,791]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,791] 102303 | assign zext_ln840_220_fu_12305_p1 = add_ln840_225_fu_12299_p2;
[2025-05-04 13:47:44,791]        |                                   ^
[2025-05-04 13:47:44,791] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102305:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_226_fu_12309_p2' generates 4 bits.
[2025-05-04 13:47:44,791]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,791] 102305 | assign zext_ln840_221_fu_12315_p1 = add_ln840_226_fu_12309_p2;
[2025-05-04 13:47:44,791]        |                                   ^
[2025-05-04 13:47:44,791] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102307:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_227_fu_12319_p2' generates 2 bits.
[2025-05-04 13:47:44,791]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,791] 102307 | assign zext_ln840_222_fu_12325_p1 = add_ln840_227_fu_12319_p2;
[2025-05-04 13:47:44,791]        |                                   ^
[2025-05-04 13:47:44,791] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102309:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_228_fu_12329_p2' generates 2 bits.
[2025-05-04 13:47:44,791]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,791] 102309 | assign zext_ln840_223_fu_12335_p1 = add_ln840_228_fu_12329_p2;
[2025-05-04 13:47:44,791]        |                                   ^
[2025-05-04 13:47:44,791] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102311:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_229_fu_12339_p2' generates 3 bits.
[2025-05-04 13:47:44,791]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,791] 102311 | assign zext_ln840_224_fu_12345_p1 = add_ln840_229_fu_12339_p2;
[2025-05-04 13:47:44,791]        |                                   ^
[2025-05-04 13:47:44,791] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102313:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_230_fu_12349_p2' generates 2 bits.
[2025-05-04 13:47:44,791]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,792] 102313 | assign zext_ln840_225_fu_12355_p1 = add_ln840_230_fu_12349_p2;
[2025-05-04 13:47:44,792]        |                                   ^
[2025-05-04 13:47:44,792] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102315:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_231_fu_12359_p2' generates 2 bits.
[2025-05-04 13:47:44,792]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,792] 102315 | assign zext_ln840_226_fu_12365_p1 = add_ln840_231_fu_12359_p2;
[2025-05-04 13:47:44,792]        |                                   ^
[2025-05-04 13:47:44,792] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102317:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_232_fu_12369_p2' generates 3 bits.
[2025-05-04 13:47:44,792]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,792] 102317 | assign zext_ln840_227_fu_12375_p1 = add_ln840_232_fu_12369_p2;
[2025-05-04 13:47:44,792]        |                                   ^
[2025-05-04 13:47:44,792] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102319:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_233_fu_12379_p2' generates 4 bits.
[2025-05-04 13:47:44,792]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,792] 102319 | assign zext_ln840_228_fu_12385_p1 = add_ln840_233_fu_12379_p2;
[2025-05-04 13:47:44,792]        |                                   ^
[2025-05-04 13:47:44,792] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102321:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_234_fu_12389_p2' generates 5 bits.
[2025-05-04 13:47:44,792]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,792] 102321 | assign zext_ln840_229_fu_12395_p1 = add_ln840_234_fu_12389_p2;
[2025-05-04 13:47:44,792]        |                                   ^
[2025-05-04 13:47:44,792] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102323:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_24_fu_10315_p2' generates 2 bits.
[2025-05-04 13:47:44,792]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,792] 102323 | assign zext_ln840_22_fu_10321_p1 = add_ln840_24_fu_10315_p2;
[2025-05-04 13:47:44,792]        |                                  ^
[2025-05-04 13:47:44,792] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102325:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_235_fu_12399_p2' generates 2 bits.
[2025-05-04 13:47:44,793]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,793] 102325 | assign zext_ln840_230_fu_12405_p1 = add_ln840_235_fu_12399_p2;
[2025-05-04 13:47:44,793]        |                                   ^
[2025-05-04 13:47:44,793] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102327:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_236_fu_12409_p2' generates 2 bits.
[2025-05-04 13:47:44,793]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,793] 102327 | assign zext_ln840_231_fu_12415_p1 = add_ln840_236_fu_12409_p2;
[2025-05-04 13:47:44,793]        |                                   ^
[2025-05-04 13:47:44,793] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102329:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_237_fu_12419_p2' generates 3 bits.
[2025-05-04 13:47:44,793]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,793] 102329 | assign zext_ln840_232_fu_12425_p1 = add_ln840_237_fu_12419_p2;
[2025-05-04 13:47:44,793]        |                                   ^
[2025-05-04 13:47:44,793] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102331:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_238_fu_12429_p2' generates 2 bits.
[2025-05-04 13:47:44,793]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,793] 102331 | assign zext_ln840_233_fu_12435_p1 = add_ln840_238_fu_12429_p2;
[2025-05-04 13:47:44,793]        |                                   ^
[2025-05-04 13:47:44,793] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102333:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_239_fu_12439_p2' generates 2 bits.
[2025-05-04 13:47:44,793]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,793] 102333 | assign zext_ln840_234_fu_12445_p1 = add_ln840_239_fu_12439_p2;
[2025-05-04 13:47:44,793]        |                                   ^
[2025-05-04 13:47:44,793] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102335:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_240_fu_12449_p2' generates 3 bits.
[2025-05-04 13:47:44,793]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,793] 102335 | assign zext_ln840_235_fu_12455_p1 = add_ln840_240_fu_12449_p2;
[2025-05-04 13:47:44,793]        |                                   ^
[2025-05-04 13:47:44,794] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102337:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_241_fu_12459_p2' generates 4 bits.
[2025-05-04 13:47:44,794]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,794] 102337 | assign zext_ln840_236_fu_12465_p1 = add_ln840_241_fu_12459_p2;
[2025-05-04 13:47:44,794]        |                                   ^
[2025-05-04 13:47:44,794] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102339:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_242_fu_12469_p2' generates 2 bits.
[2025-05-04 13:47:44,794]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,794] 102339 | assign zext_ln840_237_fu_12475_p1 = add_ln840_242_fu_12469_p2;
[2025-05-04 13:47:44,794]        |                                   ^
[2025-05-04 13:47:44,794] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102341:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_243_fu_12479_p2' generates 2 bits.
[2025-05-04 13:47:44,794]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,794] 102341 | assign zext_ln840_238_fu_12485_p1 = add_ln840_243_fu_12479_p2;
[2025-05-04 13:47:44,794]        |                                   ^
[2025-05-04 13:47:44,794] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102343:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_244_fu_12489_p2' generates 3 bits.
[2025-05-04 13:47:44,794]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,794] 102343 | assign zext_ln840_239_fu_12495_p1 = add_ln840_244_fu_12489_p2;
[2025-05-04 13:47:44,794]        |                                   ^
[2025-05-04 13:47:44,794] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102345:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_fu_10325_p2' generates 2 bits.
[2025-05-04 13:47:44,794]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,794] 102345 | assign zext_ln840_23_fu_10331_p1 = add_ln840_25_fu_10325_p2;
[2025-05-04 13:47:44,794]        |                                  ^
[2025-05-04 13:47:44,794] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102347:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_245_fu_12499_p2' generates 2 bits.
[2025-05-04 13:47:44,794]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,795] 102347 | assign zext_ln840_240_fu_12505_p1 = add_ln840_245_fu_12499_p2;
[2025-05-04 13:47:44,795]        |                                   ^
[2025-05-04 13:47:44,795] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102349:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_246_fu_12509_p2' generates 2 bits.
[2025-05-04 13:47:44,795]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,795] 102349 | assign zext_ln840_241_fu_12515_p1 = add_ln840_246_fu_12509_p2;
[2025-05-04 13:47:44,795]        |                                   ^
[2025-05-04 13:47:44,795] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102351:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_247_fu_12519_p2' generates 3 bits.
[2025-05-04 13:47:44,795]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,795] 102351 | assign zext_ln840_242_fu_12525_p1 = add_ln840_247_fu_12519_p2;
[2025-05-04 13:47:44,795]        |                                   ^
[2025-05-04 13:47:44,795] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102353:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_248_fu_12529_p2' generates 4 bits.
[2025-05-04 13:47:44,795]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,795] 102353 | assign zext_ln840_243_fu_12535_p1 = add_ln840_248_fu_12529_p2;
[2025-05-04 13:47:44,795]        |                                   ^
[2025-05-04 13:47:44,795] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102355:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_249_fu_12539_p2' generates 5 bits.
[2025-05-04 13:47:44,795]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,795] 102355 | assign zext_ln840_244_fu_12545_p1 = add_ln840_249_fu_12539_p2;
[2025-05-04 13:47:44,795]        |                                   ^
[2025-05-04 13:47:44,795] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102357:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_250_fu_12549_p2' generates 6 bits.
[2025-05-04 13:47:44,795]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,795] 102357 | assign zext_ln840_245_fu_12555_p1 = add_ln840_250_fu_12549_p2;
[2025-05-04 13:47:44,795]        |                                   ^
[2025-05-04 13:47:44,796] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102359:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_251_reg_14989' generates 7 bits.
[2025-05-04 13:47:44,796]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,796] 102359 | assign zext_ln840_246_fu_12580_p1 = add_ln840_251_reg_14989;
[2025-05-04 13:47:44,796]        |                                   ^
[2025-05-04 13:47:44,796] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102361:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_26_fu_10335_p2' generates 3 bits.
[2025-05-04 13:47:44,796]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,796] 102361 | assign zext_ln840_24_fu_10341_p1 = add_ln840_26_fu_10335_p2;
[2025-05-04 13:47:44,796]        |                                  ^
[2025-05-04 13:47:44,796] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102363:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_fu_10345_p2' generates 4 bits.
[2025-05-04 13:47:44,796]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,796] 102363 | assign zext_ln840_25_fu_10351_p1 = add_ln840_27_fu_10345_p2;
[2025-05-04 13:47:44,796]        |                                  ^
[2025-05-04 13:47:44,796] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102365:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_28_fu_10355_p2' generates 5 bits.
[2025-05-04 13:47:44,796]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,796] 102365 | assign zext_ln840_26_fu_10361_p1 = add_ln840_28_fu_10355_p2;
[2025-05-04 13:47:44,796]        |                                  ^
[2025-05-04 13:47:44,796] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102367:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_30_fu_10371_p2' generates 2 bits.
[2025-05-04 13:47:44,796]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,796] 102367 | assign zext_ln840_27_fu_10377_p1 = add_ln840_30_fu_10371_p2;
[2025-05-04 13:47:44,796]        |                                  ^
[2025-05-04 13:47:44,796] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102369:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_31_fu_10381_p2' generates 2 bits.
[2025-05-04 13:47:44,796]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,796] 102369 | assign zext_ln840_28_fu_10387_p1 = add_ln840_31_fu_10381_p2;
[2025-05-04 13:47:44,796]        |                                  ^
[2025-05-04 13:47:44,797] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102371:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_32_fu_10391_p2' generates 3 bits.
[2025-05-04 13:47:44,797]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,797] 102371 | assign zext_ln840_29_fu_10397_p1 = add_ln840_32_fu_10391_p2;
[2025-05-04 13:47:44,797]        |                                  ^
[2025-05-04 13:47:44,797] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102373:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_2_fu_10103_p2' generates 2 bits.
[2025-05-04 13:47:44,797]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,797] 102373 | assign zext_ln840_2_fu_10109_p1 = add_ln840_2_fu_10103_p2;
[2025-05-04 13:47:44,797]        |                                 ^
[2025-05-04 13:47:44,797] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102375:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_fu_10401_p2' generates 2 bits.
[2025-05-04 13:47:44,797]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,797] 102375 | assign zext_ln840_30_fu_10407_p1 = add_ln840_33_fu_10401_p2;
[2025-05-04 13:47:44,797]        |                                  ^
[2025-05-04 13:47:44,797] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102377:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_34_fu_10411_p2' generates 2 bits.
[2025-05-04 13:47:44,797]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,797] 102377 | assign zext_ln840_31_fu_10417_p1 = add_ln840_34_fu_10411_p2;
[2025-05-04 13:47:44,797]        |                                  ^
[2025-05-04 13:47:44,797] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102379:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_35_fu_10421_p2' generates 3 bits.
[2025-05-04 13:47:44,797]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,797] 102379 | assign zext_ln840_32_fu_10427_p1 = add_ln840_35_fu_10421_p2;
[2025-05-04 13:47:44,797]        |                                  ^
[2025-05-04 13:47:44,797] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102381:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_36_fu_10431_p2' generates 4 bits.
[2025-05-04 13:47:44,797]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,797] 102381 | assign zext_ln840_33_fu_10437_p1 = add_ln840_36_fu_10431_p2;
[2025-05-04 13:47:44,798]        |                                  ^
[2025-05-04 13:47:44,798] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102383:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_37_fu_10441_p2' generates 2 bits.
[2025-05-04 13:47:44,798]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,798] 102383 | assign zext_ln840_34_fu_10447_p1 = add_ln840_37_fu_10441_p2;
[2025-05-04 13:47:44,798]        |                                  ^
[2025-05-04 13:47:44,798] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102385:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_fu_10451_p2' generates 2 bits.
[2025-05-04 13:47:44,798]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,798] 102385 | assign zext_ln840_35_fu_10457_p1 = add_ln840_38_fu_10451_p2;
[2025-05-04 13:47:44,798]        |                                  ^
[2025-05-04 13:47:44,798] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102387:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_39_fu_10461_p2' generates 3 bits.
[2025-05-04 13:47:44,798]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,798] 102387 | assign zext_ln840_36_fu_10467_p1 = add_ln840_39_fu_10461_p2;
[2025-05-04 13:47:44,798]        |                                  ^
[2025-05-04 13:47:44,798] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102389:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_40_fu_10471_p2' generates 2 bits.
[2025-05-04 13:47:44,798]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,798] 102389 | assign zext_ln840_37_fu_10477_p1 = add_ln840_40_fu_10471_p2;
[2025-05-04 13:47:44,798]        |                                  ^
[2025-05-04 13:47:44,798] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102391:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_fu_10481_p2' generates 2 bits.
[2025-05-04 13:47:44,798]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,798] 102391 | assign zext_ln840_38_fu_10487_p1 = add_ln840_41_fu_10481_p2;
[2025-05-04 13:47:44,798]        |                                  ^
[2025-05-04 13:47:44,798] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102393:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_42_fu_10491_p2' generates 3 bits.
[2025-05-04 13:47:44,799]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,799] 102393 | assign zext_ln840_39_fu_10497_p1 = add_ln840_42_fu_10491_p2;
[2025-05-04 13:47:44,799]        |                                  ^
[2025-05-04 13:47:44,799] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102395:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_fu_10113_p2' generates 2 bits.
[2025-05-04 13:47:44,799]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,799] 102395 | assign zext_ln840_3_fu_10119_p1 = add_ln840_3_fu_10113_p2;
[2025-05-04 13:47:44,799]        |                                 ^
[2025-05-04 13:47:44,799] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102397:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_43_fu_10501_p2' generates 4 bits.
[2025-05-04 13:47:44,799]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,799] 102397 | assign zext_ln840_40_fu_10507_p1 = add_ln840_43_fu_10501_p2;
[2025-05-04 13:47:44,799]        |                                  ^
[2025-05-04 13:47:44,799] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102399:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_44_fu_10511_p2' generates 5 bits.
[2025-05-04 13:47:44,799]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,799] 102399 | assign zext_ln840_41_fu_10517_p1 = add_ln840_44_fu_10511_p2;
[2025-05-04 13:47:44,799]        |                                  ^
[2025-05-04 13:47:44,799] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102401:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_fu_10521_p2' generates 2 bits.
[2025-05-04 13:47:44,799]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,799] 102401 | assign zext_ln840_42_fu_10527_p1 = add_ln840_45_fu_10521_p2;
[2025-05-04 13:47:44,799]        |                                  ^
[2025-05-04 13:47:44,799] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102403:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_fu_10531_p2' generates 2 bits.
[2025-05-04 13:47:44,799]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,799] 102403 | assign zext_ln840_43_fu_10537_p1 = add_ln840_46_fu_10531_p2;
[2025-05-04 13:47:44,799]        |                                  ^
[2025-05-04 13:47:44,800] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102405:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_47_fu_10541_p2' generates 3 bits.
[2025-05-04 13:47:44,800]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,800] 102405 | assign zext_ln840_44_fu_10547_p1 = add_ln840_47_fu_10541_p2;
[2025-05-04 13:47:44,800]        |                                  ^
[2025-05-04 13:47:44,800] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102407:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_48_fu_10551_p2' generates 2 bits.
[2025-05-04 13:47:44,800]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,800] 102407 | assign zext_ln840_45_fu_10557_p1 = add_ln840_48_fu_10551_p2;
[2025-05-04 13:47:44,800]        |                                  ^
[2025-05-04 13:47:44,800] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102409:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_fu_10561_p2' generates 2 bits.
[2025-05-04 13:47:44,800]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,800] 102409 | assign zext_ln840_46_fu_10567_p1 = add_ln840_49_fu_10561_p2;
[2025-05-04 13:47:44,800]        |                                  ^
[2025-05-04 13:47:44,800] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102411:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_50_fu_10571_p2' generates 3 bits.
[2025-05-04 13:47:44,800]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,800] 102411 | assign zext_ln840_47_fu_10577_p1 = add_ln840_50_fu_10571_p2;
[2025-05-04 13:47:44,800]        |                                  ^
[2025-05-04 13:47:44,800] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102413:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_fu_10581_p2' generates 4 bits.
[2025-05-04 13:47:44,800]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,800] 102413 | assign zext_ln840_48_fu_10587_p1 = add_ln840_51_fu_10581_p2;
[2025-05-04 13:47:44,800]        |                                  ^
[2025-05-04 13:47:44,800] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102415:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_52_fu_10591_p2' generates 2 bits.
[2025-05-04 13:47:44,800]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,801] 102415 | assign zext_ln840_49_fu_10597_p1 = add_ln840_52_fu_10591_p2;
[2025-05-04 13:47:44,801]        |                                  ^
[2025-05-04 13:47:44,801] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102417:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_4_fu_10123_p2' generates 3 bits.
[2025-05-04 13:47:44,801]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,801] 102417 | assign zext_ln840_4_fu_10129_p1 = add_ln840_4_fu_10123_p2;
[2025-05-04 13:47:44,801]        |                                 ^
[2025-05-04 13:47:44,801] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102419:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_fu_10601_p2' generates 2 bits.
[2025-05-04 13:47:44,801]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,801] 102419 | assign zext_ln840_50_fu_10607_p1 = add_ln840_53_fu_10601_p2;
[2025-05-04 13:47:44,801]        |                                  ^
[2025-05-04 13:47:44,801] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102421:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_fu_10611_p2' generates 3 bits.
[2025-05-04 13:47:44,801]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,801] 102421 | assign zext_ln840_51_fu_10617_p1 = add_ln840_54_fu_10611_p2;
[2025-05-04 13:47:44,801]        |                                  ^
[2025-05-04 13:47:44,801] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102423:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_55_fu_10621_p2' generates 2 bits.
[2025-05-04 13:47:44,801]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,801] 102423 | assign zext_ln840_52_fu_10627_p1 = add_ln840_55_fu_10621_p2;
[2025-05-04 13:47:44,801]        |                                  ^
[2025-05-04 13:47:44,801] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102425:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_56_fu_10631_p2' generates 2 bits.
[2025-05-04 13:47:44,801]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,801] 102425 | assign zext_ln840_53_fu_10637_p1 = add_ln840_56_fu_10631_p2;
[2025-05-04 13:47:44,802]        |                                  ^
[2025-05-04 13:47:44,802] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102427:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_fu_10641_p2' generates 3 bits.
[2025-05-04 13:47:44,802]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,802] 102427 | assign zext_ln840_54_fu_10647_p1 = add_ln840_57_fu_10641_p2;
[2025-05-04 13:47:44,802]        |                                  ^
[2025-05-04 13:47:44,802] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102429:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_58_fu_10651_p2' generates 4 bits.
[2025-05-04 13:47:44,802]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,802] 102429 | assign zext_ln840_55_fu_10657_p1 = add_ln840_58_fu_10651_p2;
[2025-05-04 13:47:44,802]        |                                  ^
[2025-05-04 13:47:44,802] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102431:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_fu_10661_p2' generates 5 bits.
[2025-05-04 13:47:44,802]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,802] 102431 | assign zext_ln840_56_fu_10667_p1 = add_ln840_59_fu_10661_p2;
[2025-05-04 13:47:44,802]        |                                  ^
[2025-05-04 13:47:44,802] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102433:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_60_fu_10671_p2' generates 6 bits.
[2025-05-04 13:47:44,802]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,802] 102433 | assign zext_ln840_57_fu_10677_p1 = add_ln840_60_fu_10671_p2;
[2025-05-04 13:47:44,802]        |                                  ^
[2025-05-04 13:47:44,802] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102435:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_62_fu_10687_p2' generates 2 bits.
[2025-05-04 13:47:44,802]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,802] 102435 | assign zext_ln840_58_fu_10693_p1 = add_ln840_62_fu_10687_p2;
[2025-05-04 13:47:44,802]        |                                  ^
[2025-05-04 13:47:44,802] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102437:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_63_fu_10697_p2' generates 2 bits.
[2025-05-04 13:47:44,803]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,803] 102437 | assign zext_ln840_59_fu_10703_p1 = add_ln840_63_fu_10697_p2;
[2025-05-04 13:47:44,803]        |                                  ^
[2025-05-04 13:47:44,803] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102439:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_6_fu_10139_p2' generates 2 bits.
[2025-05-04 13:47:44,803]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,803] 102439 | assign zext_ln840_5_fu_10145_p1 = add_ln840_6_fu_10139_p2;
[2025-05-04 13:47:44,803]        |                                 ^
[2025-05-04 13:47:44,803] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102441:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_64_fu_10707_p2' generates 3 bits.
[2025-05-04 13:47:44,803]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,803] 102441 | assign zext_ln840_60_fu_10713_p1 = add_ln840_64_fu_10707_p2;
[2025-05-04 13:47:44,803]        |                                  ^
[2025-05-04 13:47:44,803] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102443:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_65_fu_10717_p2' generates 2 bits.
[2025-05-04 13:47:44,803]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,803] 102443 | assign zext_ln840_61_fu_10723_p1 = add_ln840_65_fu_10717_p2;
[2025-05-04 13:47:44,803]        |                                  ^
[2025-05-04 13:47:44,803] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102445:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_66_fu_10727_p2' generates 2 bits.
[2025-05-04 13:47:44,803]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,803] 102445 | assign zext_ln840_62_fu_10733_p1 = add_ln840_66_fu_10727_p2;
[2025-05-04 13:47:44,803]        |                                  ^
[2025-05-04 13:47:44,803] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102447:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_67_fu_10737_p2' generates 3 bits.
[2025-05-04 13:47:44,803]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,803] 102447 | assign zext_ln840_63_fu_10743_p1 = add_ln840_67_fu_10737_p2;
[2025-05-04 13:47:44,803]        |                                  ^
[2025-05-04 13:47:44,804] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102449:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_68_fu_10747_p2' generates 4 bits.
[2025-05-04 13:47:44,804]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,804] 102449 | assign zext_ln840_64_fu_10753_p1 = add_ln840_68_fu_10747_p2;
[2025-05-04 13:47:44,804]        |                                  ^
[2025-05-04 13:47:44,804] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102451:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_69_fu_10757_p2' generates 2 bits.
[2025-05-04 13:47:44,804]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,804] 102451 | assign zext_ln840_65_fu_10763_p1 = add_ln840_69_fu_10757_p2;
[2025-05-04 13:47:44,804]        |                                  ^
[2025-05-04 13:47:44,804] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102453:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_70_fu_10767_p2' generates 2 bits.
[2025-05-04 13:47:44,804]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,804] 102453 | assign zext_ln840_66_fu_10773_p1 = add_ln840_70_fu_10767_p2;
[2025-05-04 13:47:44,804]        |                                  ^
[2025-05-04 13:47:44,804] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102455:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_71_fu_10777_p2' generates 3 bits.
[2025-05-04 13:47:44,804]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,804] 102455 | assign zext_ln840_67_fu_10783_p1 = add_ln840_71_fu_10777_p2;
[2025-05-04 13:47:44,804]        |                                  ^
[2025-05-04 13:47:44,804] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102457:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_72_fu_10787_p2' generates 2 bits.
[2025-05-04 13:47:44,804]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,804] 102457 | assign zext_ln840_68_fu_10793_p1 = add_ln840_72_fu_10787_p2;
[2025-05-04 13:47:44,804]        |                                  ^
[2025-05-04 13:47:44,804] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102459:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_73_fu_10797_p2' generates 2 bits.
[2025-05-04 13:47:44,804]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,804] 102459 | assign zext_ln840_69_fu_10803_p1 = add_ln840_73_fu_10797_p2;
[2025-05-04 13:47:44,805]        |                                  ^
[2025-05-04 13:47:44,805] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102461:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_7_fu_10149_p2' generates 2 bits.
[2025-05-04 13:47:44,805]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,805] 102461 | assign zext_ln840_6_fu_10155_p1 = add_ln840_7_fu_10149_p2;
[2025-05-04 13:47:44,805]        |                                 ^
[2025-05-04 13:47:44,805] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102463:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_74_fu_10807_p2' generates 3 bits.
[2025-05-04 13:47:44,805]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,805] 102463 | assign zext_ln840_70_fu_10813_p1 = add_ln840_74_fu_10807_p2;
[2025-05-04 13:47:44,805]        |                                  ^
[2025-05-04 13:47:44,805] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102465:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_75_fu_10817_p2' generates 4 bits.
[2025-05-04 13:47:44,805]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,805] 102465 | assign zext_ln840_71_fu_10823_p1 = add_ln840_75_fu_10817_p2;
[2025-05-04 13:47:44,805]        |                                  ^
[2025-05-04 13:47:44,805] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102467:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_76_fu_10827_p2' generates 5 bits.
[2025-05-04 13:47:44,805]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,805] 102467 | assign zext_ln840_72_fu_10833_p1 = add_ln840_76_fu_10827_p2;
[2025-05-04 13:47:44,805]        |                                  ^
[2025-05-04 13:47:44,805] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102469:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_fu_10837_p2' generates 2 bits.
[2025-05-04 13:47:44,805]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,805] 102469 | assign zext_ln840_73_fu_10843_p1 = add_ln840_77_fu_10837_p2;
[2025-05-04 13:47:44,805]        |                                  ^
[2025-05-04 13:47:44,805] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102471:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_78_fu_10847_p2' generates 2 bits.
[2025-05-04 13:47:44,805]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,806] 102471 | assign zext_ln840_74_fu_10853_p1 = add_ln840_78_fu_10847_p2;
[2025-05-04 13:47:44,806]        |                                  ^
[2025-05-04 13:47:44,806] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102473:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_79_fu_10857_p2' generates 3 bits.
[2025-05-04 13:47:44,806]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,806] 102473 | assign zext_ln840_75_fu_10863_p1 = add_ln840_79_fu_10857_p2;
[2025-05-04 13:47:44,806]        |                                  ^
[2025-05-04 13:47:44,806] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102475:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_80_fu_10867_p2' generates 2 bits.
[2025-05-04 13:47:44,806]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,806] 102475 | assign zext_ln840_76_fu_10873_p1 = add_ln840_80_fu_10867_p2;
[2025-05-04 13:47:44,806]        |                                  ^
[2025-05-04 13:47:44,806] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102477:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_81_fu_10877_p2' generates 2 bits.
[2025-05-04 13:47:44,806]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,806] 102477 | assign zext_ln840_77_fu_10883_p1 = add_ln840_81_fu_10877_p2;
[2025-05-04 13:47:44,806]        |                                  ^
[2025-05-04 13:47:44,806] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102479:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_82_fu_10887_p2' generates 3 bits.
[2025-05-04 13:47:44,806]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,806] 102479 | assign zext_ln840_78_fu_10893_p1 = add_ln840_82_fu_10887_p2;
[2025-05-04 13:47:44,806]        |                                  ^
[2025-05-04 13:47:44,806] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102481:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_83_fu_10897_p2' generates 4 bits.
[2025-05-04 13:47:44,806]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,806] 102481 | assign zext_ln840_79_fu_10903_p1 = add_ln840_83_fu_10897_p2;
[2025-05-04 13:47:44,806]        |                                  ^
[2025-05-04 13:47:44,807] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102483:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_8_fu_10159_p2' generates 3 bits.
[2025-05-04 13:47:44,807]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,807] 102483 | assign zext_ln840_7_fu_10165_p1 = add_ln840_8_fu_10159_p2;
[2025-05-04 13:47:44,807]        |                                 ^
[2025-05-04 13:47:44,807] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102485:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_84_fu_10907_p2' generates 2 bits.
[2025-05-04 13:47:44,807]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,807] 102485 | assign zext_ln840_80_fu_10913_p1 = add_ln840_84_fu_10907_p2;
[2025-05-04 13:47:44,807]        |                                  ^
[2025-05-04 13:47:44,807] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102487:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_85_fu_10917_p2' generates 2 bits.
[2025-05-04 13:47:44,807]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,807] 102487 | assign zext_ln840_81_fu_10923_p1 = add_ln840_85_fu_10917_p2;
[2025-05-04 13:47:44,807]        |                                  ^
[2025-05-04 13:47:44,807] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102489:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_86_fu_10927_p2' generates 3 bits.
[2025-05-04 13:47:44,807]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,807] 102489 | assign zext_ln840_82_fu_10933_p1 = add_ln840_86_fu_10927_p2;
[2025-05-04 13:47:44,807]        |                                  ^
[2025-05-04 13:47:44,807] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102491:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_87_fu_10937_p2' generates 2 bits.
[2025-05-04 13:47:44,807]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,807] 102491 | assign zext_ln840_83_fu_10943_p1 = add_ln840_87_fu_10937_p2;
[2025-05-04 13:47:44,807]        |                                  ^
[2025-05-04 13:47:44,807] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102493:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_88_fu_10947_p2' generates 2 bits.
[2025-05-04 13:47:44,807]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,807] 102493 | assign zext_ln840_84_fu_10953_p1 = add_ln840_88_fu_10947_p2;
[2025-05-04 13:47:44,808]        |                                  ^
[2025-05-04 13:47:44,808] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102495:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_89_fu_10957_p2' generates 3 bits.
[2025-05-04 13:47:44,808]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,808] 102495 | assign zext_ln840_85_fu_10963_p1 = add_ln840_89_fu_10957_p2;
[2025-05-04 13:47:44,808]        |                                  ^
[2025-05-04 13:47:44,808] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102497:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_90_fu_10967_p2' generates 4 bits.
[2025-05-04 13:47:44,808]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,808] 102497 | assign zext_ln840_86_fu_10973_p1 = add_ln840_90_fu_10967_p2;
[2025-05-04 13:47:44,808]        |                                  ^
[2025-05-04 13:47:44,808] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102499:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_91_fu_10977_p2' generates 5 bits.
[2025-05-04 13:47:44,808]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,808] 102499 | assign zext_ln840_87_fu_10983_p1 = add_ln840_91_fu_10977_p2;
[2025-05-04 13:47:44,808]        |                                  ^
[2025-05-04 13:47:44,808] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102501:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_92_fu_10987_p2' generates 6 bits.
[2025-05-04 13:47:44,808]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,808] 102501 | assign zext_ln840_88_fu_10993_p1 = add_ln840_92_fu_10987_p2;
[2025-05-04 13:47:44,808]        |                                  ^
[2025-05-04 13:47:44,808] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102503:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_93_fu_10997_p2' generates 2 bits.
[2025-05-04 13:47:44,808]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,808] 102503 | assign zext_ln840_89_fu_11003_p1 = add_ln840_93_fu_10997_p2;
[2025-05-04 13:47:44,808]        |                                  ^
[2025-05-04 13:47:44,808] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102505:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_9_fu_10169_p2' generates 2 bits.
[2025-05-04 13:47:44,809]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,809] 102505 | assign zext_ln840_8_fu_10175_p1 = add_ln840_9_fu_10169_p2;
[2025-05-04 13:47:44,809]        |                                 ^
[2025-05-04 13:47:44,809] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102507:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_94_fu_11007_p2' generates 2 bits.
[2025-05-04 13:47:44,809]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,809] 102507 | assign zext_ln840_90_fu_11013_p1 = add_ln840_94_fu_11007_p2;
[2025-05-04 13:47:44,809]        |                                  ^
[2025-05-04 13:47:44,809] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102509:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_95_fu_11017_p2' generates 3 bits.
[2025-05-04 13:47:44,809]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,809] 102509 | assign zext_ln840_91_fu_11023_p1 = add_ln840_95_fu_11017_p2;
[2025-05-04 13:47:44,809]        |                                  ^
[2025-05-04 13:47:44,809] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102511:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_96_fu_11027_p2' generates 2 bits.
[2025-05-04 13:47:44,809]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,809] 102511 | assign zext_ln840_92_fu_11033_p1 = add_ln840_96_fu_11027_p2;
[2025-05-04 13:47:44,809]        |                                  ^
[2025-05-04 13:47:44,809] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102513:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_97_fu_11037_p2' generates 2 bits.
[2025-05-04 13:47:44,809]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,809] 102513 | assign zext_ln840_93_fu_11043_p1 = add_ln840_97_fu_11037_p2;
[2025-05-04 13:47:44,809]        |                                  ^
[2025-05-04 13:47:44,809] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102515:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_98_fu_11047_p2' generates 3 bits.
[2025-05-04 13:47:44,809]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,809] 102515 | assign zext_ln840_94_fu_11053_p1 = add_ln840_98_fu_11047_p2;
[2025-05-04 13:47:44,809]        |                                  ^
[2025-05-04 13:47:44,810] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102517:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_99_fu_11057_p2' generates 4 bits.
[2025-05-04 13:47:44,810]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,810] 102517 | assign zext_ln840_95_fu_11063_p1 = add_ln840_99_fu_11057_p2;
[2025-05-04 13:47:44,810]        |                                  ^
[2025-05-04 13:47:44,810] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102519:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_100_fu_11067_p2' generates 2 bits.
[2025-05-04 13:47:44,810]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,810] 102519 | assign zext_ln840_96_fu_11073_p1 = add_ln840_100_fu_11067_p2;
[2025-05-04 13:47:44,810]        |                                  ^
[2025-05-04 13:47:44,810] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102521:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_101_fu_11077_p2' generates 2 bits.
[2025-05-04 13:47:44,810]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,810] 102521 | assign zext_ln840_97_fu_11083_p1 = add_ln840_101_fu_11077_p2;
[2025-05-04 13:47:44,810]        |                                  ^
[2025-05-04 13:47:44,810] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102523:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_102_fu_11087_p2' generates 3 bits.
[2025-05-04 13:47:44,810]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,810] 102523 | assign zext_ln840_98_fu_11093_p1 = add_ln840_102_fu_11087_p2;
[2025-05-04 13:47:44,810]        |                                  ^
[2025-05-04 13:47:44,810] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102525:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_103_fu_11097_p2' generates 2 bits.
[2025-05-04 13:47:44,810]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,810] 102525 | assign zext_ln840_99_fu_11103_p1 = add_ln840_103_fu_11097_p2;
[2025-05-04 13:47:44,810]        |                                  ^
[2025-05-04 13:47:44,810] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102527:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_10_fu_10179_p2' generates 2 bits.
[2025-05-04 13:47:44,810]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,811] 102527 | assign zext_ln840_9_fu_10185_p1 = add_ln840_10_fu_10179_p2;
[2025-05-04 13:47:44,811]        |                                 ^
[2025-05-04 13:47:44,811] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:102529:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_254_fu_10077_p2' generates 1 bits.
[2025-05-04 13:47:44,811]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,811] 102529 | assign zext_ln840_fu_10083_p1 = xor_ln1039_254_fu_10077_p2;
[2025-05-04 13:47:44,811]        |                               ^
[2025-05-04 13:47:44,811] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:85378:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,811]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,811] 85378 | #0 ap_CS_fsm = 1'd1;
[2025-05-04 13:47:44,811]       |  ^
[2025-05-04 13:47:44,811] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:85379:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,811]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,811] 85379 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,811]       |  ^
[2025-05-04 13:47:44,811] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86041:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,811]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,811] 86041 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:44,811]       |                       ^
[2025-05-04 13:47:44,811] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86058:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,811]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,811] 86058 | assign buf_V_10_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,811]       |                          ^
[2025-05-04 13:47:44,811] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86062:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,812]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,812] 86062 | assign buf_V_11_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,812]       |                          ^
[2025-05-04 13:47:44,812] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86066:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,812]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,812] 86066 | assign buf_V_12_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,812]       |                          ^
[2025-05-04 13:47:44,812] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86070:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,812]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,812] 86070 | assign buf_V_13_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,812]       |                          ^
[2025-05-04 13:47:44,812] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86074:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,812]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,812] 86074 | assign buf_V_14_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,812]       |                          ^
[2025-05-04 13:47:44,812] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86078:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,812]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,812] 86078 | assign buf_V_15_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,812]       |                          ^
[2025-05-04 13:47:44,812] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86082:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,812]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,812] 86082 | assign buf_V_1_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,813]       |                         ^
[2025-05-04 13:47:44,813] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86086:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,813]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,813] 86086 | assign buf_V_2_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,813]       |                         ^
[2025-05-04 13:47:44,813] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86090:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,813]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,813] 86090 | assign buf_V_3_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,813]       |                         ^
[2025-05-04 13:47:44,813] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86094:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,813]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,813] 86094 | assign buf_V_4_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,813]       |                         ^
[2025-05-04 13:47:44,813] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86098:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,813]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,813] 86098 | assign buf_V_5_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,813]       |                         ^
[2025-05-04 13:47:44,813] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86102:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,813]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,813] 86102 | assign buf_V_6_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,813]       |                         ^
[2025-05-04 13:47:44,813] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86106:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,813]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,814] 86106 | assign buf_V_7_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,814]       |                         ^
[2025-05-04 13:47:44,814] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86110:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,814]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,814] 86110 | assign buf_V_8_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,814]       |                         ^
[2025-05-04 13:47:44,814] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86114:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,814]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,814] 86114 | assign buf_V_9_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,814]       |                         ^
[2025-05-04 13:47:44,814] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86118:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_552_p1' generates 64 bits.
[2025-05-04 13:47:44,814]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,814] 86118 | assign buf_V_address0 = zext_ln156_cast_fu_552_p1;
[2025-05-04 13:47:44,814]       |                       ^
[2025-05-04 13:47:44,814] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:86224:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156' generates 4 bits.
[2025-05-04 13:47:44,814]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-05-04 13:47:44,814] 86224 | assign zext_ln156_cast_fu_552_p1 = zext_ln156;
[2025-05-04 13:47:44,814]       |                                  ^
[2025-05-04 13:47:44,814] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:83646:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,814]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,814] 83646 | #0 ap_CS_fsm = 1'd1;
[2025-05-04 13:47:44,814]       |  ^
[2025-05-04 13:47:44,815] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:83647:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,815]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,815] 83647 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,815]       |  ^
[2025-05-04 13:47:44,815] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84069:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,815]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,815] 84069 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:44,815]       |                       ^
[2025-05-04 13:47:44,815] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84084:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,815]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,815] 84084 | assign buf_V_10_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,815]       |                          ^
[2025-05-04 13:47:44,815] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84088:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,815]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,815] 84088 | assign buf_V_11_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,815]       |                          ^
[2025-05-04 13:47:44,815] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84092:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,815]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,815] 84092 | assign buf_V_12_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,815]       |                          ^
[2025-05-04 13:47:44,815] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84096:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,815]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,816] 84096 | assign buf_V_13_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,816]       |                          ^
[2025-05-04 13:47:44,816] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84100:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,816]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,816] 84100 | assign buf_V_14_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,816]       |                          ^
[2025-05-04 13:47:44,816] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84104:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,816]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,816] 84104 | assign buf_V_15_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,816]       |                          ^
[2025-05-04 13:47:44,816] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84108:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,816]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,816] 84108 | assign buf_V_16_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,816]       |                          ^
[2025-05-04 13:47:44,816] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84112:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,816]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,816] 84112 | assign buf_V_17_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,816]       |                          ^
[2025-05-04 13:47:44,816] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84116:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,816]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,816] 84116 | assign buf_V_18_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,816]       |                          ^
[2025-05-04 13:47:44,817] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84120:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,817]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,817] 84120 | assign buf_V_19_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,817]       |                          ^
[2025-05-04 13:47:44,817] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84124:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,817]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,817] 84124 | assign buf_V_1_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,817]       |                         ^
[2025-05-04 13:47:44,817] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84128:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,817]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,817] 84128 | assign buf_V_2_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,817]       |                         ^
[2025-05-04 13:47:44,817] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84132:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,817]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,817] 84132 | assign buf_V_3_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,817]       |                         ^
[2025-05-04 13:47:44,817] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84136:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,817]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,817] 84136 | assign buf_V_4_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,817]       |                         ^
[2025-05-04 13:47:44,817] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84140:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,817]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,818] 84140 | assign buf_V_5_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,818]       |                         ^
[2025-05-04 13:47:44,818] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84144:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,818]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,818] 84144 | assign buf_V_6_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,818]       |                         ^
[2025-05-04 13:47:44,818] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84148:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,818]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,818] 84148 | assign buf_V_7_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,818]       |                         ^
[2025-05-04 13:47:44,818] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84152:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,818]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,818] 84152 | assign buf_V_8_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,818]       |                         ^
[2025-05-04 13:47:44,818] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84156:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,818]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,818] 84156 | assign buf_V_9_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,818]       |                         ^
[2025-05-04 13:47:44,818] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84160:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_370_p1' generates 64 bits.
[2025-05-04 13:47:44,818]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,818] 84160 | assign buf_V_address0 = i_cast_fu_370_p1;
[2025-05-04 13:47:44,818]       |                       ^
[2025-05-04 13:47:44,819] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:84164:25: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_i_1' generates 4 bits.
[2025-05-04 13:47:44,819]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402
[2025-05-04 13:47:44,819] 84164 | assign i_cast_fu_370_p1 = ap_sig_allocacmp_i_1;
[2025-05-04 13:47:44,819]       |                         ^
[2025-05-04 13:47:44,819] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76414:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,819]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,819] 76414 | #0 ap_CS_fsm = 1'd1;
[2025-05-04 13:47:44,819]       |  ^
[2025-05-04 13:47:44,819] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76415:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,819]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,819] 76415 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,819]       |  ^
[2025-05-04 13:47:44,819] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76901:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,819]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,819] 76901 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:44,819]       |                       ^
[2025-05-04 13:47:44,819] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76916:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,819]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,819] 76916 | assign buf_V_10_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,819]       |                          ^
[2025-05-04 13:47:44,819] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76920:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,820]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,820] 76920 | assign buf_V_11_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,820]       |                          ^
[2025-05-04 13:47:44,820] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76924:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,820]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,820] 76924 | assign buf_V_12_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,820]       |                          ^
[2025-05-04 13:47:44,820] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76928:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,820]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,820] 76928 | assign buf_V_13_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,820]       |                          ^
[2025-05-04 13:47:44,820] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76932:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,820]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,820] 76932 | assign buf_V_14_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,820]       |                          ^
[2025-05-04 13:47:44,820] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76936:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,820]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,820] 76936 | assign buf_V_15_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,820]       |                          ^
[2025-05-04 13:47:44,820] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76940:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,820]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,820] 76940 | assign buf_V_16_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,820]       |                          ^
[2025-05-04 13:47:44,821] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76944:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,821]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,821] 76944 | assign buf_V_17_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,821]       |                          ^
[2025-05-04 13:47:44,821] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76948:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,821]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,821] 76948 | assign buf_V_18_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,821]       |                          ^
[2025-05-04 13:47:44,821] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76952:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,821]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,821] 76952 | assign buf_V_19_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,821]       |                          ^
[2025-05-04 13:47:44,821] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76956:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,821]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,821] 76956 | assign buf_V_1_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,821]       |                         ^
[2025-05-04 13:47:44,821] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76960:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,821]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,821] 76960 | assign buf_V_20_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,821]       |                          ^
[2025-05-04 13:47:44,821] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76964:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,821]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,821] 76964 | assign buf_V_21_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,822]       |                          ^
[2025-05-04 13:47:44,822] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76968:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,822]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,822] 76968 | assign buf_V_22_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,822]       |                          ^
[2025-05-04 13:47:44,822] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76972:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,822]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,822] 76972 | assign buf_V_23_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,822]       |                          ^
[2025-05-04 13:47:44,822] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76976:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,822]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,822] 76976 | assign buf_V_2_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,822]       |                         ^
[2025-05-04 13:47:44,822] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76980:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,822]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,822] 76980 | assign buf_V_3_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,822]       |                         ^
[2025-05-04 13:47:44,822] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76984:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,822]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,822] 76984 | assign buf_V_4_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,822]       |                         ^
[2025-05-04 13:47:44,822] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76988:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,823]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,823] 76988 | assign buf_V_5_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,823]       |                         ^
[2025-05-04 13:47:44,823] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76992:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,823]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,823] 76992 | assign buf_V_6_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,823]       |                         ^
[2025-05-04 13:47:44,823] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:76996:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,823]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,823] 76996 | assign buf_V_7_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,823]       |                         ^
[2025-05-04 13:47:44,823] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:77000:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,823]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,823] 77000 | assign buf_V_8_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,823]       |                         ^
[2025-05-04 13:47:44,823] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:77004:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,823]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,823] 77004 | assign buf_V_9_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,823]       |                         ^
[2025-05-04 13:47:44,823] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:77008:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_436_p1' generates 64 bits.
[2025-05-04 13:47:44,823]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,823] 77008 | assign buf_V_address0 = i_cast_fu_436_p1;
[2025-05-04 13:47:44,823]       |                       ^
[2025-05-04 13:47:44,824] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:77012:25: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_i_1' generates 3 bits.
[2025-05-04 13:47:44,824]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466
[2025-05-04 13:47:44,824] 77012 | assign i_cast_fu_436_p1 = ap_sig_allocacmp_i_1;
[2025-05-04 13:47:44,824]       |                         ^
[2025-05-04 13:47:44,824] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:75012:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,824]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,824] 75012 | #0 ap_loop_init_int = 1'b1;
[2025-05-04 13:47:44,824]       |  ^
[2025-05-04 13:47:44,824] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:75013:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,824]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53.flow_control_loop_pipe_sequential_init_U
[2025-05-04 13:47:44,824] 75013 | #0 ap_done_cache = 1'b0;
[2025-05-04 13:47:44,824]       |  ^
[2025-05-04 13:47:44,824] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:65781:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,824]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244
[2025-05-04 13:47:44,824] 65781 | #0 ap_CS_fsm = 1'd1;
[2025-05-04 13:47:44,824]       |  ^
[2025-05-04 13:47:44,824] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:65782:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,824]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244
[2025-05-04 13:47:44,824] 65782 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,824]       |  ^
[2025-05-04 13:47:44,824] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:66172:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,824]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244
[2025-05-04 13:47:44,825] 66172 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:44,825]       |                       ^
[2025-05-04 13:47:44,825] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:66189:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_306_p1' generates 64 bits.
[2025-05-04 13:47:44,825]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244
[2025-05-04 13:47:44,825] 66189 | assign buf_V_1_address0 = zext_ln156_cast_fu_306_p1;
[2025-05-04 13:47:44,825]       |                         ^
[2025-05-04 13:47:44,825] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:66193:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_306_p1' generates 64 bits.
[2025-05-04 13:47:44,825]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244
[2025-05-04 13:47:44,825] 66193 | assign buf_V_2_address0 = zext_ln156_cast_fu_306_p1;
[2025-05-04 13:47:44,825]       |                         ^
[2025-05-04 13:47:44,825] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:66197:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_306_p1' generates 64 bits.
[2025-05-04 13:47:44,825]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244
[2025-05-04 13:47:44,825] 66197 | assign buf_V_3_address0 = zext_ln156_cast_fu_306_p1;
[2025-05-04 13:47:44,825]       |                         ^
[2025-05-04 13:47:44,825] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:66201:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_306_p1' generates 64 bits.
[2025-05-04 13:47:44,825]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244
[2025-05-04 13:47:44,825] 66201 | assign buf_V_4_address0 = zext_ln156_cast_fu_306_p1;
[2025-05-04 13:47:44,825]       |                         ^
[2025-05-04 13:47:44,825] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:66205:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_306_p1' generates 64 bits.
[2025-05-04 13:47:44,825]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244
[2025-05-04 13:47:44,825] 66205 | assign buf_V_5_address0 = zext_ln156_cast_fu_306_p1;
[2025-05-04 13:47:44,825]       |                         ^
[2025-05-04 13:47:44,825] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:66209:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_306_p1' generates 64 bits.
[2025-05-04 13:47:44,826]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244
[2025-05-04 13:47:44,826] 66209 | assign buf_V_6_address0 = zext_ln156_cast_fu_306_p1;
[2025-05-04 13:47:44,826]       |                         ^
[2025-05-04 13:47:44,826] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:66213:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_306_p1' generates 64 bits.
[2025-05-04 13:47:44,826]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244
[2025-05-04 13:47:44,826] 66213 | assign buf_V_7_address0 = zext_ln156_cast_fu_306_p1;
[2025-05-04 13:47:44,826]       |                         ^
[2025-05-04 13:47:44,826] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:66217:23: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_306_p1' generates 64 bits.
[2025-05-04 13:47:44,826]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244
[2025-05-04 13:47:44,826] 66217 | assign buf_V_address0 = zext_ln156_cast_fu_306_p1;
[2025-05-04 13:47:44,826]       |                       ^
[2025-05-04 13:47:44,826] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:66275:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156' generates 6 bits.
[2025-05-04 13:47:44,826]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244
[2025-05-04 13:47:44,826] 66275 | assign zext_ln156_cast_fu_306_p1 = zext_ln156;
[2025-05-04 13:47:44,826]       |                                  ^
[2025-05-04 13:47:44,826] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62233:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,826]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,826] 62233 | #0 ap_CS_fsm = 1'd1;
[2025-05-04 13:47:44,826]       |  ^
[2025-05-04 13:47:44,826] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62234:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,826]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,826] 62234 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,827]       |  ^
[2025-05-04 13:47:44,827] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62528:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,827]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,827] 62528 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:44,827]       |                       ^
[2025-05-04 13:47:44,827] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62543:26: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_244_p1' generates 64 bits.
[2025-05-04 13:47:44,827]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,827] 62543 | assign buf_V_10_address0 = i_cast_fu_244_p1;
[2025-05-04 13:47:44,827]       |                          ^
[2025-05-04 13:47:44,827] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62547:26: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_244_p1' generates 64 bits.
[2025-05-04 13:47:44,827]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,827] 62547 | assign buf_V_11_address0 = i_cast_fu_244_p1;
[2025-05-04 13:47:44,827]       |                          ^
[2025-05-04 13:47:44,827] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62551:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_244_p1' generates 64 bits.
[2025-05-04 13:47:44,827]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,827] 62551 | assign buf_V_1_address0 = i_cast_fu_244_p1;
[2025-05-04 13:47:44,827]       |                         ^
[2025-05-04 13:47:44,827] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62555:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_244_p1' generates 64 bits.
[2025-05-04 13:47:44,827]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,827] 62555 | assign buf_V_2_address0 = i_cast_fu_244_p1;
[2025-05-04 13:47:44,827]       |                         ^
[2025-05-04 13:47:44,827] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62559:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_244_p1' generates 64 bits.
[2025-05-04 13:47:44,828]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,828] 62559 | assign buf_V_3_address0 = i_cast_fu_244_p1;
[2025-05-04 13:47:44,828]       |                         ^
[2025-05-04 13:47:44,828] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62563:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_244_p1' generates 64 bits.
[2025-05-04 13:47:44,828]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,828] 62563 | assign buf_V_4_address0 = i_cast_fu_244_p1;
[2025-05-04 13:47:44,828]       |                         ^
[2025-05-04 13:47:44,828] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62567:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_244_p1' generates 64 bits.
[2025-05-04 13:47:44,828]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,828] 62567 | assign buf_V_5_address0 = i_cast_fu_244_p1;
[2025-05-04 13:47:44,828]       |                         ^
[2025-05-04 13:47:44,828] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62571:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_244_p1' generates 64 bits.
[2025-05-04 13:47:44,828]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,828] 62571 | assign buf_V_6_address0 = i_cast_fu_244_p1;
[2025-05-04 13:47:44,828]       |                         ^
[2025-05-04 13:47:44,828] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62575:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_244_p1' generates 64 bits.
[2025-05-04 13:47:44,828]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,828] 62575 | assign buf_V_7_address0 = i_cast_fu_244_p1;
[2025-05-04 13:47:44,828]       |                         ^
[2025-05-04 13:47:44,828] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62579:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_244_p1' generates 64 bits.
[2025-05-04 13:47:44,828]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,828] 62579 | assign buf_V_8_address0 = i_cast_fu_244_p1;
[2025-05-04 13:47:44,828]       |                         ^
[2025-05-04 13:47:44,829] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62583:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_244_p1' generates 64 bits.
[2025-05-04 13:47:44,829]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,829] 62583 | assign buf_V_9_address0 = i_cast_fu_244_p1;
[2025-05-04 13:47:44,829]       |                         ^
[2025-05-04 13:47:44,829] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62587:23: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_244_p1' generates 64 bits.
[2025-05-04 13:47:44,829]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,829] 62587 | assign buf_V_address0 = i_cast_fu_244_p1;
[2025-05-04 13:47:44,829]       |                       ^
[2025-05-04 13:47:44,829] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:62591:25: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_i_1' generates 6 bits.
[2025-05-04 13:47:44,829]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274
[2025-05-04 13:47:44,829] 62591 | assign i_cast_fu_244_p1 = ap_sig_allocacmp_i_1;
[2025-05-04 13:47:44,829]       |                         ^
[2025-05-04 13:47:44,829] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60267:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,829]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,829] 60267 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-04 13:47:44,829]       |  ^
[2025-05-04 13:47:44,829] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60268:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,829]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,829] 60268 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-04 13:47:44,829]       |  ^
[2025-05-04 13:47:44,829] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60269:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,829]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,829] 60269 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,830]       |  ^
[2025-05-04 13:47:44,830] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60673:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,830]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,830] 60673 |             ap_NS_iter0_fsm = 'bx;
[2025-05-04 13:47:44,830]       |                             ^
[2025-05-04 13:47:44,830] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60697:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,830]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,830] 60697 |             ap_NS_iter1_fsm = 'bx;
[2025-05-04 13:47:44,830]       |                             ^
[2025-05-04 13:47:44,830] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60728:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,830]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,830] 60728 | assign buf_V_10_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,830]       |                          ^
[2025-05-04 13:47:44,830] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60732:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,830]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,830] 60732 | assign buf_V_11_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,830]       |                          ^
[2025-05-04 13:47:44,830] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60736:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,830]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,830] 60736 | assign buf_V_12_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,830]       |                          ^
[2025-05-04 13:47:44,830] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60740:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,831]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,831] 60740 | assign buf_V_13_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,831]       |                          ^
[2025-05-04 13:47:44,831] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60744:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,831]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,831] 60744 | assign buf_V_14_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,831]       |                          ^
[2025-05-04 13:47:44,831] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60748:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,831]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,831] 60748 | assign buf_V_15_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,831]       |                          ^
[2025-05-04 13:47:44,831] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60752:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,831]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,831] 60752 | assign buf_V_1_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,831]       |                         ^
[2025-05-04 13:47:44,831] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60756:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,831]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,831] 60756 | assign buf_V_2_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,831]       |                         ^
[2025-05-04 13:47:44,831] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60760:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,831]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,831] 60760 | assign buf_V_3_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,832]       |                         ^
[2025-05-04 13:47:44,832] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60764:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,832]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,832] 60764 | assign buf_V_4_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,832]       |                         ^
[2025-05-04 13:47:44,832] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60768:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,832]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,832] 60768 | assign buf_V_5_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,832]       |                         ^
[2025-05-04 13:47:44,832] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60772:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,832]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,832] 60772 | assign buf_V_6_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,832]       |                         ^
[2025-05-04 13:47:44,832] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60776:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,832]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,832] 60776 | assign buf_V_7_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,832]       |                         ^
[2025-05-04 13:47:44,832] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60780:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,832]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,832] 60780 | assign buf_V_8_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,832]       |                         ^
[2025-05-04 13:47:44,832] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60784:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,832]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,833] 60784 | assign buf_V_9_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,833]       |                         ^
[2025-05-04 13:47:44,833] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60788:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-05-04 13:47:44,833]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,833] 60788 | assign buf_V_address0 = outpix_cast_fu_329_p1;
[2025-05-04 13:47:44,833]       |                       ^
[2025-05-04 13:47:44,833] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:60798:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 5 bits.
[2025-05-04 13:47:44,833]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-05-04 13:47:44,833] 60798 | assign outpix_cast_fu_329_p1 = ap_sig_allocacmp_outpix_1;
[2025-05-04 13:47:44,833]       |                              ^
[2025-05-04 13:47:44,833] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:55851:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,833]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,833] 55851 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-04 13:47:44,833]       |  ^
[2025-05-04 13:47:44,833] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:55852:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,833]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,833] 55852 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-04 13:47:44,833]       |  ^
[2025-05-04 13:47:44,833] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:55853:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,833]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,833] 55853 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,833]       |  ^
[2025-05-04 13:47:44,833] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56321:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,834]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,834] 56321 |             ap_NS_iter0_fsm = 'bx;
[2025-05-04 13:47:44,834]       |                             ^
[2025-05-04 13:47:44,834] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56345:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,834]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,834] 56345 |             ap_NS_iter1_fsm = 'bx;
[2025-05-04 13:47:44,834]       |                             ^
[2025-05-04 13:47:44,834] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56376:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,834]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,834] 56376 | assign buf_V_10_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,834]       |                          ^
[2025-05-04 13:47:44,834] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56380:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,834]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,834] 56380 | assign buf_V_11_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,834]       |                          ^
[2025-05-04 13:47:44,834] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56384:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,834]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,834] 56384 | assign buf_V_12_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,834]       |                          ^
[2025-05-04 13:47:44,834] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56388:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,835]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,835] 56388 | assign buf_V_13_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,835]       |                          ^
[2025-05-04 13:47:44,835] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56392:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,835]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,835] 56392 | assign buf_V_14_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,835]       |                          ^
[2025-05-04 13:47:44,835] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56396:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,835]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,835] 56396 | assign buf_V_15_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,835]       |                          ^
[2025-05-04 13:47:44,835] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56400:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,835]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,835] 56400 | assign buf_V_16_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,835]       |                          ^
[2025-05-04 13:47:44,835] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56404:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,835]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,835] 56404 | assign buf_V_17_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,835]       |                          ^
[2025-05-04 13:47:44,835] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56408:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,835]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,835] 56408 | assign buf_V_18_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,836]       |                          ^
[2025-05-04 13:47:44,836] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56412:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,836]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,836] 56412 | assign buf_V_19_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,836]       |                          ^
[2025-05-04 13:47:44,836] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56416:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,836]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,836] 56416 | assign buf_V_1_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,836]       |                         ^
[2025-05-04 13:47:44,836] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56420:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,836]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,836] 56420 | assign buf_V_2_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,836]       |                         ^
[2025-05-04 13:47:44,836] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56424:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,836]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,836] 56424 | assign buf_V_3_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,836]       |                         ^
[2025-05-04 13:47:44,836] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56428:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,836]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,836] 56428 | assign buf_V_4_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,836]       |                         ^
[2025-05-04 13:47:44,836] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56432:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,836]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,837] 56432 | assign buf_V_5_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,837]       |                         ^
[2025-05-04 13:47:44,837] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56436:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,837]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,837] 56436 | assign buf_V_6_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,837]       |                         ^
[2025-05-04 13:47:44,837] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56440:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,837]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,837] 56440 | assign buf_V_7_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,837]       |                         ^
[2025-05-04 13:47:44,837] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56444:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,837]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,837] 56444 | assign buf_V_8_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,837]       |                         ^
[2025-05-04 13:47:44,837] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56448:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,837]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,837] 56448 | assign buf_V_9_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,837]       |                         ^
[2025-05-04 13:47:44,837] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56452:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_391_p1' generates 64 bits.
[2025-05-04 13:47:44,837]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,837] 56452 | assign buf_V_address0 = outpix_cast_fu_391_p1;
[2025-05-04 13:47:44,837]       |                       ^
[2025-05-04 13:47:44,837] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:56462:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 4 bits.
[2025-05-04 13:47:44,838]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446
[2025-05-04 13:47:44,838] 56462 | assign outpix_cast_fu_391_p1 = ap_sig_allocacmp_outpix_1;
[2025-05-04 13:47:44,838]       |                              ^
[2025-05-04 13:47:44,838] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:42652:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,838]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,838] 42652 | #0 ap_CS_fsm = 1'd1;
[2025-05-04 13:47:44,838]       |  ^
[2025-05-04 13:47:44,838] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:42653:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,838]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,838] 42653 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,838]       |  ^
[2025-05-04 13:47:44,838] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:43179:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,838]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,838] 43179 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:44,838]       |                       ^
[2025-05-04 13:47:44,838] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:43196:26: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_430_p1' generates 64 bits.
[2025-05-04 13:47:44,838]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,838] 43196 | assign buf_V_10_address0 = zext_ln156_cast_fu_430_p1;
[2025-05-04 13:47:44,838]       |                          ^
[2025-05-04 13:47:44,838] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:43200:26: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_430_p1' generates 64 bits.
[2025-05-04 13:47:44,838]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,838] 43200 | assign buf_V_11_address0 = zext_ln156_cast_fu_430_p1;
[2025-05-04 13:47:44,839]       |                          ^
[2025-05-04 13:47:44,839] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:43204:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_430_p1' generates 64 bits.
[2025-05-04 13:47:44,839]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,839] 43204 | assign buf_V_1_address0 = zext_ln156_cast_fu_430_p1;
[2025-05-04 13:47:44,839]       |                         ^
[2025-05-04 13:47:44,839] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:43208:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_430_p1' generates 64 bits.
[2025-05-04 13:47:44,839]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,839] 43208 | assign buf_V_2_address0 = zext_ln156_cast_fu_430_p1;
[2025-05-04 13:47:44,839]       |                         ^
[2025-05-04 13:47:44,839] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:43212:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_430_p1' generates 64 bits.
[2025-05-04 13:47:44,839]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,839] 43212 | assign buf_V_3_address0 = zext_ln156_cast_fu_430_p1;
[2025-05-04 13:47:44,839]       |                         ^
[2025-05-04 13:47:44,839] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:43216:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_430_p1' generates 64 bits.
[2025-05-04 13:47:44,839]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,839] 43216 | assign buf_V_4_address0 = zext_ln156_cast_fu_430_p1;
[2025-05-04 13:47:44,839]       |                         ^
[2025-05-04 13:47:44,839] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:43220:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_430_p1' generates 64 bits.
[2025-05-04 13:47:44,839]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,839] 43220 | assign buf_V_5_address0 = zext_ln156_cast_fu_430_p1;
[2025-05-04 13:47:44,839]       |                         ^
[2025-05-04 13:47:44,839] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:43224:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_430_p1' generates 64 bits.
[2025-05-04 13:47:44,840]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,840] 43224 | assign buf_V_6_address0 = zext_ln156_cast_fu_430_p1;
[2025-05-04 13:47:44,840]       |                         ^
[2025-05-04 13:47:44,840] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:43228:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_430_p1' generates 64 bits.
[2025-05-04 13:47:44,840]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,840] 43228 | assign buf_V_7_address0 = zext_ln156_cast_fu_430_p1;
[2025-05-04 13:47:44,840]       |                         ^
[2025-05-04 13:47:44,840] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:43232:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_430_p1' generates 64 bits.
[2025-05-04 13:47:44,840]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,840] 43232 | assign buf_V_8_address0 = zext_ln156_cast_fu_430_p1;
[2025-05-04 13:47:44,840]       |                         ^
[2025-05-04 13:47:44,840] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:43236:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_430_p1' generates 64 bits.
[2025-05-04 13:47:44,840]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,840] 43236 | assign buf_V_9_address0 = zext_ln156_cast_fu_430_p1;
[2025-05-04 13:47:44,840]       |                         ^
[2025-05-04 13:47:44,840] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:43240:23: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_430_p1' generates 64 bits.
[2025-05-04 13:47:44,840]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,840] 43240 | assign buf_V_address0 = zext_ln156_cast_fu_430_p1;
[2025-05-04 13:47:44,840]       |                       ^
[2025-05-04 13:47:44,840] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:43322:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156' generates 5 bits.
[2025-05-04 13:47:44,840]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320
[2025-05-04 13:47:44,840] 43322 | assign zext_ln156_cast_fu_430_p1 = zext_ln156;
[2025-05-04 13:47:44,840]       |                                  ^
[2025-05-04 13:47:44,841] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:41656:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,841]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210
[2025-05-04 13:47:44,841] 41656 | #0 ap_CS_fsm = 1'd1;
[2025-05-04 13:47:44,841]       |  ^
[2025-05-04 13:47:44,841] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:41657:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,841]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210
[2025-05-04 13:47:44,841] 41657 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,841]       |  ^
[2025-05-04 13:47:44,841] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:41887:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,841]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210
[2025-05-04 13:47:44,841] 41887 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:44,841]       |                       ^
[2025-05-04 13:47:44,841] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:41902:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_180_p1' generates 64 bits.
[2025-05-04 13:47:44,841]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210
[2025-05-04 13:47:44,841] 41902 | assign buf_V_1_address0 = i_cast_fu_180_p1;
[2025-05-04 13:47:44,841]       |                         ^
[2025-05-04 13:47:44,841] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:41906:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_180_p1' generates 64 bits.
[2025-05-04 13:47:44,841]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210
[2025-05-04 13:47:44,841] 41906 | assign buf_V_2_address0 = i_cast_fu_180_p1;
[2025-05-04 13:47:44,841]       |                         ^
[2025-05-04 13:47:44,841] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:41910:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_180_p1' generates 64 bits.
[2025-05-04 13:47:44,841]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210
[2025-05-04 13:47:44,842] 41910 | assign buf_V_3_address0 = i_cast_fu_180_p1;
[2025-05-04 13:47:44,842]       |                         ^
[2025-05-04 13:47:44,842] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:41914:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_180_p1' generates 64 bits.
[2025-05-04 13:47:44,842]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210
[2025-05-04 13:47:44,842] 41914 | assign buf_V_4_address0 = i_cast_fu_180_p1;
[2025-05-04 13:47:44,842]       |                         ^
[2025-05-04 13:47:44,842] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:41918:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_180_p1' generates 64 bits.
[2025-05-04 13:47:44,842]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210
[2025-05-04 13:47:44,842] 41918 | assign buf_V_5_address0 = i_cast_fu_180_p1;
[2025-05-04 13:47:44,842]       |                         ^
[2025-05-04 13:47:44,842] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:41922:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_180_p1' generates 64 bits.
[2025-05-04 13:47:44,842]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210
[2025-05-04 13:47:44,842] 41922 | assign buf_V_6_address0 = i_cast_fu_180_p1;
[2025-05-04 13:47:44,842]       |                         ^
[2025-05-04 13:47:44,842] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:41926:25: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_180_p1' generates 64 bits.
[2025-05-04 13:47:44,842]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210
[2025-05-04 13:47:44,842] 41926 | assign buf_V_7_address0 = i_cast_fu_180_p1;
[2025-05-04 13:47:44,842]       |                         ^
[2025-05-04 13:47:44,842] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:41930:23: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_180_p1' generates 64 bits.
[2025-05-04 13:47:44,842]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210
[2025-05-04 13:47:44,842] 41930 | assign buf_V_address0 = i_cast_fu_180_p1;
[2025-05-04 13:47:44,842]       |                       ^
[2025-05-04 13:47:44,842] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:41934:25: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_i_1' generates 7 bits.
[2025-05-04 13:47:44,843]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210
[2025-05-04 13:47:44,843] 41934 | assign i_cast_fu_180_p1 = ap_sig_allocacmp_i_1;
[2025-05-04 13:47:44,843]       |                         ^
[2025-05-04 13:47:44,843] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40181:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,843]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,843] 40181 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-04 13:47:44,843]       |  ^
[2025-05-04 13:47:44,843] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40182:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,843]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,843] 40182 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-04 13:47:44,843]       |  ^
[2025-05-04 13:47:44,843] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40183:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,843]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,843] 40183 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,843]       |  ^
[2025-05-04 13:47:44,843] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40715:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,843]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,843] 40715 |             ap_NS_iter0_fsm = 'bx;
[2025-05-04 13:47:44,843]       |                             ^
[2025-05-04 13:47:44,843] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40739:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,843]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,843] 40739 |             ap_NS_iter1_fsm = 'bx;
[2025-05-04 13:47:44,844]       |                             ^
[2025-05-04 13:47:44,844] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40770:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,844]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,844] 40770 | assign buf_V_10_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,844]       |                          ^
[2025-05-04 13:47:44,844] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40774:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,844]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,844] 40774 | assign buf_V_11_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,844]       |                          ^
[2025-05-04 13:47:44,844] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40778:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,844]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,844] 40778 | assign buf_V_12_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,844]       |                          ^
[2025-05-04 13:47:44,844] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40782:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,844]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,844] 40782 | assign buf_V_13_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,844]       |                          ^
[2025-05-04 13:47:44,844] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40786:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,844]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,844] 40786 | assign buf_V_14_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,844]       |                          ^
[2025-05-04 13:47:44,844] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40790:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,845]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,845] 40790 | assign buf_V_15_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,845]       |                          ^
[2025-05-04 13:47:44,845] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40794:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,845]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,845] 40794 | assign buf_V_16_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,845]       |                          ^
[2025-05-04 13:47:44,845] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40798:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,845]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,845] 40798 | assign buf_V_17_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,845]       |                          ^
[2025-05-04 13:47:44,845] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40802:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,845]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,845] 40802 | assign buf_V_18_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,845]       |                          ^
[2025-05-04 13:47:44,845] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40806:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,845]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,845] 40806 | assign buf_V_19_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,845]       |                          ^
[2025-05-04 13:47:44,845] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40810:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,845]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,845] 40810 | assign buf_V_1_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,845]       |                         ^
[2025-05-04 13:47:44,846] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40814:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,846]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,846] 40814 | assign buf_V_20_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,846]       |                          ^
[2025-05-04 13:47:44,846] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40818:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,846]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,846] 40818 | assign buf_V_21_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,846]       |                          ^
[2025-05-04 13:47:44,846] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40822:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,846]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,846] 40822 | assign buf_V_22_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,846]       |                          ^
[2025-05-04 13:47:44,846] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40826:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,846]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,846] 40826 | assign buf_V_23_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,846]       |                          ^
[2025-05-04 13:47:44,846] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40830:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,846]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,846] 40830 | assign buf_V_2_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,846]       |                         ^
[2025-05-04 13:47:44,846] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40834:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,846]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,846] 40834 | assign buf_V_3_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,847]       |                         ^
[2025-05-04 13:47:44,847] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40838:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,847]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,847] 40838 | assign buf_V_4_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,847]       |                         ^
[2025-05-04 13:47:44,847] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40842:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,847]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,847] 40842 | assign buf_V_5_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,847]       |                         ^
[2025-05-04 13:47:44,847] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40846:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,847]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,847] 40846 | assign buf_V_6_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,847]       |                         ^
[2025-05-04 13:47:44,847] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40850:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,847]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,847] 40850 | assign buf_V_7_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,847]       |                         ^
[2025-05-04 13:47:44,847] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40854:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,847]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,847] 40854 | assign buf_V_8_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,847]       |                         ^
[2025-05-04 13:47:44,847] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40858:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,848]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,848] 40858 | assign buf_V_9_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,848]       |                         ^
[2025-05-04 13:47:44,848] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40862:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_457_p1' generates 64 bits.
[2025-05-04 13:47:44,848]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,848] 40862 | assign buf_V_address0 = outpix_cast_fu_457_p1;
[2025-05-04 13:47:44,848]       |                       ^
[2025-05-04 13:47:44,848] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:40872:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 3 bits.
[2025-05-04 13:47:44,848]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518
[2025-05-04 13:47:44,848] 40872 | assign outpix_cast_fu_457_p1 = ap_sig_allocacmp_outpix_1;
[2025-05-04 13:47:44,848]       |                              ^
[2025-05-04 13:47:44,848] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:38251:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,848]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,848] 38251 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-04 13:47:44,848]       |  ^
[2025-05-04 13:47:44,848] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:38252:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,848]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,848] 38252 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-04 13:47:44,848]       |  ^
[2025-05-04 13:47:44,848] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:38253:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,848]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,848] 38253 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-05-04 13:47:44,848]       |  ^
[2025-05-04 13:47:44,849] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:38254:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,849]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,849] 38254 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-05-04 13:47:44,849]       |  ^
[2025-05-04 13:47:44,849] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:38255:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,849]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,849] 38255 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-05-04 13:47:44,849]       |  ^
[2025-05-04 13:47:44,849] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:38256:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,849]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,849] 38256 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,849]       |  ^
[2025-05-04 13:47:44,849] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39104:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,849]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,849] 39104 |             ap_NS_iter0_fsm = 'bx;
[2025-05-04 13:47:44,849]       |                             ^
[2025-05-04 13:47:44,849] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39128:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,849]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,849] 39128 |             ap_NS_iter1_fsm = 'bx;
[2025-05-04 13:47:44,849]       |                             ^
[2025-05-04 13:47:44,849] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39152:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,849]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,849] 39152 |             ap_NS_iter2_fsm = 'bx;
[2025-05-04 13:47:44,850]       |                             ^
[2025-05-04 13:47:44,850] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39176:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,850]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,850] 39176 |             ap_NS_iter3_fsm = 'bx;
[2025-05-04 13:47:44,850]       |                             ^
[2025-05-04 13:47:44,850] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39200:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,850]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,850] 39200 |             ap_NS_iter4_fsm = 'bx;
[2025-05-04 13:47:44,850]       |                             ^
[2025-05-04 13:47:44,850] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39279:46: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,850]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,850] 39279 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_456 = 'bx;
[2025-05-04 13:47:44,850]       |                                              ^
[2025-05-04 13:47:44,850] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39289:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1262_p00' generates 12 bits.
[2025-05-04 13:47:44,850]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,850] 39289 | assign grp_fu_1262_p0 = grp_fu_1262_p00;
[2025-05-04 13:47:44,850]       |                       ^
[2025-05-04 13:47:44,850] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39291:24: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'ap_phi_reg_pp0_iter1_inElem_1_reg_456' generates 8 bits.
[2025-05-04 13:47:44,850]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,850] 39291 | assign grp_fu_1262_p00 = ap_phi_reg_pp0_iter1_inElem_1_reg_456;
[2025-05-04 13:47:44,850]       |                        ^
[2025-05-04 13:47:44,850] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39337:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_1458_pp0_iter2_reg' generates 32 bits.
[2025-05-04 13:47:44,851]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,851] 39337 | assign idxprom2_i_fu_886_p1 = nf_2_reg_1458_pp0_iter2_reg;
[2025-05-04 13:47:44,851]       |                             ^
[2025-05-04 13:47:44,851] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39343:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_1247_p2' generates 4 bits.
[2025-05-04 13:47:44,851]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,851] 39343 | assign out_V_TDATA = result_V_2_fu_1247_p2;
[2025-05-04 13:47:44,851]       |                    ^
[2025-05-04 13:47:44,851] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39345:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_886_p1' generates 64 bits.
[2025-05-04 13:47:44,851]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,851] 39345 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_886_p1;
[2025-05-04 13:47:44,851]       |                                ^
[2025-05-04 13:47:44,851] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39347:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_886_p1' generates 64 bits.
[2025-05-04 13:47:44,851]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,851] 39347 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_886_p1;
[2025-05-04 13:47:44,851]       |                                 ^
[2025-05-04 13:47:44,851] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39349:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_886_p1' generates 64 bits.
[2025-05-04 13:47:44,851]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,851] 39349 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_886_p1;
[2025-05-04 13:47:44,851]       |                                 ^
[2025-05-04 13:47:44,851] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39351:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_886_p1' generates 64 bits.
[2025-05-04 13:47:44,851]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,852] 39351 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_886_p1;
[2025-05-04 13:47:44,852]       |                                 ^
[2025-05-04 13:47:44,852] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39353:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_886_p1' generates 64 bits.
[2025-05-04 13:47:44,852]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,852] 39353 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_886_p1;
[2025-05-04 13:47:44,852]       |                                 ^
[2025-05-04 13:47:44,852] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39355:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_886_p1' generates 64 bits.
[2025-05-04 13:47:44,852]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,852] 39355 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_886_p1;
[2025-05-04 13:47:44,852]       |                                 ^
[2025-05-04 13:47:44,852] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39357:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_886_p1' generates 64 bits.
[2025-05-04 13:47:44,852]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,852] 39357 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_886_p1;
[2025-05-04 13:47:44,852]       |                                ^
[2025-05-04 13:47:44,852] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39359:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_886_p1' generates 64 bits.
[2025-05-04 13:47:44,852]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,852] 39359 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_886_p1;
[2025-05-04 13:47:44,852]       |                                ^
[2025-05-04 13:47:44,852] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39361:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_886_p1' generates 64 bits.
[2025-05-04 13:47:44,852]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,852] 39361 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_886_p1;
[2025-05-04 13:47:44,852]       |                                ^
[2025-05-04 13:47:44,852] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39363:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_886_p1' generates 64 bits.
[2025-05-04 13:47:44,853]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,853] 39363 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_886_p1;
[2025-05-04 13:47:44,853]       |                                ^
[2025-05-04 13:47:44,853] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39365:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_886_p1' generates 64 bits.
[2025-05-04 13:47:44,853]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,853] 39365 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_886_p1;
[2025-05-04 13:47:44,853]       |                                ^
[2025-05-04 13:47:44,853] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39367:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_886_p1' generates 64 bits.
[2025-05-04 13:47:44,853]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,853] 39367 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_886_p1;
[2025-05-04 13:47:44,853]       |                                ^
[2025-05-04 13:47:44,853] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39369:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_886_p1' generates 64 bits.
[2025-05-04 13:47:44,853]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,853] 39369 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_886_p1;
[2025-05-04 13:47:44,853]       |                                ^
[2025-05-04 13:47:44,853] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39371:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_886_p1' generates 64 bits.
[2025-05-04 13:47:44,853]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,853] 39371 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_886_p1;
[2025-05-04 13:47:44,853]       |                                ^
[2025-05-04 13:47:44,853] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39373:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_886_p1' generates 64 bits.
[2025-05-04 13:47:44,853]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,853] 39373 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_886_p1;
[2025-05-04 13:47:44,854]       |                                ^
[2025-05-04 13:47:44,854] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39413:29: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_909_p2' generates 1 bits.
[2025-05-04 13:47:44,854]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,854] 39413 | assign zext_ln215_fu_915_p1 = result_V_fu_909_p2;
[2025-05-04 13:47:44,854]       |                             ^
[2025-05-04 13:47:44,854] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39415:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_1074_p2' generates 1 bits.
[2025-05-04 13:47:44,854]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,854] 39415 | assign zext_ln218_10_fu_1080_p1 = xor_ln1039_10_fu_1074_p2;
[2025-05-04 13:47:44,854]       |                                 ^
[2025-05-04 13:47:44,854] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39417:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_1089_p2' generates 1 bits.
[2025-05-04 13:47:44,854]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,854] 39417 | assign zext_ln218_11_fu_1095_p1 = xor_ln1039_11_fu_1089_p2;
[2025-05-04 13:47:44,854]       |                                 ^
[2025-05-04 13:47:44,854] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39419:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_1104_p2' generates 1 bits.
[2025-05-04 13:47:44,854]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,854] 39419 | assign zext_ln218_12_fu_1110_p1 = xor_ln1039_12_fu_1104_p2;
[2025-05-04 13:47:44,854]       |                                 ^
[2025-05-04 13:47:44,854] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39421:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_939_p2' generates 1 bits.
[2025-05-04 13:47:44,854]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,854] 39421 | assign zext_ln218_1_fu_945_p1 = xor_ln1039_1_fu_939_p2;
[2025-05-04 13:47:44,854]       |                               ^
[2025-05-04 13:47:44,854] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39423:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_954_p2' generates 1 bits.
[2025-05-04 13:47:44,854]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,855] 39423 | assign zext_ln218_2_fu_960_p1 = xor_ln1039_2_fu_954_p2;
[2025-05-04 13:47:44,855]       |                               ^
[2025-05-04 13:47:44,855] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39425:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_969_p2' generates 1 bits.
[2025-05-04 13:47:44,855]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,855] 39425 | assign zext_ln218_3_fu_975_p1 = xor_ln1039_3_fu_969_p2;
[2025-05-04 13:47:44,855]       |                               ^
[2025-05-04 13:47:44,855] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39427:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_984_p2' generates 1 bits.
[2025-05-04 13:47:44,855]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,855] 39427 | assign zext_ln218_4_fu_990_p1 = xor_ln1039_4_fu_984_p2;
[2025-05-04 13:47:44,855]       |                               ^
[2025-05-04 13:47:44,855] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39429:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_999_p2' generates 1 bits.
[2025-05-04 13:47:44,855]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,855] 39429 | assign zext_ln218_5_fu_1005_p1 = xor_ln1039_5_fu_999_p2;
[2025-05-04 13:47:44,855]       |                                ^
[2025-05-04 13:47:44,855] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39431:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_1014_p2' generates 1 bits.
[2025-05-04 13:47:44,855]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,855] 39431 | assign zext_ln218_6_fu_1020_p1 = xor_ln1039_6_fu_1014_p2;
[2025-05-04 13:47:44,855]       |                                ^
[2025-05-04 13:47:44,855] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39433:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_1029_p2' generates 1 bits.
[2025-05-04 13:47:44,855]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,855] 39433 | assign zext_ln218_7_fu_1035_p1 = xor_ln1039_7_fu_1029_p2;
[2025-05-04 13:47:44,855]       |                                ^
[2025-05-04 13:47:44,855] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39435:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_1044_p2' generates 1 bits.
[2025-05-04 13:47:44,856]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,856] 39435 | assign zext_ln218_8_fu_1050_p1 = xor_ln1039_8_fu_1044_p2;
[2025-05-04 13:47:44,856]       |                                ^
[2025-05-04 13:47:44,856] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39437:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_1059_p2' generates 1 bits.
[2025-05-04 13:47:44,856]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,856] 39437 | assign zext_ln218_9_fu_1065_p1 = xor_ln1039_9_fu_1059_p2;
[2025-05-04 13:47:44,856]       |                                ^
[2025-05-04 13:47:44,856] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39439:29: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_924_p2' generates 1 bits.
[2025-05-04 13:47:44,856]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,856] 39439 | assign zext_ln218_fu_930_p1 = xor_ln1039_fu_924_p2;
[2025-05-04 13:47:44,856]       |                             ^
[2025-05-04 13:47:44,856] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39441:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_12_fu_1231_p2' generates 3 bits.
[2025-05-04 13:47:44,856]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,856] 39441 | assign zext_ln840_10_fu_1237_p1 = add_ln840_12_fu_1231_p2;
[2025-05-04 13:47:44,856]       |                                 ^
[2025-05-04 13:47:44,856] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39443:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_2_fu_1135_p2' generates 2 bits.
[2025-05-04 13:47:44,856]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,856] 39443 | assign zext_ln840_1_fu_1141_p1 = add_ln840_2_fu_1135_p2;
[2025-05-04 13:47:44,856]       |                                ^
[2025-05-04 13:47:44,856] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39445:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_fu_1145_p2' generates 2 bits.
[2025-05-04 13:47:44,856]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,856] 39445 | assign zext_ln840_2_fu_1151_p1 = add_ln840_3_fu_1145_p2;
[2025-05-04 13:47:44,857]       |                                ^
[2025-05-04 13:47:44,857] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39447:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_4_fu_1155_p2' generates 2 bits.
[2025-05-04 13:47:44,857]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,857] 39447 | assign zext_ln840_3_fu_1161_p1 = add_ln840_4_fu_1155_p2;
[2025-05-04 13:47:44,857]       |                                ^
[2025-05-04 13:47:44,857] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39449:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_6_fu_1171_p2' generates 3 bits.
[2025-05-04 13:47:44,857]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,857] 39449 | assign zext_ln840_4_fu_1177_p1 = add_ln840_6_fu_1171_p2;
[2025-05-04 13:47:44,857]       |                                ^
[2025-05-04 13:47:44,857] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39451:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_7_fu_1181_p2' generates 2 bits.
[2025-05-04 13:47:44,857]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,857] 39451 | assign zext_ln840_5_fu_1187_p1 = add_ln840_7_fu_1181_p2;
[2025-05-04 13:47:44,857]       |                                ^
[2025-05-04 13:47:44,857] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39453:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_8_fu_1191_p2' generates 2 bits.
[2025-05-04 13:47:44,857]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,857] 39453 | assign zext_ln840_6_fu_1197_p1 = add_ln840_8_fu_1191_p2;
[2025-05-04 13:47:44,857]       |                                ^
[2025-05-04 13:47:44,857] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39455:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_9_fu_1201_p2' generates 3 bits.
[2025-05-04 13:47:44,857]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,857] 39455 | assign zext_ln840_7_fu_1207_p1 = add_ln840_9_fu_1201_p2;
[2025-05-04 13:47:44,857]       |                                ^
[2025-05-04 13:47:44,857] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39457:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_10_fu_1211_p2' generates 2 bits.
[2025-05-04 13:47:44,857]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,858] 39457 | assign zext_ln840_8_fu_1217_p1 = add_ln840_10_fu_1211_p2;
[2025-05-04 13:47:44,858]       |                                ^
[2025-05-04 13:47:44,858] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39459:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_fu_1221_p2' generates 2 bits.
[2025-05-04 13:47:44,858]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,858] 39459 | assign zext_ln840_9_fu_1227_p1 = add_ln840_11_fu_1221_p2;
[2025-05-04 13:47:44,858]       |                                ^
[2025-05-04 13:47:44,858] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:39461:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_1119_p2' generates 1 bits.
[2025-05-04 13:47:44,858]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_60
[2025-05-04 13:47:44,858] 39461 | assign zext_ln840_fu_1125_p1 = xor_ln1039_13_fu_1119_p2;
[2025-05-04 13:47:44,858]       |                              ^
[2025-05-04 13:47:44,858] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:26771:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,858]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,858] 26771 | #0 ap_CS_fsm = 1'd1;
[2025-05-04 13:47:44,858]       |  ^
[2025-05-04 13:47:44,858] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:26772:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,858]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,858] 26772 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,858]       |  ^
[2025-05-04 13:47:44,858] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27706:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,858]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,858] 27706 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:44,858]       |                       ^
[2025-05-04 13:47:44,859] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27723:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,859]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,859] 27723 | assign buf_V_10_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,859]       |                          ^
[2025-05-04 13:47:44,859] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27727:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,859]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,859] 27727 | assign buf_V_11_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,859]       |                          ^
[2025-05-04 13:47:44,859] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27731:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,859]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,859] 27731 | assign buf_V_12_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,859]       |                          ^
[2025-05-04 13:47:44,859] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27735:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,859]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,859] 27735 | assign buf_V_13_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,859]       |                          ^
[2025-05-04 13:47:44,859] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27739:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,859]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,859] 27739 | assign buf_V_14_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,859]       |                          ^
[2025-05-04 13:47:44,859] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27743:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,859]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,860] 27743 | assign buf_V_15_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,860]       |                          ^
[2025-05-04 13:47:44,860] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27747:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,860]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,860] 27747 | assign buf_V_16_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,860]       |                          ^
[2025-05-04 13:47:44,860] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27751:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,860]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,860] 27751 | assign buf_V_17_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,860]       |                          ^
[2025-05-04 13:47:44,860] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27755:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,860]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,860] 27755 | assign buf_V_18_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,860]       |                          ^
[2025-05-04 13:47:44,860] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27759:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,860]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,860] 27759 | assign buf_V_19_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,860]       |                          ^
[2025-05-04 13:47:44,860] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27763:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,860]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,860] 27763 | assign buf_V_1_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,860]       |                         ^
[2025-05-04 13:47:44,861] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27767:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,861]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,861] 27767 | assign buf_V_20_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,861]       |                          ^
[2025-05-04 13:47:44,861] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27771:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,861]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,861] 27771 | assign buf_V_21_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,861]       |                          ^
[2025-05-04 13:47:44,861] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27775:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,861]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,861] 27775 | assign buf_V_22_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,861]       |                          ^
[2025-05-04 13:47:44,861] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27779:26: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,861]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,861] 27779 | assign buf_V_23_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,861]       |                          ^
[2025-05-04 13:47:44,861] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27783:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,861]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,861] 27783 | assign buf_V_2_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,861]       |                         ^
[2025-05-04 13:47:44,861] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27787:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,861]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,861] 27787 | assign buf_V_3_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,862]       |                         ^
[2025-05-04 13:47:44,862] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27791:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,862]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,862] 27791 | assign buf_V_4_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,862]       |                         ^
[2025-05-04 13:47:44,862] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27795:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,862]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,862] 27795 | assign buf_V_5_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,862]       |                         ^
[2025-05-04 13:47:44,862] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27799:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,862]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,862] 27799 | assign buf_V_6_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,862]       |                         ^
[2025-05-04 13:47:44,862] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27803:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,862]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,862] 27803 | assign buf_V_7_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,862]       |                         ^
[2025-05-04 13:47:44,862] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27807:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,862]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,862] 27807 | assign buf_V_8_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,862]       |                         ^
[2025-05-04 13:47:44,862] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27811:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,863]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,863] 27811 | assign buf_V_9_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,863]       |                         ^
[2025-05-04 13:47:44,863] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27815:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_802_p1' generates 64 bits.
[2025-05-04 13:47:44,863]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,863] 27815 | assign buf_V_address0 = zext_ln156_cast_fu_802_p1;
[2025-05-04 13:47:44,863]       |                       ^
[2025-05-04 13:47:44,863] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:27969:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156' generates 2 bits.
[2025-05-04 13:47:44,863]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548
[2025-05-04 13:47:44,863] 27969 | assign zext_ln156_cast_fu_802_p1 = zext_ln156;
[2025-05-04 13:47:44,863]       |                                  ^
[2025-05-04 13:47:44,863] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24975:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,863]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,863] 24975 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-04 13:47:44,863]       |  ^
[2025-05-04 13:47:44,863] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24976:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,863]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,863] 24976 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-04 13:47:44,863]       |  ^
[2025-05-04 13:47:44,863] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24977:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,863]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,863] 24977 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,864]       |  ^
[2025-05-04 13:47:44,864] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25317:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,864]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,864] 25317 |             ap_NS_iter0_fsm = 'bx;
[2025-05-04 13:47:44,864]       |                             ^
[2025-05-04 13:47:44,864] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25341:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,864]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,864] 25341 |             ap_NS_iter1_fsm = 'bx;
[2025-05-04 13:47:44,864]       |                             ^
[2025-05-04 13:47:44,864] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25372:26: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_265_p1' generates 64 bits.
[2025-05-04 13:47:44,864]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,864] 25372 | assign buf_V_10_address0 = outpix_cast_fu_265_p1;
[2025-05-04 13:47:44,864]       |                          ^
[2025-05-04 13:47:44,864] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25376:26: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_265_p1' generates 64 bits.
[2025-05-04 13:47:44,864]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,864] 25376 | assign buf_V_11_address0 = outpix_cast_fu_265_p1;
[2025-05-04 13:47:44,864]       |                          ^
[2025-05-04 13:47:44,864] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25380:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_265_p1' generates 64 bits.
[2025-05-04 13:47:44,864]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,864] 25380 | assign buf_V_1_address0 = outpix_cast_fu_265_p1;
[2025-05-04 13:47:44,864]       |                         ^
[2025-05-04 13:47:44,864] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25384:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_265_p1' generates 64 bits.
[2025-05-04 13:47:44,864]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,865] 25384 | assign buf_V_2_address0 = outpix_cast_fu_265_p1;
[2025-05-04 13:47:44,865]       |                         ^
[2025-05-04 13:47:44,865] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25388:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_265_p1' generates 64 bits.
[2025-05-04 13:47:44,865]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,865] 25388 | assign buf_V_3_address0 = outpix_cast_fu_265_p1;
[2025-05-04 13:47:44,865]       |                         ^
[2025-05-04 13:47:44,865] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25392:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_265_p1' generates 64 bits.
[2025-05-04 13:47:44,865]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,865] 25392 | assign buf_V_4_address0 = outpix_cast_fu_265_p1;
[2025-05-04 13:47:44,865]       |                         ^
[2025-05-04 13:47:44,865] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25396:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_265_p1' generates 64 bits.
[2025-05-04 13:47:44,865]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,865] 25396 | assign buf_V_5_address0 = outpix_cast_fu_265_p1;
[2025-05-04 13:47:44,865]       |                         ^
[2025-05-04 13:47:44,865] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25400:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_265_p1' generates 64 bits.
[2025-05-04 13:47:44,865]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,865] 25400 | assign buf_V_6_address0 = outpix_cast_fu_265_p1;
[2025-05-04 13:47:44,865]       |                         ^
[2025-05-04 13:47:44,865] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25404:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_265_p1' generates 64 bits.
[2025-05-04 13:47:44,865]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,865] 25404 | assign buf_V_7_address0 = outpix_cast_fu_265_p1;
[2025-05-04 13:47:44,865]       |                         ^
[2025-05-04 13:47:44,865] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25408:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_265_p1' generates 64 bits.
[2025-05-04 13:47:44,866]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,866] 25408 | assign buf_V_8_address0 = outpix_cast_fu_265_p1;
[2025-05-04 13:47:44,866]       |                         ^
[2025-05-04 13:47:44,866] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25412:25: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_265_p1' generates 64 bits.
[2025-05-04 13:47:44,866]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,866] 25412 | assign buf_V_9_address0 = outpix_cast_fu_265_p1;
[2025-05-04 13:47:44,866]       |                         ^
[2025-05-04 13:47:44,866] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25416:23: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_265_p1' generates 64 bits.
[2025-05-04 13:47:44,866]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,866] 25416 | assign buf_V_address0 = outpix_cast_fu_265_p1;
[2025-05-04 13:47:44,866]       |                       ^
[2025-05-04 13:47:44,866] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:25426:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 6 bits.
[2025-05-04 13:47:44,866]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302
[2025-05-04 13:47:44,866] 25426 | assign outpix_cast_fu_265_p1 = ap_sig_allocacmp_outpix_1;
[2025-05-04 13:47:44,866]       |                              ^
[2025-05-04 13:47:44,866] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:14134:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,866]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,866] 14134 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-04 13:47:44,866]       |  ^
[2025-05-04 13:47:44,866] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:14135:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,866]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,866] 14135 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-04 13:47:44,867]       |  ^
[2025-05-04 13:47:44,867] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:14136:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,867]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,867] 14136 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-05-04 13:47:44,867]       |  ^
[2025-05-04 13:47:44,867] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:14137:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,867]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,867] 14137 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-05-04 13:47:44,867]       |  ^
[2025-05-04 13:47:44,867] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:14138:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,867]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,867] 14138 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-05-04 13:47:44,867]       |  ^
[2025-05-04 13:47:44,867] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:14139:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,867]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,867] 14139 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-05-04 13:47:44,867]       |  ^
[2025-05-04 13:47:44,867] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:14140:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:44,867]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,867] 14140 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:44,867]       |  ^
[2025-05-04 13:47:44,867] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:20833:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,868]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,868] 20833 |             ap_NS_iter0_fsm = 'bx;
[2025-05-04 13:47:44,868]       |                             ^
[2025-05-04 13:47:44,868] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:20857:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,868]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,868] 20857 |             ap_NS_iter1_fsm = 'bx;
[2025-05-04 13:47:44,868]       |                             ^
[2025-05-04 13:47:44,868] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:20881:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,868]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,868] 20881 |             ap_NS_iter2_fsm = 'bx;
[2025-05-04 13:47:44,868]       |                             ^
[2025-05-04 13:47:44,868] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:20905:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,868]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,868] 20905 |             ap_NS_iter3_fsm = 'bx;
[2025-05-04 13:47:44,868]       |                             ^
[2025-05-04 13:47:44,868] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:20929:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,868]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,868] 20929 |             ap_NS_iter4_fsm = 'bx;
[2025-05-04 13:47:44,868]       |                             ^
[2025-05-04 13:47:44,868] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:20953:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,868]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,868] 20953 |             ap_NS_iter5_fsm = 'bx;
[2025-05-04 13:47:44,869]       |                             ^
[2025-05-04 13:47:44,869] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:21514:47: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:44,869]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,869] 21514 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_4346 = 'bx;
[2025-05-04 13:47:44,869]       |                                               ^
[2025-05-04 13:47:44,869] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22048:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_12672_pp0_iter2_reg' generates 32 bits.
[2025-05-04 13:47:44,869]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,869] 22048 | assign idxprom2_i_fu_5352_p1 = nf_2_reg_12672_pp0_iter2_reg;
[2025-05-04 13:47:44,869]       |                              ^
[2025-05-04 13:47:44,869] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22056:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,869]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,869] 22056 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,869]       |                                ^
[2025-05-04 13:47:44,869] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22058:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,869]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,869] 22058 | assign p_ZL7threshs_100_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,869]       |                                  ^
[2025-05-04 13:47:44,869] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22060:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,869]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,869] 22060 | assign p_ZL7threshs_101_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,869]       |                                  ^
[2025-05-04 13:47:44,869] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22062:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,869]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,870] 22062 | assign p_ZL7threshs_102_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,870]       |                                  ^
[2025-05-04 13:47:44,870] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22064:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,870]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,870] 22064 | assign p_ZL7threshs_103_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,870]       |                                  ^
[2025-05-04 13:47:44,870] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22066:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,870]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,870] 22066 | assign p_ZL7threshs_104_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,870]       |                                  ^
[2025-05-04 13:47:44,870] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22068:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,870]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,870] 22068 | assign p_ZL7threshs_105_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,870]       |                                  ^
[2025-05-04 13:47:44,870] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22070:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,870]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,870] 22070 | assign p_ZL7threshs_106_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,870]       |                                  ^
[2025-05-04 13:47:44,870] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22072:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,870]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,870] 22072 | assign p_ZL7threshs_107_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,870]       |                                  ^
[2025-05-04 13:47:44,871] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22074:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,871]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,871] 22074 | assign p_ZL7threshs_108_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,871]       |                                  ^
[2025-05-04 13:47:44,871] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22076:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,871]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,871] 22076 | assign p_ZL7threshs_109_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,871]       |                                  ^
[2025-05-04 13:47:44,871] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22078:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,871]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,871] 22078 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,871]       |                                 ^
[2025-05-04 13:47:44,871] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22080:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,871]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,871] 22080 | assign p_ZL7threshs_110_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,871]       |                                  ^
[2025-05-04 13:47:44,871] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22082:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,871]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,871] 22082 | assign p_ZL7threshs_111_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,871]       |                                  ^
[2025-05-04 13:47:44,871] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22084:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,871]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,871] 22084 | assign p_ZL7threshs_112_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,872]       |                                  ^
[2025-05-04 13:47:44,872] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22086:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,872]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,872] 22086 | assign p_ZL7threshs_113_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,872]       |                                  ^
[2025-05-04 13:47:44,872] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22088:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,872]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,872] 22088 | assign p_ZL7threshs_114_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,872]       |                                  ^
[2025-05-04 13:47:44,872] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22090:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,872]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,872] 22090 | assign p_ZL7threshs_115_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,872]       |                                  ^
[2025-05-04 13:47:44,872] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22092:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,872]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,872] 22092 | assign p_ZL7threshs_116_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,872]       |                                  ^
[2025-05-04 13:47:44,872] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22094:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,872]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,872] 22094 | assign p_ZL7threshs_117_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,872]       |                                  ^
[2025-05-04 13:47:44,872] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22096:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,873]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,873] 22096 | assign p_ZL7threshs_118_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,873]       |                                  ^
[2025-05-04 13:47:44,873] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22098:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,873]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,873] 22098 | assign p_ZL7threshs_119_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,873]       |                                  ^
[2025-05-04 13:47:44,873] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22100:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,873]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,873] 22100 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,873]       |                                 ^
[2025-05-04 13:47:44,873] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22102:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,873]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,873] 22102 | assign p_ZL7threshs_120_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,873]       |                                  ^
[2025-05-04 13:47:44,873] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22104:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,873]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,873] 22104 | assign p_ZL7threshs_121_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,873]       |                                  ^
[2025-05-04 13:47:44,873] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22106:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,873]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,873] 22106 | assign p_ZL7threshs_122_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,874]       |                                  ^
[2025-05-04 13:47:44,874] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22108:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,874]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,874] 22108 | assign p_ZL7threshs_123_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,874]       |                                  ^
[2025-05-04 13:47:44,874] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22110:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,874]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,874] 22110 | assign p_ZL7threshs_124_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,874]       |                                  ^
[2025-05-04 13:47:44,874] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22112:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,874]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,874] 22112 | assign p_ZL7threshs_125_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,874]       |                                  ^
[2025-05-04 13:47:44,874] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22114:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,874]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,874] 22114 | assign p_ZL7threshs_126_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,874]       |                                  ^
[2025-05-04 13:47:44,874] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22116:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,874]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,874] 22116 | assign p_ZL7threshs_127_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,874]       |                                  ^
[2025-05-04 13:47:44,874] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22118:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,874]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,875] 22118 | assign p_ZL7threshs_128_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,875]       |                                  ^
[2025-05-04 13:47:44,875] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22120:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,875]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,875] 22120 | assign p_ZL7threshs_129_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,875]       |                                  ^
[2025-05-04 13:47:44,875] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22122:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,875]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,875] 22122 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,875]       |                                 ^
[2025-05-04 13:47:44,875] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22124:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,875]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,875] 22124 | assign p_ZL7threshs_130_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,875]       |                                  ^
[2025-05-04 13:47:44,875] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22126:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,875]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,875] 22126 | assign p_ZL7threshs_131_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,875]       |                                  ^
[2025-05-04 13:47:44,875] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22128:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,875]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,875] 22128 | assign p_ZL7threshs_132_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,875]       |                                  ^
[2025-05-04 13:47:44,876] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22130:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,876]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,876] 22130 | assign p_ZL7threshs_133_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,876]       |                                  ^
[2025-05-04 13:47:44,876] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22132:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,876]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,876] 22132 | assign p_ZL7threshs_134_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,876]       |                                  ^
[2025-05-04 13:47:44,876] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22134:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,876]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,876] 22134 | assign p_ZL7threshs_135_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,876]       |                                  ^
[2025-05-04 13:47:44,876] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22136:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,876]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,876] 22136 | assign p_ZL7threshs_136_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,876]       |                                  ^
[2025-05-04 13:47:44,876] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22138:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,876]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,876] 22138 | assign p_ZL7threshs_137_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,876]       |                                  ^
[2025-05-04 13:47:44,876] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22140:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,876]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,876] 22140 | assign p_ZL7threshs_138_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,877]       |                                  ^
[2025-05-04 13:47:44,877] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22142:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,877]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,877] 22142 | assign p_ZL7threshs_139_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,877]       |                                  ^
[2025-05-04 13:47:44,877] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22144:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,877]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,877] 22144 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,877]       |                                 ^
[2025-05-04 13:47:44,877] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22146:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,877]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,877] 22146 | assign p_ZL7threshs_140_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,877]       |                                  ^
[2025-05-04 13:47:44,877] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22148:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,877]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,877] 22148 | assign p_ZL7threshs_141_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,877]       |                                  ^
[2025-05-04 13:47:44,877] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22150:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,877]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,877] 22150 | assign p_ZL7threshs_142_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,877]       |                                  ^
[2025-05-04 13:47:44,877] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22152:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,877]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,878] 22152 | assign p_ZL7threshs_143_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,878]       |                                  ^
[2025-05-04 13:47:44,878] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22154:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,878]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,878] 22154 | assign p_ZL7threshs_144_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,878]       |                                  ^
[2025-05-04 13:47:44,878] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22156:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,878]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,878] 22156 | assign p_ZL7threshs_145_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,878]       |                                  ^
[2025-05-04 13:47:44,878] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22158:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,878]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,878] 22158 | assign p_ZL7threshs_146_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,878]       |                                  ^
[2025-05-04 13:47:44,878] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22160:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,878]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,878] 22160 | assign p_ZL7threshs_147_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,878]       |                                  ^
[2025-05-04 13:47:44,878] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22162:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,878]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,878] 22162 | assign p_ZL7threshs_148_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,878]       |                                  ^
[2025-05-04 13:47:44,879] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22164:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,879]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,879] 22164 | assign p_ZL7threshs_149_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,879]       |                                  ^
[2025-05-04 13:47:44,879] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22166:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,879]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,879] 22166 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,879]       |                                 ^
[2025-05-04 13:47:44,879] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22168:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,879]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,879] 22168 | assign p_ZL7threshs_150_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,879]       |                                  ^
[2025-05-04 13:47:44,879] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22170:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,879]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,879] 22170 | assign p_ZL7threshs_151_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,879]       |                                  ^
[2025-05-04 13:47:44,879] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22172:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,879]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,879] 22172 | assign p_ZL7threshs_152_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,879]       |                                  ^
[2025-05-04 13:47:44,879] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22174:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,879]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,879] 22174 | assign p_ZL7threshs_153_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,880]       |                                  ^
[2025-05-04 13:47:44,880] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22176:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,880]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,880] 22176 | assign p_ZL7threshs_154_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,880]       |                                  ^
[2025-05-04 13:47:44,880] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22178:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,880]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,880] 22178 | assign p_ZL7threshs_155_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,880]       |                                  ^
[2025-05-04 13:47:44,880] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22180:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,880]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,880] 22180 | assign p_ZL7threshs_156_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,880]       |                                  ^
[2025-05-04 13:47:44,880] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22182:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,880]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,880] 22182 | assign p_ZL7threshs_157_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,880]       |                                  ^
[2025-05-04 13:47:44,880] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22184:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,880]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,880] 22184 | assign p_ZL7threshs_158_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,880]       |                                  ^
[2025-05-04 13:47:44,880] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22186:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,881]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,881] 22186 | assign p_ZL7threshs_159_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,881]       |                                  ^
[2025-05-04 13:47:44,881] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22188:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,881]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,881] 22188 | assign p_ZL7threshs_15_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,881]       |                                 ^
[2025-05-04 13:47:44,881] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22190:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,881]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,881] 22190 | assign p_ZL7threshs_160_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,881]       |                                  ^
[2025-05-04 13:47:44,881] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22192:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,881]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,881] 22192 | assign p_ZL7threshs_161_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,881]       |                                  ^
[2025-05-04 13:47:44,881] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22194:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,881]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,881] 22194 | assign p_ZL7threshs_162_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,881]       |                                  ^
[2025-05-04 13:47:44,881] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22196:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,881]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,881] 22196 | assign p_ZL7threshs_163_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,881]       |                                  ^
[2025-05-04 13:47:44,882] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22198:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,882]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,882] 22198 | assign p_ZL7threshs_164_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,882]       |                                  ^
[2025-05-04 13:47:44,882] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22200:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,882]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,882] 22200 | assign p_ZL7threshs_165_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,882]       |                                  ^
[2025-05-04 13:47:44,882] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22202:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,882]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,882] 22202 | assign p_ZL7threshs_166_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,882]       |                                  ^
[2025-05-04 13:47:44,882] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22204:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,882]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,882] 22204 | assign p_ZL7threshs_167_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,882]       |                                  ^
[2025-05-04 13:47:44,882] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22206:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,882]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,882] 22206 | assign p_ZL7threshs_168_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,882]       |                                  ^
[2025-05-04 13:47:44,882] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22208:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,882]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,883] 22208 | assign p_ZL7threshs_169_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,883]       |                                  ^
[2025-05-04 13:47:44,883] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22210:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,883]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,883] 22210 | assign p_ZL7threshs_16_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,883]       |                                 ^
[2025-05-04 13:47:44,883] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22212:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,883]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,883] 22212 | assign p_ZL7threshs_170_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,883]       |                                  ^
[2025-05-04 13:47:44,883] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22214:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,883]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,883] 22214 | assign p_ZL7threshs_171_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,883]       |                                  ^
[2025-05-04 13:47:44,883] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22216:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,883]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,883] 22216 | assign p_ZL7threshs_172_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,883]       |                                  ^
[2025-05-04 13:47:44,883] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22218:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,883]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,883] 22218 | assign p_ZL7threshs_173_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,883]       |                                  ^
[2025-05-04 13:47:44,884] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22220:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,884]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,884] 22220 | assign p_ZL7threshs_174_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,884]       |                                  ^
[2025-05-04 13:47:44,884] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22222:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,884]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,884] 22222 | assign p_ZL7threshs_175_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,884]       |                                  ^
[2025-05-04 13:47:44,884] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22224:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,884]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,884] 22224 | assign p_ZL7threshs_176_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,884]       |                                  ^
[2025-05-04 13:47:44,884] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22226:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,884]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,884] 22226 | assign p_ZL7threshs_177_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,884]       |                                  ^
[2025-05-04 13:47:44,884] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22228:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,884]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,884] 22228 | assign p_ZL7threshs_178_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,884]       |                                  ^
[2025-05-04 13:47:44,884] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22230:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,884]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,885] 22230 | assign p_ZL7threshs_179_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,885]       |                                  ^
[2025-05-04 13:47:44,885] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22232:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,885]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,885] 22232 | assign p_ZL7threshs_17_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,885]       |                                 ^
[2025-05-04 13:47:44,885] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22234:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,885]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,885] 22234 | assign p_ZL7threshs_180_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,885]       |                                  ^
[2025-05-04 13:47:44,885] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22236:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,885]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,885] 22236 | assign p_ZL7threshs_181_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,885]       |                                  ^
[2025-05-04 13:47:44,885] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22238:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,885]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,885] 22238 | assign p_ZL7threshs_182_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,885]       |                                  ^
[2025-05-04 13:47:44,885] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22240:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,885]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,885] 22240 | assign p_ZL7threshs_183_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,885]       |                                  ^
[2025-05-04 13:47:44,886] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22242:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,886]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,886] 22242 | assign p_ZL7threshs_184_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,886]       |                                  ^
[2025-05-04 13:47:44,886] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22244:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,886]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,886] 22244 | assign p_ZL7threshs_185_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,886]       |                                  ^
[2025-05-04 13:47:44,886] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22246:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,886]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,886] 22246 | assign p_ZL7threshs_186_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,886]       |                                  ^
[2025-05-04 13:47:44,886] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22248:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,886]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,886] 22248 | assign p_ZL7threshs_187_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,886]       |                                  ^
[2025-05-04 13:47:44,886] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22250:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,886]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,886] 22250 | assign p_ZL7threshs_188_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,886]       |                                  ^
[2025-05-04 13:47:44,886] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22252:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,886]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,886] 22252 | assign p_ZL7threshs_189_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,887]       |                                  ^
[2025-05-04 13:47:44,887] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22254:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,887]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,887] 22254 | assign p_ZL7threshs_18_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,887]       |                                 ^
[2025-05-04 13:47:44,887] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22256:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,887]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,887] 22256 | assign p_ZL7threshs_190_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,887]       |                                  ^
[2025-05-04 13:47:44,887] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22258:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,887]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,887] 22258 | assign p_ZL7threshs_191_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,887]       |                                  ^
[2025-05-04 13:47:44,887] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22260:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,887]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,887] 22260 | assign p_ZL7threshs_192_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,887]       |                                  ^
[2025-05-04 13:47:44,887] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22262:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,887]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,887] 22262 | assign p_ZL7threshs_193_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,887]       |                                  ^
[2025-05-04 13:47:44,887] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22264:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,887]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,888] 22264 | assign p_ZL7threshs_194_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,888]       |                                  ^
[2025-05-04 13:47:44,888] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22266:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,888]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,888] 22266 | assign p_ZL7threshs_195_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,888]       |                                  ^
[2025-05-04 13:47:44,888] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22268:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,888]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,888] 22268 | assign p_ZL7threshs_196_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,888]       |                                  ^
[2025-05-04 13:47:44,888] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22270:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,888]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,888] 22270 | assign p_ZL7threshs_197_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,888]       |                                  ^
[2025-05-04 13:47:44,888] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22272:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,888]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,888] 22272 | assign p_ZL7threshs_198_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,888]       |                                  ^
[2025-05-04 13:47:44,888] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22274:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,888]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,888] 22274 | assign p_ZL7threshs_199_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,889]       |                                  ^
[2025-05-04 13:47:44,889] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22276:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,889]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,889] 22276 | assign p_ZL7threshs_19_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,889]       |                                 ^
[2025-05-04 13:47:44,889] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22278:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,889]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,889] 22278 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,889]       |                                ^
[2025-05-04 13:47:44,889] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22280:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,889]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,889] 22280 | assign p_ZL7threshs_200_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,889]       |                                  ^
[2025-05-04 13:47:44,889] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22282:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,889]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,889] 22282 | assign p_ZL7threshs_201_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,889]       |                                  ^
[2025-05-04 13:47:44,889] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22284:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,889]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,889] 22284 | assign p_ZL7threshs_202_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,889]       |                                  ^
[2025-05-04 13:47:44,889] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22286:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,889]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,890] 22286 | assign p_ZL7threshs_203_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,890]       |                                  ^
[2025-05-04 13:47:44,890] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22288:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,890]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,890] 22288 | assign p_ZL7threshs_204_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,890]       |                                  ^
[2025-05-04 13:47:44,890] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22290:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,890]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,890] 22290 | assign p_ZL7threshs_205_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,890]       |                                  ^
[2025-05-04 13:47:44,890] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22292:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,890]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,890] 22292 | assign p_ZL7threshs_206_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,890]       |                                  ^
[2025-05-04 13:47:44,890] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22294:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,890]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,890] 22294 | assign p_ZL7threshs_207_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,890]       |                                  ^
[2025-05-04 13:47:44,890] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22296:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,890]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,890] 22296 | assign p_ZL7threshs_208_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,890]       |                                  ^
[2025-05-04 13:47:44,891] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22298:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,891]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,891] 22298 | assign p_ZL7threshs_209_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,891]       |                                  ^
[2025-05-04 13:47:44,891] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22300:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,891]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,891] 22300 | assign p_ZL7threshs_20_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,891]       |                                 ^
[2025-05-04 13:47:44,891] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22302:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,891]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,891] 22302 | assign p_ZL7threshs_210_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,891]       |                                  ^
[2025-05-04 13:47:44,891] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22304:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,891]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,891] 22304 | assign p_ZL7threshs_211_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,891]       |                                  ^
[2025-05-04 13:47:44,891] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22306:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,891]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,891] 22306 | assign p_ZL7threshs_212_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,891]       |                                  ^
[2025-05-04 13:47:44,891] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22308:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,891]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,891] 22308 | assign p_ZL7threshs_213_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,892]       |                                  ^
[2025-05-04 13:47:44,892] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22310:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,892]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,892] 22310 | assign p_ZL7threshs_214_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,892]       |                                  ^
[2025-05-04 13:47:44,892] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22312:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,892]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,892] 22312 | assign p_ZL7threshs_215_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,892]       |                                  ^
[2025-05-04 13:47:44,892] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22314:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,892]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,892] 22314 | assign p_ZL7threshs_216_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,892]       |                                  ^
[2025-05-04 13:47:44,892] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22316:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,892]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,892] 22316 | assign p_ZL7threshs_217_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,892]       |                                  ^
[2025-05-04 13:47:44,892] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22318:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,892]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,892] 22318 | assign p_ZL7threshs_218_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,892]       |                                  ^
[2025-05-04 13:47:44,892] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22320:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,892]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,893] 22320 | assign p_ZL7threshs_219_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,893]       |                                  ^
[2025-05-04 13:47:44,893] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22322:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,893]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,893] 22322 | assign p_ZL7threshs_21_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,893]       |                                 ^
[2025-05-04 13:47:44,893] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22324:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,893]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,893] 22324 | assign p_ZL7threshs_220_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,893]       |                                  ^
[2025-05-04 13:47:44,893] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22326:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,893]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,893] 22326 | assign p_ZL7threshs_221_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,893]       |                                  ^
[2025-05-04 13:47:44,893] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22328:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,893]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,893] 22328 | assign p_ZL7threshs_222_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,893]       |                                  ^
[2025-05-04 13:47:44,893] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22330:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,893]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,893] 22330 | assign p_ZL7threshs_223_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,893]       |                                  ^
[2025-05-04 13:47:44,893] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22332:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,894]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,894] 22332 | assign p_ZL7threshs_224_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,894]       |                                  ^
[2025-05-04 13:47:44,894] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22334:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,894]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,894] 22334 | assign p_ZL7threshs_225_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,894]       |                                  ^
[2025-05-04 13:47:44,894] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22336:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,894]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,894] 22336 | assign p_ZL7threshs_226_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,894]       |                                  ^
[2025-05-04 13:47:44,894] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22338:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,894]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,894] 22338 | assign p_ZL7threshs_227_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,894]       |                                  ^
[2025-05-04 13:47:44,894] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22340:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,894]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,894] 22340 | assign p_ZL7threshs_228_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,894]       |                                  ^
[2025-05-04 13:47:44,894] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22342:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,894]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,894] 22342 | assign p_ZL7threshs_229_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,895]       |                                  ^
[2025-05-04 13:47:44,895] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22344:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,895]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,895] 22344 | assign p_ZL7threshs_22_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,895]       |                                 ^
[2025-05-04 13:47:44,895] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22346:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,895]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,895] 22346 | assign p_ZL7threshs_230_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,895]       |                                  ^
[2025-05-04 13:47:44,895] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22348:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,895]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,895] 22348 | assign p_ZL7threshs_231_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,895]       |                                  ^
[2025-05-04 13:47:44,895] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22350:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,895]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,895] 22350 | assign p_ZL7threshs_232_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,895]       |                                  ^
[2025-05-04 13:47:44,895] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22352:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,895]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,895] 22352 | assign p_ZL7threshs_233_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,895]       |                                  ^
[2025-05-04 13:47:44,895] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22354:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,896]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,896] 22354 | assign p_ZL7threshs_234_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,896]       |                                  ^
[2025-05-04 13:47:44,896] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22356:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,896]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,896] 22356 | assign p_ZL7threshs_235_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,896]       |                                  ^
[2025-05-04 13:47:44,896] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22358:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,896]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,896] 22358 | assign p_ZL7threshs_236_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,896]       |                                  ^
[2025-05-04 13:47:44,896] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22360:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,896]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,896] 22360 | assign p_ZL7threshs_237_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,896]       |                                  ^
[2025-05-04 13:47:44,896] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22362:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,896]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,896] 22362 | assign p_ZL7threshs_238_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,896]       |                                  ^
[2025-05-04 13:47:44,896] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22364:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,896]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,896] 22364 | assign p_ZL7threshs_239_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,896]       |                                  ^
[2025-05-04 13:47:44,897] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22366:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,897]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,897] 22366 | assign p_ZL7threshs_23_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,897]       |                                 ^
[2025-05-04 13:47:44,897] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22368:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,897]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,897] 22368 | assign p_ZL7threshs_240_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,897]       |                                  ^
[2025-05-04 13:47:44,897] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22370:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,897]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,897] 22370 | assign p_ZL7threshs_241_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,897]       |                                  ^
[2025-05-04 13:47:44,897] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22372:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,897]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,897] 22372 | assign p_ZL7threshs_242_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,897]       |                                  ^
[2025-05-04 13:47:44,897] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22374:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,897]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,897] 22374 | assign p_ZL7threshs_243_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,897]       |                                  ^
[2025-05-04 13:47:44,897] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22376:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,897]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,897] 22376 | assign p_ZL7threshs_244_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,898]       |                                  ^
[2025-05-04 13:47:44,898] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22378:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,898]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,898] 22378 | assign p_ZL7threshs_245_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,898]       |                                  ^
[2025-05-04 13:47:44,898] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22380:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,898]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,898] 22380 | assign p_ZL7threshs_246_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,898]       |                                  ^
[2025-05-04 13:47:44,898] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22382:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,898]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,898] 22382 | assign p_ZL7threshs_247_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,898]       |                                  ^
[2025-05-04 13:47:44,898] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22384:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,898]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,898] 22384 | assign p_ZL7threshs_248_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,898]       |                                  ^
[2025-05-04 13:47:44,898] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22386:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,898]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,898] 22386 | assign p_ZL7threshs_249_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,898]       |                                  ^
[2025-05-04 13:47:44,898] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22388:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,899]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,899] 22388 | assign p_ZL7threshs_24_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,899]       |                                 ^
[2025-05-04 13:47:44,899] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22390:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,899]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,899] 22390 | assign p_ZL7threshs_250_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,899]       |                                  ^
[2025-05-04 13:47:44,899] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22392:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,899]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,899] 22392 | assign p_ZL7threshs_251_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,899]       |                                  ^
[2025-05-04 13:47:44,899] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22394:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,899]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,899] 22394 | assign p_ZL7threshs_252_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,899]       |                                  ^
[2025-05-04 13:47:44,899] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22396:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,899]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,899] 22396 | assign p_ZL7threshs_253_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,899]       |                                  ^
[2025-05-04 13:47:44,899] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22398:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,899]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,899] 22398 | assign p_ZL7threshs_254_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,899]       |                                  ^
[2025-05-04 13:47:44,900] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22400:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,900]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,900] 22400 | assign p_ZL7threshs_25_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,900]       |                                 ^
[2025-05-04 13:47:44,900] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22402:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,900]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,900] 22402 | assign p_ZL7threshs_26_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,900]       |                                 ^
[2025-05-04 13:47:44,900] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22404:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,900]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,900] 22404 | assign p_ZL7threshs_27_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,900]       |                                 ^
[2025-05-04 13:47:44,900] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22406:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,900]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,900] 22406 | assign p_ZL7threshs_28_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,900]       |                                 ^
[2025-05-04 13:47:44,900] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22408:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,900]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,900] 22408 | assign p_ZL7threshs_29_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,900]       |                                 ^
[2025-05-04 13:47:44,900] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22410:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,900]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,901] 22410 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,901]       |                                ^
[2025-05-04 13:47:44,901] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22412:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,901]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,901] 22412 | assign p_ZL7threshs_30_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,901]       |                                 ^
[2025-05-04 13:47:44,901] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22414:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,901]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,901] 22414 | assign p_ZL7threshs_31_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,901]       |                                 ^
[2025-05-04 13:47:44,901] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22416:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,901]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,901] 22416 | assign p_ZL7threshs_32_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,901]       |                                 ^
[2025-05-04 13:47:44,901] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22418:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,901]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,901] 22418 | assign p_ZL7threshs_33_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,901]       |                                 ^
[2025-05-04 13:47:44,901] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22420:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,901]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,901] 22420 | assign p_ZL7threshs_34_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,901]       |                                 ^
[2025-05-04 13:47:44,902] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22422:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,902]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,902] 22422 | assign p_ZL7threshs_35_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,902]       |                                 ^
[2025-05-04 13:47:44,902] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22424:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,902]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,902] 22424 | assign p_ZL7threshs_36_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,902]       |                                 ^
[2025-05-04 13:47:44,902] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22426:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,902]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,902] 22426 | assign p_ZL7threshs_37_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,902]       |                                 ^
[2025-05-04 13:47:44,902] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22428:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,902]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,902] 22428 | assign p_ZL7threshs_38_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,902]       |                                 ^
[2025-05-04 13:47:44,902] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22430:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,902]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,902] 22430 | assign p_ZL7threshs_39_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,902]       |                                 ^
[2025-05-04 13:47:44,902] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22432:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,902]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,902] 22432 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,903]       |                                ^
[2025-05-04 13:47:44,903] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22434:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,903]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,903] 22434 | assign p_ZL7threshs_40_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,903]       |                                 ^
[2025-05-04 13:47:44,903] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22436:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,903]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,903] 22436 | assign p_ZL7threshs_41_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,903]       |                                 ^
[2025-05-04 13:47:44,903] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22438:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,903]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,903] 22438 | assign p_ZL7threshs_42_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,903]       |                                 ^
[2025-05-04 13:47:44,903] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22440:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,903]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,903] 22440 | assign p_ZL7threshs_43_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,903]       |                                 ^
[2025-05-04 13:47:44,903] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22442:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,903]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,903] 22442 | assign p_ZL7threshs_44_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,903]       |                                 ^
[2025-05-04 13:47:44,903] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22444:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,904]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,904] 22444 | assign p_ZL7threshs_45_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,904]       |                                 ^
[2025-05-04 13:47:44,904] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22446:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,904]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,904] 22446 | assign p_ZL7threshs_46_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,904]       |                                 ^
[2025-05-04 13:47:44,904] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22448:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,904]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,904] 22448 | assign p_ZL7threshs_47_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,904]       |                                 ^
[2025-05-04 13:47:44,904] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22450:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,904]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,904] 22450 | assign p_ZL7threshs_48_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,904]       |                                 ^
[2025-05-04 13:47:44,904] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22452:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,904]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,904] 22452 | assign p_ZL7threshs_49_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,904]       |                                 ^
[2025-05-04 13:47:44,904] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22454:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,904]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,904] 22454 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,904]       |                                ^
[2025-05-04 13:47:44,905] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22456:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,905]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,905] 22456 | assign p_ZL7threshs_50_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,905]       |                                 ^
[2025-05-04 13:47:44,905] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22458:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,905]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,905] 22458 | assign p_ZL7threshs_51_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,905]       |                                 ^
[2025-05-04 13:47:44,905] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22460:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,905]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,905] 22460 | assign p_ZL7threshs_52_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,905]       |                                 ^
[2025-05-04 13:47:44,905] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22462:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,905]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,905] 22462 | assign p_ZL7threshs_53_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,905]       |                                 ^
[2025-05-04 13:47:44,905] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22464:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,905]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,905] 22464 | assign p_ZL7threshs_54_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,905]       |                                 ^
[2025-05-04 13:47:44,905] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22466:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,905]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,906] 22466 | assign p_ZL7threshs_55_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,906]       |                                 ^
[2025-05-04 13:47:44,906] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22468:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,906]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,906] 22468 | assign p_ZL7threshs_56_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,906]       |                                 ^
[2025-05-04 13:47:44,906] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22470:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,906]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,906] 22470 | assign p_ZL7threshs_57_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,906]       |                                 ^
[2025-05-04 13:47:44,906] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22472:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,906]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,906] 22472 | assign p_ZL7threshs_58_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,906]       |                                 ^
[2025-05-04 13:47:44,906] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22474:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,906]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,906] 22474 | assign p_ZL7threshs_59_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,906]       |                                 ^
[2025-05-04 13:47:44,906] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22476:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,906]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,906] 22476 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,906]       |                                ^
[2025-05-04 13:47:44,907] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22478:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,907]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,907] 22478 | assign p_ZL7threshs_60_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,907]       |                                 ^
[2025-05-04 13:47:44,907] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22480:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,907]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,907] 22480 | assign p_ZL7threshs_61_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,907]       |                                 ^
[2025-05-04 13:47:44,907] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22482:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,907]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,907] 22482 | assign p_ZL7threshs_62_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,907]       |                                 ^
[2025-05-04 13:47:44,907] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22484:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,907]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,907] 22484 | assign p_ZL7threshs_63_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,907]       |                                 ^
[2025-05-04 13:47:44,907] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22486:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,907]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,907] 22486 | assign p_ZL7threshs_64_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,907]       |                                 ^
[2025-05-04 13:47:44,907] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22488:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,907]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,907] 22488 | assign p_ZL7threshs_65_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,908]       |                                 ^
[2025-05-04 13:47:44,908] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22490:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,908]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,908] 22490 | assign p_ZL7threshs_66_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,908]       |                                 ^
[2025-05-04 13:47:44,908] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22492:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,908]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,908] 22492 | assign p_ZL7threshs_67_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,908]       |                                 ^
[2025-05-04 13:47:44,908] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22494:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,908]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,908] 22494 | assign p_ZL7threshs_68_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,908]       |                                 ^
[2025-05-04 13:47:44,908] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22496:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,908]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,908] 22496 | assign p_ZL7threshs_69_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,908]       |                                 ^
[2025-05-04 13:47:44,908] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22498:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,908]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,908] 22498 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,908]       |                                ^
[2025-05-04 13:47:44,908] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22500:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,908]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,909] 22500 | assign p_ZL7threshs_70_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,909]       |                                 ^
[2025-05-04 13:47:44,909] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22502:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,909]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,909] 22502 | assign p_ZL7threshs_71_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,909]       |                                 ^
[2025-05-04 13:47:44,909] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22504:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,909]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,909] 22504 | assign p_ZL7threshs_72_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,909]       |                                 ^
[2025-05-04 13:47:44,909] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22506:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,909]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,909] 22506 | assign p_ZL7threshs_73_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,909]       |                                 ^
[2025-05-04 13:47:44,909] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22508:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,909]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,909] 22508 | assign p_ZL7threshs_74_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,909]       |                                 ^
[2025-05-04 13:47:44,909] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22510:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,909]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,909] 22510 | assign p_ZL7threshs_75_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,909]       |                                 ^
[2025-05-04 13:47:44,910] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22512:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,910]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,910] 22512 | assign p_ZL7threshs_76_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,910]       |                                 ^
[2025-05-04 13:47:44,910] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22514:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,910]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,910] 22514 | assign p_ZL7threshs_77_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,910]       |                                 ^
[2025-05-04 13:47:44,910] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22516:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,910]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,910] 22516 | assign p_ZL7threshs_78_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,910]       |                                 ^
[2025-05-04 13:47:44,910] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22518:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,910]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,910] 22518 | assign p_ZL7threshs_79_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,910]       |                                 ^
[2025-05-04 13:47:44,910] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22520:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,910]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,910] 22520 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,910]       |                                ^
[2025-05-04 13:47:44,910] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22522:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,910]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,910] 22522 | assign p_ZL7threshs_80_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,911]       |                                 ^
[2025-05-04 13:47:44,911] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22524:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,911]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,911] 22524 | assign p_ZL7threshs_81_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,911]       |                                 ^
[2025-05-04 13:47:44,911] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22526:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,911]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,911] 22526 | assign p_ZL7threshs_82_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,911]       |                                 ^
[2025-05-04 13:47:44,911] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22528:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,911]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,911] 22528 | assign p_ZL7threshs_83_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,911]       |                                 ^
[2025-05-04 13:47:44,911] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22530:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,911]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,911] 22530 | assign p_ZL7threshs_84_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,911]       |                                 ^
[2025-05-04 13:47:44,911] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22532:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,911]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,911] 22532 | assign p_ZL7threshs_85_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,911]       |                                 ^
[2025-05-04 13:47:44,911] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22534:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,912]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,912] 22534 | assign p_ZL7threshs_86_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,912]       |                                 ^
[2025-05-04 13:47:44,912] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22536:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,912]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,912] 22536 | assign p_ZL7threshs_87_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,912]       |                                 ^
[2025-05-04 13:47:44,912] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22538:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,912]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,912] 22538 | assign p_ZL7threshs_88_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,912]       |                                 ^
[2025-05-04 13:47:44,912] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22540:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,912]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,912] 22540 | assign p_ZL7threshs_89_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,912]       |                                 ^
[2025-05-04 13:47:44,912] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22542:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,912]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,912] 22542 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,912]       |                                ^
[2025-05-04 13:47:44,912] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22544:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,912]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,912] 22544 | assign p_ZL7threshs_90_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,912]       |                                 ^
[2025-05-04 13:47:44,913] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22546:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,913]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,913] 22546 | assign p_ZL7threshs_91_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,913]       |                                 ^
[2025-05-04 13:47:44,913] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22548:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,913]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,913] 22548 | assign p_ZL7threshs_92_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,913]       |                                 ^
[2025-05-04 13:47:44,913] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22550:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,913]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,913] 22550 | assign p_ZL7threshs_93_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,913]       |                                 ^
[2025-05-04 13:47:44,913] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22552:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,913]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,913] 22552 | assign p_ZL7threshs_94_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,913]       |                                 ^
[2025-05-04 13:47:44,913] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22554:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,913]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,913] 22554 | assign p_ZL7threshs_95_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,913]       |                                 ^
[2025-05-04 13:47:44,913] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22556:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,913]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,914] 22556 | assign p_ZL7threshs_96_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,914]       |                                 ^
[2025-05-04 13:47:44,914] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22558:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,914]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,914] 22558 | assign p_ZL7threshs_97_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,914]       |                                 ^
[2025-05-04 13:47:44,914] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22560:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,914]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,914] 22560 | assign p_ZL7threshs_98_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,914]       |                                 ^
[2025-05-04 13:47:44,914] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22562:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,914]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,914] 22562 | assign p_ZL7threshs_99_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,914]       |                                 ^
[2025-05-04 13:47:44,914] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:22564:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_5352_p1' generates 64 bits.
[2025-05-04 13:47:44,914]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,914] 22564 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_5352_p1;
[2025-05-04 13:47:44,914]       |                                ^
[2025-05-04 13:47:44,914] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23084:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_101_fu_7134_p2' generates 1 bits.
[2025-05-04 13:47:44,914]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,914] 23084 | assign zext_ln218_100_fu_7140_p1 = xor_ln1039_101_fu_7134_p2;
[2025-05-04 13:47:44,914]       |                                  ^
[2025-05-04 13:47:44,914] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23086:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_102_fu_7149_p2' generates 1 bits.
[2025-05-04 13:47:44,915]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,915] 23086 | assign zext_ln218_101_fu_7155_p1 = xor_ln1039_102_fu_7149_p2;
[2025-05-04 13:47:44,915]       |                                  ^
[2025-05-04 13:47:44,915] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23088:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_103_fu_7164_p2' generates 1 bits.
[2025-05-04 13:47:44,915]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,915] 23088 | assign zext_ln218_102_fu_7170_p1 = xor_ln1039_103_fu_7164_p2;
[2025-05-04 13:47:44,915]       |                                  ^
[2025-05-04 13:47:44,915] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23090:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_104_fu_7179_p2' generates 1 bits.
[2025-05-04 13:47:44,915]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,915] 23090 | assign zext_ln218_103_fu_7185_p1 = xor_ln1039_104_fu_7179_p2;
[2025-05-04 13:47:44,915]       |                                  ^
[2025-05-04 13:47:44,915] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23092:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_105_fu_7194_p2' generates 1 bits.
[2025-05-04 13:47:44,915]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,915] 23092 | assign zext_ln218_104_fu_7200_p1 = xor_ln1039_105_fu_7194_p2;
[2025-05-04 13:47:44,915]       |                                  ^
[2025-05-04 13:47:44,915] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23094:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_106_fu_7209_p2' generates 1 bits.
[2025-05-04 13:47:44,915]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,915] 23094 | assign zext_ln218_105_fu_7215_p1 = xor_ln1039_106_fu_7209_p2;
[2025-05-04 13:47:44,915]       |                                  ^
[2025-05-04 13:47:44,915] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23096:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_107_fu_7224_p2' generates 1 bits.
[2025-05-04 13:47:44,915]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,915] 23096 | assign zext_ln218_106_fu_7230_p1 = xor_ln1039_107_fu_7224_p2;
[2025-05-04 13:47:44,916]       |                                  ^
[2025-05-04 13:47:44,916] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23098:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_108_fu_7239_p2' generates 1 bits.
[2025-05-04 13:47:44,916]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,916] 23098 | assign zext_ln218_107_fu_7245_p1 = xor_ln1039_108_fu_7239_p2;
[2025-05-04 13:47:44,916]       |                                  ^
[2025-05-04 13:47:44,916] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23100:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_109_fu_7254_p2' generates 1 bits.
[2025-05-04 13:47:44,916]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,916] 23100 | assign zext_ln218_108_fu_7260_p1 = xor_ln1039_109_fu_7254_p2;
[2025-05-04 13:47:44,916]       |                                  ^
[2025-05-04 13:47:44,916] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23102:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_110_fu_7269_p2' generates 1 bits.
[2025-05-04 13:47:44,916]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,916] 23102 | assign zext_ln218_109_fu_7275_p1 = xor_ln1039_110_fu_7269_p2;
[2025-05-04 13:47:44,916]       |                                  ^
[2025-05-04 13:47:44,916] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23104:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_5784_p2' generates 1 bits.
[2025-05-04 13:47:44,916]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,916] 23104 | assign zext_ln218_10_fu_5790_p1 = xor_ln1039_11_fu_5784_p2;
[2025-05-04 13:47:44,916]       |                                 ^
[2025-05-04 13:47:44,916] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23106:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_111_fu_7284_p2' generates 1 bits.
[2025-05-04 13:47:44,916]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,916] 23106 | assign zext_ln218_110_fu_7290_p1 = xor_ln1039_111_fu_7284_p2;
[2025-05-04 13:47:44,916]       |                                  ^
[2025-05-04 13:47:44,916] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23108:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_112_fu_7299_p2' generates 1 bits.
[2025-05-04 13:47:44,916]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,917] 23108 | assign zext_ln218_111_fu_7305_p1 = xor_ln1039_112_fu_7299_p2;
[2025-05-04 13:47:44,917]       |                                  ^
[2025-05-04 13:47:44,917] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23110:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_113_fu_7314_p2' generates 1 bits.
[2025-05-04 13:47:44,917]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,917] 23110 | assign zext_ln218_112_fu_7320_p1 = xor_ln1039_113_fu_7314_p2;
[2025-05-04 13:47:44,917]       |                                  ^
[2025-05-04 13:47:44,917] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23112:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_114_fu_7329_p2' generates 1 bits.
[2025-05-04 13:47:44,917]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,917] 23112 | assign zext_ln218_113_fu_7335_p1 = xor_ln1039_114_fu_7329_p2;
[2025-05-04 13:47:44,917]       |                                  ^
[2025-05-04 13:47:44,917] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23114:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_115_fu_7344_p2' generates 1 bits.
[2025-05-04 13:47:44,917]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,917] 23114 | assign zext_ln218_114_fu_7350_p1 = xor_ln1039_115_fu_7344_p2;
[2025-05-04 13:47:44,917]       |                                  ^
[2025-05-04 13:47:44,917] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23116:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_116_fu_7359_p2' generates 1 bits.
[2025-05-04 13:47:44,917]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,917] 23116 | assign zext_ln218_115_fu_7365_p1 = xor_ln1039_116_fu_7359_p2;
[2025-05-04 13:47:44,917]       |                                  ^
[2025-05-04 13:47:44,917] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23118:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_117_fu_7374_p2' generates 1 bits.
[2025-05-04 13:47:44,917]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,917] 23118 | assign zext_ln218_116_fu_7380_p1 = xor_ln1039_117_fu_7374_p2;
[2025-05-04 13:47:44,917]       |                                  ^
[2025-05-04 13:47:44,918] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23120:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_118_fu_7389_p2' generates 1 bits.
[2025-05-04 13:47:44,918]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,918] 23120 | assign zext_ln218_117_fu_7395_p1 = xor_ln1039_118_fu_7389_p2;
[2025-05-04 13:47:44,918]       |                                  ^
[2025-05-04 13:47:44,918] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23122:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_119_fu_7404_p2' generates 1 bits.
[2025-05-04 13:47:44,918]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,918] 23122 | assign zext_ln218_118_fu_7410_p1 = xor_ln1039_119_fu_7404_p2;
[2025-05-04 13:47:44,918]       |                                  ^
[2025-05-04 13:47:44,918] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23124:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_120_fu_7419_p2' generates 1 bits.
[2025-05-04 13:47:44,918]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,918] 23124 | assign zext_ln218_119_fu_7425_p1 = xor_ln1039_120_fu_7419_p2;
[2025-05-04 13:47:44,918]       |                                  ^
[2025-05-04 13:47:44,918] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23126:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_5799_p2' generates 1 bits.
[2025-05-04 13:47:44,918]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,918] 23126 | assign zext_ln218_11_fu_5805_p1 = xor_ln1039_12_fu_5799_p2;
[2025-05-04 13:47:44,918]       |                                 ^
[2025-05-04 13:47:44,918] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23128:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_121_fu_7434_p2' generates 1 bits.
[2025-05-04 13:47:44,918]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,918] 23128 | assign zext_ln218_120_fu_7440_p1 = xor_ln1039_121_fu_7434_p2;
[2025-05-04 13:47:44,918]       |                                  ^
[2025-05-04 13:47:44,918] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23130:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_122_fu_7449_p2' generates 1 bits.
[2025-05-04 13:47:44,919]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,919] 23130 | assign zext_ln218_121_fu_7455_p1 = xor_ln1039_122_fu_7449_p2;
[2025-05-04 13:47:44,919]       |                                  ^
[2025-05-04 13:47:44,919] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23132:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_123_fu_7464_p2' generates 1 bits.
[2025-05-04 13:47:44,919]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,919] 23132 | assign zext_ln218_122_fu_7470_p1 = xor_ln1039_123_fu_7464_p2;
[2025-05-04 13:47:44,919]       |                                  ^
[2025-05-04 13:47:44,919] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23134:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_124_fu_7479_p2' generates 1 bits.
[2025-05-04 13:47:44,919]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,919] 23134 | assign zext_ln218_123_fu_7485_p1 = xor_ln1039_124_fu_7479_p2;
[2025-05-04 13:47:44,919]       |                                  ^
[2025-05-04 13:47:44,919] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23136:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_125_fu_7494_p2' generates 1 bits.
[2025-05-04 13:47:44,919]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,919] 23136 | assign zext_ln218_124_fu_7500_p1 = xor_ln1039_125_fu_7494_p2;
[2025-05-04 13:47:44,919]       |                                  ^
[2025-05-04 13:47:44,919] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23138:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_126_fu_7509_p2' generates 1 bits.
[2025-05-04 13:47:44,919]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,919] 23138 | assign zext_ln218_125_fu_7515_p1 = xor_ln1039_126_fu_7509_p2;
[2025-05-04 13:47:44,919]       |                                  ^
[2025-05-04 13:47:44,919] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23140:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_127_fu_7524_p2' generates 1 bits.
[2025-05-04 13:47:44,919]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,919] 23140 | assign zext_ln218_126_fu_7530_p1 = xor_ln1039_127_fu_7524_p2;
[2025-05-04 13:47:44,919]       |                                  ^
[2025-05-04 13:47:44,920] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23142:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_128_fu_7539_p2' generates 1 bits.
[2025-05-04 13:47:44,920]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,920] 23142 | assign zext_ln218_127_fu_7545_p1 = xor_ln1039_128_fu_7539_p2;
[2025-05-04 13:47:44,920]       |                                  ^
[2025-05-04 13:47:44,920] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23144:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_129_fu_7554_p2' generates 1 bits.
[2025-05-04 13:47:44,920]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,920] 23144 | assign zext_ln218_128_fu_7560_p1 = xor_ln1039_129_fu_7554_p2;
[2025-05-04 13:47:44,920]       |                                  ^
[2025-05-04 13:47:44,920] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23146:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_130_fu_7569_p2' generates 1 bits.
[2025-05-04 13:47:44,920]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,920] 23146 | assign zext_ln218_129_fu_7575_p1 = xor_ln1039_130_fu_7569_p2;
[2025-05-04 13:47:44,920]       |                                  ^
[2025-05-04 13:47:44,920] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23148:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_5814_p2' generates 1 bits.
[2025-05-04 13:47:44,920]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,920] 23148 | assign zext_ln218_12_fu_5820_p1 = xor_ln1039_13_fu_5814_p2;
[2025-05-04 13:47:44,920]       |                                 ^
[2025-05-04 13:47:44,920] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23150:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_131_fu_7584_p2' generates 1 bits.
[2025-05-04 13:47:44,920]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,920] 23150 | assign zext_ln218_130_fu_7590_p1 = xor_ln1039_131_fu_7584_p2;
[2025-05-04 13:47:44,920]       |                                  ^
[2025-05-04 13:47:44,920] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23152:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_132_fu_7599_p2' generates 1 bits.
[2025-05-04 13:47:44,920]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,920] 23152 | assign zext_ln218_131_fu_7605_p1 = xor_ln1039_132_fu_7599_p2;
[2025-05-04 13:47:44,921]       |                                  ^
[2025-05-04 13:47:44,921] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23154:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_133_fu_7614_p2' generates 1 bits.
[2025-05-04 13:47:44,921]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,921] 23154 | assign zext_ln218_132_fu_7620_p1 = xor_ln1039_133_fu_7614_p2;
[2025-05-04 13:47:44,921]       |                                  ^
[2025-05-04 13:47:44,921] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23156:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_134_fu_7629_p2' generates 1 bits.
[2025-05-04 13:47:44,921]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,921] 23156 | assign zext_ln218_133_fu_7635_p1 = xor_ln1039_134_fu_7629_p2;
[2025-05-04 13:47:44,921]       |                                  ^
[2025-05-04 13:47:44,921] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23158:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_135_fu_7644_p2' generates 1 bits.
[2025-05-04 13:47:44,921]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,921] 23158 | assign zext_ln218_134_fu_7650_p1 = xor_ln1039_135_fu_7644_p2;
[2025-05-04 13:47:44,921]       |                                  ^
[2025-05-04 13:47:44,921] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23160:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_136_fu_7659_p2' generates 1 bits.
[2025-05-04 13:47:44,921]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,921] 23160 | assign zext_ln218_135_fu_7665_p1 = xor_ln1039_136_fu_7659_p2;
[2025-05-04 13:47:44,921]       |                                  ^
[2025-05-04 13:47:44,921] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23162:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_137_fu_7674_p2' generates 1 bits.
[2025-05-04 13:47:44,921]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,921] 23162 | assign zext_ln218_136_fu_7680_p1 = xor_ln1039_137_fu_7674_p2;
[2025-05-04 13:47:44,921]       |                                  ^
[2025-05-04 13:47:44,921] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23164:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_138_fu_7689_p2' generates 1 bits.
[2025-05-04 13:47:44,921]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,922] 23164 | assign zext_ln218_137_fu_7695_p1 = xor_ln1039_138_fu_7689_p2;
[2025-05-04 13:47:44,922]       |                                  ^
[2025-05-04 13:47:44,922] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23166:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_139_fu_7704_p2' generates 1 bits.
[2025-05-04 13:47:44,922]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,922] 23166 | assign zext_ln218_138_fu_7710_p1 = xor_ln1039_139_fu_7704_p2;
[2025-05-04 13:47:44,922]       |                                  ^
[2025-05-04 13:47:44,922] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23168:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_140_fu_7719_p2' generates 1 bits.
[2025-05-04 13:47:44,922]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,922] 23168 | assign zext_ln218_139_fu_7725_p1 = xor_ln1039_140_fu_7719_p2;
[2025-05-04 13:47:44,922]       |                                  ^
[2025-05-04 13:47:44,922] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23170:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_14_fu_5829_p2' generates 1 bits.
[2025-05-04 13:47:44,922]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,922] 23170 | assign zext_ln218_13_fu_5835_p1 = xor_ln1039_14_fu_5829_p2;
[2025-05-04 13:47:44,922]       |                                 ^
[2025-05-04 13:47:44,922] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23172:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_141_fu_7734_p2' generates 1 bits.
[2025-05-04 13:47:44,922]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,922] 23172 | assign zext_ln218_140_fu_7740_p1 = xor_ln1039_141_fu_7734_p2;
[2025-05-04 13:47:44,922]       |                                  ^
[2025-05-04 13:47:44,922] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23174:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_142_fu_7749_p2' generates 1 bits.
[2025-05-04 13:47:44,922]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,922] 23174 | assign zext_ln218_141_fu_7755_p1 = xor_ln1039_142_fu_7749_p2;
[2025-05-04 13:47:44,922]       |                                  ^
[2025-05-04 13:47:44,922] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23176:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_143_fu_7764_p2' generates 1 bits.
[2025-05-04 13:47:44,923]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,923] 23176 | assign zext_ln218_142_fu_7770_p1 = xor_ln1039_143_fu_7764_p2;
[2025-05-04 13:47:44,923]       |                                  ^
[2025-05-04 13:47:44,923] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23178:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_144_fu_7779_p2' generates 1 bits.
[2025-05-04 13:47:44,923]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,923] 23178 | assign zext_ln218_143_fu_7785_p1 = xor_ln1039_144_fu_7779_p2;
[2025-05-04 13:47:44,923]       |                                  ^
[2025-05-04 13:47:44,923] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23180:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_145_fu_7794_p2' generates 1 bits.
[2025-05-04 13:47:44,923]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,923] 23180 | assign zext_ln218_144_fu_7800_p1 = xor_ln1039_145_fu_7794_p2;
[2025-05-04 13:47:44,923]       |                                  ^
[2025-05-04 13:47:44,923] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23182:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_146_fu_7809_p2' generates 1 bits.
[2025-05-04 13:47:44,923]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,923] 23182 | assign zext_ln218_145_fu_7815_p1 = xor_ln1039_146_fu_7809_p2;
[2025-05-04 13:47:44,923]       |                                  ^
[2025-05-04 13:47:44,923] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23184:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_147_fu_7824_p2' generates 1 bits.
[2025-05-04 13:47:44,923]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,923] 23184 | assign zext_ln218_146_fu_7830_p1 = xor_ln1039_147_fu_7824_p2;
[2025-05-04 13:47:44,923]       |                                  ^
[2025-05-04 13:47:44,923] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23186:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_148_fu_7839_p2' generates 1 bits.
[2025-05-04 13:47:44,923]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,923] 23186 | assign zext_ln218_147_fu_7845_p1 = xor_ln1039_148_fu_7839_p2;
[2025-05-04 13:47:44,924]       |                                  ^
[2025-05-04 13:47:44,924] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23188:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_149_fu_7854_p2' generates 1 bits.
[2025-05-04 13:47:44,924]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,924] 23188 | assign zext_ln218_148_fu_7860_p1 = xor_ln1039_149_fu_7854_p2;
[2025-05-04 13:47:44,924]       |                                  ^
[2025-05-04 13:47:44,924] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23190:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_150_fu_7869_p2' generates 1 bits.
[2025-05-04 13:47:44,924]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,924] 23190 | assign zext_ln218_149_fu_7875_p1 = xor_ln1039_150_fu_7869_p2;
[2025-05-04 13:47:44,924]       |                                  ^
[2025-05-04 13:47:44,924] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23192:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_5844_p2' generates 1 bits.
[2025-05-04 13:47:44,924]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,924] 23192 | assign zext_ln218_14_fu_5850_p1 = xor_ln1039_15_fu_5844_p2;
[2025-05-04 13:47:44,924]       |                                 ^
[2025-05-04 13:47:44,924] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23194:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_151_fu_7884_p2' generates 1 bits.
[2025-05-04 13:47:44,924]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,924] 23194 | assign zext_ln218_150_fu_7890_p1 = xor_ln1039_151_fu_7884_p2;
[2025-05-04 13:47:44,924]       |                                  ^
[2025-05-04 13:47:44,924] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23196:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_152_fu_7899_p2' generates 1 bits.
[2025-05-04 13:47:44,924]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,924] 23196 | assign zext_ln218_151_fu_7905_p1 = xor_ln1039_152_fu_7899_p2;
[2025-05-04 13:47:44,924]       |                                  ^
[2025-05-04 13:47:44,924] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23198:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_153_fu_7914_p2' generates 1 bits.
[2025-05-04 13:47:44,924]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,925] 23198 | assign zext_ln218_152_fu_7920_p1 = xor_ln1039_153_fu_7914_p2;
[2025-05-04 13:47:44,925]       |                                  ^
[2025-05-04 13:47:44,925] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23200:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_154_fu_7929_p2' generates 1 bits.
[2025-05-04 13:47:44,925]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,925] 23200 | assign zext_ln218_153_fu_7935_p1 = xor_ln1039_154_fu_7929_p2;
[2025-05-04 13:47:44,925]       |                                  ^
[2025-05-04 13:47:44,925] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23202:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_155_fu_7944_p2' generates 1 bits.
[2025-05-04 13:47:44,925]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,925] 23202 | assign zext_ln218_154_fu_7950_p1 = xor_ln1039_155_fu_7944_p2;
[2025-05-04 13:47:44,925]       |                                  ^
[2025-05-04 13:47:44,925] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23204:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_156_fu_7959_p2' generates 1 bits.
[2025-05-04 13:47:44,925]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,925] 23204 | assign zext_ln218_155_fu_7965_p1 = xor_ln1039_156_fu_7959_p2;
[2025-05-04 13:47:44,925]       |                                  ^
[2025-05-04 13:47:44,925] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23206:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_157_fu_7974_p2' generates 1 bits.
[2025-05-04 13:47:44,925]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,925] 23206 | assign zext_ln218_156_fu_7980_p1 = xor_ln1039_157_fu_7974_p2;
[2025-05-04 13:47:44,925]       |                                  ^
[2025-05-04 13:47:44,925] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23208:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_158_fu_7989_p2' generates 1 bits.
[2025-05-04 13:47:44,925]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,925] 23208 | assign zext_ln218_157_fu_7995_p1 = xor_ln1039_158_fu_7989_p2;
[2025-05-04 13:47:44,925]       |                                  ^
[2025-05-04 13:47:44,925] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23210:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_159_fu_8004_p2' generates 1 bits.
[2025-05-04 13:47:44,926]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,926] 23210 | assign zext_ln218_158_fu_8010_p1 = xor_ln1039_159_fu_8004_p2;
[2025-05-04 13:47:44,926]       |                                  ^
[2025-05-04 13:47:44,926] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23212:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_160_fu_8019_p2' generates 1 bits.
[2025-05-04 13:47:44,926]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,926] 23212 | assign zext_ln218_159_fu_8025_p1 = xor_ln1039_160_fu_8019_p2;
[2025-05-04 13:47:44,926]       |                                  ^
[2025-05-04 13:47:44,926] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23214:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_5859_p2' generates 1 bits.
[2025-05-04 13:47:44,926]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,926] 23214 | assign zext_ln218_15_fu_5865_p1 = xor_ln1039_16_fu_5859_p2;
[2025-05-04 13:47:44,926]       |                                 ^
[2025-05-04 13:47:44,926] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23216:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_161_fu_8034_p2' generates 1 bits.
[2025-05-04 13:47:44,926]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,926] 23216 | assign zext_ln218_160_fu_8040_p1 = xor_ln1039_161_fu_8034_p2;
[2025-05-04 13:47:44,926]       |                                  ^
[2025-05-04 13:47:44,926] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23218:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_162_fu_8049_p2' generates 1 bits.
[2025-05-04 13:47:44,926]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,926] 23218 | assign zext_ln218_161_fu_8055_p1 = xor_ln1039_162_fu_8049_p2;
[2025-05-04 13:47:44,926]       |                                  ^
[2025-05-04 13:47:44,926] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23220:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_163_fu_8064_p2' generates 1 bits.
[2025-05-04 13:47:44,926]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,926] 23220 | assign zext_ln218_162_fu_8070_p1 = xor_ln1039_163_fu_8064_p2;
[2025-05-04 13:47:44,927]       |                                  ^
[2025-05-04 13:47:44,927] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23222:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_164_fu_8079_p2' generates 1 bits.
[2025-05-04 13:47:44,927]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,927] 23222 | assign zext_ln218_163_fu_8085_p1 = xor_ln1039_164_fu_8079_p2;
[2025-05-04 13:47:44,927]       |                                  ^
[2025-05-04 13:47:44,927] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23224:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_165_fu_8094_p2' generates 1 bits.
[2025-05-04 13:47:44,927]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,927] 23224 | assign zext_ln218_164_fu_8100_p1 = xor_ln1039_165_fu_8094_p2;
[2025-05-04 13:47:44,927]       |                                  ^
[2025-05-04 13:47:44,927] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23226:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_166_fu_8109_p2' generates 1 bits.
[2025-05-04 13:47:44,927]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,927] 23226 | assign zext_ln218_165_fu_8115_p1 = xor_ln1039_166_fu_8109_p2;
[2025-05-04 13:47:44,927]       |                                  ^
[2025-05-04 13:47:44,927] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23228:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_167_fu_8124_p2' generates 1 bits.
[2025-05-04 13:47:44,927]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,927] 23228 | assign zext_ln218_166_fu_8130_p1 = xor_ln1039_167_fu_8124_p2;
[2025-05-04 13:47:44,927]       |                                  ^
[2025-05-04 13:47:44,927] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23230:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_168_fu_8139_p2' generates 1 bits.
[2025-05-04 13:47:44,927]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,927] 23230 | assign zext_ln218_167_fu_8145_p1 = xor_ln1039_168_fu_8139_p2;
[2025-05-04 13:47:44,927]       |                                  ^
[2025-05-04 13:47:44,927] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23232:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_169_fu_8154_p2' generates 1 bits.
[2025-05-04 13:47:44,927]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,928] 23232 | assign zext_ln218_168_fu_8160_p1 = xor_ln1039_169_fu_8154_p2;
[2025-05-04 13:47:44,928]       |                                  ^
[2025-05-04 13:47:44,928] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23234:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_170_fu_8169_p2' generates 1 bits.
[2025-05-04 13:47:44,928]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,928] 23234 | assign zext_ln218_169_fu_8175_p1 = xor_ln1039_170_fu_8169_p2;
[2025-05-04 13:47:44,928]       |                                  ^
[2025-05-04 13:47:44,928] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23236:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_17_fu_5874_p2' generates 1 bits.
[2025-05-04 13:47:44,928]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,928] 23236 | assign zext_ln218_16_fu_5880_p1 = xor_ln1039_17_fu_5874_p2;
[2025-05-04 13:47:44,928]       |                                 ^
[2025-05-04 13:47:44,928] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23238:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_171_fu_8184_p2' generates 1 bits.
[2025-05-04 13:47:44,928]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,928] 23238 | assign zext_ln218_170_fu_8190_p1 = xor_ln1039_171_fu_8184_p2;
[2025-05-04 13:47:44,928]       |                                  ^
[2025-05-04 13:47:44,928] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23240:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_172_fu_8199_p2' generates 1 bits.
[2025-05-04 13:47:44,928]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,928] 23240 | assign zext_ln218_171_fu_8205_p1 = xor_ln1039_172_fu_8199_p2;
[2025-05-04 13:47:44,928]       |                                  ^
[2025-05-04 13:47:44,928] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23242:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_173_fu_8214_p2' generates 1 bits.
[2025-05-04 13:47:44,928]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,928] 23242 | assign zext_ln218_172_fu_8220_p1 = xor_ln1039_173_fu_8214_p2;
[2025-05-04 13:47:44,928]       |                                  ^
[2025-05-04 13:47:44,929] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23244:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_174_fu_8229_p2' generates 1 bits.
[2025-05-04 13:47:44,929]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,929] 23244 | assign zext_ln218_173_fu_8235_p1 = xor_ln1039_174_fu_8229_p2;
[2025-05-04 13:47:44,929]       |                                  ^
[2025-05-04 13:47:44,929] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23246:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_175_fu_8244_p2' generates 1 bits.
[2025-05-04 13:47:44,929]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,929] 23246 | assign zext_ln218_174_fu_8250_p1 = xor_ln1039_175_fu_8244_p2;
[2025-05-04 13:47:44,929]       |                                  ^
[2025-05-04 13:47:44,929] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23248:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_176_fu_8259_p2' generates 1 bits.
[2025-05-04 13:47:44,929]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,929] 23248 | assign zext_ln218_175_fu_8265_p1 = xor_ln1039_176_fu_8259_p2;
[2025-05-04 13:47:44,929]       |                                  ^
[2025-05-04 13:47:44,929] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23250:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_177_fu_8274_p2' generates 1 bits.
[2025-05-04 13:47:44,929]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,929] 23250 | assign zext_ln218_176_fu_8280_p1 = xor_ln1039_177_fu_8274_p2;
[2025-05-04 13:47:44,929]       |                                  ^
[2025-05-04 13:47:44,929] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23252:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_178_fu_8289_p2' generates 1 bits.
[2025-05-04 13:47:44,929]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,929] 23252 | assign zext_ln218_177_fu_8295_p1 = xor_ln1039_178_fu_8289_p2;
[2025-05-04 13:47:44,929]       |                                  ^
[2025-05-04 13:47:44,929] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23254:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_179_fu_8304_p2' generates 1 bits.
[2025-05-04 13:47:44,929]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,929] 23254 | assign zext_ln218_178_fu_8310_p1 = xor_ln1039_179_fu_8304_p2;
[2025-05-04 13:47:44,930]       |                                  ^
[2025-05-04 13:47:44,930] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23256:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_180_fu_8319_p2' generates 1 bits.
[2025-05-04 13:47:44,930]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,930] 23256 | assign zext_ln218_179_fu_8325_p1 = xor_ln1039_180_fu_8319_p2;
[2025-05-04 13:47:44,930]       |                                  ^
[2025-05-04 13:47:44,930] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23258:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_5889_p2' generates 1 bits.
[2025-05-04 13:47:44,930]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,930] 23258 | assign zext_ln218_17_fu_5895_p1 = xor_ln1039_18_fu_5889_p2;
[2025-05-04 13:47:44,930]       |                                 ^
[2025-05-04 13:47:44,930] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23260:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_181_fu_8334_p2' generates 1 bits.
[2025-05-04 13:47:44,930]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,930] 23260 | assign zext_ln218_180_fu_8340_p1 = xor_ln1039_181_fu_8334_p2;
[2025-05-04 13:47:44,930]       |                                  ^
[2025-05-04 13:47:44,930] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23262:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_182_fu_8349_p2' generates 1 bits.
[2025-05-04 13:47:44,930]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,930] 23262 | assign zext_ln218_181_fu_8355_p1 = xor_ln1039_182_fu_8349_p2;
[2025-05-04 13:47:44,930]       |                                  ^
[2025-05-04 13:47:44,930] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23264:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_183_fu_8364_p2' generates 1 bits.
[2025-05-04 13:47:44,930]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,930] 23264 | assign zext_ln218_182_fu_8370_p1 = xor_ln1039_183_fu_8364_p2;
[2025-05-04 13:47:44,930]       |                                  ^
[2025-05-04 13:47:44,930] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23266:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_184_fu_8379_p2' generates 1 bits.
[2025-05-04 13:47:44,931]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,931] 23266 | assign zext_ln218_183_fu_8385_p1 = xor_ln1039_184_fu_8379_p2;
[2025-05-04 13:47:44,931]       |                                  ^
[2025-05-04 13:47:44,931] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23268:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_185_fu_8394_p2' generates 1 bits.
[2025-05-04 13:47:44,931]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,931] 23268 | assign zext_ln218_184_fu_8400_p1 = xor_ln1039_185_fu_8394_p2;
[2025-05-04 13:47:44,931]       |                                  ^
[2025-05-04 13:47:44,931] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23270:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_186_fu_8409_p2' generates 1 bits.
[2025-05-04 13:47:44,931]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,931] 23270 | assign zext_ln218_185_fu_8415_p1 = xor_ln1039_186_fu_8409_p2;
[2025-05-04 13:47:44,931]       |                                  ^
[2025-05-04 13:47:44,931] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23272:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_187_fu_8424_p2' generates 1 bits.
[2025-05-04 13:47:44,931]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,931] 23272 | assign zext_ln218_186_fu_8430_p1 = xor_ln1039_187_fu_8424_p2;
[2025-05-04 13:47:44,931]       |                                  ^
[2025-05-04 13:47:44,931] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23274:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_188_fu_8439_p2' generates 1 bits.
[2025-05-04 13:47:44,931]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,931] 23274 | assign zext_ln218_187_fu_8445_p1 = xor_ln1039_188_fu_8439_p2;
[2025-05-04 13:47:44,931]       |                                  ^
[2025-05-04 13:47:44,931] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23276:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_189_fu_8454_p2' generates 1 bits.
[2025-05-04 13:47:44,931]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,931] 23276 | assign zext_ln218_188_fu_8460_p1 = xor_ln1039_189_fu_8454_p2;
[2025-05-04 13:47:44,931]       |                                  ^
[2025-05-04 13:47:44,931] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23278:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_190_fu_8469_p2' generates 1 bits.
[2025-05-04 13:47:44,932]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,932] 23278 | assign zext_ln218_189_fu_8475_p1 = xor_ln1039_190_fu_8469_p2;
[2025-05-04 13:47:44,932]       |                                  ^
[2025-05-04 13:47:44,932] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23280:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_5904_p2' generates 1 bits.
[2025-05-04 13:47:44,932]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,932] 23280 | assign zext_ln218_18_fu_5910_p1 = xor_ln1039_19_fu_5904_p2;
[2025-05-04 13:47:44,932]       |                                 ^
[2025-05-04 13:47:44,932] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23282:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_191_fu_8484_p2' generates 1 bits.
[2025-05-04 13:47:44,932]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,932] 23282 | assign zext_ln218_190_fu_8490_p1 = xor_ln1039_191_fu_8484_p2;
[2025-05-04 13:47:44,932]       |                                  ^
[2025-05-04 13:47:44,932] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23284:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_192_fu_8499_p2' generates 1 bits.
[2025-05-04 13:47:44,932]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,932] 23284 | assign zext_ln218_191_fu_8505_p1 = xor_ln1039_192_fu_8499_p2;
[2025-05-04 13:47:44,932]       |                                  ^
[2025-05-04 13:47:44,932] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23286:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_193_fu_8514_p2' generates 1 bits.
[2025-05-04 13:47:44,932]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,932] 23286 | assign zext_ln218_192_fu_8520_p1 = xor_ln1039_193_fu_8514_p2;
[2025-05-04 13:47:44,932]       |                                  ^
[2025-05-04 13:47:44,932] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23288:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_194_fu_8529_p2' generates 1 bits.
[2025-05-04 13:47:44,932]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,932] 23288 | assign zext_ln218_193_fu_8535_p1 = xor_ln1039_194_fu_8529_p2;
[2025-05-04 13:47:44,933]       |                                  ^
[2025-05-04 13:47:44,933] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23290:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_195_fu_8544_p2' generates 1 bits.
[2025-05-04 13:47:44,933]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,933] 23290 | assign zext_ln218_194_fu_8550_p1 = xor_ln1039_195_fu_8544_p2;
[2025-05-04 13:47:44,933]       |                                  ^
[2025-05-04 13:47:44,933] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23292:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_196_fu_8559_p2' generates 1 bits.
[2025-05-04 13:47:44,933]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,933] 23292 | assign zext_ln218_195_fu_8565_p1 = xor_ln1039_196_fu_8559_p2;
[2025-05-04 13:47:44,933]       |                                  ^
[2025-05-04 13:47:44,933] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23294:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_197_fu_8574_p2' generates 1 bits.
[2025-05-04 13:47:44,933]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,933] 23294 | assign zext_ln218_196_fu_8580_p1 = xor_ln1039_197_fu_8574_p2;
[2025-05-04 13:47:44,933]       |                                  ^
[2025-05-04 13:47:44,933] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23296:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_198_fu_8589_p2' generates 1 bits.
[2025-05-04 13:47:44,933]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,933] 23296 | assign zext_ln218_197_fu_8595_p1 = xor_ln1039_198_fu_8589_p2;
[2025-05-04 13:47:44,933]       |                                  ^
[2025-05-04 13:47:44,933] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23298:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_199_fu_8604_p2' generates 1 bits.
[2025-05-04 13:47:44,933]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,933] 23298 | assign zext_ln218_198_fu_8610_p1 = xor_ln1039_199_fu_8604_p2;
[2025-05-04 13:47:44,933]       |                                  ^
[2025-05-04 13:47:44,933] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23300:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_200_fu_8619_p2' generates 1 bits.
[2025-05-04 13:47:44,933]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,934] 23300 | assign zext_ln218_199_fu_8625_p1 = xor_ln1039_200_fu_8619_p2;
[2025-05-04 13:47:44,934]       |                                  ^
[2025-05-04 13:47:44,934] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23302:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_20_fu_5919_p2' generates 1 bits.
[2025-05-04 13:47:44,934]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,934] 23302 | assign zext_ln218_19_fu_5925_p1 = xor_ln1039_20_fu_5919_p2;
[2025-05-04 13:47:44,934]       |                                 ^
[2025-05-04 13:47:44,934] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23304:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_5649_p2' generates 1 bits.
[2025-05-04 13:47:44,934]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,934] 23304 | assign zext_ln218_1_fu_5655_p1 = xor_ln1039_2_fu_5649_p2;
[2025-05-04 13:47:44,934]       |                                ^
[2025-05-04 13:47:44,934] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23306:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_201_fu_8634_p2' generates 1 bits.
[2025-05-04 13:47:44,934]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,934] 23306 | assign zext_ln218_200_fu_8640_p1 = xor_ln1039_201_fu_8634_p2;
[2025-05-04 13:47:44,934]       |                                  ^
[2025-05-04 13:47:44,934] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23308:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_202_fu_8649_p2' generates 1 bits.
[2025-05-04 13:47:44,934]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,934] 23308 | assign zext_ln218_201_fu_8655_p1 = xor_ln1039_202_fu_8649_p2;
[2025-05-04 13:47:44,934]       |                                  ^
[2025-05-04 13:47:44,934] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23310:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_203_fu_8664_p2' generates 1 bits.
[2025-05-04 13:47:44,934]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,934] 23310 | assign zext_ln218_202_fu_8670_p1 = xor_ln1039_203_fu_8664_p2;
[2025-05-04 13:47:44,935]       |                                  ^
[2025-05-04 13:47:44,935] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23312:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_204_fu_8679_p2' generates 1 bits.
[2025-05-04 13:47:44,935]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,935] 23312 | assign zext_ln218_203_fu_8685_p1 = xor_ln1039_204_fu_8679_p2;
[2025-05-04 13:47:44,935]       |                                  ^
[2025-05-04 13:47:44,935] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23314:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_205_fu_8694_p2' generates 1 bits.
[2025-05-04 13:47:44,935]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,935] 23314 | assign zext_ln218_204_fu_8700_p1 = xor_ln1039_205_fu_8694_p2;
[2025-05-04 13:47:44,935]       |                                  ^
[2025-05-04 13:47:44,935] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23316:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_206_fu_8709_p2' generates 1 bits.
[2025-05-04 13:47:44,935]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,935] 23316 | assign zext_ln218_205_fu_8715_p1 = xor_ln1039_206_fu_8709_p2;
[2025-05-04 13:47:44,935]       |                                  ^
[2025-05-04 13:47:44,935] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23318:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_207_fu_8724_p2' generates 1 bits.
[2025-05-04 13:47:44,935]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,935] 23318 | assign zext_ln218_206_fu_8730_p1 = xor_ln1039_207_fu_8724_p2;
[2025-05-04 13:47:44,935]       |                                  ^
[2025-05-04 13:47:44,935] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23320:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_208_fu_8739_p2' generates 1 bits.
[2025-05-04 13:47:44,935]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,935] 23320 | assign zext_ln218_207_fu_8745_p1 = xor_ln1039_208_fu_8739_p2;
[2025-05-04 13:47:44,935]       |                                  ^
[2025-05-04 13:47:44,935] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23322:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_209_fu_8754_p2' generates 1 bits.
[2025-05-04 13:47:44,935]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,936] 23322 | assign zext_ln218_208_fu_8760_p1 = xor_ln1039_209_fu_8754_p2;
[2025-05-04 13:47:44,936]       |                                  ^
[2025-05-04 13:47:44,936] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23324:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_210_fu_8769_p2' generates 1 bits.
[2025-05-04 13:47:44,936]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,936] 23324 | assign zext_ln218_209_fu_8775_p1 = xor_ln1039_210_fu_8769_p2;
[2025-05-04 13:47:44,936]       |                                  ^
[2025-05-04 13:47:44,936] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23326:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_5934_p2' generates 1 bits.
[2025-05-04 13:47:44,936]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,936] 23326 | assign zext_ln218_20_fu_5940_p1 = xor_ln1039_21_fu_5934_p2;
[2025-05-04 13:47:44,936]       |                                 ^
[2025-05-04 13:47:44,936] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23328:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_211_fu_8784_p2' generates 1 bits.
[2025-05-04 13:47:44,936]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,936] 23328 | assign zext_ln218_210_fu_8790_p1 = xor_ln1039_211_fu_8784_p2;
[2025-05-04 13:47:44,936]       |                                  ^
[2025-05-04 13:47:44,936] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23330:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_212_fu_8799_p2' generates 1 bits.
[2025-05-04 13:47:44,936]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,936] 23330 | assign zext_ln218_211_fu_8805_p1 = xor_ln1039_212_fu_8799_p2;
[2025-05-04 13:47:44,936]       |                                  ^
[2025-05-04 13:47:44,936] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23332:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_213_fu_8814_p2' generates 1 bits.
[2025-05-04 13:47:44,936]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,936] 23332 | assign zext_ln218_212_fu_8820_p1 = xor_ln1039_213_fu_8814_p2;
[2025-05-04 13:47:44,936]       |                                  ^
[2025-05-04 13:47:44,936] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23334:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_214_fu_8829_p2' generates 1 bits.
[2025-05-04 13:47:44,937]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,937] 23334 | assign zext_ln218_213_fu_8835_p1 = xor_ln1039_214_fu_8829_p2;
[2025-05-04 13:47:44,937]       |                                  ^
[2025-05-04 13:47:44,937] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23336:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_215_fu_8844_p2' generates 1 bits.
[2025-05-04 13:47:44,937]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,937] 23336 | assign zext_ln218_214_fu_8850_p1 = xor_ln1039_215_fu_8844_p2;
[2025-05-04 13:47:44,937]       |                                  ^
[2025-05-04 13:47:44,937] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23338:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_216_fu_8859_p2' generates 1 bits.
[2025-05-04 13:47:44,937]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,937] 23338 | assign zext_ln218_215_fu_8865_p1 = xor_ln1039_216_fu_8859_p2;
[2025-05-04 13:47:44,937]       |                                  ^
[2025-05-04 13:47:44,937] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23340:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_217_fu_8874_p2' generates 1 bits.
[2025-05-04 13:47:44,937]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,937] 23340 | assign zext_ln218_216_fu_8880_p1 = xor_ln1039_217_fu_8874_p2;
[2025-05-04 13:47:44,937]       |                                  ^
[2025-05-04 13:47:44,937] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23342:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_218_fu_8889_p2' generates 1 bits.
[2025-05-04 13:47:44,937]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,937] 23342 | assign zext_ln218_217_fu_8895_p1 = xor_ln1039_218_fu_8889_p2;
[2025-05-04 13:47:44,937]       |                                  ^
[2025-05-04 13:47:44,937] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23344:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_219_fu_8904_p2' generates 1 bits.
[2025-05-04 13:47:44,937]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,937] 23344 | assign zext_ln218_218_fu_8910_p1 = xor_ln1039_219_fu_8904_p2;
[2025-05-04 13:47:44,938]       |                                  ^
[2025-05-04 13:47:44,938] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23346:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_220_fu_8919_p2' generates 1 bits.
[2025-05-04 13:47:44,938]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,938] 23346 | assign zext_ln218_219_fu_8925_p1 = xor_ln1039_220_fu_8919_p2;
[2025-05-04 13:47:44,938]       |                                  ^
[2025-05-04 13:47:44,938] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23348:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_5949_p2' generates 1 bits.
[2025-05-04 13:47:44,938]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,938] 23348 | assign zext_ln218_21_fu_5955_p1 = xor_ln1039_22_fu_5949_p2;
[2025-05-04 13:47:44,938]       |                                 ^
[2025-05-04 13:47:44,938] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23350:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_221_fu_8934_p2' generates 1 bits.
[2025-05-04 13:47:44,938]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,938] 23350 | assign zext_ln218_220_fu_8940_p1 = xor_ln1039_221_fu_8934_p2;
[2025-05-04 13:47:44,938]       |                                  ^
[2025-05-04 13:47:44,938] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23352:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_222_fu_8949_p2' generates 1 bits.
[2025-05-04 13:47:44,938]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,938] 23352 | assign zext_ln218_221_fu_8955_p1 = xor_ln1039_222_fu_8949_p2;
[2025-05-04 13:47:44,938]       |                                  ^
[2025-05-04 13:47:44,938] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23354:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_223_fu_8964_p2' generates 1 bits.
[2025-05-04 13:47:44,938]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,938] 23354 | assign zext_ln218_222_fu_8970_p1 = xor_ln1039_223_fu_8964_p2;
[2025-05-04 13:47:44,938]       |                                  ^
[2025-05-04 13:47:44,938] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23356:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_224_fu_8979_p2' generates 1 bits.
[2025-05-04 13:47:44,938]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,939] 23356 | assign zext_ln218_223_fu_8985_p1 = xor_ln1039_224_fu_8979_p2;
[2025-05-04 13:47:44,939]       |                                  ^
[2025-05-04 13:47:44,939] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23358:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_225_fu_8994_p2' generates 1 bits.
[2025-05-04 13:47:44,939]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,939] 23358 | assign zext_ln218_224_fu_9000_p1 = xor_ln1039_225_fu_8994_p2;
[2025-05-04 13:47:44,939]       |                                  ^
[2025-05-04 13:47:44,939] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23360:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_226_fu_9009_p2' generates 1 bits.
[2025-05-04 13:47:44,939]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,939] 23360 | assign zext_ln218_225_fu_9015_p1 = xor_ln1039_226_fu_9009_p2;
[2025-05-04 13:47:44,939]       |                                  ^
[2025-05-04 13:47:44,939] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23362:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_227_fu_9024_p2' generates 1 bits.
[2025-05-04 13:47:44,939]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,939] 23362 | assign zext_ln218_226_fu_9030_p1 = xor_ln1039_227_fu_9024_p2;
[2025-05-04 13:47:44,939]       |                                  ^
[2025-05-04 13:47:44,939] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23364:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_228_fu_9039_p2' generates 1 bits.
[2025-05-04 13:47:44,939]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,939] 23364 | assign zext_ln218_227_fu_9045_p1 = xor_ln1039_228_fu_9039_p2;
[2025-05-04 13:47:44,939]       |                                  ^
[2025-05-04 13:47:44,939] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23366:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_229_fu_9054_p2' generates 1 bits.
[2025-05-04 13:47:44,939]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,939] 23366 | assign zext_ln218_228_fu_9060_p1 = xor_ln1039_229_fu_9054_p2;
[2025-05-04 13:47:44,939]       |                                  ^
[2025-05-04 13:47:44,939] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23368:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_230_fu_9069_p2' generates 1 bits.
[2025-05-04 13:47:44,940]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,940] 23368 | assign zext_ln218_229_fu_9075_p1 = xor_ln1039_230_fu_9069_p2;
[2025-05-04 13:47:44,940]       |                                  ^
[2025-05-04 13:47:44,940] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23370:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_23_fu_5964_p2' generates 1 bits.
[2025-05-04 13:47:44,940]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,940] 23370 | assign zext_ln218_22_fu_5970_p1 = xor_ln1039_23_fu_5964_p2;
[2025-05-04 13:47:44,940]       |                                 ^
[2025-05-04 13:47:44,940] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23372:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_231_fu_9084_p2' generates 1 bits.
[2025-05-04 13:47:44,940]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,940] 23372 | assign zext_ln218_230_fu_9090_p1 = xor_ln1039_231_fu_9084_p2;
[2025-05-04 13:47:44,940]       |                                  ^
[2025-05-04 13:47:44,940] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23374:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_232_fu_9099_p2' generates 1 bits.
[2025-05-04 13:47:44,940]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,940] 23374 | assign zext_ln218_231_fu_9105_p1 = xor_ln1039_232_fu_9099_p2;
[2025-05-04 13:47:44,940]       |                                  ^
[2025-05-04 13:47:44,940] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23376:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_233_fu_9114_p2' generates 1 bits.
[2025-05-04 13:47:44,940]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,940] 23376 | assign zext_ln218_232_fu_9120_p1 = xor_ln1039_233_fu_9114_p2;
[2025-05-04 13:47:44,940]       |                                  ^
[2025-05-04 13:47:44,940] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23378:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_234_fu_9129_p2' generates 1 bits.
[2025-05-04 13:47:44,940]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,940] 23378 | assign zext_ln218_233_fu_9135_p1 = xor_ln1039_234_fu_9129_p2;
[2025-05-04 13:47:44,941]       |                                  ^
[2025-05-04 13:47:44,941] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23380:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_235_fu_9144_p2' generates 1 bits.
[2025-05-04 13:47:44,941]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,941] 23380 | assign zext_ln218_234_fu_9150_p1 = xor_ln1039_235_fu_9144_p2;
[2025-05-04 13:47:44,941]       |                                  ^
[2025-05-04 13:47:44,941] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23382:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_236_fu_9159_p2' generates 1 bits.
[2025-05-04 13:47:44,941]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,941] 23382 | assign zext_ln218_235_fu_9165_p1 = xor_ln1039_236_fu_9159_p2;
[2025-05-04 13:47:44,941]       |                                  ^
[2025-05-04 13:47:44,941] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23384:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_237_fu_9174_p2' generates 1 bits.
[2025-05-04 13:47:44,941]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,941] 23384 | assign zext_ln218_236_fu_9180_p1 = xor_ln1039_237_fu_9174_p2;
[2025-05-04 13:47:44,941]       |                                  ^
[2025-05-04 13:47:44,941] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23386:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_238_fu_9189_p2' generates 1 bits.
[2025-05-04 13:47:44,941]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,941] 23386 | assign zext_ln218_237_fu_9195_p1 = xor_ln1039_238_fu_9189_p2;
[2025-05-04 13:47:44,941]       |                                  ^
[2025-05-04 13:47:44,941] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23388:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_239_fu_9204_p2' generates 1 bits.
[2025-05-04 13:47:44,941]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,941] 23388 | assign zext_ln218_238_fu_9210_p1 = xor_ln1039_239_fu_9204_p2;
[2025-05-04 13:47:44,941]       |                                  ^
[2025-05-04 13:47:44,941] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23390:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_240_fu_9219_p2' generates 1 bits.
[2025-05-04 13:47:44,941]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,942] 23390 | assign zext_ln218_239_fu_9225_p1 = xor_ln1039_240_fu_9219_p2;
[2025-05-04 13:47:44,942]       |                                  ^
[2025-05-04 13:47:44,942] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23392:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_5979_p2' generates 1 bits.
[2025-05-04 13:47:44,942]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,942] 23392 | assign zext_ln218_23_fu_5985_p1 = xor_ln1039_24_fu_5979_p2;
[2025-05-04 13:47:44,942]       |                                 ^
[2025-05-04 13:47:44,942] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23394:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_241_fu_9234_p2' generates 1 bits.
[2025-05-04 13:47:44,942]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,942] 23394 | assign zext_ln218_240_fu_9240_p1 = xor_ln1039_241_fu_9234_p2;
[2025-05-04 13:47:44,942]       |                                  ^
[2025-05-04 13:47:44,942] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23396:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_242_fu_9249_p2' generates 1 bits.
[2025-05-04 13:47:44,942]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,942] 23396 | assign zext_ln218_241_fu_9255_p1 = xor_ln1039_242_fu_9249_p2;
[2025-05-04 13:47:44,942]       |                                  ^
[2025-05-04 13:47:44,942] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23398:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_243_fu_9264_p2' generates 1 bits.
[2025-05-04 13:47:44,942]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,942] 23398 | assign zext_ln218_242_fu_9270_p1 = xor_ln1039_243_fu_9264_p2;
[2025-05-04 13:47:44,942]       |                                  ^
[2025-05-04 13:47:44,942] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23400:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_244_fu_9279_p2' generates 1 bits.
[2025-05-04 13:47:44,942]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,942] 23400 | assign zext_ln218_243_fu_9285_p1 = xor_ln1039_244_fu_9279_p2;
[2025-05-04 13:47:44,942]       |                                  ^
[2025-05-04 13:47:44,943] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23402:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_245_fu_9294_p2' generates 1 bits.
[2025-05-04 13:47:44,943]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,943] 23402 | assign zext_ln218_244_fu_9300_p1 = xor_ln1039_245_fu_9294_p2;
[2025-05-04 13:47:44,943]       |                                  ^
[2025-05-04 13:47:44,943] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23404:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_246_fu_9309_p2' generates 1 bits.
[2025-05-04 13:47:44,943]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,943] 23404 | assign zext_ln218_245_fu_9315_p1 = xor_ln1039_246_fu_9309_p2;
[2025-05-04 13:47:44,943]       |                                  ^
[2025-05-04 13:47:44,943] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23406:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_247_fu_9324_p2' generates 1 bits.
[2025-05-04 13:47:44,943]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,943] 23406 | assign zext_ln218_246_fu_9330_p1 = xor_ln1039_247_fu_9324_p2;
[2025-05-04 13:47:44,943]       |                                  ^
[2025-05-04 13:47:44,943] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23408:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_248_fu_9339_p2' generates 1 bits.
[2025-05-04 13:47:44,943]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,943] 23408 | assign zext_ln218_247_fu_9345_p1 = xor_ln1039_248_fu_9339_p2;
[2025-05-04 13:47:44,943]       |                                  ^
[2025-05-04 13:47:44,943] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23410:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_249_fu_9354_p2' generates 1 bits.
[2025-05-04 13:47:44,943]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,943] 23410 | assign zext_ln218_248_fu_9360_p1 = xor_ln1039_249_fu_9354_p2;
[2025-05-04 13:47:44,943]       |                                  ^
[2025-05-04 13:47:44,943] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23412:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_250_fu_9369_p2' generates 1 bits.
[2025-05-04 13:47:44,943]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,943] 23412 | assign zext_ln218_249_fu_9375_p1 = xor_ln1039_250_fu_9369_p2;
[2025-05-04 13:47:44,943]       |                                  ^
[2025-05-04 13:47:44,944] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23414:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_5994_p2' generates 1 bits.
[2025-05-04 13:47:44,944]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,944] 23414 | assign zext_ln218_24_fu_6000_p1 = xor_ln1039_25_fu_5994_p2;
[2025-05-04 13:47:44,944]       |                                 ^
[2025-05-04 13:47:44,944] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23416:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_251_fu_9384_p2' generates 1 bits.
[2025-05-04 13:47:44,944]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,944] 23416 | assign zext_ln218_250_fu_9390_p1 = xor_ln1039_251_fu_9384_p2;
[2025-05-04 13:47:44,944]       |                                  ^
[2025-05-04 13:47:44,944] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23418:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_252_fu_9399_p2' generates 1 bits.
[2025-05-04 13:47:44,944]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,944] 23418 | assign zext_ln218_251_fu_9405_p1 = xor_ln1039_252_fu_9399_p2;
[2025-05-04 13:47:44,944]       |                                  ^
[2025-05-04 13:47:44,944] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23420:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_253_fu_9414_p2' generates 1 bits.
[2025-05-04 13:47:44,944]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,944] 23420 | assign zext_ln218_252_fu_9420_p1 = xor_ln1039_253_fu_9414_p2;
[2025-05-04 13:47:44,944]       |                                  ^
[2025-05-04 13:47:44,944] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23422:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_26_fu_6009_p2' generates 1 bits.
[2025-05-04 13:47:44,944]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,944] 23422 | assign zext_ln218_25_fu_6015_p1 = xor_ln1039_26_fu_6009_p2;
[2025-05-04 13:47:44,944]       |                                 ^
[2025-05-04 13:47:44,944] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23424:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_6024_p2' generates 1 bits.
[2025-05-04 13:47:44,944]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,945] 23424 | assign zext_ln218_26_fu_6030_p1 = xor_ln1039_27_fu_6024_p2;
[2025-05-04 13:47:44,945]       |                                 ^
[2025-05-04 13:47:44,945] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23426:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_28_fu_6039_p2' generates 1 bits.
[2025-05-04 13:47:44,945]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,945] 23426 | assign zext_ln218_27_fu_6045_p1 = xor_ln1039_28_fu_6039_p2;
[2025-05-04 13:47:44,945]       |                                 ^
[2025-05-04 13:47:44,945] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23428:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_29_fu_6054_p2' generates 1 bits.
[2025-05-04 13:47:44,945]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,945] 23428 | assign zext_ln218_28_fu_6060_p1 = xor_ln1039_29_fu_6054_p2;
[2025-05-04 13:47:44,945]       |                                 ^
[2025-05-04 13:47:44,945] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23430:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_30_fu_6069_p2' generates 1 bits.
[2025-05-04 13:47:44,945]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,945] 23430 | assign zext_ln218_29_fu_6075_p1 = xor_ln1039_30_fu_6069_p2;
[2025-05-04 13:47:44,945]       |                                 ^
[2025-05-04 13:47:44,945] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23432:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_5664_p2' generates 1 bits.
[2025-05-04 13:47:44,945]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,945] 23432 | assign zext_ln218_2_fu_5670_p1 = xor_ln1039_3_fu_5664_p2;
[2025-05-04 13:47:44,945]       |                                ^
[2025-05-04 13:47:44,945] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23434:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_31_fu_6084_p2' generates 1 bits.
[2025-05-04 13:47:44,945]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,945] 23434 | assign zext_ln218_30_fu_6090_p1 = xor_ln1039_31_fu_6084_p2;
[2025-05-04 13:47:44,945]       |                                 ^
[2025-05-04 13:47:44,945] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23436:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_32_fu_6099_p2' generates 1 bits.
[2025-05-04 13:47:44,946]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,946] 23436 | assign zext_ln218_31_fu_6105_p1 = xor_ln1039_32_fu_6099_p2;
[2025-05-04 13:47:44,946]       |                                 ^
[2025-05-04 13:47:44,946] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23438:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_33_fu_6114_p2' generates 1 bits.
[2025-05-04 13:47:44,946]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,946] 23438 | assign zext_ln218_32_fu_6120_p1 = xor_ln1039_33_fu_6114_p2;
[2025-05-04 13:47:44,946]       |                                 ^
[2025-05-04 13:47:44,946] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23440:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_34_fu_6129_p2' generates 1 bits.
[2025-05-04 13:47:44,946]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,946] 23440 | assign zext_ln218_33_fu_6135_p1 = xor_ln1039_34_fu_6129_p2;
[2025-05-04 13:47:44,946]       |                                 ^
[2025-05-04 13:47:44,946] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23442:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_35_fu_6144_p2' generates 1 bits.
[2025-05-04 13:47:44,946]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,946] 23442 | assign zext_ln218_34_fu_6150_p1 = xor_ln1039_35_fu_6144_p2;
[2025-05-04 13:47:44,946]       |                                 ^
[2025-05-04 13:47:44,946] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23444:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_36_fu_6159_p2' generates 1 bits.
[2025-05-04 13:47:44,946]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,946] 23444 | assign zext_ln218_35_fu_6165_p1 = xor_ln1039_36_fu_6159_p2;
[2025-05-04 13:47:44,946]       |                                 ^
[2025-05-04 13:47:44,946] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23446:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_37_fu_6174_p2' generates 1 bits.
[2025-05-04 13:47:44,946]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,946] 23446 | assign zext_ln218_36_fu_6180_p1 = xor_ln1039_37_fu_6174_p2;
[2025-05-04 13:47:44,946]       |                                 ^
[2025-05-04 13:47:44,947] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23448:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_38_fu_6189_p2' generates 1 bits.
[2025-05-04 13:47:44,947]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,947] 23448 | assign zext_ln218_37_fu_6195_p1 = xor_ln1039_38_fu_6189_p2;
[2025-05-04 13:47:44,947]       |                                 ^
[2025-05-04 13:47:44,947] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23450:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_39_fu_6204_p2' generates 1 bits.
[2025-05-04 13:47:44,947]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,947] 23450 | assign zext_ln218_38_fu_6210_p1 = xor_ln1039_39_fu_6204_p2;
[2025-05-04 13:47:44,947]       |                                 ^
[2025-05-04 13:47:44,947] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23452:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_40_fu_6219_p2' generates 1 bits.
[2025-05-04 13:47:44,947]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,947] 23452 | assign zext_ln218_39_fu_6225_p1 = xor_ln1039_40_fu_6219_p2;
[2025-05-04 13:47:44,947]       |                                 ^
[2025-05-04 13:47:44,947] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23454:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_5679_p2' generates 1 bits.
[2025-05-04 13:47:44,947]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,947] 23454 | assign zext_ln218_3_fu_5685_p1 = xor_ln1039_4_fu_5679_p2;
[2025-05-04 13:47:44,947]       |                                ^
[2025-05-04 13:47:44,947] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23456:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_41_fu_6234_p2' generates 1 bits.
[2025-05-04 13:47:44,947]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,947] 23456 | assign zext_ln218_40_fu_6240_p1 = xor_ln1039_41_fu_6234_p2;
[2025-05-04 13:47:44,947]       |                                 ^
[2025-05-04 13:47:44,947] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23458:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_42_fu_6249_p2' generates 1 bits.
[2025-05-04 13:47:44,947]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,948] 23458 | assign zext_ln218_41_fu_6255_p1 = xor_ln1039_42_fu_6249_p2;
[2025-05-04 13:47:44,948]       |                                 ^
[2025-05-04 13:47:44,948] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23460:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_43_fu_6264_p2' generates 1 bits.
[2025-05-04 13:47:44,948]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,948] 23460 | assign zext_ln218_42_fu_6270_p1 = xor_ln1039_43_fu_6264_p2;
[2025-05-04 13:47:44,948]       |                                 ^
[2025-05-04 13:47:44,948] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23462:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_44_fu_6279_p2' generates 1 bits.
[2025-05-04 13:47:44,948]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,948] 23462 | assign zext_ln218_43_fu_6285_p1 = xor_ln1039_44_fu_6279_p2;
[2025-05-04 13:47:44,948]       |                                 ^
[2025-05-04 13:47:44,948] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23464:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_45_fu_6294_p2' generates 1 bits.
[2025-05-04 13:47:44,948]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,948] 23464 | assign zext_ln218_44_fu_6300_p1 = xor_ln1039_45_fu_6294_p2;
[2025-05-04 13:47:44,948]       |                                 ^
[2025-05-04 13:47:44,948] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23466:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_46_fu_6309_p2' generates 1 bits.
[2025-05-04 13:47:44,948]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,948] 23466 | assign zext_ln218_45_fu_6315_p1 = xor_ln1039_46_fu_6309_p2;
[2025-05-04 13:47:44,948]       |                                 ^
[2025-05-04 13:47:44,948] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23468:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_47_fu_6324_p2' generates 1 bits.
[2025-05-04 13:47:44,948]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,948] 23468 | assign zext_ln218_46_fu_6330_p1 = xor_ln1039_47_fu_6324_p2;
[2025-05-04 13:47:44,948]       |                                 ^
[2025-05-04 13:47:44,948] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23470:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_48_fu_6339_p2' generates 1 bits.
[2025-05-04 13:47:44,949]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,949] 23470 | assign zext_ln218_47_fu_6345_p1 = xor_ln1039_48_fu_6339_p2;
[2025-05-04 13:47:44,949]       |                                 ^
[2025-05-04 13:47:44,949] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23472:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_49_fu_6354_p2' generates 1 bits.
[2025-05-04 13:47:44,949]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,949] 23472 | assign zext_ln218_48_fu_6360_p1 = xor_ln1039_49_fu_6354_p2;
[2025-05-04 13:47:44,949]       |                                 ^
[2025-05-04 13:47:44,949] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23474:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_50_fu_6369_p2' generates 1 bits.
[2025-05-04 13:47:44,949]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,949] 23474 | assign zext_ln218_49_fu_6375_p1 = xor_ln1039_50_fu_6369_p2;
[2025-05-04 13:47:44,949]       |                                 ^
[2025-05-04 13:47:44,949] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23476:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_5694_p2' generates 1 bits.
[2025-05-04 13:47:44,949]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,949] 23476 | assign zext_ln218_4_fu_5700_p1 = xor_ln1039_5_fu_5694_p2;
[2025-05-04 13:47:44,949]       |                                ^
[2025-05-04 13:47:44,949] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23478:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_51_fu_6384_p2' generates 1 bits.
[2025-05-04 13:47:44,949]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,949] 23478 | assign zext_ln218_50_fu_6390_p1 = xor_ln1039_51_fu_6384_p2;
[2025-05-04 13:47:44,949]       |                                 ^
[2025-05-04 13:47:44,949] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23480:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_52_fu_6399_p2' generates 1 bits.
[2025-05-04 13:47:44,949]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,949] 23480 | assign zext_ln218_51_fu_6405_p1 = xor_ln1039_52_fu_6399_p2;
[2025-05-04 13:47:44,950]       |                                 ^
[2025-05-04 13:47:44,950] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23482:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_53_fu_6414_p2' generates 1 bits.
[2025-05-04 13:47:44,950]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,950] 23482 | assign zext_ln218_52_fu_6420_p1 = xor_ln1039_53_fu_6414_p2;
[2025-05-04 13:47:44,950]       |                                 ^
[2025-05-04 13:47:44,950] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23484:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_54_fu_6429_p2' generates 1 bits.
[2025-05-04 13:47:44,950]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,950] 23484 | assign zext_ln218_53_fu_6435_p1 = xor_ln1039_54_fu_6429_p2;
[2025-05-04 13:47:44,950]       |                                 ^
[2025-05-04 13:47:44,950] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23486:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_55_fu_6444_p2' generates 1 bits.
[2025-05-04 13:47:44,950]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,950] 23486 | assign zext_ln218_54_fu_6450_p1 = xor_ln1039_55_fu_6444_p2;
[2025-05-04 13:47:44,950]       |                                 ^
[2025-05-04 13:47:44,950] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23488:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_56_fu_6459_p2' generates 1 bits.
[2025-05-04 13:47:44,950]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,950] 23488 | assign zext_ln218_55_fu_6465_p1 = xor_ln1039_56_fu_6459_p2;
[2025-05-04 13:47:44,950]       |                                 ^
[2025-05-04 13:47:44,950] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23490:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_57_fu_6474_p2' generates 1 bits.
[2025-05-04 13:47:44,950]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,950] 23490 | assign zext_ln218_56_fu_6480_p1 = xor_ln1039_57_fu_6474_p2;
[2025-05-04 13:47:44,950]       |                                 ^
[2025-05-04 13:47:44,950] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23492:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_58_fu_6489_p2' generates 1 bits.
[2025-05-04 13:47:44,951]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,951] 23492 | assign zext_ln218_57_fu_6495_p1 = xor_ln1039_58_fu_6489_p2;
[2025-05-04 13:47:44,951]       |                                 ^
[2025-05-04 13:47:44,951] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23494:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_59_fu_6504_p2' generates 1 bits.
[2025-05-04 13:47:44,951]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,951] 23494 | assign zext_ln218_58_fu_6510_p1 = xor_ln1039_59_fu_6504_p2;
[2025-05-04 13:47:44,951]       |                                 ^
[2025-05-04 13:47:44,951] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23496:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_60_fu_6519_p2' generates 1 bits.
[2025-05-04 13:47:44,951]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,951] 23496 | assign zext_ln218_59_fu_6525_p1 = xor_ln1039_60_fu_6519_p2;
[2025-05-04 13:47:44,951]       |                                 ^
[2025-05-04 13:47:44,951] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23498:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_5709_p2' generates 1 bits.
[2025-05-04 13:47:44,951]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,951] 23498 | assign zext_ln218_5_fu_5715_p1 = xor_ln1039_6_fu_5709_p2;
[2025-05-04 13:47:44,951]       |                                ^
[2025-05-04 13:47:44,951] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23500:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_61_fu_6534_p2' generates 1 bits.
[2025-05-04 13:47:44,951]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,951] 23500 | assign zext_ln218_60_fu_6540_p1 = xor_ln1039_61_fu_6534_p2;
[2025-05-04 13:47:44,951]       |                                 ^
[2025-05-04 13:47:44,951] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23502:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_62_fu_6549_p2' generates 1 bits.
[2025-05-04 13:47:44,951]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,952] 23502 | assign zext_ln218_61_fu_6555_p1 = xor_ln1039_62_fu_6549_p2;
[2025-05-04 13:47:44,952]       |                                 ^
[2025-05-04 13:47:44,952] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23504:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_63_fu_6564_p2' generates 1 bits.
[2025-05-04 13:47:44,952]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,952] 23504 | assign zext_ln218_62_fu_6570_p1 = xor_ln1039_63_fu_6564_p2;
[2025-05-04 13:47:44,952]       |                                 ^
[2025-05-04 13:47:44,952] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23506:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_64_fu_6579_p2' generates 1 bits.
[2025-05-04 13:47:44,952]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,952] 23506 | assign zext_ln218_63_fu_6585_p1 = xor_ln1039_64_fu_6579_p2;
[2025-05-04 13:47:44,952]       |                                 ^
[2025-05-04 13:47:44,952] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23508:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_65_fu_6594_p2' generates 1 bits.
[2025-05-04 13:47:44,952]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,952] 23508 | assign zext_ln218_64_fu_6600_p1 = xor_ln1039_65_fu_6594_p2;
[2025-05-04 13:47:44,952]       |                                 ^
[2025-05-04 13:47:44,952] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23510:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_66_fu_6609_p2' generates 1 bits.
[2025-05-04 13:47:44,952]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,952] 23510 | assign zext_ln218_65_fu_6615_p1 = xor_ln1039_66_fu_6609_p2;
[2025-05-04 13:47:44,952]       |                                 ^
[2025-05-04 13:47:44,952] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23512:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_67_fu_6624_p2' generates 1 bits.
[2025-05-04 13:47:44,952]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,952] 23512 | assign zext_ln218_66_fu_6630_p1 = xor_ln1039_67_fu_6624_p2;
[2025-05-04 13:47:44,953]       |                                 ^
[2025-05-04 13:47:44,953] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23514:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_68_fu_6639_p2' generates 1 bits.
[2025-05-04 13:47:44,953]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,953] 23514 | assign zext_ln218_67_fu_6645_p1 = xor_ln1039_68_fu_6639_p2;
[2025-05-04 13:47:44,953]       |                                 ^
[2025-05-04 13:47:44,953] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23516:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_69_fu_6654_p2' generates 1 bits.
[2025-05-04 13:47:44,953]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,953] 23516 | assign zext_ln218_68_fu_6660_p1 = xor_ln1039_69_fu_6654_p2;
[2025-05-04 13:47:44,953]       |                                 ^
[2025-05-04 13:47:44,953] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23518:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_70_fu_6669_p2' generates 1 bits.
[2025-05-04 13:47:44,953]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,953] 23518 | assign zext_ln218_69_fu_6675_p1 = xor_ln1039_70_fu_6669_p2;
[2025-05-04 13:47:44,953]       |                                 ^
[2025-05-04 13:47:44,953] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23520:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_5724_p2' generates 1 bits.
[2025-05-04 13:47:44,953]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,953] 23520 | assign zext_ln218_6_fu_5730_p1 = xor_ln1039_7_fu_5724_p2;
[2025-05-04 13:47:44,953]       |                                ^
[2025-05-04 13:47:44,953] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23522:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_71_fu_6684_p2' generates 1 bits.
[2025-05-04 13:47:44,953]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,953] 23522 | assign zext_ln218_70_fu_6690_p1 = xor_ln1039_71_fu_6684_p2;
[2025-05-04 13:47:44,953]       |                                 ^
[2025-05-04 13:47:44,953] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23524:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_72_fu_6699_p2' generates 1 bits.
[2025-05-04 13:47:44,953]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,954] 23524 | assign zext_ln218_71_fu_6705_p1 = xor_ln1039_72_fu_6699_p2;
[2025-05-04 13:47:44,954]       |                                 ^
[2025-05-04 13:47:44,954] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23526:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_73_fu_6714_p2' generates 1 bits.
[2025-05-04 13:47:44,954]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,954] 23526 | assign zext_ln218_72_fu_6720_p1 = xor_ln1039_73_fu_6714_p2;
[2025-05-04 13:47:44,954]       |                                 ^
[2025-05-04 13:47:44,954] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23528:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_74_fu_6729_p2' generates 1 bits.
[2025-05-04 13:47:44,954]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,954] 23528 | assign zext_ln218_73_fu_6735_p1 = xor_ln1039_74_fu_6729_p2;
[2025-05-04 13:47:44,954]       |                                 ^
[2025-05-04 13:47:44,954] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23530:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_75_fu_6744_p2' generates 1 bits.
[2025-05-04 13:47:44,954]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,954] 23530 | assign zext_ln218_74_fu_6750_p1 = xor_ln1039_75_fu_6744_p2;
[2025-05-04 13:47:44,954]       |                                 ^
[2025-05-04 13:47:44,954] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23532:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_76_fu_6759_p2' generates 1 bits.
[2025-05-04 13:47:44,954]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,954] 23532 | assign zext_ln218_75_fu_6765_p1 = xor_ln1039_76_fu_6759_p2;
[2025-05-04 13:47:44,954]       |                                 ^
[2025-05-04 13:47:44,954] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23534:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_77_fu_6774_p2' generates 1 bits.
[2025-05-04 13:47:44,954]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,954] 23534 | assign zext_ln218_76_fu_6780_p1 = xor_ln1039_77_fu_6774_p2;
[2025-05-04 13:47:44,954]       |                                 ^
[2025-05-04 13:47:44,955] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23536:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_78_fu_6789_p2' generates 1 bits.
[2025-05-04 13:47:44,955]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,955] 23536 | assign zext_ln218_77_fu_6795_p1 = xor_ln1039_78_fu_6789_p2;
[2025-05-04 13:47:44,955]       |                                 ^
[2025-05-04 13:47:44,955] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23538:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_79_fu_6804_p2' generates 1 bits.
[2025-05-04 13:47:44,955]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,955] 23538 | assign zext_ln218_78_fu_6810_p1 = xor_ln1039_79_fu_6804_p2;
[2025-05-04 13:47:44,955]       |                                 ^
[2025-05-04 13:47:44,955] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23540:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_80_fu_6819_p2' generates 1 bits.
[2025-05-04 13:47:44,955]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,955] 23540 | assign zext_ln218_79_fu_6825_p1 = xor_ln1039_80_fu_6819_p2;
[2025-05-04 13:47:44,955]       |                                 ^
[2025-05-04 13:47:44,955] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23542:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_5739_p2' generates 1 bits.
[2025-05-04 13:47:44,955]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,955] 23542 | assign zext_ln218_7_fu_5745_p1 = xor_ln1039_8_fu_5739_p2;
[2025-05-04 13:47:44,955]       |                                ^
[2025-05-04 13:47:44,955] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23544:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_81_fu_6834_p2' generates 1 bits.
[2025-05-04 13:47:44,955]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,955] 23544 | assign zext_ln218_80_fu_6840_p1 = xor_ln1039_81_fu_6834_p2;
[2025-05-04 13:47:44,955]       |                                 ^
[2025-05-04 13:47:44,955] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23546:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_82_fu_6849_p2' generates 1 bits.
[2025-05-04 13:47:44,955]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,955] 23546 | assign zext_ln218_81_fu_6855_p1 = xor_ln1039_82_fu_6849_p2;
[2025-05-04 13:47:44,956]       |                                 ^
[2025-05-04 13:47:44,956] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23548:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_83_fu_6864_p2' generates 1 bits.
[2025-05-04 13:47:44,956]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,956] 23548 | assign zext_ln218_82_fu_6870_p1 = xor_ln1039_83_fu_6864_p2;
[2025-05-04 13:47:44,956]       |                                 ^
[2025-05-04 13:47:44,956] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23550:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_84_fu_6879_p2' generates 1 bits.
[2025-05-04 13:47:44,956]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,956] 23550 | assign zext_ln218_83_fu_6885_p1 = xor_ln1039_84_fu_6879_p2;
[2025-05-04 13:47:44,956]       |                                 ^
[2025-05-04 13:47:44,956] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23552:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_85_fu_6894_p2' generates 1 bits.
[2025-05-04 13:47:44,956]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,956] 23552 | assign zext_ln218_84_fu_6900_p1 = xor_ln1039_85_fu_6894_p2;
[2025-05-04 13:47:44,956]       |                                 ^
[2025-05-04 13:47:44,956] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23554:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_86_fu_6909_p2' generates 1 bits.
[2025-05-04 13:47:44,956]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,956] 23554 | assign zext_ln218_85_fu_6915_p1 = xor_ln1039_86_fu_6909_p2;
[2025-05-04 13:47:44,956]       |                                 ^
[2025-05-04 13:47:44,956] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23556:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_87_fu_6924_p2' generates 1 bits.
[2025-05-04 13:47:44,956]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,956] 23556 | assign zext_ln218_86_fu_6930_p1 = xor_ln1039_87_fu_6924_p2;
[2025-05-04 13:47:44,956]       |                                 ^
[2025-05-04 13:47:44,956] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23558:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_88_fu_6939_p2' generates 1 bits.
[2025-05-04 13:47:44,957]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,957] 23558 | assign zext_ln218_87_fu_6945_p1 = xor_ln1039_88_fu_6939_p2;
[2025-05-04 13:47:44,957]       |                                 ^
[2025-05-04 13:47:44,957] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23560:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_89_fu_6954_p2' generates 1 bits.
[2025-05-04 13:47:44,957]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,957] 23560 | assign zext_ln218_88_fu_6960_p1 = xor_ln1039_89_fu_6954_p2;
[2025-05-04 13:47:44,957]       |                                 ^
[2025-05-04 13:47:44,957] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23562:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_90_fu_6969_p2' generates 1 bits.
[2025-05-04 13:47:44,957]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,957] 23562 | assign zext_ln218_89_fu_6975_p1 = xor_ln1039_90_fu_6969_p2;
[2025-05-04 13:47:44,957]       |                                 ^
[2025-05-04 13:47:44,957] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23564:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_5754_p2' generates 1 bits.
[2025-05-04 13:47:44,957]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,957] 23564 | assign zext_ln218_8_fu_5760_p1 = xor_ln1039_9_fu_5754_p2;
[2025-05-04 13:47:44,957]       |                                ^
[2025-05-04 13:47:44,957] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23566:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_91_fu_6984_p2' generates 1 bits.
[2025-05-04 13:47:44,957]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,957] 23566 | assign zext_ln218_90_fu_6990_p1 = xor_ln1039_91_fu_6984_p2;
[2025-05-04 13:47:44,957]       |                                 ^
[2025-05-04 13:47:44,957] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23568:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_92_fu_6999_p2' generates 1 bits.
[2025-05-04 13:47:44,957]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,957] 23568 | assign zext_ln218_91_fu_7005_p1 = xor_ln1039_92_fu_6999_p2;
[2025-05-04 13:47:44,958]       |                                 ^
[2025-05-04 13:47:44,958] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23570:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_93_fu_7014_p2' generates 1 bits.
[2025-05-04 13:47:44,958]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,958] 23570 | assign zext_ln218_92_fu_7020_p1 = xor_ln1039_93_fu_7014_p2;
[2025-05-04 13:47:44,958]       |                                 ^
[2025-05-04 13:47:44,958] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23572:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_94_fu_7029_p2' generates 1 bits.
[2025-05-04 13:47:44,958]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,958] 23572 | assign zext_ln218_93_fu_7035_p1 = xor_ln1039_94_fu_7029_p2;
[2025-05-04 13:47:44,958]       |                                 ^
[2025-05-04 13:47:44,958] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23574:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_95_fu_7044_p2' generates 1 bits.
[2025-05-04 13:47:44,958]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,958] 23574 | assign zext_ln218_94_fu_7050_p1 = xor_ln1039_95_fu_7044_p2;
[2025-05-04 13:47:44,958]       |                                 ^
[2025-05-04 13:47:44,958] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23576:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_96_fu_7059_p2' generates 1 bits.
[2025-05-04 13:47:44,958]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,958] 23576 | assign zext_ln218_95_fu_7065_p1 = xor_ln1039_96_fu_7059_p2;
[2025-05-04 13:47:44,958]       |                                 ^
[2025-05-04 13:47:44,958] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23578:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_97_fu_7074_p2' generates 1 bits.
[2025-05-04 13:47:44,958]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,958] 23578 | assign zext_ln218_96_fu_7080_p1 = xor_ln1039_97_fu_7074_p2;
[2025-05-04 13:47:44,958]       |                                 ^
[2025-05-04 13:47:44,958] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23580:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_98_fu_7089_p2' generates 1 bits.
[2025-05-04 13:47:44,958]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,959] 23580 | assign zext_ln218_97_fu_7095_p1 = xor_ln1039_98_fu_7089_p2;
[2025-05-04 13:47:44,959]       |                                 ^
[2025-05-04 13:47:44,959] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23582:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_99_fu_7104_p2' generates 1 bits.
[2025-05-04 13:47:44,959]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,959] 23582 | assign zext_ln218_98_fu_7110_p1 = xor_ln1039_99_fu_7104_p2;
[2025-05-04 13:47:44,959]       |                                 ^
[2025-05-04 13:47:44,959] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23584:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_100_fu_7119_p2' generates 1 bits.
[2025-05-04 13:47:44,959]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,959] 23584 | assign zext_ln218_99_fu_7125_p1 = xor_ln1039_100_fu_7119_p2;
[2025-05-04 13:47:44,959]       |                                 ^
[2025-05-04 13:47:44,959] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23586:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_5769_p2' generates 1 bits.
[2025-05-04 13:47:44,959]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,959] 23586 | assign zext_ln218_9_fu_5775_p1 = xor_ln1039_10_fu_5769_p2;
[2025-05-04 13:47:44,959]       |                                ^
[2025-05-04 13:47:44,959] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23588:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_5634_p2' generates 1 bits.
[2025-05-04 13:47:44,959]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,959] 23588 | assign zext_ln218_fu_5640_p1 = xor_ln1039_1_fu_5634_p2;
[2025-05-04 13:47:44,959]       |                              ^
[2025-05-04 13:47:44,959] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23590:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_104_fu_10459_p2' generates 2 bits.
[2025-05-04 13:47:44,959]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,959] 23590 | assign zext_ln840_100_fu_10465_p1 = add_ln840_104_fu_10459_p2;
[2025-05-04 13:47:44,959]       |                                   ^
[2025-05-04 13:47:44,959] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23592:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_105_fu_10469_p2' generates 3 bits.
[2025-05-04 13:47:44,960]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,960] 23592 | assign zext_ln840_101_fu_10475_p1 = add_ln840_105_fu_10469_p2;
[2025-05-04 13:47:44,960]       |                                   ^
[2025-05-04 13:47:44,960] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23594:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_106_fu_10479_p2' generates 4 bits.
[2025-05-04 13:47:44,960]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,960] 23594 | assign zext_ln840_102_fu_10485_p1 = add_ln840_106_fu_10479_p2;
[2025-05-04 13:47:44,960]       |                                   ^
[2025-05-04 13:47:44,960] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23596:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_107_fu_10489_p2' generates 5 bits.
[2025-05-04 13:47:44,960]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,960] 23596 | assign zext_ln840_103_fu_10495_p1 = add_ln840_107_fu_10489_p2;
[2025-05-04 13:47:44,960]       |                                   ^
[2025-05-04 13:47:44,960] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23598:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_108_fu_10499_p2' generates 2 bits.
[2025-05-04 13:47:44,960]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,960] 23598 | assign zext_ln840_104_fu_10505_p1 = add_ln840_108_fu_10499_p2;
[2025-05-04 13:47:44,960]       |                                   ^
[2025-05-04 13:47:44,960] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23600:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_109_fu_10509_p2' generates 2 bits.
[2025-05-04 13:47:44,960]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,960] 23600 | assign zext_ln840_105_fu_10515_p1 = add_ln840_109_fu_10509_p2;
[2025-05-04 13:47:44,960]       |                                   ^
[2025-05-04 13:47:44,960] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23602:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_110_fu_10519_p2' generates 3 bits.
[2025-05-04 13:47:44,960]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,960] 23602 | assign zext_ln840_106_fu_10525_p1 = add_ln840_110_fu_10519_p2;
[2025-05-04 13:47:44,961]       |                                   ^
[2025-05-04 13:47:44,961] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23604:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_111_fu_10529_p2' generates 2 bits.
[2025-05-04 13:47:44,961]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,961] 23604 | assign zext_ln840_107_fu_10535_p1 = add_ln840_111_fu_10529_p2;
[2025-05-04 13:47:44,961]       |                                   ^
[2025-05-04 13:47:44,961] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23606:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_112_fu_10539_p2' generates 2 bits.
[2025-05-04 13:47:44,961]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,961] 23606 | assign zext_ln840_108_fu_10545_p1 = add_ln840_112_fu_10539_p2;
[2025-05-04 13:47:44,961]       |                                   ^
[2025-05-04 13:47:44,961] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23608:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_113_fu_10549_p2' generates 3 bits.
[2025-05-04 13:47:44,961]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,961] 23608 | assign zext_ln840_109_fu_10555_p1 = add_ln840_113_fu_10549_p2;
[2025-05-04 13:47:44,961]       |                                   ^
[2025-05-04 13:47:44,961] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23610:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_fu_9541_p2' generates 3 bits.
[2025-05-04 13:47:44,961]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,961] 23610 | assign zext_ln840_10_fu_9547_p1 = add_ln840_11_fu_9541_p2;
[2025-05-04 13:47:44,961]       |                                 ^
[2025-05-04 13:47:44,961] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23612:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_114_fu_10559_p2' generates 4 bits.
[2025-05-04 13:47:44,961]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,961] 23612 | assign zext_ln840_110_fu_10565_p1 = add_ln840_114_fu_10559_p2;
[2025-05-04 13:47:44,961]       |                                   ^
[2025-05-04 13:47:44,961] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23614:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_115_fu_10569_p2' generates 2 bits.
[2025-05-04 13:47:44,961]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,962] 23614 | assign zext_ln840_111_fu_10575_p1 = add_ln840_115_fu_10569_p2;
[2025-05-04 13:47:44,962]       |                                   ^
[2025-05-04 13:47:44,962] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23616:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_116_fu_10579_p2' generates 2 bits.
[2025-05-04 13:47:44,962]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,962] 23616 | assign zext_ln840_112_fu_10585_p1 = add_ln840_116_fu_10579_p2;
[2025-05-04 13:47:44,962]       |                                   ^
[2025-05-04 13:47:44,962] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23618:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_117_fu_10589_p2' generates 3 bits.
[2025-05-04 13:47:44,962]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,962] 23618 | assign zext_ln840_113_fu_10595_p1 = add_ln840_117_fu_10589_p2;
[2025-05-04 13:47:44,962]       |                                   ^
[2025-05-04 13:47:44,962] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23620:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_118_fu_10599_p2' generates 2 bits.
[2025-05-04 13:47:44,962]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,962] 23620 | assign zext_ln840_114_fu_10605_p1 = add_ln840_118_fu_10599_p2;
[2025-05-04 13:47:44,962]       |                                   ^
[2025-05-04 13:47:44,962] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23622:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_119_fu_10609_p2' generates 2 bits.
[2025-05-04 13:47:44,962]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,962] 23622 | assign zext_ln840_115_fu_10615_p1 = add_ln840_119_fu_10609_p2;
[2025-05-04 13:47:44,962]       |                                   ^
[2025-05-04 13:47:44,962] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23624:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_120_fu_10619_p2' generates 3 bits.
[2025-05-04 13:47:44,962]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,962] 23624 | assign zext_ln840_116_fu_10625_p1 = add_ln840_120_fu_10619_p2;
[2025-05-04 13:47:44,962]       |                                   ^
[2025-05-04 13:47:44,963] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23626:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_121_fu_10629_p2' generates 4 bits.
[2025-05-04 13:47:44,963]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,963] 23626 | assign zext_ln840_117_fu_10635_p1 = add_ln840_121_fu_10629_p2;
[2025-05-04 13:47:44,963]       |                                   ^
[2025-05-04 13:47:44,963] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23628:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_122_fu_10639_p2' generates 5 bits.
[2025-05-04 13:47:44,963]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,963] 23628 | assign zext_ln840_118_fu_10645_p1 = add_ln840_122_fu_10639_p2;
[2025-05-04 13:47:44,963]       |                                   ^
[2025-05-04 13:47:44,963] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23630:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_123_fu_10649_p2' generates 6 bits.
[2025-05-04 13:47:44,963]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,963] 23630 | assign zext_ln840_119_fu_10655_p1 = add_ln840_123_fu_10649_p2;
[2025-05-04 13:47:44,963]       |                                   ^
[2025-05-04 13:47:44,963] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23632:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_12_fu_9551_p2' generates 4 bits.
[2025-05-04 13:47:44,963]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,963] 23632 | assign zext_ln840_11_fu_9557_p1 = add_ln840_12_fu_9551_p2;
[2025-05-04 13:47:44,963]       |                                 ^
[2025-05-04 13:47:44,963] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23634:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_124_reg_14079' generates 7 bits.
[2025-05-04 13:47:44,963]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,963] 23634 | assign zext_ln840_120_fu_11921_p1 = add_ln840_124_reg_14079;
[2025-05-04 13:47:44,963]       |                                   ^
[2025-05-04 13:47:44,963] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23636:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_126_fu_10665_p2' generates 2 bits.
[2025-05-04 13:47:44,963]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,963] 23636 | assign zext_ln840_121_fu_10671_p1 = add_ln840_126_fu_10665_p2;
[2025-05-04 13:47:44,964]       |                                   ^
[2025-05-04 13:47:44,964] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23638:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_127_fu_10675_p2' generates 2 bits.
[2025-05-04 13:47:44,964]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,964] 23638 | assign zext_ln840_122_fu_10681_p1 = add_ln840_127_fu_10675_p2;
[2025-05-04 13:47:44,964]       |                                   ^
[2025-05-04 13:47:44,964] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23640:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_128_fu_10685_p2' generates 3 bits.
[2025-05-04 13:47:44,964]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,964] 23640 | assign zext_ln840_123_fu_10691_p1 = add_ln840_128_fu_10685_p2;
[2025-05-04 13:47:44,964]       |                                   ^
[2025-05-04 13:47:44,964] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23642:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_129_fu_10695_p2' generates 2 bits.
[2025-05-04 13:47:44,964]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,964] 23642 | assign zext_ln840_124_fu_10701_p1 = add_ln840_129_fu_10695_p2;
[2025-05-04 13:47:44,964]       |                                   ^
[2025-05-04 13:47:44,964] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23644:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_130_fu_10705_p2' generates 2 bits.
[2025-05-04 13:47:44,964]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,964] 23644 | assign zext_ln840_125_fu_10711_p1 = add_ln840_130_fu_10705_p2;
[2025-05-04 13:47:44,964]       |                                   ^
[2025-05-04 13:47:44,964] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23646:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_131_fu_10715_p2' generates 3 bits.
[2025-05-04 13:47:44,964]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,964] 23646 | assign zext_ln840_126_fu_10721_p1 = add_ln840_131_fu_10715_p2;
[2025-05-04 13:47:44,964]       |                                   ^
[2025-05-04 13:47:44,964] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23648:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_132_fu_10725_p2' generates 4 bits.
[2025-05-04 13:47:44,964]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,965] 23648 | assign zext_ln840_127_fu_10731_p1 = add_ln840_132_fu_10725_p2;
[2025-05-04 13:47:44,965]       |                                   ^
[2025-05-04 13:47:44,965] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23650:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_133_fu_10735_p2' generates 2 bits.
[2025-05-04 13:47:44,965]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,965] 23650 | assign zext_ln840_128_fu_10741_p1 = add_ln840_133_fu_10735_p2;
[2025-05-04 13:47:44,965]       |                                   ^
[2025-05-04 13:47:44,965] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23652:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_134_fu_10745_p2' generates 2 bits.
[2025-05-04 13:47:44,965]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,965] 23652 | assign zext_ln840_129_fu_10751_p1 = add_ln840_134_fu_10745_p2;
[2025-05-04 13:47:44,965]       |                                   ^
[2025-05-04 13:47:44,965] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23654:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_14_fu_9567_p2' generates 2 bits.
[2025-05-04 13:47:44,965]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,965] 23654 | assign zext_ln840_12_fu_9573_p1 = add_ln840_14_fu_9567_p2;
[2025-05-04 13:47:44,965]       |                                 ^
[2025-05-04 13:47:44,965] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23656:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_135_fu_10755_p2' generates 3 bits.
[2025-05-04 13:47:44,965]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,965] 23656 | assign zext_ln840_130_fu_10761_p1 = add_ln840_135_fu_10755_p2;
[2025-05-04 13:47:44,965]       |                                   ^
[2025-05-04 13:47:44,965] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23658:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_136_fu_10765_p2' generates 2 bits.
[2025-05-04 13:47:44,965]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,965] 23658 | assign zext_ln840_131_fu_10771_p1 = add_ln840_136_fu_10765_p2;
[2025-05-04 13:47:44,965]       |                                   ^
[2025-05-04 13:47:44,965] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23660:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_137_fu_10775_p2' generates 2 bits.
[2025-05-04 13:47:44,966]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,966] 23660 | assign zext_ln840_132_fu_10781_p1 = add_ln840_137_fu_10775_p2;
[2025-05-04 13:47:44,966]       |                                   ^
[2025-05-04 13:47:44,966] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23662:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_138_fu_10785_p2' generates 3 bits.
[2025-05-04 13:47:44,966]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,966] 23662 | assign zext_ln840_133_fu_10791_p1 = add_ln840_138_fu_10785_p2;
[2025-05-04 13:47:44,966]       |                                   ^
[2025-05-04 13:47:44,966] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23664:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_139_fu_10795_p2' generates 4 bits.
[2025-05-04 13:47:44,966]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,966] 23664 | assign zext_ln840_134_fu_10801_p1 = add_ln840_139_fu_10795_p2;
[2025-05-04 13:47:44,966]       |                                   ^
[2025-05-04 13:47:44,966] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23666:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_140_fu_10805_p2' generates 5 bits.
[2025-05-04 13:47:44,966]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,966] 23666 | assign zext_ln840_135_fu_10811_p1 = add_ln840_140_fu_10805_p2;
[2025-05-04 13:47:44,966]       |                                   ^
[2025-05-04 13:47:44,966] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23668:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_141_fu_10815_p2' generates 2 bits.
[2025-05-04 13:47:44,966]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,966] 23668 | assign zext_ln840_136_fu_10821_p1 = add_ln840_141_fu_10815_p2;
[2025-05-04 13:47:44,966]       |                                   ^
[2025-05-04 13:47:44,966] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23670:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_142_fu_10825_p2' generates 2 bits.
[2025-05-04 13:47:44,966]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,967] 23670 | assign zext_ln840_137_fu_10831_p1 = add_ln840_142_fu_10825_p2;
[2025-05-04 13:47:44,967]       |                                   ^
[2025-05-04 13:47:44,967] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23672:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_143_fu_10835_p2' generates 3 bits.
[2025-05-04 13:47:44,967]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,967] 23672 | assign zext_ln840_138_fu_10841_p1 = add_ln840_143_fu_10835_p2;
[2025-05-04 13:47:44,967]       |                                   ^
[2025-05-04 13:47:44,967] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23674:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_144_fu_10845_p2' generates 2 bits.
[2025-05-04 13:47:44,967]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,967] 23674 | assign zext_ln840_139_fu_10851_p1 = add_ln840_144_fu_10845_p2;
[2025-05-04 13:47:44,967]       |                                   ^
[2025-05-04 13:47:44,967] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23676:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_15_fu_9577_p2' generates 2 bits.
[2025-05-04 13:47:44,967]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,967] 23676 | assign zext_ln840_13_fu_9583_p1 = add_ln840_15_fu_9577_p2;
[2025-05-04 13:47:44,967]       |                                 ^
[2025-05-04 13:47:44,967] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23678:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_145_fu_10855_p2' generates 2 bits.
[2025-05-04 13:47:44,967]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,967] 23678 | assign zext_ln840_140_fu_10861_p1 = add_ln840_145_fu_10855_p2;
[2025-05-04 13:47:44,967]       |                                   ^
[2025-05-04 13:47:44,967] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23680:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_146_fu_10865_p2' generates 3 bits.
[2025-05-04 13:47:44,967]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,967] 23680 | assign zext_ln840_141_fu_10871_p1 = add_ln840_146_fu_10865_p2;
[2025-05-04 13:47:44,968]       |                                   ^
[2025-05-04 13:47:44,968] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23682:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_147_fu_10875_p2' generates 4 bits.
[2025-05-04 13:47:44,968]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,968] 23682 | assign zext_ln840_142_fu_10881_p1 = add_ln840_147_fu_10875_p2;
[2025-05-04 13:47:44,968]       |                                   ^
[2025-05-04 13:47:44,968] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23684:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_148_fu_10885_p2' generates 2 bits.
[2025-05-04 13:47:44,968]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,968] 23684 | assign zext_ln840_143_fu_10891_p1 = add_ln840_148_fu_10885_p2;
[2025-05-04 13:47:44,968]       |                                   ^
[2025-05-04 13:47:44,968] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23686:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_149_fu_10895_p2' generates 2 bits.
[2025-05-04 13:47:44,968]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,968] 23686 | assign zext_ln840_144_fu_10901_p1 = add_ln840_149_fu_10895_p2;
[2025-05-04 13:47:44,968]       |                                   ^
[2025-05-04 13:47:44,968] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23688:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_150_fu_10905_p2' generates 3 bits.
[2025-05-04 13:47:44,968]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,968] 23688 | assign zext_ln840_145_fu_10911_p1 = add_ln840_150_fu_10905_p2;
[2025-05-04 13:47:44,968]       |                                   ^
[2025-05-04 13:47:44,968] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23690:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_151_fu_10915_p2' generates 2 bits.
[2025-05-04 13:47:44,968]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,968] 23690 | assign zext_ln840_146_fu_10921_p1 = add_ln840_151_fu_10915_p2;
[2025-05-04 13:47:44,968]       |                                   ^
[2025-05-04 13:47:44,968] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23692:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_152_fu_10925_p2' generates 2 bits.
[2025-05-04 13:47:44,968]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,969] 23692 | assign zext_ln840_147_fu_10931_p1 = add_ln840_152_fu_10925_p2;
[2025-05-04 13:47:44,969]       |                                   ^
[2025-05-04 13:47:44,969] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23694:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_153_fu_10935_p2' generates 3 bits.
[2025-05-04 13:47:44,969]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,969] 23694 | assign zext_ln840_148_fu_10941_p1 = add_ln840_153_fu_10935_p2;
[2025-05-04 13:47:44,969]       |                                   ^
[2025-05-04 13:47:44,969] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23696:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_154_fu_10945_p2' generates 4 bits.
[2025-05-04 13:47:44,969]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,969] 23696 | assign zext_ln840_149_fu_10951_p1 = add_ln840_154_fu_10945_p2;
[2025-05-04 13:47:44,969]       |                                   ^
[2025-05-04 13:47:44,969] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23698:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_16_fu_9587_p2' generates 3 bits.
[2025-05-04 13:47:44,969]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,969] 23698 | assign zext_ln840_14_fu_9593_p1 = add_ln840_16_fu_9587_p2;
[2025-05-04 13:47:44,969]       |                                 ^
[2025-05-04 13:47:44,969] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23700:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_155_fu_10955_p2' generates 5 bits.
[2025-05-04 13:47:44,969]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,969] 23700 | assign zext_ln840_150_fu_10961_p1 = add_ln840_155_fu_10955_p2;
[2025-05-04 13:47:44,969]       |                                   ^
[2025-05-04 13:47:44,969] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23702:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_156_fu_10965_p2' generates 6 bits.
[2025-05-04 13:47:44,969]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,969] 23702 | assign zext_ln840_151_fu_10971_p1 = add_ln840_156_fu_10965_p2;
[2025-05-04 13:47:44,969]       |                                   ^
[2025-05-04 13:47:44,970] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23704:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_157_fu_10975_p2' generates 2 bits.
[2025-05-04 13:47:44,970]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,970] 23704 | assign zext_ln840_152_fu_10981_p1 = add_ln840_157_fu_10975_p2;
[2025-05-04 13:47:44,970]       |                                   ^
[2025-05-04 13:47:44,970] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23706:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_158_fu_10985_p2' generates 2 bits.
[2025-05-04 13:47:44,970]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,970] 23706 | assign zext_ln840_153_fu_10991_p1 = add_ln840_158_fu_10985_p2;
[2025-05-04 13:47:44,970]       |                                   ^
[2025-05-04 13:47:44,970] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23708:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_159_fu_10995_p2' generates 3 bits.
[2025-05-04 13:47:44,970]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,970] 23708 | assign zext_ln840_154_fu_11001_p1 = add_ln840_159_fu_10995_p2;
[2025-05-04 13:47:44,970]       |                                   ^
[2025-05-04 13:47:44,970] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23710:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_160_fu_11005_p2' generates 2 bits.
[2025-05-04 13:47:44,970]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,970] 23710 | assign zext_ln840_155_fu_11011_p1 = add_ln840_160_fu_11005_p2;
[2025-05-04 13:47:44,970]       |                                   ^
[2025-05-04 13:47:44,970] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23712:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_161_fu_11015_p2' generates 2 bits.
[2025-05-04 13:47:44,970]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,970] 23712 | assign zext_ln840_156_fu_11021_p1 = add_ln840_161_fu_11015_p2;
[2025-05-04 13:47:44,970]       |                                   ^
[2025-05-04 13:47:44,970] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23714:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_162_fu_11025_p2' generates 3 bits.
[2025-05-04 13:47:44,970]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,971] 23714 | assign zext_ln840_157_fu_11031_p1 = add_ln840_162_fu_11025_p2;
[2025-05-04 13:47:44,971]       |                                   ^
[2025-05-04 13:47:44,971] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23716:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_163_fu_11035_p2' generates 4 bits.
[2025-05-04 13:47:44,971]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,971] 23716 | assign zext_ln840_158_fu_11041_p1 = add_ln840_163_fu_11035_p2;
[2025-05-04 13:47:44,971]       |                                   ^
[2025-05-04 13:47:44,971] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23718:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_164_fu_11045_p2' generates 2 bits.
[2025-05-04 13:47:44,971]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,971] 23718 | assign zext_ln840_159_fu_11051_p1 = add_ln840_164_fu_11045_p2;
[2025-05-04 13:47:44,971]       |                                   ^
[2025-05-04 13:47:44,971] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23720:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_fu_9597_p2' generates 2 bits.
[2025-05-04 13:47:44,971]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,971] 23720 | assign zext_ln840_15_fu_9603_p1 = add_ln840_17_fu_9597_p2;
[2025-05-04 13:47:44,971]       |                                 ^
[2025-05-04 13:47:44,971] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23722:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_165_fu_11055_p2' generates 2 bits.
[2025-05-04 13:47:44,971]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,971] 23722 | assign zext_ln840_160_fu_11061_p1 = add_ln840_165_fu_11055_p2;
[2025-05-04 13:47:44,971]       |                                   ^
[2025-05-04 13:47:44,971] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23724:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_166_fu_11065_p2' generates 3 bits.
[2025-05-04 13:47:44,971]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,971] 23724 | assign zext_ln840_161_fu_11071_p1 = add_ln840_166_fu_11065_p2;
[2025-05-04 13:47:44,971]       |                                   ^
[2025-05-04 13:47:44,971] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23726:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_167_fu_11075_p2' generates 2 bits.
[2025-05-04 13:47:44,972]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,972] 23726 | assign zext_ln840_162_fu_11081_p1 = add_ln840_167_fu_11075_p2;
[2025-05-04 13:47:44,972]       |                                   ^
[2025-05-04 13:47:44,972] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23728:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_168_fu_11085_p2' generates 2 bits.
[2025-05-04 13:47:44,972]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,972] 23728 | assign zext_ln840_163_fu_11091_p1 = add_ln840_168_fu_11085_p2;
[2025-05-04 13:47:44,972]       |                                   ^
[2025-05-04 13:47:44,972] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23730:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_169_fu_11095_p2' generates 3 bits.
[2025-05-04 13:47:44,972]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,972] 23730 | assign zext_ln840_164_fu_11101_p1 = add_ln840_169_fu_11095_p2;
[2025-05-04 13:47:44,972]       |                                   ^
[2025-05-04 13:47:44,972] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23732:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_170_fu_11105_p2' generates 4 bits.
[2025-05-04 13:47:44,972]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,972] 23732 | assign zext_ln840_165_fu_11111_p1 = add_ln840_170_fu_11105_p2;
[2025-05-04 13:47:44,972]       |                                   ^
[2025-05-04 13:47:44,972] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23734:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_171_fu_11115_p2' generates 5 bits.
[2025-05-04 13:47:44,972]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,972] 23734 | assign zext_ln840_166_fu_11121_p1 = add_ln840_171_fu_11115_p2;
[2025-05-04 13:47:44,972]       |                                   ^
[2025-05-04 13:47:44,972] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23736:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_172_fu_11125_p2' generates 2 bits.
[2025-05-04 13:47:44,972]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,972] 23736 | assign zext_ln840_167_fu_11131_p1 = add_ln840_172_fu_11125_p2;
[2025-05-04 13:47:44,973]       |                                   ^
[2025-05-04 13:47:44,973] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23738:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_173_fu_11135_p2' generates 2 bits.
[2025-05-04 13:47:44,973]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,973] 23738 | assign zext_ln840_168_fu_11141_p1 = add_ln840_173_fu_11135_p2;
[2025-05-04 13:47:44,973]       |                                   ^
[2025-05-04 13:47:44,973] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23740:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_174_fu_11145_p2' generates 3 bits.
[2025-05-04 13:47:44,973]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,973] 23740 | assign zext_ln840_169_fu_11151_p1 = add_ln840_174_fu_11145_p2;
[2025-05-04 13:47:44,973]       |                                   ^
[2025-05-04 13:47:44,973] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23742:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_fu_9607_p2' generates 2 bits.
[2025-05-04 13:47:44,973]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,973] 23742 | assign zext_ln840_16_fu_9613_p1 = add_ln840_18_fu_9607_p2;
[2025-05-04 13:47:44,973]       |                                 ^
[2025-05-04 13:47:44,973] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23744:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_175_fu_11155_p2' generates 2 bits.
[2025-05-04 13:47:44,973]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,973] 23744 | assign zext_ln840_170_fu_11161_p1 = add_ln840_175_fu_11155_p2;
[2025-05-04 13:47:44,973]       |                                   ^
[2025-05-04 13:47:44,973] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23746:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_176_fu_11165_p2' generates 2 bits.
[2025-05-04 13:47:44,973]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,973] 23746 | assign zext_ln840_171_fu_11171_p1 = add_ln840_176_fu_11165_p2;
[2025-05-04 13:47:44,973]       |                                   ^
[2025-05-04 13:47:44,973] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23748:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_177_fu_11175_p2' generates 3 bits.
[2025-05-04 13:47:44,973]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,974] 23748 | assign zext_ln840_172_fu_11181_p1 = add_ln840_177_fu_11175_p2;
[2025-05-04 13:47:44,974]       |                                   ^
[2025-05-04 13:47:44,974] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23750:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_178_fu_11185_p2' generates 4 bits.
[2025-05-04 13:47:44,974]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,974] 23750 | assign zext_ln840_173_fu_11191_p1 = add_ln840_178_fu_11185_p2;
[2025-05-04 13:47:44,974]       |                                   ^
[2025-05-04 13:47:44,974] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23752:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_179_fu_11195_p2' generates 2 bits.
[2025-05-04 13:47:44,974]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,974] 23752 | assign zext_ln840_174_fu_11201_p1 = add_ln840_179_fu_11195_p2;
[2025-05-04 13:47:44,974]       |                                   ^
[2025-05-04 13:47:44,974] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23754:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_180_fu_11205_p2' generates 2 bits.
[2025-05-04 13:47:44,974]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,974] 23754 | assign zext_ln840_175_fu_11211_p1 = add_ln840_180_fu_11205_p2;
[2025-05-04 13:47:44,974]       |                                   ^
[2025-05-04 13:47:44,974] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23756:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_181_fu_11215_p2' generates 3 bits.
[2025-05-04 13:47:44,974]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,974] 23756 | assign zext_ln840_176_fu_11221_p1 = add_ln840_181_fu_11215_p2;
[2025-05-04 13:47:44,974]       |                                   ^
[2025-05-04 13:47:44,974] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23758:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_182_fu_11225_p2' generates 2 bits.
[2025-05-04 13:47:44,974]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,974] 23758 | assign zext_ln840_177_fu_11231_p1 = add_ln840_182_fu_11225_p2;
[2025-05-04 13:47:44,974]       |                                   ^
[2025-05-04 13:47:44,974] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23760:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_183_fu_11235_p2' generates 2 bits.
[2025-05-04 13:47:44,975]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,975] 23760 | assign zext_ln840_178_fu_11241_p1 = add_ln840_183_fu_11235_p2;
[2025-05-04 13:47:44,975]       |                                   ^
[2025-05-04 13:47:44,975] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23762:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_184_fu_11245_p2' generates 3 bits.
[2025-05-04 13:47:44,975]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,975] 23762 | assign zext_ln840_179_fu_11251_p1 = add_ln840_184_fu_11245_p2;
[2025-05-04 13:47:44,975]       |                                   ^
[2025-05-04 13:47:44,975] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23764:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_fu_9617_p2' generates 3 bits.
[2025-05-04 13:47:44,975]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,975] 23764 | assign zext_ln840_17_fu_9623_p1 = add_ln840_19_fu_9617_p2;
[2025-05-04 13:47:44,975]       |                                 ^
[2025-05-04 13:47:44,975] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23766:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_185_fu_11255_p2' generates 4 bits.
[2025-05-04 13:47:44,975]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,975] 23766 | assign zext_ln840_180_fu_11261_p1 = add_ln840_185_fu_11255_p2;
[2025-05-04 13:47:44,975]       |                                   ^
[2025-05-04 13:47:44,975] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23768:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_186_fu_11265_p2' generates 5 bits.
[2025-05-04 13:47:44,975]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,975] 23768 | assign zext_ln840_181_fu_11271_p1 = add_ln840_186_fu_11265_p2;
[2025-05-04 13:47:44,975]       |                                   ^
[2025-05-04 13:47:44,975] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23770:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_187_fu_11275_p2' generates 6 bits.
[2025-05-04 13:47:44,975]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,975] 23770 | assign zext_ln840_182_fu_11281_p1 = add_ln840_187_fu_11275_p2;
[2025-05-04 13:47:44,976]       |                                   ^
[2025-05-04 13:47:44,976] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23772:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_188_reg_14084' generates 7 bits.
[2025-05-04 13:47:44,976]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,976] 23772 | assign zext_ln840_183_fu_11929_p1 = add_ln840_188_reg_14084;
[2025-05-04 13:47:44,976]       |                                   ^
[2025-05-04 13:47:44,976] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23774:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_189_fu_11291_p2' generates 2 bits.
[2025-05-04 13:47:44,976]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,976] 23774 | assign zext_ln840_184_fu_11297_p1 = add_ln840_189_fu_11291_p2;
[2025-05-04 13:47:44,976]       |                                   ^
[2025-05-04 13:47:44,976] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23776:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_190_fu_11301_p2' generates 2 bits.
[2025-05-04 13:47:44,976]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,976] 23776 | assign zext_ln840_185_fu_11307_p1 = add_ln840_190_fu_11301_p2;
[2025-05-04 13:47:44,976]       |                                   ^
[2025-05-04 13:47:44,976] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23778:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_191_fu_11311_p2' generates 3 bits.
[2025-05-04 13:47:44,976]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,976] 23778 | assign zext_ln840_186_fu_11317_p1 = add_ln840_191_fu_11311_p2;
[2025-05-04 13:47:44,976]       |                                   ^
[2025-05-04 13:47:44,976] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23780:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_192_fu_11321_p2' generates 2 bits.
[2025-05-04 13:47:44,976]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,976] 23780 | assign zext_ln840_187_fu_11327_p1 = add_ln840_192_fu_11321_p2;
[2025-05-04 13:47:44,976]       |                                   ^
[2025-05-04 13:47:44,976] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23782:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_193_fu_11331_p2' generates 2 bits.
[2025-05-04 13:47:44,976]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,977] 23782 | assign zext_ln840_188_fu_11337_p1 = add_ln840_193_fu_11331_p2;
[2025-05-04 13:47:44,977]       |                                   ^
[2025-05-04 13:47:44,977] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23784:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_194_fu_11341_p2' generates 3 bits.
[2025-05-04 13:47:44,977]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,977] 23784 | assign zext_ln840_189_fu_11347_p1 = add_ln840_194_fu_11341_p2;
[2025-05-04 13:47:44,977]       |                                   ^
[2025-05-04 13:47:44,977] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23786:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_20_fu_9627_p2' generates 4 bits.
[2025-05-04 13:47:44,977]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,977] 23786 | assign zext_ln840_18_fu_9633_p1 = add_ln840_20_fu_9627_p2;
[2025-05-04 13:47:44,977]       |                                 ^
[2025-05-04 13:47:44,977] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23788:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_195_fu_11351_p2' generates 4 bits.
[2025-05-04 13:47:44,977]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,977] 23788 | assign zext_ln840_190_fu_11357_p1 = add_ln840_195_fu_11351_p2;
[2025-05-04 13:47:44,977]       |                                   ^
[2025-05-04 13:47:44,977] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23790:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_196_fu_11361_p2' generates 2 bits.
[2025-05-04 13:47:44,977]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,977] 23790 | assign zext_ln840_191_fu_11367_p1 = add_ln840_196_fu_11361_p2;
[2025-05-04 13:47:44,977]       |                                   ^
[2025-05-04 13:47:44,977] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23792:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_197_fu_11371_p2' generates 2 bits.
[2025-05-04 13:47:44,977]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,977] 23792 | assign zext_ln840_192_fu_11377_p1 = add_ln840_197_fu_11371_p2;
[2025-05-04 13:47:44,977]       |                                   ^
[2025-05-04 13:47:44,977] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23794:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_198_fu_11381_p2' generates 3 bits.
[2025-05-04 13:47:44,978]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,978] 23794 | assign zext_ln840_193_fu_11387_p1 = add_ln840_198_fu_11381_p2;
[2025-05-04 13:47:44,978]       |                                   ^
[2025-05-04 13:47:44,978] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23796:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_199_fu_11391_p2' generates 2 bits.
[2025-05-04 13:47:44,978]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,978] 23796 | assign zext_ln840_194_fu_11397_p1 = add_ln840_199_fu_11391_p2;
[2025-05-04 13:47:44,978]       |                                   ^
[2025-05-04 13:47:44,978] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23798:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_200_fu_11401_p2' generates 2 bits.
[2025-05-04 13:47:44,978]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,978] 23798 | assign zext_ln840_195_fu_11407_p1 = add_ln840_200_fu_11401_p2;
[2025-05-04 13:47:44,978]       |                                   ^
[2025-05-04 13:47:44,978] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23800:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_201_fu_11411_p2' generates 3 bits.
[2025-05-04 13:47:44,978]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,978] 23800 | assign zext_ln840_196_fu_11417_p1 = add_ln840_201_fu_11411_p2;
[2025-05-04 13:47:44,978]       |                                   ^
[2025-05-04 13:47:44,978] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23802:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_202_fu_11421_p2' generates 4 bits.
[2025-05-04 13:47:44,978]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,978] 23802 | assign zext_ln840_197_fu_11427_p1 = add_ln840_202_fu_11421_p2;
[2025-05-04 13:47:44,978]       |                                   ^
[2025-05-04 13:47:44,978] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23804:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_203_fu_11431_p2' generates 5 bits.
[2025-05-04 13:47:44,978]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,978] 23804 | assign zext_ln840_198_fu_11437_p1 = add_ln840_203_fu_11431_p2;
[2025-05-04 13:47:44,979]       |                                   ^
[2025-05-04 13:47:44,979] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23806:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_204_fu_11441_p2' generates 2 bits.
[2025-05-04 13:47:44,979]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,979] 23806 | assign zext_ln840_199_fu_11447_p1 = add_ln840_204_fu_11441_p2;
[2025-05-04 13:47:44,979]       |                                   ^
[2025-05-04 13:47:44,979] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23808:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_9637_p2' generates 2 bits.
[2025-05-04 13:47:44,979]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,979] 23808 | assign zext_ln840_19_fu_9643_p1 = add_ln840_21_fu_9637_p2;
[2025-05-04 13:47:44,979]       |                                 ^
[2025-05-04 13:47:44,979] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23810:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_fu_9439_p2' generates 2 bits.
[2025-05-04 13:47:44,979]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,979] 23810 | assign zext_ln840_1_fu_9445_p1 = add_ln840_fu_9439_p2;
[2025-05-04 13:47:44,979]       |                                ^
[2025-05-04 13:47:44,979] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23812:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_205_fu_11451_p2' generates 2 bits.
[2025-05-04 13:47:44,979]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,979] 23812 | assign zext_ln840_200_fu_11457_p1 = add_ln840_205_fu_11451_p2;
[2025-05-04 13:47:44,979]       |                                   ^
[2025-05-04 13:47:44,979] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23814:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_206_fu_11461_p2' generates 3 bits.
[2025-05-04 13:47:44,979]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,979] 23814 | assign zext_ln840_201_fu_11467_p1 = add_ln840_206_fu_11461_p2;
[2025-05-04 13:47:44,979]       |                                   ^
[2025-05-04 13:47:44,979] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23816:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_207_fu_11471_p2' generates 2 bits.
[2025-05-04 13:47:44,979]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,980] 23816 | assign zext_ln840_202_fu_11477_p1 = add_ln840_207_fu_11471_p2;
[2025-05-04 13:47:44,980]       |                                   ^
[2025-05-04 13:47:44,980] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23818:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_208_fu_11481_p2' generates 2 bits.
[2025-05-04 13:47:44,980]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,980] 23818 | assign zext_ln840_203_fu_11487_p1 = add_ln840_208_fu_11481_p2;
[2025-05-04 13:47:44,980]       |                                   ^
[2025-05-04 13:47:44,980] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23820:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_209_fu_11491_p2' generates 3 bits.
[2025-05-04 13:47:44,980]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,980] 23820 | assign zext_ln840_204_fu_11497_p1 = add_ln840_209_fu_11491_p2;
[2025-05-04 13:47:44,980]       |                                   ^
[2025-05-04 13:47:44,980] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23822:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_210_fu_11501_p2' generates 4 bits.
[2025-05-04 13:47:44,980]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,980] 23822 | assign zext_ln840_205_fu_11507_p1 = add_ln840_210_fu_11501_p2;
[2025-05-04 13:47:44,980]       |                                   ^
[2025-05-04 13:47:44,980] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23824:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_211_fu_11511_p2' generates 2 bits.
[2025-05-04 13:47:44,980]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,980] 23824 | assign zext_ln840_206_fu_11517_p1 = add_ln840_211_fu_11511_p2;
[2025-05-04 13:47:44,980]       |                                   ^
[2025-05-04 13:47:44,980] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23826:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_212_fu_11521_p2' generates 2 bits.
[2025-05-04 13:47:44,980]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,980] 23826 | assign zext_ln840_207_fu_11527_p1 = add_ln840_212_fu_11521_p2;
[2025-05-04 13:47:44,980]       |                                   ^
[2025-05-04 13:47:44,981] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23828:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_213_fu_11531_p2' generates 3 bits.
[2025-05-04 13:47:44,981]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,981] 23828 | assign zext_ln840_208_fu_11537_p1 = add_ln840_213_fu_11531_p2;
[2025-05-04 13:47:44,981]       |                                   ^
[2025-05-04 13:47:44,981] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23830:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_214_fu_11541_p2' generates 2 bits.
[2025-05-04 13:47:44,981]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,981] 23830 | assign zext_ln840_209_fu_11547_p1 = add_ln840_214_fu_11541_p2;
[2025-05-04 13:47:44,981]       |                                   ^
[2025-05-04 13:47:44,981] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23832:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_fu_9647_p2' generates 2 bits.
[2025-05-04 13:47:44,981]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,981] 23832 | assign zext_ln840_20_fu_9653_p1 = add_ln840_22_fu_9647_p2;
[2025-05-04 13:47:44,981]       |                                 ^
[2025-05-04 13:47:44,981] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23834:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_215_fu_11551_p2' generates 2 bits.
[2025-05-04 13:47:44,981]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,981] 23834 | assign zext_ln840_210_fu_11557_p1 = add_ln840_215_fu_11551_p2;
[2025-05-04 13:47:44,981]       |                                   ^
[2025-05-04 13:47:44,981] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23836:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_216_fu_11561_p2' generates 3 bits.
[2025-05-04 13:47:44,981]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,981] 23836 | assign zext_ln840_211_fu_11567_p1 = add_ln840_216_fu_11561_p2;
[2025-05-04 13:47:44,981]       |                                   ^
[2025-05-04 13:47:44,981] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23838:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_217_fu_11571_p2' generates 4 bits.
[2025-05-04 13:47:44,981]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,981] 23838 | assign zext_ln840_212_fu_11577_p1 = add_ln840_217_fu_11571_p2;
[2025-05-04 13:47:44,982]       |                                   ^
[2025-05-04 13:47:44,982] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23840:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_218_fu_11581_p2' generates 5 bits.
[2025-05-04 13:47:44,982]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,982] 23840 | assign zext_ln840_213_fu_11587_p1 = add_ln840_218_fu_11581_p2;
[2025-05-04 13:47:44,982]       |                                   ^
[2025-05-04 13:47:44,982] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23842:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_219_fu_11591_p2' generates 6 bits.
[2025-05-04 13:47:44,982]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,982] 23842 | assign zext_ln840_214_fu_11597_p1 = add_ln840_219_fu_11591_p2;
[2025-05-04 13:47:44,982]       |                                   ^
[2025-05-04 13:47:44,982] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23844:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_220_fu_11601_p2' generates 2 bits.
[2025-05-04 13:47:44,982]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,982] 23844 | assign zext_ln840_215_fu_11607_p1 = add_ln840_220_fu_11601_p2;
[2025-05-04 13:47:44,982]       |                                   ^
[2025-05-04 13:47:44,982] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23846:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_221_fu_11611_p2' generates 2 bits.
[2025-05-04 13:47:44,982]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,982] 23846 | assign zext_ln840_216_fu_11617_p1 = add_ln840_221_fu_11611_p2;
[2025-05-04 13:47:44,982]       |                                   ^
[2025-05-04 13:47:44,982] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23848:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_222_fu_11621_p2' generates 3 bits.
[2025-05-04 13:47:44,982]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,982] 23848 | assign zext_ln840_217_fu_11627_p1 = add_ln840_222_fu_11621_p2;
[2025-05-04 13:47:44,982]       |                                   ^
[2025-05-04 13:47:44,982] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23850:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_223_fu_11631_p2' generates 2 bits.
[2025-05-04 13:47:44,983]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,983] 23850 | assign zext_ln840_218_fu_11637_p1 = add_ln840_223_fu_11631_p2;
[2025-05-04 13:47:44,983]       |                                   ^
[2025-05-04 13:47:44,983] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23852:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_224_fu_11641_p2' generates 2 bits.
[2025-05-04 13:47:44,983]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,983] 23852 | assign zext_ln840_219_fu_11647_p1 = add_ln840_224_fu_11641_p2;
[2025-05-04 13:47:44,983]       |                                   ^
[2025-05-04 13:47:44,983] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23854:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_23_fu_9657_p2' generates 3 bits.
[2025-05-04 13:47:44,983]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,983] 23854 | assign zext_ln840_21_fu_9663_p1 = add_ln840_23_fu_9657_p2;
[2025-05-04 13:47:44,983]       |                                 ^
[2025-05-04 13:47:44,983] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23856:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_225_fu_11651_p2' generates 3 bits.
[2025-05-04 13:47:44,983]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,983] 23856 | assign zext_ln840_220_fu_11657_p1 = add_ln840_225_fu_11651_p2;
[2025-05-04 13:47:44,983]       |                                   ^
[2025-05-04 13:47:44,983] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23858:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_226_fu_11661_p2' generates 4 bits.
[2025-05-04 13:47:44,983]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,983] 23858 | assign zext_ln840_221_fu_11667_p1 = add_ln840_226_fu_11661_p2;
[2025-05-04 13:47:44,983]       |                                   ^
[2025-05-04 13:47:44,983] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23860:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_227_fu_11671_p2' generates 2 bits.
[2025-05-04 13:47:44,983]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,983] 23860 | assign zext_ln840_222_fu_11677_p1 = add_ln840_227_fu_11671_p2;
[2025-05-04 13:47:44,983]       |                                   ^
[2025-05-04 13:47:44,984] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23862:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_228_fu_11681_p2' generates 2 bits.
[2025-05-04 13:47:44,984]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,984] 23862 | assign zext_ln840_223_fu_11687_p1 = add_ln840_228_fu_11681_p2;
[2025-05-04 13:47:44,984]       |                                   ^
[2025-05-04 13:47:44,984] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23864:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_229_fu_11691_p2' generates 3 bits.
[2025-05-04 13:47:44,984]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,984] 23864 | assign zext_ln840_224_fu_11697_p1 = add_ln840_229_fu_11691_p2;
[2025-05-04 13:47:44,984]       |                                   ^
[2025-05-04 13:47:44,984] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23866:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_230_fu_11701_p2' generates 2 bits.
[2025-05-04 13:47:44,984]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,984] 23866 | assign zext_ln840_225_fu_11707_p1 = add_ln840_230_fu_11701_p2;
[2025-05-04 13:47:44,984]       |                                   ^
[2025-05-04 13:47:44,984] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23868:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_231_fu_11711_p2' generates 2 bits.
[2025-05-04 13:47:44,984]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,984] 23868 | assign zext_ln840_226_fu_11717_p1 = add_ln840_231_fu_11711_p2;
[2025-05-04 13:47:44,984]       |                                   ^
[2025-05-04 13:47:44,984] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23870:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_232_fu_11721_p2' generates 3 bits.
[2025-05-04 13:47:44,984]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,984] 23870 | assign zext_ln840_227_fu_11727_p1 = add_ln840_232_fu_11721_p2;
[2025-05-04 13:47:44,984]       |                                   ^
[2025-05-04 13:47:44,984] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23872:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_233_fu_11731_p2' generates 4 bits.
[2025-05-04 13:47:44,985]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,985] 23872 | assign zext_ln840_228_fu_11737_p1 = add_ln840_233_fu_11731_p2;
[2025-05-04 13:47:44,985]       |                                   ^
[2025-05-04 13:47:44,985] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23874:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_234_fu_11741_p2' generates 5 bits.
[2025-05-04 13:47:44,985]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,985] 23874 | assign zext_ln840_229_fu_11747_p1 = add_ln840_234_fu_11741_p2;
[2025-05-04 13:47:44,985]       |                                   ^
[2025-05-04 13:47:44,985] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23876:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_24_fu_9667_p2' generates 2 bits.
[2025-05-04 13:47:44,985]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,985] 23876 | assign zext_ln840_22_fu_9673_p1 = add_ln840_24_fu_9667_p2;
[2025-05-04 13:47:44,985]       |                                 ^
[2025-05-04 13:47:44,985] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23878:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_235_fu_11751_p2' generates 2 bits.
[2025-05-04 13:47:44,985]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,985] 23878 | assign zext_ln840_230_fu_11757_p1 = add_ln840_235_fu_11751_p2;
[2025-05-04 13:47:44,985]       |                                   ^
[2025-05-04 13:47:44,985] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23880:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_236_fu_11761_p2' generates 2 bits.
[2025-05-04 13:47:44,985]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,985] 23880 | assign zext_ln840_231_fu_11767_p1 = add_ln840_236_fu_11761_p2;
[2025-05-04 13:47:44,985]       |                                   ^
[2025-05-04 13:47:44,985] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23882:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_237_fu_11771_p2' generates 3 bits.
[2025-05-04 13:47:44,985]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,985] 23882 | assign zext_ln840_232_fu_11777_p1 = add_ln840_237_fu_11771_p2;
[2025-05-04 13:47:44,986]       |                                   ^
[2025-05-04 13:47:44,986] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23884:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_238_fu_11781_p2' generates 2 bits.
[2025-05-04 13:47:44,986]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,986] 23884 | assign zext_ln840_233_fu_11787_p1 = add_ln840_238_fu_11781_p2;
[2025-05-04 13:47:44,986]       |                                   ^
[2025-05-04 13:47:44,986] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23886:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_239_fu_11791_p2' generates 2 bits.
[2025-05-04 13:47:44,986]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,986] 23886 | assign zext_ln840_234_fu_11797_p1 = add_ln840_239_fu_11791_p2;
[2025-05-04 13:47:44,986]       |                                   ^
[2025-05-04 13:47:44,986] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23888:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_240_fu_11801_p2' generates 3 bits.
[2025-05-04 13:47:44,986]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,986] 23888 | assign zext_ln840_235_fu_11807_p1 = add_ln840_240_fu_11801_p2;
[2025-05-04 13:47:44,986]       |                                   ^
[2025-05-04 13:47:44,986] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23890:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_241_fu_11811_p2' generates 4 bits.
[2025-05-04 13:47:44,986]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,986] 23890 | assign zext_ln840_236_fu_11817_p1 = add_ln840_241_fu_11811_p2;
[2025-05-04 13:47:44,986]       |                                   ^
[2025-05-04 13:47:44,986] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23892:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_242_fu_11821_p2' generates 2 bits.
[2025-05-04 13:47:44,986]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,986] 23892 | assign zext_ln840_237_fu_11827_p1 = add_ln840_242_fu_11821_p2;
[2025-05-04 13:47:44,986]       |                                   ^
[2025-05-04 13:47:44,986] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23894:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_243_fu_11831_p2' generates 2 bits.
[2025-05-04 13:47:44,987]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,987] 23894 | assign zext_ln840_238_fu_11837_p1 = add_ln840_243_fu_11831_p2;
[2025-05-04 13:47:44,987]       |                                   ^
[2025-05-04 13:47:44,987] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23896:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_244_fu_11841_p2' generates 3 bits.
[2025-05-04 13:47:44,987]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,987] 23896 | assign zext_ln840_239_fu_11847_p1 = add_ln840_244_fu_11841_p2;
[2025-05-04 13:47:44,987]       |                                   ^
[2025-05-04 13:47:44,987] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23898:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_fu_9677_p2' generates 2 bits.
[2025-05-04 13:47:44,987]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,987] 23898 | assign zext_ln840_23_fu_9683_p1 = add_ln840_25_fu_9677_p2;
[2025-05-04 13:47:44,987]       |                                 ^
[2025-05-04 13:47:44,987] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23900:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_245_fu_11851_p2' generates 2 bits.
[2025-05-04 13:47:44,987]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,987] 23900 | assign zext_ln840_240_fu_11857_p1 = add_ln840_245_fu_11851_p2;
[2025-05-04 13:47:44,987]       |                                   ^
[2025-05-04 13:47:44,987] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23902:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_246_fu_11861_p2' generates 2 bits.
[2025-05-04 13:47:44,987]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,987] 23902 | assign zext_ln840_241_fu_11867_p1 = add_ln840_246_fu_11861_p2;
[2025-05-04 13:47:44,987]       |                                   ^
[2025-05-04 13:47:44,987] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23904:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_247_fu_11871_p2' generates 3 bits.
[2025-05-04 13:47:44,987]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,987] 23904 | assign zext_ln840_242_fu_11877_p1 = add_ln840_247_fu_11871_p2;
[2025-05-04 13:47:44,988]       |                                   ^
[2025-05-04 13:47:44,988] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23906:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_248_fu_11881_p2' generates 4 bits.
[2025-05-04 13:47:44,988]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,988] 23906 | assign zext_ln840_243_fu_11887_p1 = add_ln840_248_fu_11881_p2;
[2025-05-04 13:47:44,988]       |                                   ^
[2025-05-04 13:47:44,988] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23908:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_249_fu_11891_p2' generates 5 bits.
[2025-05-04 13:47:44,988]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,988] 23908 | assign zext_ln840_244_fu_11897_p1 = add_ln840_249_fu_11891_p2;
[2025-05-04 13:47:44,988]       |                                   ^
[2025-05-04 13:47:44,988] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23910:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_250_fu_11901_p2' generates 6 bits.
[2025-05-04 13:47:44,988]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,988] 23910 | assign zext_ln840_245_fu_11907_p1 = add_ln840_250_fu_11901_p2;
[2025-05-04 13:47:44,988]       |                                   ^
[2025-05-04 13:47:44,988] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23912:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_251_reg_14089' generates 7 bits.
[2025-05-04 13:47:44,988]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,988] 23912 | assign zext_ln840_246_fu_11932_p1 = add_ln840_251_reg_14089;
[2025-05-04 13:47:44,988]       |                                   ^
[2025-05-04 13:47:44,988] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23914:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_26_fu_9687_p2' generates 3 bits.
[2025-05-04 13:47:44,988]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,988] 23914 | assign zext_ln840_24_fu_9693_p1 = add_ln840_26_fu_9687_p2;
[2025-05-04 13:47:44,988]       |                                 ^
[2025-05-04 13:47:44,988] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23916:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_fu_9697_p2' generates 4 bits.
[2025-05-04 13:47:44,988]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,989] 23916 | assign zext_ln840_25_fu_9703_p1 = add_ln840_27_fu_9697_p2;
[2025-05-04 13:47:44,989]       |                                 ^
[2025-05-04 13:47:44,989] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23918:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_28_fu_9707_p2' generates 5 bits.
[2025-05-04 13:47:44,989]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,989] 23918 | assign zext_ln840_26_fu_9713_p1 = add_ln840_28_fu_9707_p2;
[2025-05-04 13:47:44,989]       |                                 ^
[2025-05-04 13:47:44,989] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23920:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_30_fu_9723_p2' generates 2 bits.
[2025-05-04 13:47:44,989]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,989] 23920 | assign zext_ln840_27_fu_9729_p1 = add_ln840_30_fu_9723_p2;
[2025-05-04 13:47:44,989]       |                                 ^
[2025-05-04 13:47:44,989] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23922:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_31_fu_9733_p2' generates 2 bits.
[2025-05-04 13:47:44,989]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,989] 23922 | assign zext_ln840_28_fu_9739_p1 = add_ln840_31_fu_9733_p2;
[2025-05-04 13:47:44,989]       |                                 ^
[2025-05-04 13:47:44,989] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23924:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_32_fu_9743_p2' generates 3 bits.
[2025-05-04 13:47:44,989]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,989] 23924 | assign zext_ln840_29_fu_9749_p1 = add_ln840_32_fu_9743_p2;
[2025-05-04 13:47:44,989]       |                                 ^
[2025-05-04 13:47:44,989] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23926:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_2_fu_9455_p2' generates 2 bits.
[2025-05-04 13:47:44,989]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,989] 23926 | assign zext_ln840_2_fu_9461_p1 = add_ln840_2_fu_9455_p2;
[2025-05-04 13:47:44,989]       |                                ^
[2025-05-04 13:47:44,989] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23928:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_fu_9753_p2' generates 2 bits.
[2025-05-04 13:47:44,990]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,990] 23928 | assign zext_ln840_30_fu_9759_p1 = add_ln840_33_fu_9753_p2;
[2025-05-04 13:47:44,990]       |                                 ^
[2025-05-04 13:47:44,990] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23930:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_34_fu_9763_p2' generates 2 bits.
[2025-05-04 13:47:44,990]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,990] 23930 | assign zext_ln840_31_fu_9769_p1 = add_ln840_34_fu_9763_p2;
[2025-05-04 13:47:44,990]       |                                 ^
[2025-05-04 13:47:44,990] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23932:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_35_fu_9773_p2' generates 3 bits.
[2025-05-04 13:47:44,990]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,990] 23932 | assign zext_ln840_32_fu_9779_p1 = add_ln840_35_fu_9773_p2;
[2025-05-04 13:47:44,990]       |                                 ^
[2025-05-04 13:47:44,990] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23934:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_36_fu_9783_p2' generates 4 bits.
[2025-05-04 13:47:44,990]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,990] 23934 | assign zext_ln840_33_fu_9789_p1 = add_ln840_36_fu_9783_p2;
[2025-05-04 13:47:44,990]       |                                 ^
[2025-05-04 13:47:44,990] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23936:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_37_fu_9793_p2' generates 2 bits.
[2025-05-04 13:47:44,990]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,990] 23936 | assign zext_ln840_34_fu_9799_p1 = add_ln840_37_fu_9793_p2;
[2025-05-04 13:47:44,990]       |                                 ^
[2025-05-04 13:47:44,990] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23938:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_fu_9803_p2' generates 2 bits.
[2025-05-04 13:47:44,990]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,990] 23938 | assign zext_ln840_35_fu_9809_p1 = add_ln840_38_fu_9803_p2;
[2025-05-04 13:47:44,991]       |                                 ^
[2025-05-04 13:47:44,991] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23940:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_39_fu_9813_p2' generates 3 bits.
[2025-05-04 13:47:44,991]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,991] 23940 | assign zext_ln840_36_fu_9819_p1 = add_ln840_39_fu_9813_p2;
[2025-05-04 13:47:44,991]       |                                 ^
[2025-05-04 13:47:44,991] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23942:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_40_fu_9823_p2' generates 2 bits.
[2025-05-04 13:47:44,991]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,991] 23942 | assign zext_ln840_37_fu_9829_p1 = add_ln840_40_fu_9823_p2;
[2025-05-04 13:47:44,991]       |                                 ^
[2025-05-04 13:47:44,991] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23944:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_fu_9833_p2' generates 2 bits.
[2025-05-04 13:47:44,991]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,991] 23944 | assign zext_ln840_38_fu_9839_p1 = add_ln840_41_fu_9833_p2;
[2025-05-04 13:47:44,991]       |                                 ^
[2025-05-04 13:47:44,991] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23946:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_42_fu_9843_p2' generates 3 bits.
[2025-05-04 13:47:44,991]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,991] 23946 | assign zext_ln840_39_fu_9849_p1 = add_ln840_42_fu_9843_p2;
[2025-05-04 13:47:44,991]       |                                 ^
[2025-05-04 13:47:44,991] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23948:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_fu_9465_p2' generates 2 bits.
[2025-05-04 13:47:44,991]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,991] 23948 | assign zext_ln840_3_fu_9471_p1 = add_ln840_3_fu_9465_p2;
[2025-05-04 13:47:44,991]       |                                ^
[2025-05-04 13:47:44,991] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23950:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_43_fu_9853_p2' generates 4 bits.
[2025-05-04 13:47:44,991]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,992] 23950 | assign zext_ln840_40_fu_9859_p1 = add_ln840_43_fu_9853_p2;
[2025-05-04 13:47:44,992]       |                                 ^
[2025-05-04 13:47:44,992] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23952:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_44_fu_9863_p2' generates 5 bits.
[2025-05-04 13:47:44,992]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,992] 23952 | assign zext_ln840_41_fu_9869_p1 = add_ln840_44_fu_9863_p2;
[2025-05-04 13:47:44,992]       |                                 ^
[2025-05-04 13:47:44,992] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23954:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_fu_9873_p2' generates 2 bits.
[2025-05-04 13:47:44,992]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,992] 23954 | assign zext_ln840_42_fu_9879_p1 = add_ln840_45_fu_9873_p2;
[2025-05-04 13:47:44,992]       |                                 ^
[2025-05-04 13:47:44,992] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23956:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_fu_9883_p2' generates 2 bits.
[2025-05-04 13:47:44,992]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,992] 23956 | assign zext_ln840_43_fu_9889_p1 = add_ln840_46_fu_9883_p2;
[2025-05-04 13:47:44,992]       |                                 ^
[2025-05-04 13:47:44,992] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23958:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_47_fu_9893_p2' generates 3 bits.
[2025-05-04 13:47:44,992]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,992] 23958 | assign zext_ln840_44_fu_9899_p1 = add_ln840_47_fu_9893_p2;
[2025-05-04 13:47:44,992]       |                                 ^
[2025-05-04 13:47:44,992] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23960:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_48_fu_9903_p2' generates 2 bits.
[2025-05-04 13:47:44,992]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,992] 23960 | assign zext_ln840_45_fu_9909_p1 = add_ln840_48_fu_9903_p2;
[2025-05-04 13:47:44,992]       |                                 ^
[2025-05-04 13:47:44,992] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23962:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_fu_9913_p2' generates 2 bits.
[2025-05-04 13:47:44,993]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,993] 23962 | assign zext_ln840_46_fu_9919_p1 = add_ln840_49_fu_9913_p2;
[2025-05-04 13:47:44,993]       |                                 ^
[2025-05-04 13:47:44,993] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23964:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_50_fu_9923_p2' generates 3 bits.
[2025-05-04 13:47:44,993]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,993] 23964 | assign zext_ln840_47_fu_9929_p1 = add_ln840_50_fu_9923_p2;
[2025-05-04 13:47:44,993]       |                                 ^
[2025-05-04 13:47:44,993] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23966:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_fu_9933_p2' generates 4 bits.
[2025-05-04 13:47:44,993]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,993] 23966 | assign zext_ln840_48_fu_9939_p1 = add_ln840_51_fu_9933_p2;
[2025-05-04 13:47:44,993]       |                                 ^
[2025-05-04 13:47:44,993] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23968:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_52_fu_9943_p2' generates 2 bits.
[2025-05-04 13:47:44,993]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,993] 23968 | assign zext_ln840_49_fu_9949_p1 = add_ln840_52_fu_9943_p2;
[2025-05-04 13:47:44,993]       |                                 ^
[2025-05-04 13:47:44,993] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23970:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_4_fu_9475_p2' generates 3 bits.
[2025-05-04 13:47:44,993]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,993] 23970 | assign zext_ln840_4_fu_9481_p1 = add_ln840_4_fu_9475_p2;
[2025-05-04 13:47:44,993]       |                                ^
[2025-05-04 13:47:44,993] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23972:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_fu_9953_p2' generates 2 bits.
[2025-05-04 13:47:44,993]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,993] 23972 | assign zext_ln840_50_fu_9959_p1 = add_ln840_53_fu_9953_p2;
[2025-05-04 13:47:44,994]       |                                 ^
[2025-05-04 13:47:44,994] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23974:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_fu_9963_p2' generates 3 bits.
[2025-05-04 13:47:44,994]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,994] 23974 | assign zext_ln840_51_fu_9969_p1 = add_ln840_54_fu_9963_p2;
[2025-05-04 13:47:44,994]       |                                 ^
[2025-05-04 13:47:44,994] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23976:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_55_fu_9973_p2' generates 2 bits.
[2025-05-04 13:47:44,994]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,994] 23976 | assign zext_ln840_52_fu_9979_p1 = add_ln840_55_fu_9973_p2;
[2025-05-04 13:47:44,994]       |                                 ^
[2025-05-04 13:47:44,994] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23978:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_56_fu_9983_p2' generates 2 bits.
[2025-05-04 13:47:44,994]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,994] 23978 | assign zext_ln840_53_fu_9989_p1 = add_ln840_56_fu_9983_p2;
[2025-05-04 13:47:44,994]       |                                 ^
[2025-05-04 13:47:44,994] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23980:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_fu_9993_p2' generates 3 bits.
[2025-05-04 13:47:44,994]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,994] 23980 | assign zext_ln840_54_fu_9999_p1 = add_ln840_57_fu_9993_p2;
[2025-05-04 13:47:44,994]       |                                 ^
[2025-05-04 13:47:44,994] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23982:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_58_fu_10003_p2' generates 4 bits.
[2025-05-04 13:47:44,994]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,994] 23982 | assign zext_ln840_55_fu_10009_p1 = add_ln840_58_fu_10003_p2;
[2025-05-04 13:47:44,994]       |                                  ^
[2025-05-04 13:47:44,994] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23984:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_fu_10013_p2' generates 5 bits.
[2025-05-04 13:47:44,994]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,995] 23984 | assign zext_ln840_56_fu_10019_p1 = add_ln840_59_fu_10013_p2;
[2025-05-04 13:47:44,995]       |                                  ^
[2025-05-04 13:47:44,995] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23986:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_60_fu_10023_p2' generates 6 bits.
[2025-05-04 13:47:44,995]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,995] 23986 | assign zext_ln840_57_fu_10029_p1 = add_ln840_60_fu_10023_p2;
[2025-05-04 13:47:44,995]       |                                  ^
[2025-05-04 13:47:44,995] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23988:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_62_fu_10039_p2' generates 2 bits.
[2025-05-04 13:47:44,995]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,995] 23988 | assign zext_ln840_58_fu_10045_p1 = add_ln840_62_fu_10039_p2;
[2025-05-04 13:47:44,995]       |                                  ^
[2025-05-04 13:47:44,995] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23990:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_63_fu_10049_p2' generates 2 bits.
[2025-05-04 13:47:44,995]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,995] 23990 | assign zext_ln840_59_fu_10055_p1 = add_ln840_63_fu_10049_p2;
[2025-05-04 13:47:44,995]       |                                  ^
[2025-05-04 13:47:44,995] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23992:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_6_fu_9491_p2' generates 2 bits.
[2025-05-04 13:47:44,995]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,995] 23992 | assign zext_ln840_5_fu_9497_p1 = add_ln840_6_fu_9491_p2;
[2025-05-04 13:47:44,995]       |                                ^
[2025-05-04 13:47:44,995] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23994:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_64_fu_10059_p2' generates 3 bits.
[2025-05-04 13:47:44,995]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,995] 23994 | assign zext_ln840_60_fu_10065_p1 = add_ln840_64_fu_10059_p2;
[2025-05-04 13:47:44,995]       |                                  ^
[2025-05-04 13:47:44,996] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23996:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_65_fu_10069_p2' generates 2 bits.
[2025-05-04 13:47:44,996]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,996] 23996 | assign zext_ln840_61_fu_10075_p1 = add_ln840_65_fu_10069_p2;
[2025-05-04 13:47:44,996]       |                                  ^
[2025-05-04 13:47:44,996] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:23998:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_66_fu_10079_p2' generates 2 bits.
[2025-05-04 13:47:44,996]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,996] 23998 | assign zext_ln840_62_fu_10085_p1 = add_ln840_66_fu_10079_p2;
[2025-05-04 13:47:44,996]       |                                  ^
[2025-05-04 13:47:44,996] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24000:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_67_fu_10089_p2' generates 3 bits.
[2025-05-04 13:47:44,996]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,996] 24000 | assign zext_ln840_63_fu_10095_p1 = add_ln840_67_fu_10089_p2;
[2025-05-04 13:47:44,996]       |                                  ^
[2025-05-04 13:47:44,996] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24002:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_68_fu_10099_p2' generates 4 bits.
[2025-05-04 13:47:44,996]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,996] 24002 | assign zext_ln840_64_fu_10105_p1 = add_ln840_68_fu_10099_p2;
[2025-05-04 13:47:44,996]       |                                  ^
[2025-05-04 13:47:44,996] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24004:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_69_fu_10109_p2' generates 2 bits.
[2025-05-04 13:47:44,996]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,996] 24004 | assign zext_ln840_65_fu_10115_p1 = add_ln840_69_fu_10109_p2;
[2025-05-04 13:47:44,996]       |                                  ^
[2025-05-04 13:47:44,996] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24006:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_70_fu_10119_p2' generates 2 bits.
[2025-05-04 13:47:44,996]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,996] 24006 | assign zext_ln840_66_fu_10125_p1 = add_ln840_70_fu_10119_p2;
[2025-05-04 13:47:44,997]       |                                  ^
[2025-05-04 13:47:44,997] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24008:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_71_fu_10129_p2' generates 3 bits.
[2025-05-04 13:47:44,997]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,997] 24008 | assign zext_ln840_67_fu_10135_p1 = add_ln840_71_fu_10129_p2;
[2025-05-04 13:47:44,997]       |                                  ^
[2025-05-04 13:47:44,997] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24010:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_72_fu_10139_p2' generates 2 bits.
[2025-05-04 13:47:44,997]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,997] 24010 | assign zext_ln840_68_fu_10145_p1 = add_ln840_72_fu_10139_p2;
[2025-05-04 13:47:44,997]       |                                  ^
[2025-05-04 13:47:44,997] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24012:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_73_fu_10149_p2' generates 2 bits.
[2025-05-04 13:47:44,997]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,997] 24012 | assign zext_ln840_69_fu_10155_p1 = add_ln840_73_fu_10149_p2;
[2025-05-04 13:47:44,997]       |                                  ^
[2025-05-04 13:47:44,997] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24014:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_7_fu_9501_p2' generates 2 bits.
[2025-05-04 13:47:44,997]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,997] 24014 | assign zext_ln840_6_fu_9507_p1 = add_ln840_7_fu_9501_p2;
[2025-05-04 13:47:44,997]       |                                ^
[2025-05-04 13:47:44,997] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24016:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_74_fu_10159_p2' generates 3 bits.
[2025-05-04 13:47:44,997]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,997] 24016 | assign zext_ln840_70_fu_10165_p1 = add_ln840_74_fu_10159_p2;
[2025-05-04 13:47:44,997]       |                                  ^
[2025-05-04 13:47:44,997] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24018:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_75_fu_10169_p2' generates 4 bits.
[2025-05-04 13:47:44,997]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,998] 24018 | assign zext_ln840_71_fu_10175_p1 = add_ln840_75_fu_10169_p2;
[2025-05-04 13:47:44,998]       |                                  ^
[2025-05-04 13:47:44,998] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24020:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_76_fu_10179_p2' generates 5 bits.
[2025-05-04 13:47:44,998]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,998] 24020 | assign zext_ln840_72_fu_10185_p1 = add_ln840_76_fu_10179_p2;
[2025-05-04 13:47:44,998]       |                                  ^
[2025-05-04 13:47:44,998] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24022:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_fu_10189_p2' generates 2 bits.
[2025-05-04 13:47:44,998]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,998] 24022 | assign zext_ln840_73_fu_10195_p1 = add_ln840_77_fu_10189_p2;
[2025-05-04 13:47:44,998]       |                                  ^
[2025-05-04 13:47:44,998] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24024:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_78_fu_10199_p2' generates 2 bits.
[2025-05-04 13:47:44,998]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,998] 24024 | assign zext_ln840_74_fu_10205_p1 = add_ln840_78_fu_10199_p2;
[2025-05-04 13:47:44,998]       |                                  ^
[2025-05-04 13:47:44,998] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24026:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_79_fu_10209_p2' generates 3 bits.
[2025-05-04 13:47:44,998]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,998] 24026 | assign zext_ln840_75_fu_10215_p1 = add_ln840_79_fu_10209_p2;
[2025-05-04 13:47:44,998]       |                                  ^
[2025-05-04 13:47:44,998] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24028:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_80_fu_10219_p2' generates 2 bits.
[2025-05-04 13:47:44,998]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,998] 24028 | assign zext_ln840_76_fu_10225_p1 = add_ln840_80_fu_10219_p2;
[2025-05-04 13:47:44,998]       |                                  ^
[2025-05-04 13:47:44,999] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24030:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_81_fu_10229_p2' generates 2 bits.
[2025-05-04 13:47:44,999]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,999] 24030 | assign zext_ln840_77_fu_10235_p1 = add_ln840_81_fu_10229_p2;
[2025-05-04 13:47:44,999]       |                                  ^
[2025-05-04 13:47:44,999] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24032:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_82_fu_10239_p2' generates 3 bits.
[2025-05-04 13:47:44,999]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,999] 24032 | assign zext_ln840_78_fu_10245_p1 = add_ln840_82_fu_10239_p2;
[2025-05-04 13:47:44,999]       |                                  ^
[2025-05-04 13:47:44,999] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24034:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_83_fu_10249_p2' generates 4 bits.
[2025-05-04 13:47:44,999]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,999] 24034 | assign zext_ln840_79_fu_10255_p1 = add_ln840_83_fu_10249_p2;
[2025-05-04 13:47:44,999]       |                                  ^
[2025-05-04 13:47:44,999] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24036:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_8_fu_9511_p2' generates 3 bits.
[2025-05-04 13:47:44,999]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,999] 24036 | assign zext_ln840_7_fu_9517_p1 = add_ln840_8_fu_9511_p2;
[2025-05-04 13:47:44,999]       |                                ^
[2025-05-04 13:47:44,999] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24038:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_84_fu_10259_p2' generates 2 bits.
[2025-05-04 13:47:44,999]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,999] 24038 | assign zext_ln840_80_fu_10265_p1 = add_ln840_84_fu_10259_p2;
[2025-05-04 13:47:44,999]       |                                  ^
[2025-05-04 13:47:44,999] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24040:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_85_fu_10269_p2' generates 2 bits.
[2025-05-04 13:47:44,999]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:44,999] 24040 | assign zext_ln840_81_fu_10275_p1 = add_ln840_85_fu_10269_p2;
[2025-05-04 13:47:45,000]       |                                  ^
[2025-05-04 13:47:45,000] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24042:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_86_fu_10279_p2' generates 3 bits.
[2025-05-04 13:47:45,000]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,000] 24042 | assign zext_ln840_82_fu_10285_p1 = add_ln840_86_fu_10279_p2;
[2025-05-04 13:47:45,000]       |                                  ^
[2025-05-04 13:47:45,000] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24044:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_87_fu_10289_p2' generates 2 bits.
[2025-05-04 13:47:45,000]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,000] 24044 | assign zext_ln840_83_fu_10295_p1 = add_ln840_87_fu_10289_p2;
[2025-05-04 13:47:45,000]       |                                  ^
[2025-05-04 13:47:45,000] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24046:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_88_fu_10299_p2' generates 2 bits.
[2025-05-04 13:47:45,000]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,000] 24046 | assign zext_ln840_84_fu_10305_p1 = add_ln840_88_fu_10299_p2;
[2025-05-04 13:47:45,000]       |                                  ^
[2025-05-04 13:47:45,000] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24048:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_89_fu_10309_p2' generates 3 bits.
[2025-05-04 13:47:45,000]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,000] 24048 | assign zext_ln840_85_fu_10315_p1 = add_ln840_89_fu_10309_p2;
[2025-05-04 13:47:45,000]       |                                  ^
[2025-05-04 13:47:45,000] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24050:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_90_fu_10319_p2' generates 4 bits.
[2025-05-04 13:47:45,000]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,000] 24050 | assign zext_ln840_86_fu_10325_p1 = add_ln840_90_fu_10319_p2;
[2025-05-04 13:47:45,000]       |                                  ^
[2025-05-04 13:47:45,000] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24052:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_91_fu_10329_p2' generates 5 bits.
[2025-05-04 13:47:45,001]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,001] 24052 | assign zext_ln840_87_fu_10335_p1 = add_ln840_91_fu_10329_p2;
[2025-05-04 13:47:45,001]       |                                  ^
[2025-05-04 13:47:45,001] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24054:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_92_fu_10339_p2' generates 6 bits.
[2025-05-04 13:47:45,001]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,001] 24054 | assign zext_ln840_88_fu_10345_p1 = add_ln840_92_fu_10339_p2;
[2025-05-04 13:47:45,001]       |                                  ^
[2025-05-04 13:47:45,001] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24056:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_93_fu_10349_p2' generates 2 bits.
[2025-05-04 13:47:45,001]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,001] 24056 | assign zext_ln840_89_fu_10355_p1 = add_ln840_93_fu_10349_p2;
[2025-05-04 13:47:45,001]       |                                  ^
[2025-05-04 13:47:45,001] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24058:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_9_fu_9521_p2' generates 2 bits.
[2025-05-04 13:47:45,001]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,001] 24058 | assign zext_ln840_8_fu_9527_p1 = add_ln840_9_fu_9521_p2;
[2025-05-04 13:47:45,001]       |                                ^
[2025-05-04 13:47:45,001] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24060:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_94_fu_10359_p2' generates 2 bits.
[2025-05-04 13:47:45,001]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,001] 24060 | assign zext_ln840_90_fu_10365_p1 = add_ln840_94_fu_10359_p2;
[2025-05-04 13:47:45,001]       |                                  ^
[2025-05-04 13:47:45,001] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24062:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_95_fu_10369_p2' generates 3 bits.
[2025-05-04 13:47:45,001]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,001] 24062 | assign zext_ln840_91_fu_10375_p1 = add_ln840_95_fu_10369_p2;
[2025-05-04 13:47:45,001]       |                                  ^
[2025-05-04 13:47:45,002] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24064:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_96_fu_10379_p2' generates 2 bits.
[2025-05-04 13:47:45,002]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,002] 24064 | assign zext_ln840_92_fu_10385_p1 = add_ln840_96_fu_10379_p2;
[2025-05-04 13:47:45,002]       |                                  ^
[2025-05-04 13:47:45,002] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24066:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_97_fu_10389_p2' generates 2 bits.
[2025-05-04 13:47:45,002]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,002] 24066 | assign zext_ln840_93_fu_10395_p1 = add_ln840_97_fu_10389_p2;
[2025-05-04 13:47:45,002]       |                                  ^
[2025-05-04 13:47:45,002] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24068:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_98_fu_10399_p2' generates 3 bits.
[2025-05-04 13:47:45,002]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,002] 24068 | assign zext_ln840_94_fu_10405_p1 = add_ln840_98_fu_10399_p2;
[2025-05-04 13:47:45,002]       |                                  ^
[2025-05-04 13:47:45,002] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24070:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_99_fu_10409_p2' generates 4 bits.
[2025-05-04 13:47:45,002]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,002] 24070 | assign zext_ln840_95_fu_10415_p1 = add_ln840_99_fu_10409_p2;
[2025-05-04 13:47:45,002]       |                                  ^
[2025-05-04 13:47:45,002] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24072:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_100_fu_10419_p2' generates 2 bits.
[2025-05-04 13:47:45,002]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,002] 24072 | assign zext_ln840_96_fu_10425_p1 = add_ln840_100_fu_10419_p2;
[2025-05-04 13:47:45,002]       |                                  ^
[2025-05-04 13:47:45,002] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24074:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_101_fu_10429_p2' generates 2 bits.
[2025-05-04 13:47:45,002]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,003] 24074 | assign zext_ln840_97_fu_10435_p1 = add_ln840_101_fu_10429_p2;
[2025-05-04 13:47:45,003]       |                                  ^
[2025-05-04 13:47:45,003] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24076:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_102_fu_10439_p2' generates 3 bits.
[2025-05-04 13:47:45,003]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,003] 24076 | assign zext_ln840_98_fu_10445_p1 = add_ln840_102_fu_10439_p2;
[2025-05-04 13:47:45,003]       |                                  ^
[2025-05-04 13:47:45,003] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24078:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_103_fu_10449_p2' generates 2 bits.
[2025-05-04 13:47:45,003]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,003] 24078 | assign zext_ln840_99_fu_10455_p1 = add_ln840_103_fu_10449_p2;
[2025-05-04 13:47:45,003]       |                                  ^
[2025-05-04 13:47:45,003] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24080:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_10_fu_9531_p2' generates 2 bits.
[2025-05-04 13:47:45,003]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,003] 24080 | assign zext_ln840_9_fu_9537_p1 = add_ln840_10_fu_9531_p2;
[2025-05-04 13:47:45,003]       |                                ^
[2025-05-04 13:47:45,003] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:24082:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_254_fu_9429_p2' generates 1 bits.
[2025-05-04 13:47:45,003]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2025-05-04 13:47:45,003] 24082 | assign zext_ln840_fu_9435_p1 = xor_ln1039_254_fu_9429_p2;
[2025-05-04 13:47:45,003]       |                              ^
[2025-05-04 13:47:45,003] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:3988:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,003]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,003]  3988 | #0 ap_CS_fsm = 1'd1;
[2025-05-04 13:47:45,003]       |  ^
[2025-05-04 13:47:45,004] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:3989:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,004]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,004]  3989 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:45,004]       |  ^
[2025-05-04 13:47:45,004] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4347:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,004]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,004]  4347 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,004]       |                       ^
[2025-05-04 13:47:45,004] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4362:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,004]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,004]  4362 | assign buf_V_10_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,004]       |                          ^
[2025-05-04 13:47:45,004] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4366:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,004]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,004]  4366 | assign buf_V_11_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,004]       |                          ^
[2025-05-04 13:47:45,004] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4370:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,004]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,004]  4370 | assign buf_V_12_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,004]       |                          ^
[2025-05-04 13:47:45,004] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4374:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,004]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,004]  4374 | assign buf_V_13_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,005]       |                          ^
[2025-05-04 13:47:45,005] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4378:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,005]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,005]  4378 | assign buf_V_14_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,005]       |                          ^
[2025-05-04 13:47:45,005] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4382:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,005]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,005]  4382 | assign buf_V_15_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,005]       |                          ^
[2025-05-04 13:47:45,005] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4386:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,005]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,005]  4386 | assign buf_V_1_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,005]       |                         ^
[2025-05-04 13:47:45,005] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4390:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,005]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,005]  4390 | assign buf_V_2_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,005]       |                         ^
[2025-05-04 13:47:45,005] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4394:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,005]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,005]  4394 | assign buf_V_3_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,005]       |                         ^
[2025-05-04 13:47:45,005] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4398:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,005]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,006]  4398 | assign buf_V_4_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,006]       |                         ^
[2025-05-04 13:47:45,006] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4402:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,006]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,006]  4402 | assign buf_V_5_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,006]       |                         ^
[2025-05-04 13:47:45,006] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4406:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,006]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,006]  4406 | assign buf_V_6_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,006]       |                         ^
[2025-05-04 13:47:45,006] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4410:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,006]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,006]  4410 | assign buf_V_7_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,006]       |                         ^
[2025-05-04 13:47:45,006] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4414:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,006]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,006]  4414 | assign buf_V_8_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,006]       |                         ^
[2025-05-04 13:47:45,006] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4418:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,006]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,006]  4418 | assign buf_V_9_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,006]       |                         ^
[2025-05-04 13:47:45,007] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4422:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-05-04 13:47:45,007]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,007]  4422 | assign buf_V_address0 = i_cast_fu_308_p1;
[2025-05-04 13:47:45,007]       |                       ^
[2025-05-04 13:47:45,007] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:4426:25: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_i_1' generates 5 bits.
[2025-05-04 13:47:45,007]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-05-04 13:47:45,007]  4426 | assign i_cast_fu_308_p1 = ap_sig_allocacmp_i_1;
[2025-05-04 13:47:45,007]       |                         ^
[2025-05-04 13:47:45,007] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:5750:48: Output port connection 'odat' expects 4 bits on the pin connection, but pin connection's VARREF 'm_axis_tdata' generates 8 bits.
[2025-05-04 13:47:45,007]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core
[2025-05-04 13:47:45,007]  5750 |   .ordy(m_axis_tready), .ovld(m_axis_tvalid), .odat(m_axis_tdata)
[2025-05-04 13:47:45,007]       |                                                ^~~~
[2025-05-04 13:47:45,007] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:134:54: Operator EQ expects 32 or 16 bits on the LHS, but LHS's VARREF 'addr_' generates 15 bits.
[2025-05-04 13:47:45,007]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-05-04 13:47:45,007]   134 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-05-04 13:47:45,007]       |                                                      ^~
[2025-05-04 13:47:45,007] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:191:10: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 16 bits.
[2025-05-04 13:47:45,007]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-05-04 13:47:45,007]   191 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-05-04 13:47:45,007]       |          ^
[2025-05-04 13:47:45,007] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:199:21: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,007]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-05-04 13:47:45,008]   199 |         srlo_       =  'bx;
[2025-05-04 13:47:45,008]       |                     ^
[2025-05-04 13:47:45,008] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,008]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-05-04 13:47:45,008]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,008]       |                     ^
[2025-05-04 13:47:45,008] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:215:16: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,008]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-05-04 13:47:45,008]   215 |    srlo_       = 'bx;
[2025-05-04 13:47:45,008]       |                ^
[2025-05-04 13:47:45,008] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:225:16: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,008]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-05-04 13:47:45,008]   225 |    srlo_       = 'bx;
[2025-05-04 13:47:45,008]       |                ^
[2025-05-04 13:47:45,008] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:239:16: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,008]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-05-04 13:47:45,008]   239 |    srlo_       = 'bx;
[2025-05-04 13:47:45,008]       |                ^
[2025-05-04 13:47:45,008] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:246:16: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,008]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-05-04 13:47:45,008]   246 |    srlo_       = 'bx;
[2025-05-04 13:47:45,008]       |                ^
[2025-05-04 13:47:45,009] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:259:16: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,009]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-05-04 13:47:45,009]   259 |    srlo_       = 'bx;
[2025-05-04 13:47:45,009]       |                ^
[2025-05-04 13:47:45,009] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:277:16: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,009]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-05-04 13:47:45,009]   277 |    srlo_       = 'bx;
[2025-05-04 13:47:45,009]       |                ^
[2025-05-04 13:47:45,009] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:291:16: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,009]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-05-04 13:47:45,009]   291 |    srlo_       = 'bx;
[2025-05-04 13:47:45,009]       |                ^
[2025-05-04 13:47:45,009] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:308:16: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,009]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-05-04 13:47:45,009]   308 |    srlo_       =  'bx;
[2025-05-04 13:47:45,009]       |                ^
[2025-05-04 13:47:45,009] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,009]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-05-04 13:47:45,009]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,009]       |                ^
[2025-05-04 13:47:45,009] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:134:54: Operator EQ expects 32 or 13 bits on the LHS, but LHS's VARREF 'addr_' generates 12 bits.
[2025-05-04 13:47:45,009]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-05-04 13:47:45,009]   134 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-05-04 13:47:45,010]       |                                                      ^~
[2025-05-04 13:47:45,010] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:191:10: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 13 bits.
[2025-05-04 13:47:45,010]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-05-04 13:47:45,010]   191 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-05-04 13:47:45,010]       |          ^
[2025-05-04 13:47:45,010] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,010]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-05-04 13:47:45,010]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,010]       |                     ^
[2025-05-04 13:47:45,010] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,010]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-05-04 13:47:45,010]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,010]       |                ^
[2025-05-04 13:47:45,010] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:134:54: Operator EQ expects 32 or 15 bits on the LHS, but LHS's VARREF 'addr_' generates 14 bits.
[2025-05-04 13:47:45,010]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-04 13:47:45,010]   134 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-05-04 13:47:45,010]       |                                                      ^~
[2025-05-04 13:47:45,010] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:191:10: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 15 bits.
[2025-05-04 13:47:45,010]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-04 13:47:45,010]   191 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-05-04 13:47:45,010]       |          ^
[2025-05-04 13:47:45,010] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,011]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-04 13:47:45,011]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,011]       |                     ^
[2025-05-04 13:47:45,011] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,011]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-04 13:47:45,011]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,011]       |                ^
[2025-05-04 13:47:45,011] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:134:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.
[2025-05-04 13:47:45,011]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_52.inst.impl
[2025-05-04 13:47:45,011]   134 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-05-04 13:47:45,011]       |                                                      ^~
[2025-05-04 13:47:45,011] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:191:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.
[2025-05-04 13:47:45,011]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_52.inst.impl
[2025-05-04 13:47:45,011]   191 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-05-04 13:47:45,011]       |          ^
[2025-05-04 13:47:45,011] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,011]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_52.inst.impl
[2025-05-04 13:47:45,011]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,011]       |                     ^
[2025-05-04 13:47:45,011] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,011]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_52.inst.impl
[2025-05-04 13:47:45,011]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,011]       |                ^
[2025-05-04 13:47:45,012] %Warning-LITENDIAN: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:100:11: Little bit endian vector: left < right of bit range: [-1:0]
[2025-05-04 13:47:45,012]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst.impl
[2025-05-04 13:47:45,012]   100 |    reg    [addrwidth-1:0] addr, addr_, a_;
[2025-05-04 13:47:45,012]       |           ^
[2025-05-04 13:47:45,012] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:147:17: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's COND generates 32 or 2 bits.
[2025-05-04 13:47:45,012]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst.impl
[2025-05-04 13:47:45,012]   147 |    assign count = (state==state_more ? addr+2 : (state==state_one ? 1 : 0));
[2025-05-04 13:47:45,012]       |                 ^
[2025-05-04 13:47:45,012] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:199:21: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,012]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst.impl
[2025-05-04 13:47:45,012]   199 |         srlo_       =  'bx;
[2025-05-04 13:47:45,012]       |                     ^
[2025-05-04 13:47:45,012] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,012]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst.impl
[2025-05-04 13:47:45,012]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,012]       |                     ^
[2025-05-04 13:47:45,012] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:215:16: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,012]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst.impl
[2025-05-04 13:47:45,012]   215 |    srlo_       = 'bx;
[2025-05-04 13:47:45,012]       |                ^
[2025-05-04 13:47:45,013] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:225:16: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,013]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst.impl
[2025-05-04 13:47:45,013]   225 |    srlo_       = 'bx;
[2025-05-04 13:47:45,013]       |                ^
[2025-05-04 13:47:45,013] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:239:16: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,013]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst.impl
[2025-05-04 13:47:45,013]   239 |    srlo_       = 'bx;
[2025-05-04 13:47:45,013]       |                ^
[2025-05-04 13:47:45,013] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:246:16: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,013]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst.impl
[2025-05-04 13:47:45,013]   246 |    srlo_       = 'bx;
[2025-05-04 13:47:45,013]       |                ^
[2025-05-04 13:47:45,013] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:259:16: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,013]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst.impl
[2025-05-04 13:47:45,013]   259 |    srlo_       = 'bx;
[2025-05-04 13:47:45,013]       |                ^
[2025-05-04 13:47:45,013] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:277:16: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,013]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst.impl
[2025-05-04 13:47:45,013]   277 |    srlo_       = 'bx;
[2025-05-04 13:47:45,013]       |                ^
[2025-05-04 13:47:45,013] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:291:16: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,013]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst.impl
[2025-05-04 13:47:45,014]   291 |    srlo_       = 'bx;
[2025-05-04 13:47:45,014]       |                ^
[2025-05-04 13:47:45,014] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:308:16: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,014]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst.impl
[2025-05-04 13:47:45,014]   308 |    srlo_       =  'bx;
[2025-05-04 13:47:45,014]       |                ^
[2025-05-04 13:47:45,014] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,014]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst.impl
[2025-05-04 13:47:45,014]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,014]       |                ^
[2025-05-04 13:47:45,014] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:134:54: Operator EQ expects 32 or 5 bits on the LHS, but LHS's VARREF 'addr_' generates 4 bits.
[2025-05-04 13:47:45,014]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_50.inst.impl
[2025-05-04 13:47:45,014]   134 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-05-04 13:47:45,014]       |                                                      ^~
[2025-05-04 13:47:45,014] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:191:10: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 5 bits.
[2025-05-04 13:47:45,014]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_50.inst.impl
[2025-05-04 13:47:45,014]   191 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-05-04 13:47:45,014]       |          ^
[2025-05-04 13:47:45,014] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,014]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_50.inst.impl
[2025-05-04 13:47:45,014]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,014]       |                     ^
[2025-05-04 13:47:45,015] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,015]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_50.inst.impl
[2025-05-04 13:47:45,015]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,015]       |                ^
[2025-05-04 13:47:45,015] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,015]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_49.inst.impl
[2025-05-04 13:47:45,015]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,015]       |                     ^
[2025-05-04 13:47:45,015] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,015]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_49.inst.impl
[2025-05-04 13:47:45,015]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,015]       |                ^
[2025-05-04 13:47:45,015] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,015]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_48.inst.impl
[2025-05-04 13:47:45,015]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,015]       |                     ^
[2025-05-04 13:47:45,015] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,015]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_48.inst.impl
[2025-05-04 13:47:45,015]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,015]       |                ^
[2025-05-04 13:47:45,015] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:199:24: Unsized constant being X/Z extended to 96 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,015]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_47.inst.impl
[2025-05-04 13:47:45,016]   199 |         srlo_       =  'bx;
[2025-05-04 13:47:45,016]       |                        ^~~
[2025-05-04 13:47:45,016] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:215:18: Unsized constant being X/Z extended to 96 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,016]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_47.inst.impl
[2025-05-04 13:47:45,016]   215 |    srlo_       = 'bx;
[2025-05-04 13:47:45,016]       |                  ^~~
[2025-05-04 13:47:45,016] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:225:18: Unsized constant being X/Z extended to 96 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,016]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_47.inst.impl
[2025-05-04 13:47:45,016]   225 |    srlo_       = 'bx;
[2025-05-04 13:47:45,016]       |                  ^~~
[2025-05-04 13:47:45,016] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:239:18: Unsized constant being X/Z extended to 96 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,016]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_47.inst.impl
[2025-05-04 13:47:45,016]   239 |    srlo_       = 'bx;
[2025-05-04 13:47:45,016]       |                  ^~~
[2025-05-04 13:47:45,016] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:246:18: Unsized constant being X/Z extended to 96 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,016]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_47.inst.impl
[2025-05-04 13:47:45,016]   246 |    srlo_       = 'bx;
[2025-05-04 13:47:45,016]       |                  ^~~
[2025-05-04 13:47:45,016] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:259:18: Unsized constant being X/Z extended to 96 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,016]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_47.inst.impl
[2025-05-04 13:47:45,016]   259 |    srlo_       = 'bx;
[2025-05-04 13:47:45,016]       |                  ^~~
[2025-05-04 13:47:45,016] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:277:18: Unsized constant being X/Z extended to 96 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,017]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_47.inst.impl
[2025-05-04 13:47:45,017]   277 |    srlo_       = 'bx;
[2025-05-04 13:47:45,017]       |                  ^~~
[2025-05-04 13:47:45,017] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:291:18: Unsized constant being X/Z extended to 96 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,017]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_47.inst.impl
[2025-05-04 13:47:45,017]   291 |    srlo_       = 'bx;
[2025-05-04 13:47:45,017]       |                  ^~~
[2025-05-04 13:47:45,017] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:308:19: Unsized constant being X/Z extended to 96 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,017]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_47.inst.impl
[2025-05-04 13:47:45,017]   308 |    srlo_       =  'bx;
[2025-05-04 13:47:45,017]       |                   ^~~
[2025-05-04 13:47:45,017] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:134:54: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.
[2025-05-04 13:47:45,017]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_46.inst.impl
[2025-05-04 13:47:45,017]   134 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-05-04 13:47:45,017]       |                                                      ^~
[2025-05-04 13:47:45,017] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:191:10: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.
[2025-05-04 13:47:45,017]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_46.inst.impl
[2025-05-04 13:47:45,017]   191 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-05-04 13:47:45,017]       |          ^
[2025-05-04 13:47:45,017] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,017]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_46.inst.impl
[2025-05-04 13:47:45,017]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,018]       |                     ^
[2025-05-04 13:47:45,018] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,018]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_46.inst.impl
[2025-05-04 13:47:45,018]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,018]       |                ^
[2025-05-04 13:47:45,018] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,018]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_44.inst.impl
[2025-05-04 13:47:45,018]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,018]       |                     ^
[2025-05-04 13:47:45,018] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,018]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_44.inst.impl
[2025-05-04 13:47:45,018]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,018]       |                ^
[2025-05-04 13:47:45,018] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:199:24: Unsized constant being X/Z extended to 160 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,018]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_41.inst.impl
[2025-05-04 13:47:45,018]   199 |         srlo_       =  'bx;
[2025-05-04 13:47:45,018]       |                        ^~~
[2025-05-04 13:47:45,018] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,018]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_41.inst.impl
[2025-05-04 13:47:45,018]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,018]       |                     ^
[2025-05-04 13:47:45,018] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:215:18: Unsized constant being X/Z extended to 160 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,019]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_41.inst.impl
[2025-05-04 13:47:45,019]   215 |    srlo_       = 'bx;
[2025-05-04 13:47:45,019]       |                  ^~~
[2025-05-04 13:47:45,019] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:225:18: Unsized constant being X/Z extended to 160 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,019]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_41.inst.impl
[2025-05-04 13:47:45,019]   225 |    srlo_       = 'bx;
[2025-05-04 13:47:45,019]       |                  ^~~
[2025-05-04 13:47:45,019] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:239:18: Unsized constant being X/Z extended to 160 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,019]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_41.inst.impl
[2025-05-04 13:47:45,019]   239 |    srlo_       = 'bx;
[2025-05-04 13:47:45,019]       |                  ^~~
[2025-05-04 13:47:45,019] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:246:18: Unsized constant being X/Z extended to 160 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,019]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_41.inst.impl
[2025-05-04 13:47:45,019]   246 |    srlo_       = 'bx;
[2025-05-04 13:47:45,019]       |                  ^~~
[2025-05-04 13:47:45,019] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:259:18: Unsized constant being X/Z extended to 160 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,019]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_41.inst.impl
[2025-05-04 13:47:45,019]   259 |    srlo_       = 'bx;
[2025-05-04 13:47:45,019]       |                  ^~~
[2025-05-04 13:47:45,019] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:277:18: Unsized constant being X/Z extended to 160 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,019]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_41.inst.impl
[2025-05-04 13:47:45,019]   277 |    srlo_       = 'bx;
[2025-05-04 13:47:45,020]       |                  ^~~
[2025-05-04 13:47:45,020] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:291:18: Unsized constant being X/Z extended to 160 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,020]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_41.inst.impl
[2025-05-04 13:47:45,020]   291 |    srlo_       = 'bx;
[2025-05-04 13:47:45,020]       |                  ^~~
[2025-05-04 13:47:45,020] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:308:19: Unsized constant being X/Z extended to 160 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,020]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_41.inst.impl
[2025-05-04 13:47:45,020]   308 |    srlo_       =  'bx;
[2025-05-04 13:47:45,020]       |                   ^~~
[2025-05-04 13:47:45,020] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,020]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_41.inst.impl
[2025-05-04 13:47:45,020]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,020]       |                ^
[2025-05-04 13:47:45,020] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:134:54: Operator EQ expects 32 or 18 bits on the LHS, but LHS's VARREF 'addr_' generates 17 bits.
[2025-05-04 13:47:45,020]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-05-04 13:47:45,020]   134 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-05-04 13:47:45,020]       |                                                      ^~
[2025-05-04 13:47:45,020] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:191:10: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 18 bits.
[2025-05-04 13:47:45,020]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-05-04 13:47:45,020]   191 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-05-04 13:47:45,020]       |          ^
[2025-05-04 13:47:45,020] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,020]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-05-04 13:47:45,021]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,021]       |                     ^
[2025-05-04 13:47:45,021] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,021]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-05-04 13:47:45,021]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,021]       |                ^
[2025-05-04 13:47:45,021] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:199:24: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,021]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_37.inst.impl
[2025-05-04 13:47:45,021]   199 |         srlo_       =  'bx;
[2025-05-04 13:47:45,021]       |                        ^~~
[2025-05-04 13:47:45,021] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:215:18: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,021]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_37.inst.impl
[2025-05-04 13:47:45,021]   215 |    srlo_       = 'bx;
[2025-05-04 13:47:45,021]       |                  ^~~
[2025-05-04 13:47:45,021] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:225:18: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,021]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_37.inst.impl
[2025-05-04 13:47:45,021]   225 |    srlo_       = 'bx;
[2025-05-04 13:47:45,021]       |                  ^~~
[2025-05-04 13:47:45,021] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:239:18: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,021]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_37.inst.impl
[2025-05-04 13:47:45,021]   239 |    srlo_       = 'bx;
[2025-05-04 13:47:45,021]       |                  ^~~
[2025-05-04 13:47:45,021] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:246:18: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,022]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_37.inst.impl
[2025-05-04 13:47:45,022]   246 |    srlo_       = 'bx;
[2025-05-04 13:47:45,022]       |                  ^~~
[2025-05-04 13:47:45,022] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:259:18: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,022]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_37.inst.impl
[2025-05-04 13:47:45,022]   259 |    srlo_       = 'bx;
[2025-05-04 13:47:45,022]       |                  ^~~
[2025-05-04 13:47:45,022] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:277:18: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,022]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_37.inst.impl
[2025-05-04 13:47:45,022]   277 |    srlo_       = 'bx;
[2025-05-04 13:47:45,022]       |                  ^~~
[2025-05-04 13:47:45,022] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:291:18: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,022]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_37.inst.impl
[2025-05-04 13:47:45,022]   291 |    srlo_       = 'bx;
[2025-05-04 13:47:45,022]       |                  ^~~
[2025-05-04 13:47:45,022] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:308:19: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,022]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_37.inst.impl
[2025-05-04 13:47:45,022]   308 |    srlo_       =  'bx;
[2025-05-04 13:47:45,022]       |                   ^~~
[2025-05-04 13:47:45,022] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:134:54: Operator EQ expects 32 or 9 bits on the LHS, but LHS's VARREF 'addr_' generates 8 bits.
[2025-05-04 13:47:45,022]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_36.inst.impl
[2025-05-04 13:47:45,022]   134 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-05-04 13:47:45,023]       |                                                      ^~
[2025-05-04 13:47:45,023] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:191:10: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 9 bits.
[2025-05-04 13:47:45,023]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_36.inst.impl
[2025-05-04 13:47:45,023]   191 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-05-04 13:47:45,023]       |          ^
[2025-05-04 13:47:45,023] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,023]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_36.inst.impl
[2025-05-04 13:47:45,023]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,023]       |                     ^
[2025-05-04 13:47:45,023] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,023]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_36.inst.impl
[2025-05-04 13:47:45,023]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,023]       |                ^
[2025-05-04 13:47:45,023] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,023]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_34.inst.impl
[2025-05-04 13:47:45,023]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,023]       |                     ^
[2025-05-04 13:47:45,023] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,023]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_34.inst.impl
[2025-05-04 13:47:45,023]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,023]       |                ^
[2025-05-04 13:47:45,023] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,023]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_33.inst.impl
[2025-05-04 13:47:45,024]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,024]       |                     ^
[2025-05-04 13:47:45,024] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,024]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_33.inst.impl
[2025-05-04 13:47:45,024]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,024]       |                ^
[2025-05-04 13:47:45,024] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:199:24: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,024]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_31.inst.impl
[2025-05-04 13:47:45,024]   199 |         srlo_       =  'bx;
[2025-05-04 13:47:45,024]       |                        ^~~
[2025-05-04 13:47:45,024] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:215:18: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,024]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_31.inst.impl
[2025-05-04 13:47:45,024]   215 |    srlo_       = 'bx;
[2025-05-04 13:47:45,024]       |                  ^~~
[2025-05-04 13:47:45,024] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:225:18: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,024]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_31.inst.impl
[2025-05-04 13:47:45,024]   225 |    srlo_       = 'bx;
[2025-05-04 13:47:45,024]       |                  ^~~
[2025-05-04 13:47:45,024] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:239:18: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,024]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_31.inst.impl
[2025-05-04 13:47:45,024]   239 |    srlo_       = 'bx;
[2025-05-04 13:47:45,024]       |                  ^~~
[2025-05-04 13:47:45,025] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:246:18: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,025]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_31.inst.impl
[2025-05-04 13:47:45,025]   246 |    srlo_       = 'bx;
[2025-05-04 13:47:45,025]       |                  ^~~
[2025-05-04 13:47:45,025] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:259:18: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,025]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_31.inst.impl
[2025-05-04 13:47:45,025]   259 |    srlo_       = 'bx;
[2025-05-04 13:47:45,025]       |                  ^~~
[2025-05-04 13:47:45,025] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:277:18: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,025]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_31.inst.impl
[2025-05-04 13:47:45,025]   277 |    srlo_       = 'bx;
[2025-05-04 13:47:45,025]       |                  ^~~
[2025-05-04 13:47:45,025] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:291:18: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,025]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_31.inst.impl
[2025-05-04 13:47:45,025]   291 |    srlo_       = 'bx;
[2025-05-04 13:47:45,025]       |                  ^~~
[2025-05-04 13:47:45,025] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:308:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,025]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_31.inst.impl
[2025-05-04 13:47:45,025]   308 |    srlo_       =  'bx;
[2025-05-04 13:47:45,025]       |                   ^~~
[2025-05-04 13:47:45,025] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,025]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-04 13:47:45,025]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,026]       |                     ^
[2025-05-04 13:47:45,026] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,026]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-04 13:47:45,026]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,026]       |                ^
[2025-05-04 13:47:45,026] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:199:24: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,026]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
[2025-05-04 13:47:45,026]   199 |         srlo_       =  'bx;
[2025-05-04 13:47:45,026]       |                        ^~~
[2025-05-04 13:47:45,026] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:215:18: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,026]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
[2025-05-04 13:47:45,026]   215 |    srlo_       = 'bx;
[2025-05-04 13:47:45,026]       |                  ^~~
[2025-05-04 13:47:45,026] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:225:18: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,026]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
[2025-05-04 13:47:45,026]   225 |    srlo_       = 'bx;
[2025-05-04 13:47:45,026]       |                  ^~~
[2025-05-04 13:47:45,026] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:239:18: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,026]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
[2025-05-04 13:47:45,026]   239 |    srlo_       = 'bx;
[2025-05-04 13:47:45,026]       |                  ^~~
[2025-05-04 13:47:45,026] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:246:18: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,027]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
[2025-05-04 13:47:45,027]   246 |    srlo_       = 'bx;
[2025-05-04 13:47:45,027]       |                  ^~~
[2025-05-04 13:47:45,027] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:259:18: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,027]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
[2025-05-04 13:47:45,027]   259 |    srlo_       = 'bx;
[2025-05-04 13:47:45,027]       |                  ^~~
[2025-05-04 13:47:45,027] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:277:18: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,027]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
[2025-05-04 13:47:45,027]   277 |    srlo_       = 'bx;
[2025-05-04 13:47:45,027]       |                  ^~~
[2025-05-04 13:47:45,027] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:291:18: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,027]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
[2025-05-04 13:47:45,027]   291 |    srlo_       = 'bx;
[2025-05-04 13:47:45,027]       |                  ^~~
[2025-05-04 13:47:45,027] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:308:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,027]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
[2025-05-04 13:47:45,027]   308 |    srlo_       =  'bx;
[2025-05-04 13:47:45,027]       |                   ^~~
[2025-05-04 13:47:45,027] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:134:54: Operator EQ expects 32 or 11 bits on the LHS, but LHS's VARREF 'addr_' generates 10 bits.
[2025-05-04 13:47:45,027]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_26.inst.impl
[2025-05-04 13:47:45,027]   134 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-05-04 13:47:45,027]       |                                                      ^~
[2025-05-04 13:47:45,028] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:191:10: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 11 bits.
[2025-05-04 13:47:45,028]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_26.inst.impl
[2025-05-04 13:47:45,028]   191 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-05-04 13:47:45,028]       |          ^
[2025-05-04 13:47:45,028] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,028]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_26.inst.impl
[2025-05-04 13:47:45,028]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,028]       |                     ^
[2025-05-04 13:47:45,028] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,028]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_26.inst.impl
[2025-05-04 13:47:45,028]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,028]       |                ^
[2025-05-04 13:47:45,028] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:199:24: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,028]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_17.inst.impl
[2025-05-04 13:47:45,028]   199 |         srlo_       =  'bx;
[2025-05-04 13:47:45,028]       |                        ^~~
[2025-05-04 13:47:45,028] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:215:18: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,028]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_17.inst.impl
[2025-05-04 13:47:45,028]   215 |    srlo_       = 'bx;
[2025-05-04 13:47:45,028]       |                  ^~~
[2025-05-04 13:47:45,028] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:225:18: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,028]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_17.inst.impl
[2025-05-04 13:47:45,029]   225 |    srlo_       = 'bx;
[2025-05-04 13:47:45,029]       |                  ^~~
[2025-05-04 13:47:45,029] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:239:18: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,029]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_17.inst.impl
[2025-05-04 13:47:45,029]   239 |    srlo_       = 'bx;
[2025-05-04 13:47:45,029]       |                  ^~~
[2025-05-04 13:47:45,029] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:246:18: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,029]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_17.inst.impl
[2025-05-04 13:47:45,029]   246 |    srlo_       = 'bx;
[2025-05-04 13:47:45,029]       |                  ^~~
[2025-05-04 13:47:45,029] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:259:18: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,029]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_17.inst.impl
[2025-05-04 13:47:45,029]   259 |    srlo_       = 'bx;
[2025-05-04 13:47:45,029]       |                  ^~~
[2025-05-04 13:47:45,029] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:277:18: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,029]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_17.inst.impl
[2025-05-04 13:47:45,029]   277 |    srlo_       = 'bx;
[2025-05-04 13:47:45,029]       |                  ^~~
[2025-05-04 13:47:45,029] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:291:18: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,029]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_17.inst.impl
[2025-05-04 13:47:45,029]   291 |    srlo_       = 'bx;
[2025-05-04 13:47:45,029]       |                  ^~~
[2025-05-04 13:47:45,029] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:308:19: Unsized constant being X/Z extended to 48 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-04 13:47:45,030]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_17.inst.impl
[2025-05-04 13:47:45,030]   308 |    srlo_       =  'bx;
[2025-05-04 13:47:45,030]       |                   ^~~
[2025-05-04 13:47:45,030] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:202:21: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,030]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_13.inst.impl
[2025-05-04 13:47:45,030]   202 |         addr_       =  'bx;
[2025-05-04 13:47:45,030]       |                     ^
[2025-05-04 13:47:45,030] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:311:16: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,030]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_13.inst.impl
[2025-05-04 13:47:45,030]   311 |    addr_       =  'bx;
[2025-05-04 13:47:45,030]       |                ^
[2025-05-04 13:47:45,030] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152501:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.
[2025-05-04 13:47:45,030]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,030] 152501 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-05-04 13:47:45,030]        |                                                ^~
[2025-05-04 13:47:45,030] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152505:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.
[2025-05-04 13:47:45,030]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,030] 152505 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-05-04 13:47:45,030]        |                                                ^
[2025-05-04 13:47:45,030] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152505:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 12 bits.
[2025-05-04 13:47:45,030]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,030] 152505 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-05-04 13:47:45,031]        |                                                                          ^
[2025-05-04 13:47:45,031] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152506:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.
[2025-05-04 13:47:45,031]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,031] 152506 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-05-04 13:47:45,031]        |                                                ^
[2025-05-04 13:47:45,031] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152506:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 12 bits.
[2025-05-04 13:47:45,031]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,031] 152506 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-05-04 13:47:45,031]        |                                                                          ^
[2025-05-04 13:47:45,031] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152513:37: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 10 bits.
[2025-05-04 13:47:45,031]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,031] 152513 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-05-04 13:47:45,031]        |                                     ^
[2025-05-04 13:47:45,031] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152539:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 9 bits.
[2025-05-04 13:47:45,031]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,031] 152539 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-05-04 13:47:45,031]        |                                                                               ^~
[2025-05-04 13:47:45,031] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152542:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.
[2025-05-04 13:47:45,031]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,031] 152542 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-05-04 13:47:45,031]        |                                          ^~
[2025-05-04 13:47:45,031] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152546:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.
[2025-05-04 13:47:45,031]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,032] 152546 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-05-04 13:47:45,032]        |                                           ^~
[2025-05-04 13:47:45,032] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152565:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 11 bits.
[2025-05-04 13:47:45,032]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,032] 152565 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-05-04 13:47:45,032]        |                         ^~
[2025-05-04 13:47:45,032] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152565:43: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-04 13:47:45,032]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,032] 152565 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-05-04 13:47:45,032]        |                                           ^
[2025-05-04 13:47:45,032] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152567:45: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 11 bits.
[2025-05-04 13:47:45,032]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,032] 152567 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-05-04 13:47:45,032]        |                                             ^~
[2025-05-04 13:47:45,032] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152570:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 8 bits.
[2025-05-04 13:47:45,032]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,032] 152570 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-05-04 13:47:45,032]        |                                                           ^~
[2025-05-04 13:47:45,032] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152574:70: Operator ADD expects 12 bits on the RHS, but RHS's VARREF 'tail_incr' generates 10 bits.
[2025-05-04 13:47:45,032]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,032] 152574 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2025-05-04 13:47:45,032]        |                                                                      ^
[2025-05-04 13:47:45,033] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152580:59: Operator ADD expects 12 bits on the RHS, but RHS's VARREF 'addr_incr' generates 10 bits.
[2025-05-04 13:47:45,033]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,033] 152580 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-05-04 13:47:45,033]        |                                                           ^
[2025-05-04 13:47:45,033] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152577:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 12 bits.
[2025-05-04 13:47:45,033]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,033] 152577 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-05-04 13:47:45,033]        |                                  ^~
[2025-05-04 13:47:45,033] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152594:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.
[2025-05-04 13:47:45,033]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2025-05-04 13:47:45,033] 152594 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-05-04 13:47:45,033]        |                                                                       ^~
[2025-05-04 13:47:45,033] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69238:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 14 bits.
[2025-05-04 13:47:45,033]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,033] 69238 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-05-04 13:47:45,033]       |                                                ^~
[2025-05-04 13:47:45,033] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69242:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 14 bits.
[2025-05-04 13:47:45,033]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,033] 69242 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-05-04 13:47:45,033]       |                                                ^
[2025-05-04 13:47:45,033] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69242:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:45,033]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,033] 69242 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-05-04 13:47:45,034]       |                                                                          ^
[2025-05-04 13:47:45,034] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69243:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 14 bits.
[2025-05-04 13:47:45,034]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,034] 69243 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-05-04 13:47:45,034]       |                                                ^
[2025-05-04 13:47:45,034] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69243:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 14 bits.
[2025-05-04 13:47:45,034]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,034] 69243 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-05-04 13:47:45,034]       |                                                                          ^
[2025-05-04 13:47:45,034] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69250:37: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 11 bits.
[2025-05-04 13:47:45,034]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,034] 69250 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-05-04 13:47:45,034]       |                                     ^
[2025-05-04 13:47:45,034] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69276:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 10 bits.
[2025-05-04 13:47:45,034]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,034] 69276 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-05-04 13:47:45,034]       |                                                                               ^~
[2025-05-04 13:47:45,034] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69279:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 14 bits.
[2025-05-04 13:47:45,034]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,034] 69279 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-05-04 13:47:45,034]       |                                          ^~
[2025-05-04 13:47:45,035] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69283:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 14 bits.
[2025-05-04 13:47:45,035]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,035] 69283 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-05-04 13:47:45,035]       |                                           ^~
[2025-05-04 13:47:45,035] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69302:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 12 bits.
[2025-05-04 13:47:45,035]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,035] 69302 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-05-04 13:47:45,035]       |                         ^~
[2025-05-04 13:47:45,035] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69302:43: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-04 13:47:45,035]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,035] 69302 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-05-04 13:47:45,035]       |                                           ^
[2025-05-04 13:47:45,035] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69304:45: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's ADD generates 12 bits.
[2025-05-04 13:47:45,035]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,035] 69304 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-05-04 13:47:45,035]       |                                             ^~
[2025-05-04 13:47:45,035] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69307:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 8 bits.
[2025-05-04 13:47:45,035]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,035] 69307 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-05-04 13:47:45,035]       |                                                           ^~
[2025-05-04 13:47:45,035] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69311:70: Operator ADD expects 14 bits on the RHS, but RHS's VARREF 'tail_incr' generates 11 bits.
[2025-05-04 13:47:45,035]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,036] 69311 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2025-05-04 13:47:45,036]       |                                                                      ^
[2025-05-04 13:47:45,036] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69317:59: Operator ADD expects 14 bits on the RHS, but RHS's VARREF 'addr_incr' generates 11 bits.
[2025-05-04 13:47:45,036]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,036] 69317 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-05-04 13:47:45,036]       |                                                           ^
[2025-05-04 13:47:45,036] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69314:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 14 bits.
[2025-05-04 13:47:45,036]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,036] 69314 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-05-04 13:47:45,036]       |                                  ^~
[2025-05-04 13:47:45,036] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:69331:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 14 bits.
[2025-05-04 13:47:45,036]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-05-04 13:47:45,036] 69331 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-05-04 13:47:45,036]       |                                                                       ^~
[2025-05-04 13:47:45,036] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33296:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 15 bits.
[2025-05-04 13:47:45,036]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,036] 33296 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-05-04 13:47:45,036]       |                                                ^~
[2025-05-04 13:47:45,036] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33300:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 15 bits.
[2025-05-04 13:47:45,036]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,036] 33300 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-05-04 13:47:45,036]       |                                                ^
[2025-05-04 13:47:45,036] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33300:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 15 bits.
[2025-05-04 13:47:45,037]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,037] 33300 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-05-04 13:47:45,037]       |                                                                          ^
[2025-05-04 13:47:45,037] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33301:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 15 bits.
[2025-05-04 13:47:45,037]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,037] 33301 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-05-04 13:47:45,037]       |                                                ^
[2025-05-04 13:47:45,037] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33301:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 15 bits.
[2025-05-04 13:47:45,037]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,037] 33301 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-05-04 13:47:45,037]       |                                                                          ^
[2025-05-04 13:47:45,037] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33308:37: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 11 bits.
[2025-05-04 13:47:45,037]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,037] 33308 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-05-04 13:47:45,037]       |                                     ^
[2025-05-04 13:47:45,037] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33334:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 10 bits.
[2025-05-04 13:47:45,037]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,037] 33334 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-05-04 13:47:45,037]       |                                                                               ^~
[2025-05-04 13:47:45,037] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33337:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 15 bits.
[2025-05-04 13:47:45,037]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,037] 33337 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-05-04 13:47:45,037]       |                                          ^~
[2025-05-04 13:47:45,038] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33341:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 15 bits.
[2025-05-04 13:47:45,038]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,038] 33341 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-05-04 13:47:45,038]       |                                           ^~
[2025-05-04 13:47:45,038] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33360:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 12 bits.
[2025-05-04 13:47:45,038]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,038] 33360 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-05-04 13:47:45,038]       |                         ^~
[2025-05-04 13:47:45,038] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33360:43: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-04 13:47:45,038]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,038] 33360 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-05-04 13:47:45,038]       |                                           ^
[2025-05-04 13:47:45,038] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33362:45: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's ADD generates 12 bits.
[2025-05-04 13:47:45,038]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,038] 33362 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-05-04 13:47:45,038]       |                                             ^~
[2025-05-04 13:47:45,038] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33365:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 7 bits.
[2025-05-04 13:47:45,038]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,038] 33365 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-05-04 13:47:45,038]       |                                                           ^~
[2025-05-04 13:47:45,038] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33369:70: Operator ADD expects 15 bits on the RHS, but RHS's VARREF 'tail_incr' generates 11 bits.
[2025-05-04 13:47:45,038]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,039] 33369 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2025-05-04 13:47:45,039]       |                                                                      ^
[2025-05-04 13:47:45,039] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33375:59: Operator ADD expects 15 bits on the RHS, but RHS's VARREF 'addr_incr' generates 11 bits.
[2025-05-04 13:47:45,039]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,039] 33375 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-05-04 13:47:45,039]       |                                                           ^
[2025-05-04 13:47:45,039] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33372:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 15 bits.
[2025-05-04 13:47:45,039]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,039] 33372 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-05-04 13:47:45,039]       |                                  ^~
[2025-05-04 13:47:45,039] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:33389:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 15 bits.
[2025-05-04 13:47:45,039]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-05-04 13:47:45,039] 33389 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-05-04 13:47:45,039]       |                                                                       ^~
[2025-05-04 13:47:45,039] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158650:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2025-05-04 13:47:45,039]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,039] 158650 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-05-04 13:47:45,039]        |                                                ^~
[2025-05-04 13:47:45,039] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158654:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2025-05-04 13:47:45,039]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,039] 158654 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-05-04 13:47:45,039]        |                                                ^
[2025-05-04 13:47:45,039] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158654:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 17 bits.
[2025-05-04 13:47:45,040]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,040] 158654 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-05-04 13:47:45,040]        |                                                                          ^
[2025-05-04 13:47:45,040] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158655:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2025-05-04 13:47:45,040]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,040] 158655 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-05-04 13:47:45,040]        |                                                ^
[2025-05-04 13:47:45,040] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158655:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 17 bits.
[2025-05-04 13:47:45,040]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,040] 158655 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-05-04 13:47:45,040]        |                                                                          ^
[2025-05-04 13:47:45,040] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158662:37: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 12 bits.
[2025-05-04 13:47:45,040]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,040] 158662 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-05-04 13:47:45,040]        |                                     ^
[2025-05-04 13:47:45,040] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158688:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 11 bits.
[2025-05-04 13:47:45,040]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,040] 158688 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-05-04 13:47:45,040]        |                                                                               ^~
[2025-05-04 13:47:45,040] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158691:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2025-05-04 13:47:45,040]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,040] 158691 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-05-04 13:47:45,041]        |                                          ^~
[2025-05-04 13:47:45,041] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158695:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2025-05-04 13:47:45,041]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,041] 158695 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-05-04 13:47:45,041]        |                                           ^~
[2025-05-04 13:47:45,041] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158714:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 13 bits.
[2025-05-04 13:47:45,041]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,041] 158714 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-05-04 13:47:45,041]        |                         ^~
[2025-05-04 13:47:45,041] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158714:43: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-04 13:47:45,041]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,041] 158714 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-05-04 13:47:45,041]        |                                           ^
[2025-05-04 13:47:45,041] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158716:45: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's ADD generates 13 bits.
[2025-05-04 13:47:45,041]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,041] 158716 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-05-04 13:47:45,041]        |                                             ^~
[2025-05-04 13:47:45,041] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158719:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 7 bits.
[2025-05-04 13:47:45,041]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,041] 158719 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-05-04 13:47:45,041]        |                                                           ^~
[2025-05-04 13:47:45,041] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158723:70: Operator ADD expects 17 bits on the RHS, but RHS's VARREF 'tail_incr' generates 12 bits.
[2025-05-04 13:47:45,041]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,041] 158723 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2025-05-04 13:47:45,042]        |                                                                      ^
[2025-05-04 13:47:45,042] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158729:59: Operator ADD expects 17 bits on the RHS, but RHS's VARREF 'addr_incr' generates 12 bits.
[2025-05-04 13:47:45,042]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,042] 158729 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-05-04 13:47:45,042]        |                                                           ^
[2025-05-04 13:47:45,042] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158726:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 17 bits.
[2025-05-04 13:47:45,042]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,042] 158726 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-05-04 13:47:45,042]        |                                  ^~
[2025-05-04 13:47:45,042] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:158743:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2025-05-04 13:47:45,042]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-05-04 13:47:45,042] 158743 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-05-04 13:47:45,042]        |                                                                       ^~
[2025-05-04 13:47:45,042] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36098:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2025-05-04 13:47:45,042]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,042] 36098 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-05-04 13:47:45,042]       |                                                ^~
[2025-05-04 13:47:45,042] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36102:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2025-05-04 13:47:45,042]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,042] 36102 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-05-04 13:47:45,042]       |                                                ^
[2025-05-04 13:47:45,042] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36102:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2025-05-04 13:47:45,043]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,043] 36102 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-05-04 13:47:45,043]       |                                                                          ^
[2025-05-04 13:47:45,043] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36103:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2025-05-04 13:47:45,043]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,043] 36103 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-05-04 13:47:45,043]       |                                                ^
[2025-05-04 13:47:45,043] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36103:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2025-05-04 13:47:45,043]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,043] 36103 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-05-04 13:47:45,043]       |                                                                          ^
[2025-05-04 13:47:45,043] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36110:37: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 10 bits.
[2025-05-04 13:47:45,043]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,043] 36110 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-05-04 13:47:45,043]       |                                     ^
[2025-05-04 13:47:45,043] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36136:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 9 bits.
[2025-05-04 13:47:45,043]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,043] 36136 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-05-04 13:47:45,043]       |                                                                               ^~
[2025-05-04 13:47:45,043] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36139:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2025-05-04 13:47:45,043]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,043] 36139 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-05-04 13:47:45,043]       |                                          ^~
[2025-05-04 13:47:45,044] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36143:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2025-05-04 13:47:45,044]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,044] 36143 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-05-04 13:47:45,044]       |                                           ^~
[2025-05-04 13:47:45,044] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36162:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 11 bits.
[2025-05-04 13:47:45,044]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,044] 36162 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-05-04 13:47:45,044]       |                         ^~
[2025-05-04 13:47:45,044] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36162:43: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-04 13:47:45,044]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,044] 36162 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-05-04 13:47:45,044]       |                                           ^
[2025-05-04 13:47:45,044] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36164:45: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 11 bits.
[2025-05-04 13:47:45,044]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,044] 36164 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-05-04 13:47:45,044]       |                                             ^~
[2025-05-04 13:47:45,044] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36167:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
[2025-05-04 13:47:45,044]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,044] 36167 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-05-04 13:47:45,044]       |                                                           ^~
[2025-05-04 13:47:45,044] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36171:70: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'tail_incr' generates 10 bits.
[2025-05-04 13:47:45,044]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,044] 36171 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2025-05-04 13:47:45,045]       |                                                                      ^
[2025-05-04 13:47:45,045] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36177:59: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'addr_incr' generates 10 bits.
[2025-05-04 13:47:45,045]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,045] 36177 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-05-04 13:47:45,045]       |                                                           ^
[2025-05-04 13:47:45,045] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36174:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 16 bits.
[2025-05-04 13:47:45,045]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,045] 36174 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-05-04 13:47:45,045]       |                                  ^~
[2025-05-04 13:47:45,045] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:36191:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2025-05-04 13:47:45,045]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-05-04 13:47:45,045] 36191 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-05-04 13:47:45,045]       |                                                                       ^~
[2025-05-04 13:47:45,045] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:154421:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,045]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2025-05-04 13:47:45,045] 154421 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-04 13:47:45,045]        |  ^
[2025-05-04 13:47:45,045] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:154422:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,045]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2025-05-04 13:47:45,045] 154422 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-04 13:47:45,045]        |  ^
[2025-05-04 13:47:45,045] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:154423:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,046]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2025-05-04 13:47:45,046] 154423 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-05-04 13:47:45,046]        |  ^
[2025-05-04 13:47:45,046] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:154424:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,046]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2025-05-04 13:47:45,046] 154424 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:45,046]        |  ^
[2025-05-04 13:47:45,046] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:154514:37: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln420_fu_145_p1' generates 64 bits.
[2025-05-04 13:47:45,046]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2025-05-04 13:47:45,046] 154514 |         accumulators_V_addr_reg_259 <= zext_ln420_fu_145_p1;
[2025-05-04 13:47:45,046]        |                                     ^~
[2025-05-04 13:47:45,046] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:154637:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,046]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2025-05-04 13:47:45,046] 154637 |             ap_NS_iter0_fsm = 'bx;
[2025-05-04 13:47:45,046]        |                             ^
[2025-05-04 13:47:45,046] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:154659:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,046]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2025-05-04 13:47:45,046] 154659 |             ap_NS_iter1_fsm = 'bx;
[2025-05-04 13:47:45,046]        |                             ^
[2025-05-04 13:47:45,046] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:154683:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,046]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2025-05-04 13:47:45,046] 154683 |             ap_NS_iter2_fsm = 'bx;
[2025-05-04 13:47:45,046]        |                             ^
[2025-05-04 13:47:45,047] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:154688:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln420_fu_145_p1' generates 64 bits.
[2025-05-04 13:47:45,047]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2025-05-04 13:47:45,047] 154688 | assign accumulators_V_address0 = zext_ln420_fu_145_p1;
[2025-05-04 13:47:45,047]        |                                ^
[2025-05-04 13:47:45,047] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:154746:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'thin_V_fu_196_p1' generates 4 bits.
[2025-05-04 13:47:45,047]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2025-05-04 13:47:45,047] 154746 | assign zext_ln186_fu_207_p1 = thin_V_fu_196_p1;
[2025-05-04 13:47:45,047]        |                             ^
[2025-05-04 13:47:45,047] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:154748:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln419_fu_137_p3' generates 5 bits.
[2025-05-04 13:47:45,047]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2025-05-04 13:47:45,047] 154748 | assign zext_ln420_fu_145_p1 = select_ln419_fu_137_p3;
[2025-05-04 13:47:45,047]        |                             ^
[2025-05-04 13:47:45,047] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:151522:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,047]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-05-04 13:47:45,047] 151522 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_540_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,047]        |  ^
[2025-05-04 13:47:45,047] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:151523:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,047]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-05-04 13:47:45,047] 151523 | #0 ap_CS_fsm = 4'd1;
[2025-05-04 13:47:45,047]        |  ^
[2025-05-04 13:47:45,047] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:151665:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,047]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-05-04 13:47:45,048] 151665 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,048]        |                       ^
[2025-05-04 13:47:45,048] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:121749:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,048]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-05-04 13:47:45,048] 121749 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_540_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,048]        |  ^
[2025-05-04 13:47:45,048] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:121750:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,048]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-05-04 13:47:45,048] 121750 | #0 ap_CS_fsm = 4'd1;
[2025-05-04 13:47:45,048]        |  ^
[2025-05-04 13:47:45,048] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:121892:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,048]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-05-04 13:47:45,048] 121892 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,048]        |                       ^
[2025-05-04 13:47:45,048] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:104747:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,048]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,048] 104747 | #0 ap_CS_fsm = 8'd1;
[2025-05-04 13:47:45,048]        |  ^
[2025-05-04 13:47:45,048] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:104748:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,048]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,048] 104748 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_274_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,048]        |  ^
[2025-05-04 13:47:45,049] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:104749:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,049]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,049] 104749 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_302_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,049]        |  ^
[2025-05-04 13:47:45,049] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:104750:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,049]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,049] 104750 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_320_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,049]        |  ^
[2025-05-04 13:47:45,049] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105293:27: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_397_p1' generates 64 bits.
[2025-05-04 13:47:45,049]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,049] 105293 |         buf_V_10_address0 = zext_ln156_fu_397_p1;
[2025-05-04 13:47:45,049]        |                           ^
[2025-05-04 13:47:45,049] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105301:27: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,049]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,049] 105301 |         buf_V_10_address0 = 'bx;
[2025-05-04 13:47:45,049]        |                           ^
[2025-05-04 13:47:45,049] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105327:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,049]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,049] 105327 |         buf_V_10_d0 = 'bx;
[2025-05-04 13:47:45,049]        |                     ^
[2025-05-04 13:47:45,049] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105345:27: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_397_p1' generates 64 bits.
[2025-05-04 13:47:45,049]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,050] 105345 |         buf_V_11_address0 = zext_ln156_fu_397_p1;
[2025-05-04 13:47:45,050]        |                           ^
[2025-05-04 13:47:45,050] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105353:27: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,050]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,050] 105353 |         buf_V_11_address0 = 'bx;
[2025-05-04 13:47:45,050]        |                           ^
[2025-05-04 13:47:45,050] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105379:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,050]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,050] 105379 |         buf_V_11_d0 = 'bx;
[2025-05-04 13:47:45,050]        |                     ^
[2025-05-04 13:47:45,050] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105397:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_397_p1' generates 64 bits.
[2025-05-04 13:47:45,050]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,050] 105397 |         buf_V_1_address0 = zext_ln156_fu_397_p1;
[2025-05-04 13:47:45,050]        |                          ^
[2025-05-04 13:47:45,050] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105405:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,050]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,050] 105405 |         buf_V_1_address0 = 'bx;
[2025-05-04 13:47:45,050]        |                          ^
[2025-05-04 13:47:45,050] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105431:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,050]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,050] 105431 |         buf_V_1_d0 = 'bx;
[2025-05-04 13:47:45,050]        |                    ^
[2025-05-04 13:47:45,051] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105449:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_397_p1' generates 64 bits.
[2025-05-04 13:47:45,051]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,051] 105449 |         buf_V_2_address0 = zext_ln156_fu_397_p1;
[2025-05-04 13:47:45,051]        |                          ^
[2025-05-04 13:47:45,051] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105457:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,051]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,051] 105457 |         buf_V_2_address0 = 'bx;
[2025-05-04 13:47:45,051]        |                          ^
[2025-05-04 13:47:45,051] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105483:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,051]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,051] 105483 |         buf_V_2_d0 = 'bx;
[2025-05-04 13:47:45,051]        |                    ^
[2025-05-04 13:47:45,051] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105501:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_397_p1' generates 64 bits.
[2025-05-04 13:47:45,051]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,051] 105501 |         buf_V_3_address0 = zext_ln156_fu_397_p1;
[2025-05-04 13:47:45,051]        |                          ^
[2025-05-04 13:47:45,051] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105509:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,051]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,051] 105509 |         buf_V_3_address0 = 'bx;
[2025-05-04 13:47:45,051]        |                          ^
[2025-05-04 13:47:45,051] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105535:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,051]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,052] 105535 |         buf_V_3_d0 = 'bx;
[2025-05-04 13:47:45,052]        |                    ^
[2025-05-04 13:47:45,052] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105553:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_397_p1' generates 64 bits.
[2025-05-04 13:47:45,052]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,052] 105553 |         buf_V_4_address0 = zext_ln156_fu_397_p1;
[2025-05-04 13:47:45,052]        |                          ^
[2025-05-04 13:47:45,052] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105561:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,052]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,052] 105561 |         buf_V_4_address0 = 'bx;
[2025-05-04 13:47:45,052]        |                          ^
[2025-05-04 13:47:45,052] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105587:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,052]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,052] 105587 |         buf_V_4_d0 = 'bx;
[2025-05-04 13:47:45,052]        |                    ^
[2025-05-04 13:47:45,052] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105605:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_397_p1' generates 64 bits.
[2025-05-04 13:47:45,052]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,052] 105605 |         buf_V_5_address0 = zext_ln156_fu_397_p1;
[2025-05-04 13:47:45,052]        |                          ^
[2025-05-04 13:47:45,052] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105613:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,052]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,052] 105613 |         buf_V_5_address0 = 'bx;
[2025-05-04 13:47:45,052]        |                          ^
[2025-05-04 13:47:45,053] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105639:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,053]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,053] 105639 |         buf_V_5_d0 = 'bx;
[2025-05-04 13:47:45,053]        |                    ^
[2025-05-04 13:47:45,053] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105657:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_397_p1' generates 64 bits.
[2025-05-04 13:47:45,053]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,053] 105657 |         buf_V_6_address0 = zext_ln156_fu_397_p1;
[2025-05-04 13:47:45,053]        |                          ^
[2025-05-04 13:47:45,053] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105665:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,053]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,053] 105665 |         buf_V_6_address0 = 'bx;
[2025-05-04 13:47:45,053]        |                          ^
[2025-05-04 13:47:45,053] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105691:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,053]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,053] 105691 |         buf_V_6_d0 = 'bx;
[2025-05-04 13:47:45,053]        |                    ^
[2025-05-04 13:47:45,053] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105709:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_397_p1' generates 64 bits.
[2025-05-04 13:47:45,053]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,053] 105709 |         buf_V_7_address0 = zext_ln156_fu_397_p1;
[2025-05-04 13:47:45,053]        |                          ^
[2025-05-04 13:47:45,053] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105717:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,053]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,053] 105717 |         buf_V_7_address0 = 'bx;
[2025-05-04 13:47:45,054]        |                          ^
[2025-05-04 13:47:45,054] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105743:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,054]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,054] 105743 |         buf_V_7_d0 = 'bx;
[2025-05-04 13:47:45,054]        |                    ^
[2025-05-04 13:47:45,054] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105761:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_397_p1' generates 64 bits.
[2025-05-04 13:47:45,054]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,054] 105761 |         buf_V_8_address0 = zext_ln156_fu_397_p1;
[2025-05-04 13:47:45,054]        |                          ^
[2025-05-04 13:47:45,054] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105769:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,054]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,054] 105769 |         buf_V_8_address0 = 'bx;
[2025-05-04 13:47:45,054]        |                          ^
[2025-05-04 13:47:45,054] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105795:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,054]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,054] 105795 |         buf_V_8_d0 = 'bx;
[2025-05-04 13:47:45,054]        |                    ^
[2025-05-04 13:47:45,054] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105813:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_397_p1' generates 64 bits.
[2025-05-04 13:47:45,054]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,055] 105813 |         buf_V_9_address0 = zext_ln156_fu_397_p1;
[2025-05-04 13:47:45,055]        |                          ^
[2025-05-04 13:47:45,055] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105821:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,055]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,055] 105821 |         buf_V_9_address0 = 'bx;
[2025-05-04 13:47:45,055]        |                          ^
[2025-05-04 13:47:45,055] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105847:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,055]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,055] 105847 |         buf_V_9_d0 = 'bx;
[2025-05-04 13:47:45,055]        |                    ^
[2025-05-04 13:47:45,055] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105865:24: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_397_p1' generates 64 bits.
[2025-05-04 13:47:45,055]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,055] 105865 |         buf_V_address0 = zext_ln156_fu_397_p1;
[2025-05-04 13:47:45,055]        |                        ^
[2025-05-04 13:47:45,055] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105873:24: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,055]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,055] 105873 |         buf_V_address0 = 'bx;
[2025-05-04 13:47:45,055]        |                        ^
[2025-05-04 13:47:45,055] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105899:18: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,055]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,055] 105899 |         buf_V_d0 = 'bx;
[2025-05-04 13:47:45,055]        |                  ^
[2025-05-04 13:47:45,055] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:105974:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,056]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,056] 105974 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,056]        |                       ^
[2025-05-04 13:47:45,056] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:106023:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln155_fu_389_p3' generates 6 bits.
[2025-05-04 13:47:45,056]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28
[2025-05-04 13:47:45,056] 106023 | assign zext_ln156_fu_397_p1 = select_ln155_fu_389_p3;
[2025-05-04 13:47:45,056]        |                             ^
[2025-05-04 13:47:45,056] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:82693:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,056]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-05-04 13:47:45,056] 82693 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_540_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,056]       |  ^
[2025-05-04 13:47:45,056] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:82694:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,056]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-05-04 13:47:45,056] 82694 | #0 ap_CS_fsm = 4'd1;
[2025-05-04 13:47:45,056]       |  ^
[2025-05-04 13:47:45,056] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:82836:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,056]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-05-04 13:47:45,056] 82836 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,056]       |                       ^
[2025-05-04 13:47:45,056] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:64199:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,056]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53
[2025-05-04 13:47:45,056] 64199 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-04 13:47:45,056]       |  ^
[2025-05-04 13:47:45,057] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:64200:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,057]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53
[2025-05-04 13:47:45,057] 64200 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-04 13:47:45,057]       |  ^
[2025-05-04 13:47:45,057] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:64201:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,057]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53
[2025-05-04 13:47:45,057] 64201 | #0 ap_done_reg = 1'b0;
[2025-05-04 13:47:45,057]       |  ^
[2025-05-04 13:47:45,057] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:64357:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,057]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53
[2025-05-04 13:47:45,057] 64357 |             ap_NS_iter0_fsm = 'bx;
[2025-05-04 13:47:45,057]       |                             ^
[2025-05-04 13:47:45,057] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:64381:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,057]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53
[2025-05-04 13:47:45,057] 64381 |             ap_NS_iter1_fsm = 'bx;
[2025-05-04 13:47:45,057]       |                             ^
[2025-05-04 13:47:45,057] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:64386:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'fold_cast_fu_93_p1' generates 64 bits.
[2025-05-04 13:47:45,057]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53
[2025-05-04 13:47:45,057] 64386 | assign accumulators_V_address0 = fold_cast_fu_93_p1;
[2025-05-04 13:47:45,057]       |                                ^
[2025-05-04 13:47:45,057] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:64414:27: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_fold_1' generates 5 bits.
[2025-05-04 13:47:45,057]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53
[2025-05-04 13:47:45,057] 64414 | assign fold_cast_fu_93_p1 = ap_sig_allocacmp_fold_1;
[2025-05-04 13:47:45,058]       |                           ^
[2025-05-04 13:47:45,058] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:57294:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,058]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,058] 57294 | #0 ap_CS_fsm = 8'd1;
[2025-05-04 13:47:45,058]       |  ^
[2025-05-04 13:47:45,058] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:57295:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,058]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,058] 57295 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,058]       |  ^
[2025-05-04 13:47:45,058] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:57296:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,058]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,058] 57296 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,058]       |  ^
[2025-05-04 13:47:45,058] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:57297:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,058]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,058] 57297 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,058]       |  ^
[2025-05-04 13:47:45,058] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:57956:27: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,058]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,058] 57956 |         buf_V_10_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,058]       |                           ^
[2025-05-04 13:47:45,059] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:57964:27: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,059]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,059] 57964 |         buf_V_10_address0 = 'bx;
[2025-05-04 13:47:45,059]       |                           ^
[2025-05-04 13:47:45,059] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:57990:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,059]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,059] 57990 |         buf_V_10_d0 = 'bx;
[2025-05-04 13:47:45,059]       |                     ^
[2025-05-04 13:47:45,059] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58008:27: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,059]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,059] 58008 |         buf_V_11_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,059]       |                           ^
[2025-05-04 13:47:45,059] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58016:27: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,059]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,059] 58016 |         buf_V_11_address0 = 'bx;
[2025-05-04 13:47:45,059]       |                           ^
[2025-05-04 13:47:45,059] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58042:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,059]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,059] 58042 |         buf_V_11_d0 = 'bx;
[2025-05-04 13:47:45,059]       |                     ^
[2025-05-04 13:47:45,059] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58060:27: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,059]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,060] 58060 |         buf_V_12_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,060]       |                           ^
[2025-05-04 13:47:45,060] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58068:27: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,060]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,060] 58068 |         buf_V_12_address0 = 'bx;
[2025-05-04 13:47:45,060]       |                           ^
[2025-05-04 13:47:45,060] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58094:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,060]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,060] 58094 |         buf_V_12_d0 = 'bx;
[2025-05-04 13:47:45,060]       |                     ^
[2025-05-04 13:47:45,060] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58112:27: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,060]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,060] 58112 |         buf_V_13_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,060]       |                           ^
[2025-05-04 13:47:45,060] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58120:27: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,060]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,060] 58120 |         buf_V_13_address0 = 'bx;
[2025-05-04 13:47:45,060]       |                           ^
[2025-05-04 13:47:45,060] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58146:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,060]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,060] 58146 |         buf_V_13_d0 = 'bx;
[2025-05-04 13:47:45,060]       |                     ^
[2025-05-04 13:47:45,061] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58164:27: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,061]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,061] 58164 |         buf_V_14_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,061]       |                           ^
[2025-05-04 13:47:45,061] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58172:27: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,061]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,061] 58172 |         buf_V_14_address0 = 'bx;
[2025-05-04 13:47:45,061]       |                           ^
[2025-05-04 13:47:45,061] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58198:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,061]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,061] 58198 |         buf_V_14_d0 = 'bx;
[2025-05-04 13:47:45,061]       |                     ^
[2025-05-04 13:47:45,061] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58216:27: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,061]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,061] 58216 |         buf_V_15_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,061]       |                           ^
[2025-05-04 13:47:45,061] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58224:27: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,061]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,061] 58224 |         buf_V_15_address0 = 'bx;
[2025-05-04 13:47:45,061]       |                           ^
[2025-05-04 13:47:45,061] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58250:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,061]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,061] 58250 |         buf_V_15_d0 = 'bx;
[2025-05-04 13:47:45,062]       |                     ^
[2025-05-04 13:47:45,062] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58268:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,062]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,062] 58268 |         buf_V_1_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,062]       |                          ^
[2025-05-04 13:47:45,062] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58276:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,062]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,062] 58276 |         buf_V_1_address0 = 'bx;
[2025-05-04 13:47:45,062]       |                          ^
[2025-05-04 13:47:45,062] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58302:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,062]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,062] 58302 |         buf_V_1_d0 = 'bx;
[2025-05-04 13:47:45,062]       |                    ^
[2025-05-04 13:47:45,062] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58320:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,062]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,062] 58320 |         buf_V_2_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,062]       |                          ^
[2025-05-04 13:47:45,062] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58328:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,062]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,062] 58328 |         buf_V_2_address0 = 'bx;
[2025-05-04 13:47:45,062]       |                          ^
[2025-05-04 13:47:45,062] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58354:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,063]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,063] 58354 |         buf_V_2_d0 = 'bx;
[2025-05-04 13:47:45,063]       |                    ^
[2025-05-04 13:47:45,063] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58372:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,063]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,063] 58372 |         buf_V_3_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,063]       |                          ^
[2025-05-04 13:47:45,063] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58380:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,063]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,063] 58380 |         buf_V_3_address0 = 'bx;
[2025-05-04 13:47:45,063]       |                          ^
[2025-05-04 13:47:45,063] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58406:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,063]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,063] 58406 |         buf_V_3_d0 = 'bx;
[2025-05-04 13:47:45,063]       |                    ^
[2025-05-04 13:47:45,063] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58424:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,063]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,063] 58424 |         buf_V_4_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,063]       |                          ^
[2025-05-04 13:47:45,063] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58432:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,063]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,063] 58432 |         buf_V_4_address0 = 'bx;
[2025-05-04 13:47:45,063]       |                          ^
[2025-05-04 13:47:45,064] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58458:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,064]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,064] 58458 |         buf_V_4_d0 = 'bx;
[2025-05-04 13:47:45,064]       |                    ^
[2025-05-04 13:47:45,064] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58476:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,064]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,064] 58476 |         buf_V_5_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,064]       |                          ^
[2025-05-04 13:47:45,064] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58484:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,064]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,064] 58484 |         buf_V_5_address0 = 'bx;
[2025-05-04 13:47:45,064]       |                          ^
[2025-05-04 13:47:45,064] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58510:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,064]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,064] 58510 |         buf_V_5_d0 = 'bx;
[2025-05-04 13:47:45,064]       |                    ^
[2025-05-04 13:47:45,064] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58528:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,064]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,064] 58528 |         buf_V_6_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,064]       |                          ^
[2025-05-04 13:47:45,064] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58536:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,064]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,064] 58536 |         buf_V_6_address0 = 'bx;
[2025-05-04 13:47:45,065]       |                          ^
[2025-05-04 13:47:45,065] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58562:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,065]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,065] 58562 |         buf_V_6_d0 = 'bx;
[2025-05-04 13:47:45,065]       |                    ^
[2025-05-04 13:47:45,065] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58580:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,065]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,065] 58580 |         buf_V_7_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,065]       |                          ^
[2025-05-04 13:47:45,065] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58588:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,065]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,065] 58588 |         buf_V_7_address0 = 'bx;
[2025-05-04 13:47:45,065]       |                          ^
[2025-05-04 13:47:45,065] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58614:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,065]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,065] 58614 |         buf_V_7_d0 = 'bx;
[2025-05-04 13:47:45,065]       |                    ^
[2025-05-04 13:47:45,065] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58632:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,065]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,065] 58632 |         buf_V_8_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,065]       |                          ^
[2025-05-04 13:47:45,065] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58640:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,065]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,066] 58640 |         buf_V_8_address0 = 'bx;
[2025-05-04 13:47:45,066]       |                          ^
[2025-05-04 13:47:45,066] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58666:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,066]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,066] 58666 |         buf_V_8_d0 = 'bx;
[2025-05-04 13:47:45,066]       |                    ^
[2025-05-04 13:47:45,066] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58684:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,066]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,066] 58684 |         buf_V_9_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,066]       |                          ^
[2025-05-04 13:47:45,066] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58692:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,066]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,066] 58692 |         buf_V_9_address0 = 'bx;
[2025-05-04 13:47:45,066]       |                          ^
[2025-05-04 13:47:45,066] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58718:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,066]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,066] 58718 |         buf_V_9_d0 = 'bx;
[2025-05-04 13:47:45,066]       |                    ^
[2025-05-04 13:47:45,066] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58736:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-05-04 13:47:45,066]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,066] 58736 |         buf_V_address0 = zext_ln156_fu_481_p1;
[2025-05-04 13:47:45,066]       |                        ^
[2025-05-04 13:47:45,067] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58744:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,067]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,067] 58744 |         buf_V_address0 = 'bx;
[2025-05-04 13:47:45,067]       |                        ^
[2025-05-04 13:47:45,067] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58770:18: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,067]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,067] 58770 |         buf_V_d0 = 'bx;
[2025-05-04 13:47:45,067]       |                  ^
[2025-05-04 13:47:45,067] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58845:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,067]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,067] 58845 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,067]       |                       ^
[2025-05-04 13:47:45,067] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:58894:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln155_fu_473_p3' generates 5 bits.
[2025-05-04 13:47:45,067]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28
[2025-05-04 13:47:45,067] 58894 | assign zext_ln156_fu_481_p1 = select_ln155_fu_473_p3;
[2025-05-04 13:47:45,067]       |                             ^
[2025-05-04 13:47:45,067] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:50561:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,067]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,067] 50561 | #0 ap_CS_fsm = 8'd1;
[2025-05-04 13:47:45,067]       |  ^
[2025-05-04 13:47:45,067] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:50562:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,068]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,068] 50562 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_466_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,068]       |  ^
[2025-05-04 13:47:45,068] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:50563:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,068]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,068] 50563 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_518_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,068]       |  ^
[2025-05-04 13:47:45,068] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:50564:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,068]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,068] 50564 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_548_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,068]       |  ^
[2025-05-04 13:47:45,068] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51455:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,068]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,068] 51455 |         buf_V_10_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,068]       |                           ^
[2025-05-04 13:47:45,068] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51463:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,068]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,068] 51463 |         buf_V_10_address0 = 'bx;
[2025-05-04 13:47:45,068]       |                           ^
[2025-05-04 13:47:45,068] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51489:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,068]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,068] 51489 |         buf_V_10_d0 = 'bx;
[2025-05-04 13:47:45,068]       |                     ^
[2025-05-04 13:47:45,069] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51507:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,069]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,069] 51507 |         buf_V_11_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,069]       |                           ^
[2025-05-04 13:47:45,069] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51515:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,069]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,069] 51515 |         buf_V_11_address0 = 'bx;
[2025-05-04 13:47:45,069]       |                           ^
[2025-05-04 13:47:45,069] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51541:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,069]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,069] 51541 |         buf_V_11_d0 = 'bx;
[2025-05-04 13:47:45,069]       |                     ^
[2025-05-04 13:47:45,069] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51559:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,069]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,069] 51559 |         buf_V_12_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,069]       |                           ^
[2025-05-04 13:47:45,069] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51567:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,069]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,069] 51567 |         buf_V_12_address0 = 'bx;
[2025-05-04 13:47:45,069]       |                           ^
[2025-05-04 13:47:45,069] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51593:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,069]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,070] 51593 |         buf_V_12_d0 = 'bx;
[2025-05-04 13:47:45,070]       |                     ^
[2025-05-04 13:47:45,070] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51611:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,070]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,070] 51611 |         buf_V_13_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,070]       |                           ^
[2025-05-04 13:47:45,070] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51619:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,070]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,070] 51619 |         buf_V_13_address0 = 'bx;
[2025-05-04 13:47:45,070]       |                           ^
[2025-05-04 13:47:45,070] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51645:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,070]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,070] 51645 |         buf_V_13_d0 = 'bx;
[2025-05-04 13:47:45,070]       |                     ^
[2025-05-04 13:47:45,070] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51663:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,070]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,070] 51663 |         buf_V_14_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,070]       |                           ^
[2025-05-04 13:47:45,070] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51671:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,070]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,070] 51671 |         buf_V_14_address0 = 'bx;
[2025-05-04 13:47:45,070]       |                           ^
[2025-05-04 13:47:45,070] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51697:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,071]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,071] 51697 |         buf_V_14_d0 = 'bx;
[2025-05-04 13:47:45,071]       |                     ^
[2025-05-04 13:47:45,071] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51715:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,071]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,071] 51715 |         buf_V_15_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,071]       |                           ^
[2025-05-04 13:47:45,071] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51723:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,071]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,071] 51723 |         buf_V_15_address0 = 'bx;
[2025-05-04 13:47:45,071]       |                           ^
[2025-05-04 13:47:45,071] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51749:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,071]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,071] 51749 |         buf_V_15_d0 = 'bx;
[2025-05-04 13:47:45,071]       |                     ^
[2025-05-04 13:47:45,071] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51767:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,071]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,071] 51767 |         buf_V_16_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,071]       |                           ^
[2025-05-04 13:47:45,071] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51775:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,071]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,071] 51775 |         buf_V_16_address0 = 'bx;
[2025-05-04 13:47:45,071]       |                           ^
[2025-05-04 13:47:45,072] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51801:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,072]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,072] 51801 |         buf_V_16_d0 = 'bx;
[2025-05-04 13:47:45,072]       |                     ^
[2025-05-04 13:47:45,072] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51819:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,072]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,072] 51819 |         buf_V_17_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,072]       |                           ^
[2025-05-04 13:47:45,072] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51827:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,072]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,072] 51827 |         buf_V_17_address0 = 'bx;
[2025-05-04 13:47:45,072]       |                           ^
[2025-05-04 13:47:45,072] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51853:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,072]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,072] 51853 |         buf_V_17_d0 = 'bx;
[2025-05-04 13:47:45,072]       |                     ^
[2025-05-04 13:47:45,072] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51871:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,072]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,072] 51871 |         buf_V_18_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,072]       |                           ^
[2025-05-04 13:47:45,072] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51879:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,072]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,073] 51879 |         buf_V_18_address0 = 'bx;
[2025-05-04 13:47:45,073]       |                           ^
[2025-05-04 13:47:45,073] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51905:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,073]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,073] 51905 |         buf_V_18_d0 = 'bx;
[2025-05-04 13:47:45,073]       |                     ^
[2025-05-04 13:47:45,073] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51923:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,073]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,073] 51923 |         buf_V_19_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,073]       |                           ^
[2025-05-04 13:47:45,073] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51931:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,073]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,073] 51931 |         buf_V_19_address0 = 'bx;
[2025-05-04 13:47:45,073]       |                           ^
[2025-05-04 13:47:45,073] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51957:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,073]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,073] 51957 |         buf_V_19_d0 = 'bx;
[2025-05-04 13:47:45,073]       |                     ^
[2025-05-04 13:47:45,073] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51975:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,073]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,073] 51975 |         buf_V_1_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,073]       |                          ^
[2025-05-04 13:47:45,073] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:51983:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,074]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,074] 51983 |         buf_V_1_address0 = 'bx;
[2025-05-04 13:47:45,074]       |                          ^
[2025-05-04 13:47:45,074] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52009:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,074]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,074] 52009 |         buf_V_1_d0 = 'bx;
[2025-05-04 13:47:45,074]       |                    ^
[2025-05-04 13:47:45,074] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52027:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,074]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,074] 52027 |         buf_V_20_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,074]       |                           ^
[2025-05-04 13:47:45,074] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52035:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,074]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,074] 52035 |         buf_V_20_address0 = 'bx;
[2025-05-04 13:47:45,074]       |                           ^
[2025-05-04 13:47:45,074] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52061:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,074]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,074] 52061 |         buf_V_20_d0 = 'bx;
[2025-05-04 13:47:45,074]       |                     ^
[2025-05-04 13:47:45,074] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52079:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,074]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,074] 52079 |         buf_V_21_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,075]       |                           ^
[2025-05-04 13:47:45,075] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52087:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,075]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,075] 52087 |         buf_V_21_address0 = 'bx;
[2025-05-04 13:47:45,075]       |                           ^
[2025-05-04 13:47:45,075] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52113:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,075]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,075] 52113 |         buf_V_21_d0 = 'bx;
[2025-05-04 13:47:45,075]       |                     ^
[2025-05-04 13:47:45,075] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52131:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,075]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,075] 52131 |         buf_V_22_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,075]       |                           ^
[2025-05-04 13:47:45,075] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52139:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,075]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,075] 52139 |         buf_V_22_address0 = 'bx;
[2025-05-04 13:47:45,075]       |                           ^
[2025-05-04 13:47:45,075] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52165:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,075]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,075] 52165 |         buf_V_22_d0 = 'bx;
[2025-05-04 13:47:45,075]       |                     ^
[2025-05-04 13:47:45,075] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52183:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,075]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,076] 52183 |         buf_V_23_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,076]       |                           ^
[2025-05-04 13:47:45,076] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52191:27: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,076]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,076] 52191 |         buf_V_23_address0 = 'bx;
[2025-05-04 13:47:45,076]       |                           ^
[2025-05-04 13:47:45,076] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52217:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,076]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,076] 52217 |         buf_V_23_d0 = 'bx;
[2025-05-04 13:47:45,076]       |                     ^
[2025-05-04 13:47:45,076] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52235:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,076]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,076] 52235 |         buf_V_2_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,076]       |                          ^
[2025-05-04 13:47:45,076] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52243:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,076]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,076] 52243 |         buf_V_2_address0 = 'bx;
[2025-05-04 13:47:45,076]       |                          ^
[2025-05-04 13:47:45,076] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52269:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,076]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,076] 52269 |         buf_V_2_d0 = 'bx;
[2025-05-04 13:47:45,076]       |                    ^
[2025-05-04 13:47:45,077] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52287:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,077]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,077] 52287 |         buf_V_3_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,077]       |                          ^
[2025-05-04 13:47:45,077] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52295:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,077]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,077] 52295 |         buf_V_3_address0 = 'bx;
[2025-05-04 13:47:45,077]       |                          ^
[2025-05-04 13:47:45,077] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52321:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,077]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,077] 52321 |         buf_V_3_d0 = 'bx;
[2025-05-04 13:47:45,077]       |                    ^
[2025-05-04 13:47:45,077] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52339:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,077]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,077] 52339 |         buf_V_4_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,077]       |                          ^
[2025-05-04 13:47:45,077] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52347:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,077]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,077] 52347 |         buf_V_4_address0 = 'bx;
[2025-05-04 13:47:45,077]       |                          ^
[2025-05-04 13:47:45,077] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52373:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,077]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,077] 52373 |         buf_V_4_d0 = 'bx;
[2025-05-04 13:47:45,078]       |                    ^
[2025-05-04 13:47:45,078] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52391:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,078]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,078] 52391 |         buf_V_5_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,078]       |                          ^
[2025-05-04 13:47:45,078] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52399:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,078]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,078] 52399 |         buf_V_5_address0 = 'bx;
[2025-05-04 13:47:45,078]       |                          ^
[2025-05-04 13:47:45,078] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52425:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,078]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,078] 52425 |         buf_V_5_d0 = 'bx;
[2025-05-04 13:47:45,078]       |                    ^
[2025-05-04 13:47:45,078] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52443:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,078]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,078] 52443 |         buf_V_6_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,078]       |                          ^
[2025-05-04 13:47:45,078] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52451:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,078]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,078] 52451 |         buf_V_6_address0 = 'bx;
[2025-05-04 13:47:45,078]       |                          ^
[2025-05-04 13:47:45,078] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52477:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,078]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,079] 52477 |         buf_V_6_d0 = 'bx;
[2025-05-04 13:47:45,079]       |                    ^
[2025-05-04 13:47:45,079] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52495:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,079]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,079] 52495 |         buf_V_7_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,079]       |                          ^
[2025-05-04 13:47:45,079] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52503:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,079]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,079] 52503 |         buf_V_7_address0 = 'bx;
[2025-05-04 13:47:45,079]       |                          ^
[2025-05-04 13:47:45,079] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52529:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,079]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,079] 52529 |         buf_V_7_d0 = 'bx;
[2025-05-04 13:47:45,079]       |                    ^
[2025-05-04 13:47:45,079] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52547:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,079]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,079] 52547 |         buf_V_8_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,079]       |                          ^
[2025-05-04 13:47:45,079] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52555:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,079]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,079] 52555 |         buf_V_8_address0 = 'bx;
[2025-05-04 13:47:45,079]       |                          ^
[2025-05-04 13:47:45,080] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52581:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,080]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,080] 52581 |         buf_V_8_d0 = 'bx;
[2025-05-04 13:47:45,080]       |                    ^
[2025-05-04 13:47:45,080] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52599:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,080]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,080] 52599 |         buf_V_9_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,080]       |                          ^
[2025-05-04 13:47:45,080] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52607:26: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,080]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,080] 52607 |         buf_V_9_address0 = 'bx;
[2025-05-04 13:47:45,080]       |                          ^
[2025-05-04 13:47:45,080] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52633:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,080]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,080] 52633 |         buf_V_9_d0 = 'bx;
[2025-05-04 13:47:45,080]       |                    ^
[2025-05-04 13:47:45,080] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52651:24: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_649_p1' generates 64 bits.
[2025-05-04 13:47:45,080]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,080] 52651 |         buf_V_address0 = zext_ln156_fu_649_p1;
[2025-05-04 13:47:45,080]       |                        ^
[2025-05-04 13:47:45,080] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52659:24: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,080]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,080] 52659 |         buf_V_address0 = 'bx;
[2025-05-04 13:47:45,081]       |                        ^
[2025-05-04 13:47:45,081] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52685:18: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,081]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,081] 52685 |         buf_V_d0 = 'bx;
[2025-05-04 13:47:45,081]       |                  ^
[2025-05-04 13:47:45,081] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52760:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,081]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,081] 52760 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,081]       |                       ^
[2025-05-04 13:47:45,081] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:52809:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln155_fu_641_p3' generates 3 bits.
[2025-05-04 13:47:45,081]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst.grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28
[2025-05-04 13:47:45,081] 52809 | assign zext_ln156_fu_649_p1 = select_ln155_fu_641_p3;
[2025-05-04 13:47:45,081]       |                             ^
[2025-05-04 13:47:45,081] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:49309:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,081]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-05-04 13:47:45,081] 49309 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_540_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,081]       |  ^
[2025-05-04 13:47:45,081] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:49310:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,081]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-05-04 13:47:45,081] 49310 | #0 ap_CS_fsm = 4'd1;
[2025-05-04 13:47:45,081]       |  ^
[2025-05-04 13:47:45,081] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:49452:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,081]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-05-04 13:47:45,082] 49452 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,082]       |                       ^
[2025-05-04 13:47:45,082] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:47440:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,082]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-04 13:47:45,082] 47440 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_540_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,082]       |  ^
[2025-05-04 13:47:45,082] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:47441:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,082]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-04 13:47:45,082] 47441 | #0 ap_CS_fsm = 4'd1;
[2025-05-04 13:47:45,082]       |  ^
[2025-05-04 13:47:45,082] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:47583:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,082]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-04 13:47:45,082] 47583 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,082]       |                       ^
[2025-05-04 13:47:45,082] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:29470:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,082]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,082] 29470 | #0 ap_CS_fsm = 8'd1;
[2025-05-04 13:47:45,082]       |  ^
[2025-05-04 13:47:45,082] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:29471:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,082]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,082] 29471 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,082]       |  ^
[2025-05-04 13:47:45,082] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:29472:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,083]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,083] 29472 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,083]       |  ^
[2025-05-04 13:47:45,083] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:29473:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,083]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,083] 29473 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,083]       |  ^
[2025-05-04 13:47:45,083] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30248:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,083]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,083] 30248 |         buf_V_10_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,083]       |                           ^
[2025-05-04 13:47:45,083] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30256:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,083]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,083] 30256 |         buf_V_10_address0 = 'bx;
[2025-05-04 13:47:45,083]       |                           ^
[2025-05-04 13:47:45,083] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30282:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,083]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,083] 30282 |         buf_V_10_d0 = 'bx;
[2025-05-04 13:47:45,083]       |                     ^
[2025-05-04 13:47:45,083] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30300:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,083]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,083] 30300 |         buf_V_11_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,083]       |                           ^
[2025-05-04 13:47:45,084] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30308:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,084]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,084] 30308 |         buf_V_11_address0 = 'bx;
[2025-05-04 13:47:45,084]       |                           ^
[2025-05-04 13:47:45,084] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30334:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,084]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,084] 30334 |         buf_V_11_d0 = 'bx;
[2025-05-04 13:47:45,084]       |                     ^
[2025-05-04 13:47:45,084] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30352:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,084]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,084] 30352 |         buf_V_12_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,084]       |                           ^
[2025-05-04 13:47:45,084] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30360:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,084]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,084] 30360 |         buf_V_12_address0 = 'bx;
[2025-05-04 13:47:45,084]       |                           ^
[2025-05-04 13:47:45,084] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30386:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,084]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,084] 30386 |         buf_V_12_d0 = 'bx;
[2025-05-04 13:47:45,084]       |                     ^
[2025-05-04 13:47:45,085] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30404:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,085]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,085] 30404 |         buf_V_13_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,085]       |                           ^
[2025-05-04 13:47:45,085] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30412:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,085]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,085] 30412 |         buf_V_13_address0 = 'bx;
[2025-05-04 13:47:45,085]       |                           ^
[2025-05-04 13:47:45,085] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30438:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,085]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,085] 30438 |         buf_V_13_d0 = 'bx;
[2025-05-04 13:47:45,085]       |                     ^
[2025-05-04 13:47:45,085] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30456:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,085]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,085] 30456 |         buf_V_14_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,085]       |                           ^
[2025-05-04 13:47:45,085] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30464:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,085]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,085] 30464 |         buf_V_14_address0 = 'bx;
[2025-05-04 13:47:45,085]       |                           ^
[2025-05-04 13:47:45,085] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30490:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,085]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,085] 30490 |         buf_V_14_d0 = 'bx;
[2025-05-04 13:47:45,086]       |                     ^
[2025-05-04 13:47:45,086] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30508:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,086]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,086] 30508 |         buf_V_15_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,086]       |                           ^
[2025-05-04 13:47:45,086] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30516:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,086]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,086] 30516 |         buf_V_15_address0 = 'bx;
[2025-05-04 13:47:45,086]       |                           ^
[2025-05-04 13:47:45,086] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30542:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,086]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,086] 30542 |         buf_V_15_d0 = 'bx;
[2025-05-04 13:47:45,086]       |                     ^
[2025-05-04 13:47:45,086] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30560:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,086]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,086] 30560 |         buf_V_16_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,086]       |                           ^
[2025-05-04 13:47:45,086] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30568:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,086]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,086] 30568 |         buf_V_16_address0 = 'bx;
[2025-05-04 13:47:45,086]       |                           ^
[2025-05-04 13:47:45,087] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30594:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,087]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,087] 30594 |         buf_V_16_d0 = 'bx;
[2025-05-04 13:47:45,087]       |                     ^
[2025-05-04 13:47:45,087] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30612:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,087]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,087] 30612 |         buf_V_17_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,087]       |                           ^
[2025-05-04 13:47:45,087] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30620:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,087]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,087] 30620 |         buf_V_17_address0 = 'bx;
[2025-05-04 13:47:45,087]       |                           ^
[2025-05-04 13:47:45,087] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30646:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,087]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,087] 30646 |         buf_V_17_d0 = 'bx;
[2025-05-04 13:47:45,087]       |                     ^
[2025-05-04 13:47:45,087] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30664:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,087]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,087] 30664 |         buf_V_18_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,087]       |                           ^
[2025-05-04 13:47:45,087] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30672:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,087]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,087] 30672 |         buf_V_18_address0 = 'bx;
[2025-05-04 13:47:45,088]       |                           ^
[2025-05-04 13:47:45,088] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30698:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,088]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,088] 30698 |         buf_V_18_d0 = 'bx;
[2025-05-04 13:47:45,088]       |                     ^
[2025-05-04 13:47:45,088] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30716:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,088]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,088] 30716 |         buf_V_19_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,088]       |                           ^
[2025-05-04 13:47:45,088] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30724:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,088]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,088] 30724 |         buf_V_19_address0 = 'bx;
[2025-05-04 13:47:45,088]       |                           ^
[2025-05-04 13:47:45,088] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30750:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,088]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,088] 30750 |         buf_V_19_d0 = 'bx;
[2025-05-04 13:47:45,088]       |                     ^
[2025-05-04 13:47:45,088] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30768:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,088]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,088] 30768 |         buf_V_1_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,088]       |                          ^
[2025-05-04 13:47:45,088] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30776:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,088]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,089] 30776 |         buf_V_1_address0 = 'bx;
[2025-05-04 13:47:45,089]       |                          ^
[2025-05-04 13:47:45,089] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30802:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,089]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,089] 30802 |         buf_V_1_d0 = 'bx;
[2025-05-04 13:47:45,089]       |                    ^
[2025-05-04 13:47:45,089] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30820:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,089]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,089] 30820 |         buf_V_2_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,089]       |                          ^
[2025-05-04 13:47:45,089] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30828:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,089]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,089] 30828 |         buf_V_2_address0 = 'bx;
[2025-05-04 13:47:45,089]       |                          ^
[2025-05-04 13:47:45,089] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30854:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,089]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,089] 30854 |         buf_V_2_d0 = 'bx;
[2025-05-04 13:47:45,089]       |                    ^
[2025-05-04 13:47:45,089] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30872:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,089]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,089] 30872 |         buf_V_3_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,089]       |                          ^
[2025-05-04 13:47:45,090] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30880:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,090]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,090] 30880 |         buf_V_3_address0 = 'bx;
[2025-05-04 13:47:45,090]       |                          ^
[2025-05-04 13:47:45,090] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30906:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,090]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,090] 30906 |         buf_V_3_d0 = 'bx;
[2025-05-04 13:47:45,090]       |                    ^
[2025-05-04 13:47:45,090] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30924:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,090]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,090] 30924 |         buf_V_4_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,090]       |                          ^
[2025-05-04 13:47:45,090] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30932:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,090]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,090] 30932 |         buf_V_4_address0 = 'bx;
[2025-05-04 13:47:45,090]       |                          ^
[2025-05-04 13:47:45,090] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30958:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,090]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,090] 30958 |         buf_V_4_d0 = 'bx;
[2025-05-04 13:47:45,090]       |                    ^
[2025-05-04 13:47:45,090] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30976:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,090]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,090] 30976 |         buf_V_5_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,091]       |                          ^
[2025-05-04 13:47:45,091] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:30984:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,091]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,091] 30984 |         buf_V_5_address0 = 'bx;
[2025-05-04 13:47:45,091]       |                          ^
[2025-05-04 13:47:45,091] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31010:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,091]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,091] 31010 |         buf_V_5_d0 = 'bx;
[2025-05-04 13:47:45,091]       |                    ^
[2025-05-04 13:47:45,091] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31028:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,091]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,091] 31028 |         buf_V_6_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,091]       |                          ^
[2025-05-04 13:47:45,091] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31036:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,091]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,091] 31036 |         buf_V_6_address0 = 'bx;
[2025-05-04 13:47:45,091]       |                          ^
[2025-05-04 13:47:45,091] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31062:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,091]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,091] 31062 |         buf_V_6_d0 = 'bx;
[2025-05-04 13:47:45,091]       |                    ^
[2025-05-04 13:47:45,091] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31080:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,092]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,092] 31080 |         buf_V_7_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,092]       |                          ^
[2025-05-04 13:47:45,092] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31088:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,092]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,092] 31088 |         buf_V_7_address0 = 'bx;
[2025-05-04 13:47:45,092]       |                          ^
[2025-05-04 13:47:45,092] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31114:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,092]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,092] 31114 |         buf_V_7_d0 = 'bx;
[2025-05-04 13:47:45,092]       |                    ^
[2025-05-04 13:47:45,092] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31132:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,092]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,092] 31132 |         buf_V_8_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,092]       |                          ^
[2025-05-04 13:47:45,092] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31140:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,092]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,092] 31140 |         buf_V_8_address0 = 'bx;
[2025-05-04 13:47:45,092]       |                          ^
[2025-05-04 13:47:45,092] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31166:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,092]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,092] 31166 |         buf_V_8_d0 = 'bx;
[2025-05-04 13:47:45,092]       |                    ^
[2025-05-04 13:47:45,093] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31184:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,093]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,093] 31184 |         buf_V_9_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,093]       |                          ^
[2025-05-04 13:47:45,093] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31192:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,093]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,093] 31192 |         buf_V_9_address0 = 'bx;
[2025-05-04 13:47:45,093]       |                          ^
[2025-05-04 13:47:45,093] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31218:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,093]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,093] 31218 |         buf_V_9_d0 = 'bx;
[2025-05-04 13:47:45,093]       |                    ^
[2025-05-04 13:47:45,093] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31236:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_565_p1' generates 64 bits.
[2025-05-04 13:47:45,093]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,093] 31236 |         buf_V_address0 = zext_ln156_fu_565_p1;
[2025-05-04 13:47:45,093]       |                        ^
[2025-05-04 13:47:45,093] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31244:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,093]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,093] 31244 |         buf_V_address0 = 'bx;
[2025-05-04 13:47:45,093]       |                        ^
[2025-05-04 13:47:45,093] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31270:18: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,093]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,093] 31270 |         buf_V_d0 = 'bx;
[2025-05-04 13:47:45,094]       |                  ^
[2025-05-04 13:47:45,094] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31345:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,094]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,094] 31345 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,094]       |                       ^
[2025-05-04 13:47:45,094] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:31394:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln155_fu_557_p3' generates 4 bits.
[2025-05-04 13:47:45,094]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28
[2025-05-04 13:47:45,094] 31394 | assign zext_ln156_fu_565_p1 = select_ln155_fu_557_p3;
[2025-05-04 13:47:45,094]       |                             ^
[2025-05-04 13:47:45,094] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:9992:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,094]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst
[2025-05-04 13:47:45,094]  9992 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_60_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,094]       |  ^
[2025-05-04 13:47:45,094] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:9993:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,094]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst
[2025-05-04 13:47:45,094]  9993 | #0 ap_CS_fsm = 4'd1;
[2025-05-04 13:47:45,094]       |  ^
[2025-05-04 13:47:45,094] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10135:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,094]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_5.MVAU_hls_5.inst
[2025-05-04 13:47:45,094] 10135 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,094]       |                       ^
[2025-05-04 13:47:45,094] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:577:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,095]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,095]   577 | #0 ap_CS_fsm = 8'd1;
[2025-05-04 13:47:45,095]       |  ^
[2025-05-04 13:47:45,095] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:578:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,095]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,095]   578 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,095]       |  ^
[2025-05-04 13:47:45,095] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:579:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,095]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,095]   579 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,095]       |  ^
[2025-05-04 13:47:45,095] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:580:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,095]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,095]   580 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,095]       |  ^
[2025-05-04 13:47:45,095] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1007:26: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_313_p1' generates 64 bits.
[2025-05-04 13:47:45,095]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,095]  1007 |         buf_V_1_address0 = zext_ln156_fu_313_p1;
[2025-05-04 13:47:45,095]       |                          ^
[2025-05-04 13:47:45,095] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1015:26: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,095]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,095]  1015 |         buf_V_1_address0 = 'bx;
[2025-05-04 13:47:45,095]       |                          ^
[2025-05-04 13:47:45,096] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1041:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,096]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,096]  1041 |         buf_V_1_d0 = 'bx;
[2025-05-04 13:47:45,096]       |                    ^
[2025-05-04 13:47:45,096] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1059:26: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_313_p1' generates 64 bits.
[2025-05-04 13:47:45,096]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,096]  1059 |         buf_V_2_address0 = zext_ln156_fu_313_p1;
[2025-05-04 13:47:45,096]       |                          ^
[2025-05-04 13:47:45,096] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1067:26: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,096]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,096]  1067 |         buf_V_2_address0 = 'bx;
[2025-05-04 13:47:45,096]       |                          ^
[2025-05-04 13:47:45,096] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1093:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,096]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,096]  1093 |         buf_V_2_d0 = 'bx;
[2025-05-04 13:47:45,096]       |                    ^
[2025-05-04 13:47:45,096] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1111:26: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_313_p1' generates 64 bits.
[2025-05-04 13:47:45,096]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,096]  1111 |         buf_V_3_address0 = zext_ln156_fu_313_p1;
[2025-05-04 13:47:45,096]       |                          ^
[2025-05-04 13:47:45,096] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1119:26: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,096]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,096]  1119 |         buf_V_3_address0 = 'bx;
[2025-05-04 13:47:45,097]       |                          ^
[2025-05-04 13:47:45,097] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1145:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,097]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,097]  1145 |         buf_V_3_d0 = 'bx;
[2025-05-04 13:47:45,097]       |                    ^
[2025-05-04 13:47:45,097] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1163:26: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_313_p1' generates 64 bits.
[2025-05-04 13:47:45,097]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,097]  1163 |         buf_V_4_address0 = zext_ln156_fu_313_p1;
[2025-05-04 13:47:45,097]       |                          ^
[2025-05-04 13:47:45,097] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1171:26: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,097]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,097]  1171 |         buf_V_4_address0 = 'bx;
[2025-05-04 13:47:45,097]       |                          ^
[2025-05-04 13:47:45,097] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1197:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,097]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,097]  1197 |         buf_V_4_d0 = 'bx;
[2025-05-04 13:47:45,097]       |                    ^
[2025-05-04 13:47:45,097] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1215:26: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_313_p1' generates 64 bits.
[2025-05-04 13:47:45,097]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,097]  1215 |         buf_V_5_address0 = zext_ln156_fu_313_p1;
[2025-05-04 13:47:45,097]       |                          ^
[2025-05-04 13:47:45,097] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1223:26: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,098]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,098]  1223 |         buf_V_5_address0 = 'bx;
[2025-05-04 13:47:45,098]       |                          ^
[2025-05-04 13:47:45,098] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1249:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,098]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,098]  1249 |         buf_V_5_d0 = 'bx;
[2025-05-04 13:47:45,098]       |                    ^
[2025-05-04 13:47:45,098] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1267:26: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_313_p1' generates 64 bits.
[2025-05-04 13:47:45,098]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,098]  1267 |         buf_V_6_address0 = zext_ln156_fu_313_p1;
[2025-05-04 13:47:45,098]       |                          ^
[2025-05-04 13:47:45,098] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1275:26: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,098]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,098]  1275 |         buf_V_6_address0 = 'bx;
[2025-05-04 13:47:45,098]       |                          ^
[2025-05-04 13:47:45,098] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1301:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,098]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,098]  1301 |         buf_V_6_d0 = 'bx;
[2025-05-04 13:47:45,098]       |                    ^
[2025-05-04 13:47:45,098] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1319:26: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_313_p1' generates 64 bits.
[2025-05-04 13:47:45,098]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,098]  1319 |         buf_V_7_address0 = zext_ln156_fu_313_p1;
[2025-05-04 13:47:45,098]       |                          ^
[2025-05-04 13:47:45,099] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1327:26: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,099]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,099]  1327 |         buf_V_7_address0 = 'bx;
[2025-05-04 13:47:45,099]       |                          ^
[2025-05-04 13:47:45,099] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1353:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,099]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,099]  1353 |         buf_V_7_d0 = 'bx;
[2025-05-04 13:47:45,099]       |                    ^
[2025-05-04 13:47:45,099] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1371:24: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_313_p1' generates 64 bits.
[2025-05-04 13:47:45,099]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,099]  1371 |         buf_V_address0 = zext_ln156_fu_313_p1;
[2025-05-04 13:47:45,099]       |                        ^
[2025-05-04 13:47:45,099] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1379:24: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,099]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,099]  1379 |         buf_V_address0 = 'bx;
[2025-05-04 13:47:45,099]       |                        ^
[2025-05-04 13:47:45,099] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1405:18: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,099]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,099]  1405 |         buf_V_d0 = 'bx;
[2025-05-04 13:47:45,099]       |                  ^
[2025-05-04 13:47:45,099] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1480:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,099]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,100]  1480 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,100]       |                       ^
[2025-05-04 13:47:45,100] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:1529:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln155_fu_305_p3' generates 7 bits.
[2025-05-04 13:47:45,100]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28
[2025-05-04 13:47:45,100]  1529 | assign zext_ln156_fu_313_p1 = select_ln155_fu_305_p3;
[2025-05-04 13:47:45,100]       |                             ^
[2025-05-04 13:47:45,100] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152857:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,100]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_hls_0.inst
[2025-05-04 13:47:45,100] 152857 | #0 ap_CS_fsm = 2'd1;
[2025-05-04 13:47:45,100]        |  ^
[2025-05-04 13:47:45,100] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:152961:23: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,100]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_hls_0.inst
[2025-05-04 13:47:45,100] 152961 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,100]        |                       ^
[2025-05-04 13:47:45,100] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:150337:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,100]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst
[2025-05-04 13:47:45,100] 150337 | #0 grp_StreamingMaxPool_Precision_8u_2u_24u_ap_uint_4_0_96_s_fu_28_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,100]        |  ^
[2025-05-04 13:47:45,100] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:150338:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,100]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst
[2025-05-04 13:47:45,100] 150338 | #0 ap_CS_fsm = 4'd1;
[2025-05-04 13:47:45,100]        |  ^
[2025-05-04 13:47:45,101] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:150455:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,101]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_4.inst
[2025-05-04 13:47:45,101] 150455 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,101]        |                       ^
[2025-05-04 13:47:45,101] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:103781:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,101]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst
[2025-05-04 13:47:45,101] 103781 | #0 grp_StreamingMaxPool_Precision_16u_2u_20u_ap_uint_4_0_80_s_fu_28_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,101]        |  ^
[2025-05-04 13:47:45,101] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:103782:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,101]                                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst
[2025-05-04 13:47:45,101] 103782 | #0 ap_CS_fsm = 4'd1;
[2025-05-04 13:47:45,101]        |  ^
[2025-05-04 13:47:45,101] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:103899:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,101]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst
[2025-05-04 13:47:45,101] 103899 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,101]        |                       ^
[2025-05-04 13:47:45,101] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:89032:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,101]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst
[2025-05-04 13:47:45,101] 89032 | #0 grp_StreamingMaxPool_Precision_32u_2u_16u_ap_uint_4_0_64_s_fu_28_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,101]       |  ^
[2025-05-04 13:47:45,101] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:89033:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,101]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst
[2025-05-04 13:47:45,101] 89033 | #0 ap_CS_fsm = 4'd1;
[2025-05-04 13:47:45,102]       |  ^
[2025-05-04 13:47:45,102] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:89150:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,102]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst
[2025-05-04 13:47:45,102] 89150 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,102]       |                       ^
[2025-05-04 13:47:45,102] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:88329:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,102]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst
[2025-05-04 13:47:45,102] 88329 | #0 grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,102]       |  ^
[2025-05-04 13:47:45,102] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:88330:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,102]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst
[2025-05-04 13:47:45,102] 88330 | #0 ap_CS_fsm = 7'd1;
[2025-05-04 13:47:45,102]       |  ^
[2025-05-04 13:47:45,102] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:88331:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,102]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst
[2025-05-04 13:47:45,102] 88331 | #0 grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,102]       |  ^
[2025-05-04 13:47:45,102] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:88450:33: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,102]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst
[2025-05-04 13:47:45,102] 88450 |         accumulators_V_address0 = 'bx;
[2025-05-04 13:47:45,102]       |                                 ^
[2025-05-04 13:47:45,102] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:88556:23: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,102]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst
[2025-05-04 13:47:45,103] 88556 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,103]       |                       ^
[2025-05-04 13:47:45,103] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:87261:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,103]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-05-04 13:47:45,103] 87261 | #0 grp_StreamingMaxPool_Precision_128u_2u_8u_ap_uint_4_0_32_s_fu_28_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,103]       |  ^
[2025-05-04 13:47:45,103] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:87262:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,103]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-05-04 13:47:45,103] 87262 | #0 ap_CS_fsm = 4'd1;
[2025-05-04 13:47:45,103]       |  ^
[2025-05-04 13:47:45,103] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:87379:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,103]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-05-04 13:47:45,103] 87379 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,103]       |                       ^
[2025-05-04 13:47:45,103] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:74284:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,103]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-05-04 13:47:45,103] 74284 | #0 grp_StreamingMaxPool_Precision_64u_2u_12u_ap_uint_4_0_48_s_fu_28_ap_start_reg = 1'b0;
[2025-05-04 13:47:45,103]       |  ^
[2025-05-04 13:47:45,103] %Warning-STMTDLY: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:74285:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-04 13:47:45,103]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-05-04 13:47:45,103] 74285 | #0 ap_CS_fsm = 4'd1;
[2025-05-04 13:47:45,103]       |  ^
[2025-05-04 13:47:45,104] %Warning-WIDTH: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:74402:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-04 13:47:45,104]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-05-04 13:47:45,104] 74402 |             ap_NS_fsm = 'bx;
[2025-05-04 13:47:45,104]       |                       ^
[2025-05-04 13:47:45,104] %Warning-CASEINCOMPLETE: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:10240:16: Case values incompletely covered (example pattern 0x6)
[2025-05-04 13:47:45,104] 10240 |         unique case (State)
[2025-05-04 13:47:45,104]       |                ^~~~
[2025-05-04 13:47:58,702] make: Entering directory '/tmp/finn_dev_nicolo.vacis/verilator_fifosim_lnv7ghwq'
[2025-05-04 13:47:58,702] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2025-05-04 13:47:58,702] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__6.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__6.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__7.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__7.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__8.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__8.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0__Slow.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.cpp
[2025-05-04 13:47:58,703] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-05-04 13:47:58,703] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-05-04 13:47:58,703] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__6.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__7.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__8.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.o Vfinn_design_wrapper__Syms.o
[2025-05-04 13:47:58,704] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2025-05-04 13:47:58,704] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-05-04 13:47:58,704] make: Leaving directory '/tmp/finn_dev_nicolo.vacis/verilator_fifosim_lnv7ghwq'
[2025-05-04 13:47:58,935] [0] %Error: finn_design_wrapper.v:128: Assertion failed in TOP.finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst.impl: TOP.finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst.impl: FIFO depth must be two or higher.
[2025-05-04 13:47:58,935] %Error: /tmp/finn_dev_nicolo.vacis/vivado_stitch_proj_l6y4c59l/finn_design_wrapper.v:128: Verilog $stop
[2025-05-04 13:47:58,935] Aborting...
