_svd: ../svd/stm32l4p5.svd

_clear_fields: "*"

_modify:
  DMAMUX1:
    name: DMAMUX
  # The SVD calls ADC1 ADC.
  ADC:
    name: ADC1
  LTCD:
    groupName: LTCD

_delete:
  - SWPMI1

ADC_Common:
  _include:
    - patches/adc/l4+common.yaml
    - fields/adc/adc_v3_common_l4+.yaml
    - fields/adc/adc_v3_common.yaml

ADC1:
  JSQR:
    _modify:
      JEXTEN:
        bitWidth: 2

ADC?:
  _include:
    - patches/adc/split.yaml
    - patches/adc/offset_en.yaml
    - fields/adc/adc_v3.yaml
    - fields/adc/adc_v3.yaml
    - patches/adc/l4+.yaml
    - fields/adc/adc_v3_l4.yaml
    - collect/adc/v3.yaml
  SQR?:
    SQ*: [0, 18]

AES:
  _include:
    - patches/aes/fields.yaml
    - patches/aes/l4+.yaml
    - fields/aes/v2.yaml

CAN?:
  _include:
    - fields/can/can.yaml
    - collect/can/can.yaml
    - collect/can/filter_bank.yaml

CRC:
  INIT:
    _modify:
      CRC_INIT:
        name: INIT

DFSDM1:
  _strip: DFSDM_

  _modify:
    FLT1CHGR:
      name: FLT1JCHGR

EXTI:
  _include:
    - patches/exti/l4+.yaml
    - fields/exti/common.yaml

GPIO?:
  _include:
    - fields/gpio/v2/common.yaml
    - collect/gpio/v2.yaml

I2C?:
  _include:
    - fields/i2c/v2.yaml

IWDG:
  _include: patches/16bit.yaml

FLASH:
  ACR:
    _modify:
      LATENCY:
        bitWidth: 4

LPTIM?:
  _add:
    OR:
      description: ??
      addressOffset: 0x20
      resetValue: 0x0
      fields:
        OR_0:
          description: Option register bit 0
          bitOffset: 0
          bitWidth: 1
        OR_1:
          description: Option register bit 1
          bitOffset: 1
          bitWidth: 1

  CR:
    _add:
      COUNTRST:
        description: Counter reset
        bitOffset: 3
        bitWidth: 1
      RSTARE:
        description: Reset after read enable
        bitOffset: 4
        bitWidth: 1

LPUART?:
  _strip: LPUART_
  CR1:
    _modify:
      TXFNFIE:
        name: TXEIE
      RXFNEIE:
        name: RXNEIE

PWR:
  _strip: PWR_

OCTOSPI1:
  DCR1:
    _modify:
      CSHT:
        bitWidth: 6

RCC:
  CFGR:
    _modify:
      MCOSEL:
        bitWidth: 4

SPI?:
  _include:
    - patches/16bit.yaml
    - patches/spi/dr8.yaml
    - patches/spi/rename_dff_tifrfe.yaml

TIM?:
  _strip: TIM?_

TIM??:
  _strip:
    - TIM??_
    - TIM?_

"TIM[1-589],TIM1[0-79]":
  _modify:
    CCMR1:
      name: CCMR1_Input
    "CCMR1_ALTERNATE,CCMR1_ALTERNATE1":
      name: CCMR1_Output
    "?~CCMR2":
      name: CCMR2_Input
    "?~CCMR2_ALTERNATE":
      name: CCMR2_Output
    "?~CCMR3":
      name: CCMR3_Output

"TIM[1-589],TIM1[0-59]":
  CCMR1_Output:
    _modify:
      OC1M_1:
        name: OC1M_3
      OC2M_1:
        name: OC2M_3
  "?~CCMR2_Output":
    _modify:
      OC3M_1:
        name: OC3M_3
      OC4M_1:
        name: OC4M_3
  "?~CCMR3_Output":
    _modify:
      OC5M_1:
        name: OC5M_3
      OC6M_1:
        name: OC6M_3

"TIM1[67]":
  CCMR1_Output:
    _modify:
      OC1M_1:
        name: OC1M_3

TIM*:
  _include:
    - fields/tim/basic.yaml

"TIM[18]":
  _include:
    - patches/tim/dmab_32.yaml
    - fields/tim/tim_advanced.yaml

"TIM[34]":
  _include:
    - fields/tim/tim_16bit.yaml
  CNT:
    _modify:
      CNT:
        bitWidth: 16
  ARR:
    _modify:
      ARR:
        bitWidth: 16

"TIM[25]":
  _include:
    - fields/tim/tim_32bit.yaml

TIM[1234568]:
  CR1:
    UIFREMAP:
      Disabled: [0, No remapping. UIF status bit is not copied to TIMx_CNT register bit 31]
      Enabled: [1, Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31]

"TIM[1-58]":
  _include:
    - fields/tim/tim_gp1.yaml
    - fields/tim/generic.yaml
    - fields/tim/tim_mms_ts_sms.yaml

"TIM[1-58-9],TIM??":
  _include:
    - fields/tim/tim_ckd.yaml

TIM16:
  _include: fields/tim/tim16.yaml

"TIM[67]":
  _include: fields/tim/tim6.yaml

"TIM9,TIM12,TIM15":
  _include: fields/tim/v2/ccm9_15.yaml

"TIM[12-58],TIM19,TIM20":
  _include: fields/tim/v2/ccm_extended.yaml

"TIM1[013467]":
  _include: fields/tim/v2/ccm_common.yaml

"TIM[1-589],TIM1[0-79],TIM2?":
  _include: collect/tim/ccr.yaml

"TIM[18],TIM20":
  _include: collect/tim/ccr_advanced.yaml

USART?:
  _strip: USART_
  CR1:
    _modify:
      TXFNFIE:
        name: TXEIE
      RXFNEIE:
        name: RXNEIE
  _include:
    - patches/usart/merge_CR1_DEDTx_fields.yaml
    - patches/usart/merge_CR1_DEATx_fields.yaml
    - patches/usart/merge_CR2_ABRMODx_fields.yaml
    - fields/usart/usart_v2B.yaml

USART3:
  _include:
    - fields/usart/usart3_v2B2.yaml

WWDG:
  _include:
    - patches/16bit.yaml
    - fields/wwdg/wwdg.yaml

_include:
  #- patches/usart/merge_BRR_fields.yaml
  #- patches/usart/rename_CR2_DATAINV_field.yaml
  - fields/tsc/tsc.yaml
  - patches/fsmc/fsmc_l4+.yaml
  - patches/fsmc/fsmc_nand.yaml
  - patches/hash/hash_l4+.yaml
  - patches/crc/crc_rename_pol.yaml
  - fields/crc/crc_advanced.yaml
  - fields/crc/crc_pol.yaml
  - patches/firewall/l4+.yaml
  - patches/ltdc/rename.yaml
  - fields/ltdc/ltdc.yaml
  - patches/rng/l4+.yaml
  - fields/rng/rng_wl.yaml
  - patches/rtc/rtc_cr.yaml
  - patches/octospi/l4+.yaml
  - fields//octospi/l4.yaml
  - patches/octospim/l4+.yaml
  - patches/dbgmcu/l4_apb_fzr_rename.yaml
  - patches/dbgmcu/l4+.yaml
  - fields/dbg/dbg_l4+.yaml
  - patches/dma/dma2d_l4+.yaml
  - patches/usb_otg/otg_fs_l4+.yaml
  - patches/sai/sai_l4+.yaml
  - patches/sai/sai_v1.yaml
  - fields/sai/sai.yaml
  - collect/sai/ch.yaml
  - patches/dfsdm/dfsdm_l4+.yaml
  - fields/dfsdm/dfsdm.yaml
  - collect/dfsdm/v1.yaml
  - patches/dac/dac_l4+.yaml
  - fields/dac/dac_l4+.yaml
  - patches/comp/l4xx_comp_reg_rename.yaml
  - fields/comp/comp_l4+.yaml
  - fields/dma/dma_v1.yaml
  - collect/dma/v1.yaml
  - fields/dma/dmamux_wl.yaml
  - collect/dma/dmamux.yaml
  - patches/syscfg/l4+.yaml
  - fields/syscfg/syscfg_l4+.yaml
  - patches/flash/l4+.yaml
  - fields/flash/flash_l4+.yaml
  - patches/rcc/l4+.yaml
  - fields/rcc/rcc_l4+.yaml
  - patches/tim/group.yaml
  - fields/pwr/pwr_l4+.yaml
  - patches/dcmi/dcmi.yaml
  - fields/dcmi/dcmi.yaml
  - patches/pssi/pssi.yaml
  - fields/pssi/pssi.yaml
