Info: Generated by version: 24.3 build 212
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt0362_12132140114206938435.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_one_ch.ip --synthesis=VERILOG --output-directory=/tmp/alt0362_12132140114206938435.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_one_ch --family="Agilex 7" --part=AGIB027R29A1E2VR3
Warning: emif_cal: Used altera_emif_cal 2.7.5 (instead of 2.7.2)
Warning: emif_cal_one_ch.interface_requirements: Your system is missing the required interface "cal_debug_clk". Either export the interface, or edit your definitions in the Interface Requirements tab."
Warning: emif_cal_one_ch.interface_requirements: Your system is missing the required interface "cal_debug_reset_n". Either export the interface, or edit your definitions in the Interface Requirements tab."
Info: emif_cal_one_ch: "Transforming system: emif_cal_one_ch"
Info: emif_cal_one_ch: "Naming system components in system: emif_cal_one_ch"
Info: emif_cal_one_ch: "Processing generation queue"
Info: emif_cal_one_ch: "Generating: emif_cal_one_ch"
Info: emif_cal_one_ch: "Generating: emif_cal_one_ch_altera_emif_cal_275_yfozw6a"
Info: emif_cal_one_ch: "Generating: emif_cal_one_ch_altera_emif_cal_iossm_275_wgkfmyq"
Info: emif_cal_one_ch: Done "emif_cal_one_ch" with 3 modules, 11 files
Info: Finished: Create HDL design files for synthesis
