Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : register_gpt
Version: T-2022.03-SP2
Date   : Thu May 15 22:33:53 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.30
  Critical Path Slack:          -0.25
  Critical Path Clk Period:      0.10
  Total Negative Slack:       -228.14
  No. of Violating Paths:      992.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          0.46
  Critical Path Slack:          -0.36
  Critical Path Clk Period:       n/a
  Total Negative Slack:        -23.05
  No. of Violating Paths:       64.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               4609
  Buf/Inv Cell Count:             928
  Buf Cell Count:                 494
  Inv Cell Count:                 434
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3617
  Sequential Cell Count:          992
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4202.800092
  Noncombinational Area:  5277.440170
  Buf/Inv Area:            668.723994
  Total Buffer Area:           426.13
  Total Inverter Area:         242.59
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              9480.240262
  Design Area:            9480.240262


  Design Rules
  -----------------------------------
  Total Number of Nets:          5657
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.73
  Logic Optimization:                 23.54
  Mapping Optimization:               25.23
  -----------------------------------------
  Overall Compile Time:               50.89
  Overall Compile Wall Clock Time:    51.27

  --------------------------------------------------------------------

  Design  WNS: 0.36  TNS: 251.19  Number of Violating Paths: 1056


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
