

================================================================
== Synthesis Summary Report of 'array_io'
================================================================
+ General Information: 
    * Date:           Wed Oct 12 10:42:49 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        LabA_3
    * Solution:       solution7 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |   Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |            |     |
    |   & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ array_io  |     -|  0.68|       10|  40.000|         -|       11|     -|        no|     -|   -|  979 (~0%)|  2317 (~0%)|    -|
    +------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| d_i_0_address0 | 4        |
| d_i_0_address1 | 4        |
| d_i_0_q0       | 16       |
| d_i_0_q1       | 16       |
| d_i_1_address0 | 4        |
| d_i_1_address1 | 4        |
| d_i_1_q0       | 16       |
| d_i_1_q1       | 16       |
| d_o_0_address0 | 3        |
| d_o_0_address1 | 3        |
| d_o_0_d0       | 16       |
| d_o_0_d1       | 16       |
| d_o_1_address0 | 3        |
| d_o_1_address1 | 3        |
| d_o_1_d0       | 16       |
| d_o_1_d1       | 16       |
| d_o_2_address0 | 3        |
| d_o_2_address1 | 3        |
| d_o_2_d0       | 16       |
| d_o_2_d1       | 16       |
| d_o_3_address0 | 3        |
| d_o_3_address1 | 3        |
| d_o_3_d0       | 16       |
| d_o_3_d1       | 16       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| d_o      | out       | short*   |
| d_i      | in        | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| d_o      | d_o_0_address0 | port    | offset   |
| d_o      | d_o_0_ce0      | port    |          |
| d_o      | d_o_0_we0      | port    |          |
| d_o      | d_o_0_d0       | port    |          |
| d_o      | d_o_0_address1 | port    | offset   |
| d_o      | d_o_0_ce1      | port    |          |
| d_o      | d_o_0_we1      | port    |          |
| d_o      | d_o_0_d1       | port    |          |
| d_o      | d_o_1_address0 | port    | offset   |
| d_o      | d_o_1_ce0      | port    |          |
| d_o      | d_o_1_we0      | port    |          |
| d_o      | d_o_1_d0       | port    |          |
| d_o      | d_o_1_address1 | port    | offset   |
| d_o      | d_o_1_ce1      | port    |          |
| d_o      | d_o_1_we1      | port    |          |
| d_o      | d_o_1_d1       | port    |          |
| d_o      | d_o_2_address0 | port    | offset   |
| d_o      | d_o_2_ce0      | port    |          |
| d_o      | d_o_2_we0      | port    |          |
| d_o      | d_o_2_d0       | port    |          |
| d_o      | d_o_2_address1 | port    | offset   |
| d_o      | d_o_2_ce1      | port    |          |
| d_o      | d_o_2_we1      | port    |          |
| d_o      | d_o_2_d1       | port    |          |
| d_o      | d_o_3_address0 | port    | offset   |
| d_o      | d_o_3_ce0      | port    |          |
| d_o      | d_o_3_we0      | port    |          |
| d_o      | d_o_3_d0       | port    |          |
| d_o      | d_o_3_address1 | port    | offset   |
| d_o      | d_o_3_ce1      | port    |          |
| d_o      | d_o_3_we1      | port    |          |
| d_o      | d_o_3_d1       | port    |          |
| d_i      | d_i_0_address0 | port    | offset   |
| d_i      | d_i_0_ce0      | port    |          |
| d_i      | d_i_0_q0       | port    |          |
| d_i      | d_i_0_address1 | port    | offset   |
| d_i      | d_i_0_ce1      | port    |          |
| d_i      | d_i_0_q1       | port    |          |
| d_i      | d_i_1_address0 | port    | offset   |
| d_i      | d_i_1_ce0      | port    |          |
| d_i      | d_i_1_q0       | port    |          |
| d_i      | d_i_1_address1 | port    | offset   |
| d_i      | d_i_1_ce1      | port    |          |
| d_i      | d_i_1_q1       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+-------------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------+-----+--------+-------------+-----+--------+---------+
| + array_io               | 0   |        |             |     |        |         |
|   add_ln69_fu_730_p2     | -   |        | add_ln69    | add | fabric | 0       |
|   add_ln69_1_fu_745_p2   | -   |        | add_ln69_1  | add | fabric | 0       |
|   add_ln69_2_fu_808_p2   | -   |        | add_ln69_2  | add | fabric | 0       |
|   add_ln69_3_fu_822_p2   | -   |        | add_ln69_3  | add | fabric | 0       |
|   add_ln69_4_fu_968_p2   | -   |        | add_ln69_4  | add | fabric | 0       |
|   add_ln69_5_fu_982_p2   | -   |        | add_ln69_5  | add | fabric | 0       |
|   add_ln69_6_fu_1130_p2  | -   |        | add_ln69_6  | add | fabric | 0       |
|   add_ln69_7_fu_1144_p2  | -   |        | add_ln69_7  | add | fabric | 0       |
|   add_ln69_8_fu_752_p2   | -   |        | add_ln69_8  | add | fabric | 0       |
|   add_ln69_9_fu_758_p2   | -   |        | add_ln69_9  | add | fabric | 0       |
|   add_ln69_10_fu_834_p2  | -   |        | add_ln69_10 | add | fabric | 0       |
|   add_ln69_11_fu_840_p2  | -   |        | add_ln69_11 | add | fabric | 0       |
|   add_ln69_12_fu_996_p2  | -   |        | add_ln69_12 | add | fabric | 0       |
|   add_ln69_13_fu_1002_p2 | -   |        | add_ln69_13 | add | fabric | 0       |
|   add_ln69_14_fu_1158_p2 | -   |        | add_ln69_14 | add | fabric | 0       |
|   add_ln69_15_fu_1164_p2 | -   |        | add_ln69_15 | add | fabric | 0       |
|   add_ln69_16_fu_846_p2  | -   |        | add_ln69_16 | add | fabric | 0       |
|   add_ln69_17_fu_852_p2  | -   |        | add_ln69_17 | add | fabric | 0       |
|   add_ln69_18_fu_1008_p2 | -   |        | add_ln69_18 | add | fabric | 0       |
|   add_ln69_19_fu_1013_p2 | -   |        | add_ln69_19 | add | fabric | 0       |
|   add_ln69_20_fu_1170_p2 | -   |        | add_ln69_20 | add | fabric | 0       |
|   add_ln69_21_fu_1175_p2 | -   |        | add_ln69_21 | add | fabric | 0       |
|   add_ln69_22_fu_1292_p2 | -   |        | add_ln69_22 | add | fabric | 0       |
|   add_ln69_23_fu_1297_p2 | -   |        | add_ln69_23 | add | fabric | 0       |
|   add_ln67_1_fu_776_p2   | -   |        | add_ln67_1  | add | fabric | 0       |
|   add_ln67_2_fu_872_p2   | -   |        | add_ln67_2  | add | fabric | 0       |
|   add_ln69_24_fu_894_p2  | -   |        | add_ln69_24 | add | fabric | 0       |
|   add_ln67_5_fu_786_p2   | -   |        | add_ln67_5  | add | fabric | 0       |
|   add_ln67_6_fu_907_p2   | -   |        | add_ln67_6  | add | fabric | 0       |
|   add_ln69_25_fu_929_p2  | -   |        | add_ln69_25 | add | fabric | 0       |
|   add_ln67_9_fu_938_p2   | -   |        | add_ln67_9  | add | fabric | 0       |
|   add_ln67_10_fu_1032_p2 | -   |        | add_ln67_10 | add | fabric | 0       |
|   add_ln69_26_fu_1054_p2 | -   |        | add_ln69_26 | add | fabric | 0       |
|   add_ln67_13_fu_948_p2  | -   |        | add_ln67_13 | add | fabric | 0       |
|   add_ln67_14_fu_1068_p2 | -   |        | add_ln67_14 | add | fabric | 0       |
|   add_ln69_27_fu_1090_p2 | -   |        | add_ln69_27 | add | fabric | 0       |
|   add_ln67_17_fu_1100_p2 | -   |        | add_ln67_17 | add | fabric | 0       |
|   add_ln67_18_fu_1194_p2 | -   |        | add_ln67_18 | add | fabric | 0       |
|   add_ln69_28_fu_1216_p2 | -   |        | add_ln69_28 | add | fabric | 0       |
|   add_ln67_21_fu_1110_p2 | -   |        | add_ln67_21 | add | fabric | 0       |
|   add_ln67_22_fu_1230_p2 | -   |        | add_ln67_22 | add | fabric | 0       |
|   add_ln69_29_fu_1252_p2 | -   |        | add_ln69_29 | add | fabric | 0       |
|   add_ln67_25_fu_1262_p2 | -   |        | add_ln67_25 | add | fabric | 0       |
|   add_ln67_26_fu_1310_p2 | -   |        | add_ln67_26 | add | fabric | 0       |
|   add_ln69_30_fu_1332_p2 | -   |        | add_ln69_30 | add | fabric | 0       |
|   add_ln67_29_fu_1272_p2 | -   |        | add_ln67_29 | add | fabric | 0       |
|   add_ln67_30_fu_1346_p2 | -   |        | add_ln67_30 | add | fabric | 0       |
|   add_ln69_31_fu_1368_p2 | -   |        | add_ln69_31 | add | fabric | 0       |
+--------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------+----------------------------------------------------+
| Type            | Options                           | Location                                           |
+-----------------+-----------------------------------+----------------------------------------------------+
| array_partition | variable=d_i block factor=2 dim=1 | LabA_3/solution7/directives.tcl:9 in array_io, d_i |
| array_partition | variable=d_o block factor=4 dim=1 | LabA_3/solution7/directives.tcl:7 in array_io, d_o |
| unroll          |                                   | LabA_3/solution7/directives.tcl:8 in array_io      |
+-----------------+-----------------------------------+----------------------------------------------------+


