#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jun 24 15:53:47 2016
# Process ID: 32117
# Current directory: /home/josefonseca/Documents/thesis/verilog/dot_prod
# Command line: vivado
# Log file: /home/josefonseca/Documents/thesis/verilog/dot_prod/vivado.log
# Journal file: /home/josefonseca/Documents/thesis/verilog/dot_prod/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Synth_dot_prod /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property simulator_language Verilog [current_project]
add_files -norecurse /home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v
file mkdir /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.srcs/constrs_1/new
close [ open /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.srcs/constrs_1/new/dot_prod_timing.xdc w ]
add_files -fileset constrs_1 /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.srcs/constrs_1/new/dot_prod_timing.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property strategy Flow_PerfOptimized_high [get_runs synth_1]
set_property strategy Performance_ExplorePostRoutePhysOpt [get_runs impl_1]
launch_runs impl_1
[Fri Jun 24 15:57:30 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_1/runme.log
[Fri Jun 24 15:57:30 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_1/runme.log
create_run synth_2 -flow {Vivado Synthesis 2015} -strategy Flow_PerfOptimized_high
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z020clg484-1
current_run [get_runs synth_2]
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_2]
launch_runs impl_2
[Fri Jun 24 15:59:17 2016] Launched synth_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_2/runme.log
[Fri Jun 24 15:59:17 2016] Launched impl_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2
[Fri Jun 24 16:02:06 2016] Launched synth_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_2/runme.log
[Fri Jun 24 16:02:06 2016] Launched impl_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2
[Fri Jun 24 16:03:50 2016] Launched synth_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_2/runme.log
[Fri Jun 24 16:03:50 2016] Launched impl_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_2/runme.log
reset_run impl_2 -noclean_dir 
reset_run synth_2
launch_runs impl_2
[Fri Jun 24 16:05:21 2016] Launched synth_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_2/runme.log
[Fri Jun 24 16:05:21 2016] Launched impl_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2
[Fri Jun 24 16:08:00 2016] Launched synth_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_2/runme.log
[Fri Jun 24 16:08:00 2016] Launched impl_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2
[Fri Jun 24 16:10:17 2016] Launched synth_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_2/runme.log
[Fri Jun 24 16:10:17 2016] Launched impl_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2
[Fri Jun 24 16:12:49 2016] Launched synth_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_2/runme.log
[Fri Jun 24 16:12:49 2016] Launched impl_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2
[Fri Jun 24 16:14:58 2016] Launched synth_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_2/runme.log
[Fri Jun 24 16:14:58 2016] Launched impl_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_2/runme.log
create_run impl_3 -parent_run synth_2 -flow {Vivado Implementation 2015} -strategy {Vivado Implementation Defaults}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7z020clg484-1
current_run [get_runs impl_3]
set_property strategy Performance_RefinePlacement [get_runs impl_3]
launch_runs impl_3
[Fri Jun 24 16:17:43 2016] Launched impl_3...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_3/runme.log
create_run synth_3 -flow {Vivado Synthesis 2015} -strategy Flow_PerfOptimized_high
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z020clg484-1
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_3]
current_run [get_runs synth_3]
set_property {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} {} [get_runs synth_3]
launch_runs impl_4
[Fri Jun 24 16:20:01 2016] Launched synth_3...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_3/runme.log
[Fri Jun 24 16:20:01 2016] Launched impl_4...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_4/runme.log
create_run synth_4 -flow {Vivado Synthesis 2015} -strategy Flow_PerfOptimized_high
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z020clg484-1
current_run [get_runs synth_4]
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_4]
launch_runs impl_5
[Fri Jun 24 16:21:39 2016] Launched synth_4...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_4/runme.log
[Fri Jun 24 16:21:39 2016] Launched impl_5...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_5/runme.log
create_run impl_6 -parent_run synth_4 -flow {Vivado Implementation 2015} -strategy {Vivado Implementation Defaults}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7z020clg484-1
current_run [get_runs impl_6]
set_property strategy Performance_ExplorePostRoutePhysOpt [get_runs impl_6]
launch_runs impl_6
[Fri Jun 24 16:24:46 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_6/runme.log
reset_run synth_4
launch_runs impl_6
[Fri Jun 24 16:27:39 2016] Launched synth_4...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_4/runme.log
[Fri Jun 24 16:27:39 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_6/runme.log
reset_run synth_4
launch_runs impl_6
[Fri Jun 24 16:31:12 2016] Launched synth_4...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_4/runme.log
[Fri Jun 24 16:31:12 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_6/runme.log
reset_run synth_4
launch_runs impl_6
[Fri Jun 24 16:34:25 2016] Launched synth_4...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_4/runme.log
[Fri Jun 24 16:34:25 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_6/runme.log
reset_run synth_4
launch_runs impl_6
[Fri Jun 24 16:38:28 2016] Launched synth_4...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_4/runme.log
[Fri Jun 24 16:38:28 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_6/runme.log
reset_run synth_4
launch_runs impl_6
[Fri Jun 24 16:41:16 2016] Launched synth_4...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_4/runme.log
[Fri Jun 24 16:41:16 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_6/runme.log
reset_run synth_4
launch_runs impl_6
[Fri Jun 24 16:44:27 2016] Launched synth_4...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/synth_4/runme.log
[Fri Jun 24 16:44:27 2016] Launched impl_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_6/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 24 16:49:24 2016...
