<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab2FinalDesign.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_tb_vhd_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_tb_vhd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_tb_vhd_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BiggerBlackerBox.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BiggerBlackerBox.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BiggerBlackerBox.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BiggerBlackerBox.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BiggerBlackerBox.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BiggerBlackerBox.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BiggerBlackerBox_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BiggerBlackerBox_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BiggerBlackerBox_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BiggerBlackerBox_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1455496640" xil_pn:in_ck="-5795918741519704725" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1455496640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
<<<<<<< HEAD
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
=======
      <status xil_pn:value="InputAdded"/>
>>>>>>> origin/master
      <outfile xil_pn:name="../ALU/alu_arithmetic_unit.vhd"/>
      <outfile xil_pn:name="../ALU/alu_logic_unit.vhd"/>
      <outfile xil_pn:name="../ALU/alu_mux.vhd"/>
      <outfile xil_pn:name="../ALU/alu_shift_unit.vhd"/>
      <outfile xil_pn:name="../ALU/alu_tb.vhd"/>
      <outfile xil_pn:name="../ALU/alu_toplevel.vhd"/>
      <outfile xil_pn:name="../ALU/load_store_unit.vhd"/>
      <outfile xil_pn:name="../Button/button_controller.vhd"/>
      <outfile xil_pn:name="../Button/debounce.vhd"/>
      <outfile xil_pn:name="../Counter/clk2Hz.vhd"/>
      <outfile xil_pn:name="../Counter/clk4Hz.vhd"/>
      <outfile xil_pn:name="../Counter/counter.vhd"/>
      <outfile xil_pn:name="../Counter/counter_toplevel.vhd"/>
      <outfile xil_pn:name="../Counter/mux_2to1.vhd"/>
      <outfile xil_pn:name="../SevenSegmentDisplay/SevenSeg.vhd"/>
      <outfile xil_pn:name="../SevenSegmentDisplay/SevenSeg_toplevel.vhd"/>
      <outfile xil_pn:name="BiggerBlackerBox.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1455422562" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-659752869227274002" xil_pn:start_ts="1455422562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455422562" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8834956269401399696" xil_pn:start_ts="1455422562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455422562" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4272170586931591848" xil_pn:start_ts="1455422562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455496640" xil_pn:in_ck="-5795918741519704725" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1455496640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
<<<<<<< HEAD
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
=======
      <status xil_pn:value="OutOfDateForPredecessor"/>
>>>>>>> origin/master
      <outfile xil_pn:name="../ALU/alu_arithmetic_unit.vhd"/>
      <outfile xil_pn:name="../ALU/alu_logic_unit.vhd"/>
      <outfile xil_pn:name="../ALU/alu_mux.vhd"/>
      <outfile xil_pn:name="../ALU/alu_shift_unit.vhd"/>
      <outfile xil_pn:name="../ALU/alu_tb.vhd"/>
      <outfile xil_pn:name="../ALU/alu_toplevel.vhd"/>
      <outfile xil_pn:name="../ALU/load_store_unit.vhd"/>
      <outfile xil_pn:name="../Button/button_controller.vhd"/>
      <outfile xil_pn:name="../Button/debounce.vhd"/>
      <outfile xil_pn:name="../Counter/clk2Hz.vhd"/>
      <outfile xil_pn:name="../Counter/clk4Hz.vhd"/>
      <outfile xil_pn:name="../Counter/counter.vhd"/>
      <outfile xil_pn:name="../Counter/counter_toplevel.vhd"/>
      <outfile xil_pn:name="../Counter/mux_2to1.vhd"/>
      <outfile xil_pn:name="../SevenSegmentDisplay/SevenSeg.vhd"/>
      <outfile xil_pn:name="../SevenSegmentDisplay/SevenSeg_toplevel.vhd"/>
      <outfile xil_pn:name="BiggerBlackerBox.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1455496649" xil_pn:in_ck="-5795918741519704725" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1023566287280750082" xil_pn:start_ts="1455496640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
<<<<<<< HEAD
=======
      <status xil_pn:value="OutOfDateForProperties"/>
>>>>>>> origin/master
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_tb_vhd_beh.prj"/>
      <outfile xil_pn:name="ALU_tb_vhd_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1455496650" xil_pn:in_ck="-5355031250265062105" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3034397407803597557" xil_pn:start_ts="1455496649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
<<<<<<< HEAD
=======
      <status xil_pn:value="OutOfDateForProperties"/>
>>>>>>> origin/master
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_tb_vhd_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1455649498" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1455649498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455649498" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3225061723425757266" xil_pn:start_ts="1455649498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455649498" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4272170586931591848" xil_pn:start_ts="1455649498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455649498" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1455649498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455649498" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3369491687217910672" xil_pn:start_ts="1455649498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455649498" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1455649498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455649498" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5676881288127583714" xil_pn:start_ts="1455649498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455649661" xil_pn:in_ck="3771162193489533202" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8515940893648751797" xil_pn:start_ts="1455649638">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BiggerBlackerBox.lso"/>
      <outfile xil_pn:name="BiggerBlackerBox.ngr"/>
      <outfile xil_pn:name="BiggerBlackerBox.prj"/>
      <outfile xil_pn:name="BiggerBlackerBox.syr"/>
      <outfile xil_pn:name="BiggerBlackerBox.xst"/>
      <outfile xil_pn:name="BiggerBlackerBox_vhdl.prj"/>
      <outfile xil_pn:name="BiggerBlackerBox_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1455649506" xil_pn:in_ck="-297000577783841685" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-557542618109533755" xil_pn:start_ts="1455649506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
