Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 12 11:03:18 2023
| Host         : ECE419-GV259R3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab03_top_control_sets_placed.rpt
| Design       : lab03_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           17 |
| Yes          | No                    | No                     |              33 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                 |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | rst_IBUF                                      | U_TSCTL/Inst_TWICtl/int_Rst0      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0 |                                   |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG | U_TSCTL/retryCnt[3]_i_2_n_0                   | U_TSCTL/retryCnt[3]_i_1_n_0       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_segment/U_ENB/E[0]                          | U_segment/U_CT/q[3]_i_1_n_0       |                1 |              4 |         4.00 |
|  U_TSCTL/E[0]  |                                               |                                   |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                               | U_TSCTL/Inst_TWICtl/busFreeCnt0_1 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | U_TSCTL/Inst_TWICtl/sclCnt[7]_i_2_n_0         | U_TSCTL/Inst_TWICtl/sclCnt0_0     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0       |                                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | U_TSCTL/Inst_TWICtl/state_reg[2]              |                                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | U_TSCTL/Inst_TWICtl/E[0]                      |                                   |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG |                                               | U_TSCTL/clear                     |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                               | U_segment/U_ENB/q[0]_i_1_n_0      |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                               | U_TSCTL/Inst_TWICtl/timeOutCnt0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                               |                                   |               12 |             23 |         1.92 |
+----------------+-----------------------------------------------+-----------------------------------+------------------+----------------+--------------+


