{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525960548761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525960548762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 10:55:48 2018 " "Processing started: Thu May 10 10:55:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525960548762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525960548762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PortaoGaragem -c PortaoGaragem " "Command: quartus_map --read_settings_files=on --write_settings_files=off PortaoGaragem -c PortaoGaragem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525960548762 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1525960549064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PortaoGaragem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PortaoGaragem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortaoGaragem-rtl " "Found design unit 1: PortaoGaragem-rtl" {  } { { "PortaoGaragem.vhd" "" { Text "/home/allu/Documentos/QuartusProjects/PortaoGaragem/PortaoGaragem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525960563639 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortaoGaragem " "Found entity 1: PortaoGaragem" {  } { { "PortaoGaragem.vhd" "" { Text "/home/allu/Documentos/QuartusProjects/PortaoGaragem/PortaoGaragem.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525960563639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525960563639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PortaoGaragem " "Elaborating entity \"PortaoGaragem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525960563702 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state PortaoGaragem.vhd(32) " "VHDL Process Statement warning at PortaoGaragem.vhd(32): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "PortaoGaragem.vhd" "" { Text "/home/allu/Documentos/QuartusProjects/PortaoGaragem/PortaoGaragem.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525960563703 "|PortaoGaragem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.FECHANDO PortaoGaragem.vhd(32) " "Inferred latch for \"next_state.FECHANDO\" at PortaoGaragem.vhd(32)" {  } { { "PortaoGaragem.vhd" "" { Text "/home/allu/Documentos/QuartusProjects/PortaoGaragem/PortaoGaragem.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525960563704 "|PortaoGaragem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.FECHADO PortaoGaragem.vhd(32) " "Inferred latch for \"next_state.FECHADO\" at PortaoGaragem.vhd(32)" {  } { { "PortaoGaragem.vhd" "" { Text "/home/allu/Documentos/QuartusProjects/PortaoGaragem/PortaoGaragem.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525960563704 "|PortaoGaragem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ABRINDO PortaoGaragem.vhd(32) " "Inferred latch for \"next_state.ABRINDO\" at PortaoGaragem.vhd(32)" {  } { { "PortaoGaragem.vhd" "" { Text "/home/allu/Documentos/QuartusProjects/PortaoGaragem/PortaoGaragem.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525960563704 "|PortaoGaragem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ABERTO PortaoGaragem.vhd(32) " "Inferred latch for \"next_state.ABERTO\" at PortaoGaragem.vhd(32)" {  } { { "PortaoGaragem.vhd" "" { Text "/home/allu/Documentos/QuartusProjects/PortaoGaragem/PortaoGaragem.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525960563704 "|PortaoGaragem"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525960564237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525960564503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525960564503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525960564613 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525960564613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525960564613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525960564613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525960564619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 10:56:04 2018 " "Processing ended: Thu May 10 10:56:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525960564619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525960564619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525960564619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525960564619 ""}
