Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date             : Thu Jun 02 19:43:18 2016
| Host             : radar-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file example_top_power_routed.rpt -pb example_top_power_summary_routed.pb
| Design           : example_top
| Device           : xc7k325tffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.381 |
| Dynamic (W)              | 1.213 |
| Device Static (W)        | 0.168 |
| Total Off-Chip Power (W) | 0.440 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 82.5  |
| Junction Temperature (C) | 27.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.001 |        2 |       --- |             --- |
| Slice Logic              |     0.006 |    62183 |       --- |             --- |
|   LUT as Logic           |     0.006 |    19996 |    203800 |            9.81 |
|   Register               |    <0.001 |    27569 |    407600 |            6.76 |
|   CARRY4                 |    <0.001 |      626 |     50950 |            1.22 |
|   F7/F8 Muxes            |    <0.001 |     1526 |    203800 |            0.74 |
|   LUT as Distributed RAM |    <0.001 |     1840 |     64000 |            2.87 |
|   LUT as Shift Register  |    <0.001 |     2251 |     64000 |            3.51 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.37 |
|   Others                 |     0.000 |     1835 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       208 |            0.48 |
| Signals                  |     0.009 |    45711 |       --- |             --- |
| Block RAM                |    <0.001 |       37 |       445 |            8.31 |
| MMCM                     |     0.104 |        2 |        10 |           20.00 |
| PLL                      |     0.047 |        1 |        10 |           10.00 |
| I/O                      |     1.025 |      118 |       500 |           23.60 |
| PHASER                   |     0.020 |        3 |       --- |             --- |
|   PHASER_REF             |     0.019 |        3 |       --- |             --- |
|   PHASER_OUT             |    <0.001 |       11 |       --- |             --- |
|   PHASER_IN              |    <0.001 |        8 |       --- |             --- |
|   OUT_FIFO               |    <0.001 |       11 |       --- |             --- |
|   IN_FIFO                |    <0.001 |        8 |       --- |             --- |
|   PHY_CONTROL            |    <0.001 |        3 |       --- |             --- |
| XADC                     |     0.000 |        1 |       --- |             --- |
| Static Power             |     0.168 |          |           |                 |
| Total                    |     1.381 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.100 |       0.025 |      0.075 |
| Vccaux    |       1.800 |     0.123 |       0.095 |      0.029 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.688 |       0.687 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       2.000 |     0.214 |       0.214 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+--------------------------------+-----------------+
| Clock                                                   | Domain                         | Constraint (ns) |
+---------------------------------------------------------+--------------------------------+-----------------+
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/bscan_inst/UPDATE |            60.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/bscan_inst/DRCK   |            30.0 |
+---------------------------------------------------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------+-----------+
| Name                                                                     | Power (W) |
+--------------------------------------------------------------------------+-----------+
| example_top                                                              |     1.213 |
|   CHIPSCOPE_INST.u_chk_win                                               |    <0.001 |
|     gen_ram_pi[0].u_pi_left_ram                                          |    <0.001 |
|     gen_ram_pi[0].u_pi_right_ram                                         |    <0.001 |
|     gen_ram_pi[1].u_pi_left_ram                                          |    <0.001 |
|     gen_ram_pi[1].u_pi_right_ram                                         |    <0.001 |
|     gen_ram_pi[2].u_pi_left_ram                                          |    <0.001 |
|     gen_ram_pi[2].u_pi_right_ram                                         |    <0.001 |
|     gen_ram_pi[3].u_pi_left_ram                                          |    <0.001 |
|     gen_ram_pi[3].u_pi_right_ram                                         |    <0.001 |
|     gen_ram_pi[4].u_pi_left_ram                                          |    <0.001 |
|     gen_ram_pi[4].u_pi_right_ram                                         |    <0.001 |
|     gen_ram_pi[5].u_pi_left_ram                                          |    <0.001 |
|     gen_ram_pi[5].u_pi_right_ram                                         |    <0.001 |
|     gen_ram_po[0].u_po_left_ram                                          |    <0.001 |
|     gen_ram_po[0].u_po_right_ram                                         |    <0.001 |
|     gen_ram_po[1].u_po_left_ram                                          |    <0.001 |
|     gen_ram_po[1].u_po_right_ram                                         |    <0.001 |
|     gen_ram_po[2].u_po_left_ram                                          |    <0.001 |
|     gen_ram_po[2].u_po_right_ram                                         |    <0.001 |
|     gen_ram_po[3].u_po_left_ram                                          |    <0.001 |
|     gen_ram_po[3].u_po_right_ram                                         |    <0.001 |
|     gen_ram_po[4].u_po_left_ram                                          |    <0.001 |
|     gen_ram_po[4].u_po_right_ram                                         |    <0.001 |
|     gen_ram_po[5].u_po_left_ram                                          |    <0.001 |
|     gen_ram_po[5].u_po_right_ram                                         |    <0.001 |
|     gen_ram_po[6].u_po_left_ram                                          |    <0.001 |
|     gen_ram_po[6].u_po_right_ram                                         |    <0.001 |
|     gen_ram_po[7].u_po_left_ram                                          |    <0.001 |
|     gen_ram_po[7].u_po_right_ram                                         |    <0.001 |
|     gen_ram_po[8].u_po_left_ram                                          |    <0.001 |
|     gen_ram_po[8].u_po_right_ram                                         |    <0.001 |
|   CHIPSCOPE_INST.u_ila_ddrx_axi                                          |     0.002 |
|     inst                                                                 |     0.002 |
|       ila_core_inst                                                      |     0.002 |
|         ila_trace_memory_inst                                            |    <0.001 |
|           SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                  |    <0.001 |
|             inst_blk_mem_gen                                             |    <0.001 |
|               gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                 valid.cstr                                               |    <0.001 |
|                   ramloop[0].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[10].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[11].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[12].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[13].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[14].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[1].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[2].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[3].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[4].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[5].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[6].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[7].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[8].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[9].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|           SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory                  |    <0.001 |
|             inst_blk_mem_gen                                             |    <0.001 |
|               gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                 valid.cstr                                               |    <0.001 |
|                   ramloop[0].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[10].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[11].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[12].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[13].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[14].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[1].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[2].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[3].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[4].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[5].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[6].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[7].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[8].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[9].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|           SUBCORE_RAM.trace_block_memory                                 |    <0.001 |
|             inst_blk_mem_gen                                             |    <0.001 |
|               gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                 valid.cstr                                               |    <0.001 |
|                   ramloop[0].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[1].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[2].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[3].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[4].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[5].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|                   ramloop[6].ram.r                                       |    <0.001 |
|                     prim_noinit.ram                                      |    <0.001 |
|         u_ila_cap_ctrl                                                   |    <0.001 |
|           U_CDONE                                                        |    <0.001 |
|           U_NS0                                                          |    <0.001 |
|           U_NS1                                                          |    <0.001 |
|           u_cap_addrgen                                                  |    <0.001 |
|             U_CMPRESET                                                   |    <0.001 |
|             u_cap_sample_counter                                         |    <0.001 |
|               U_SCE                                                      |    <0.001 |
|               U_SCMPCE                                                   |     0.000 |
|               U_SCRST                                                    |    <0.001 |
|               u_scnt_cmp                                                 |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst            |    <0.001 |
|                   DUT                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |    <0.001 |
|                       u_srlA                                             |    <0.001 |
|                       u_srlB                                             |    <0.001 |
|                       u_srlC                                             |    <0.001 |
|                       u_srlD                                             |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |    <0.001 |
|                       u_srlA                                             |    <0.001 |
|                       u_srlB                                             |    <0.001 |
|                       u_srlC                                             |    <0.001 |
|                       u_srlD                                             |    <0.001 |
|             u_cap_window_counter                                         |    <0.001 |
|               U_WCE                                                      |     0.000 |
|               U_WHCMPCE                                                  |    <0.001 |
|               U_WLCMPCE                                                  |    <0.001 |
|               u_wcnt_hcmp                                                |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst            |    <0.001 |
|                   DUT                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |    <0.001 |
|                       u_srlA                                             |    <0.001 |
|                       u_srlB                                             |     0.000 |
|                       u_srlC                                             |    <0.001 |
|                       u_srlD                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |    <0.001 |
|                       u_srlA                                             |    <0.001 |
|                       u_srlB                                             |    <0.001 |
|                       u_srlC                                             |    <0.001 |
|                       u_srlD                                             |    <0.001 |
|               u_wcnt_lcmp                                                |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst            |    <0.001 |
|                   DUT                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |    <0.001 |
|                       u_srlA                                             |    <0.001 |
|                       u_srlB                                             |     0.000 |
|                       u_srlC                                             |    <0.001 |
|                       u_srlD                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |    <0.001 |
|                       u_srlA                                             |    <0.001 |
|                       u_srlB                                             |    <0.001 |
|                       u_srlC                                             |    <0.001 |
|                       u_srlD                                             |    <0.001 |
|         u_ila_regs                                                       |     0.001 |
|           MU_SRL[0].mu_srl_reg                                           |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                           |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                           |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[32].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[33].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[34].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[35].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[36].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[37].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[38].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[39].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                           |    <0.001 |
|           MU_SRL[40].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[41].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[42].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[43].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[44].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[45].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[46].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[47].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[48].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[49].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                           |    <0.001 |
|           MU_SRL[50].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[51].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[52].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[53].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[54].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[55].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[56].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[57].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[58].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[59].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                           |    <0.001 |
|           MU_SRL[60].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[61].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[62].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[63].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[64].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[65].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[66].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[67].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[68].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[69].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                           |    <0.001 |
|           MU_SRL[70].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[71].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[72].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[73].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[74].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[75].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[76].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[77].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[78].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[79].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                           |    <0.001 |
|           MU_SRL[80].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[81].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[82].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[83].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[84].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[85].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[86].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[87].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[88].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[89].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                           |    <0.001 |
|           MU_SRL[90].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[91].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[92].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[93].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[94].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                           |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                           |    <0.001 |
|           U_XSDB_SLAVE                                                   |    <0.001 |
|           reg_15                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                           |    <0.001 |
|           reg_16                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                           |    <0.001 |
|           reg_17                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                           |    <0.001 |
|           reg_18                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                           |    <0.001 |
|           reg_19                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                           |    <0.001 |
|           reg_1a                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                           |    <0.001 |
|           reg_6                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                           |    <0.001 |
|           reg_7                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                           |    <0.001 |
|           reg_8                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                         |    <0.001 |
|           reg_80                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                           |    <0.001 |
|           reg_81                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                           |    <0.001 |
|           reg_82                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                           |    <0.001 |
|           reg_83                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                           |    <0.001 |
|           reg_84                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                           |    <0.001 |
|           reg_85                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                           |    <0.001 |
|           reg_88d                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                         |    <0.001 |
|           reg_9                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                         |    <0.001 |
|           reg_srl_fff                                                    |    <0.001 |
|           reg_stream_ffd                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                           |    <0.001 |
|           reg_stream_ffe                                                 |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                         |     0.000 |
|         u_ila_reset_ctrl                                                 |    <0.001 |
|           arm_detection_inst                                             |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                     |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                    |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                    |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                   |    <0.001 |
|           halt_detection_inst                                            |    <0.001 |
|         u_trig                                                           |    <0.001 |
|           U_TM                                                           |    <0.001 |
|             G_NMU[0].U_M                                                 |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[10].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[11].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[12].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[13].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[14].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[15].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[16].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[17].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[18].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[19].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[1].U_M                                                 |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[20].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[21].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[22].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[23].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[24].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[25].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[26].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[27].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[28].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[29].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[2].U_M                                                 |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[30].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[31].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[32].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[33].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[34].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[35].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[36].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[37].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[38].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[39].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[3].U_M                                                 |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[40].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[41].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[42].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[43].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[44].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[45].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[46].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[47].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[48].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[49].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[4].U_M                                                 |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[50].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[51].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[52].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[53].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[54].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[55].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[56].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[57].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[58].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[59].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[5].U_M                                                 |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[60].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[61].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[62].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[63].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[64].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[65].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[66].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[67].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[68].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[69].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[6].U_M                                                 |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[70].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[71].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[72].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[73].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[74].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[75].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|             G_NMU[76].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|             G_NMU[77].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|             G_NMU[78].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |     0.000 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |     0.000 |
|             G_NMU[79].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |     0.000 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |     0.000 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |     0.000 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[7].U_M                                                 |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[80].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[81].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[82].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[83].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[84].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[85].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[86].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[87].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[88].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[89].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[8].U_M                                                 |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[90].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[91].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[92].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[93].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[94].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|             G_NMU[9].U_M                                                 |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst              |    <0.001 |
|                 DUT                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                     u_srlA                                               |    <0.001 |
|                     u_srlB                                               |    <0.001 |
|                     u_srlC                                               |    <0.001 |
|                     u_srlD                                               |    <0.001 |
|           genblk1[0].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.cs_allx_typeA_inst                |    <0.001 |
|               DUT                                                        |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                   u_srlA                                                 |    <0.001 |
|                   u_srlB                                                 |    <0.001 |
|                   u_srlC                                                 |    <0.001 |
|                   u_srlD                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE            |    <0.001 |
|                   u_srlA                                                 |    <0.001 |
|                   u_srlB                                                 |     0.000 |
|                   u_srlC                                                 |    <0.001 |
|                   u_srlD                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE            |    <0.001 |
|                   u_srlA                                                 |    <0.001 |
|                   u_srlB                                                 |    <0.001 |
|                   u_srlC                                                 |     0.000 |
|                   u_srlD                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                   u_srlA                                                 |    <0.001 |
|                   u_srlB                                                 |     0.000 |
|                   u_srlC                                                 |    <0.001 |
|                   u_srlD                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |    <0.001 |
|                   u_srlA                                                 |    <0.001 |
|                   u_srlB                                                 |    <0.001 |
|                   u_srlC                                                 |     0.000 |
|                   u_srlD                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE             |    <0.001 |
|                   u_srlA                                                 |    <0.001 |
|                   u_srlB                                                 |    <0.001 |
|                   u_srlC                                                 |    <0.001 |
|                   u_srlD                                                 |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE             |    <0.001 |
|                   u_srlA                                                 |    <0.001 |
|                   u_srlB                                                 |    <0.001 |
|                   u_srlC                                                 |    <0.001 |
|                   u_srlD                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE             |    <0.001 |
|                   u_srlA                                                 |     0.000 |
|                   u_srlB                                                 |    <0.001 |
|                   u_srlC                                                 |    <0.001 |
|                   u_srlD                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE             |    <0.001 |
|                   u_srlA                                                 |    <0.001 |
|                   u_srlB                                                 |     0.000 |
|                   u_srlC                                                 |    <0.001 |
|                   u_srlD                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE             |    <0.001 |
|                   u_srlA                                                 |    <0.001 |
|                   u_srlB                                                 |    <0.001 |
|                   u_srlC                                                 |     0.000 |
|                   u_srlD                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE             |    <0.001 |
|                   u_srlA                                                 |    <0.001 |
|                   u_srlB                                                 |    <0.001 |
|                   u_srlC                                                 |    <0.001 |
|                   u_srlD                                                 |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE             |    <0.001 |
|                   u_srlA                                                 |    <0.001 |
|                   u_srlB                                                 |    <0.001 |
|                   u_srlC                                                 |    <0.001 |
|                   u_srlD                                                 |    <0.001 |
|         xsdb_memory_read_inst                                            |    <0.001 |
|   CHIPSCOPE_INST.u_vio_twm_ddrx                                          |    <0.001 |
|     inst                                                                 |    <0.001 |
|       DECODER_INST                                                       |    <0.001 |
|       PROBE_IN_INST                                                      |    <0.001 |
|       PROBE_IN_WIDTH_INST                                                |    <0.001 |
|       PROBE_OUT_ALL_INST                                                 |    <0.001 |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                   |    <0.001 |
|         G_PROBE_OUT[10].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[11].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[12].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[13].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[14].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[15].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[16].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[17].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[18].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[19].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[1].PROBE_OUT0_INST                                   |    <0.001 |
|         G_PROBE_OUT[20].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[21].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[22].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[23].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[24].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[25].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[26].PROBE_OUT0_INST                                  |    <0.001 |
|         G_PROBE_OUT[2].PROBE_OUT0_INST                                   |    <0.001 |
|         G_PROBE_OUT[3].PROBE_OUT0_INST                                   |    <0.001 |
|         G_PROBE_OUT[4].PROBE_OUT0_INST                                   |    <0.001 |
|         G_PROBE_OUT[5].PROBE_OUT0_INST                                   |    <0.001 |
|         G_PROBE_OUT[6].PROBE_OUT0_INST                                   |    <0.001 |
|         G_PROBE_OUT[7].PROBE_OUT0_INST                                   |    <0.001 |
|         G_PROBE_OUT[8].PROBE_OUT0_INST                                   |    <0.001 |
|         G_PROBE_OUT[9].PROBE_OUT0_INST                                   |    <0.001 |
|       PROBE_OUT_WIDTH_INST                                               |    <0.001 |
|       U_XSDB_SLAVE                                                       |    <0.001 |
|   dbg_hub                                                                |     0.002 |
|     inst                                                                 |     0.002 |
|       UUT_MASTER                                                         |     0.001 |
|         U_ICON_INTERFACE                                                 |     0.001 |
|           U_CMD1                                                         |    <0.001 |
|           U_CMD2                                                         |    <0.001 |
|           U_CMD3                                                         |    <0.001 |
|           U_CMD4                                                         |    <0.001 |
|           U_CMD5                                                         |    <0.001 |
|           U_CMD6_RD                                                      |    <0.001 |
|             U_RD_FIFO                                                    |    <0.001 |
|               SUBCORE_FIFO.xsdb_rdfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                            |    <0.001 |
|                   gconvfifo.rf                                           |    <0.001 |
|                     grf.rf                                               |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                         |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                       |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                       |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                       |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                         gr1.rfwft                                        |    <0.001 |
|                         gras.rsts                                        |    <0.001 |
|                         rpntr                                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                         gwas.wsts                                        |    <0.001 |
|                         wpntr                                            |    <0.001 |
|                       gntv_or_sync_fifo.mem                              |    <0.001 |
|                         gdm.dm                                           |    <0.001 |
|                           RAM_reg_0_15_0_5                               |    <0.001 |
|                           RAM_reg_0_15_12_15                             |    <0.001 |
|                           RAM_reg_0_15_6_11                              |    <0.001 |
|                       rstblk                                             |    <0.001 |
|           U_CMD6_WR                                                      |    <0.001 |
|             U_WR_FIFO                                                    |    <0.001 |
|               SUBCORE_FIFO.xsdb_wrfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                            |    <0.001 |
|                   gconvfifo.rf                                           |    <0.001 |
|                     grf.rf                                               |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                         |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                       |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                       |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                       |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                         gras.rsts                                        |    <0.001 |
|                         rpntr                                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                         gwas.wsts                                        |    <0.001 |
|                         wpntr                                            |    <0.001 |
|                       gntv_or_sync_fifo.mem                              |    <0.001 |
|                         gdm.dm                                           |    <0.001 |
|                           RAM_reg_0_15_0_5                               |    <0.001 |
|                           RAM_reg_0_15_12_15                             |    <0.001 |
|                           RAM_reg_0_15_6_11                              |    <0.001 |
|                       rstblk                                             |    <0.001 |
|           U_CMD7_CTL                                                     |    <0.001 |
|           U_CMD7_STAT                                                    |    <0.001 |
|           U_STATIC_STATUS                                                |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                        |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                   |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                            |    <0.001 |
|           U_CLR_ERROR_FLAG                                               |    <0.001 |
|           U_RD_ABORT_FLAG                                                |    <0.001 |
|           U_RD_REQ_FLAG                                                  |    <0.001 |
|           U_TIMER                                                        |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                    |    <0.001 |
|           U_RD_DIN_BUS_MUX                                               |    <0.001 |
|       U_ICON                                                             |    <0.001 |
|         U_CMD                                                            |    <0.001 |
|         U_STAT                                                           |    <0.001 |
|         U_SYNC                                                           |    <0.001 |
|       bscan_inst                                                         |    <0.001 |
|   u_axi4_tg_inst                                                         |    <0.001 |
|     axi4_wrapper_inst                                                    |    <0.001 |
|     traffic_gen_inst                                                     |    <0.001 |
|       addr_gen_inst                                                      |    <0.001 |
|       blen_gen_inst                                                      |    <0.001 |
|       data_gen_chk_inst                                                  |    <0.001 |
|   u_mig_7series_1                                                        |     1.207 |
|     u_mig_7series_1_mig                                                  |     1.207 |
|       temp_mon_enabled.u_tempmon                                         |    <0.001 |
|       u_ddr3_clk_ibuf                                                    |     0.000 |
|       u_ddr3_infrastructure                                              |     0.099 |
|       u_iodelay_ctrl                                                     |     0.052 |
|       u_memc_ui_top_axi                                                  |     1.056 |
|         mem_intfc0                                                       |     1.054 |
|           ddr_phy_top0                                                   |     1.053 |
|             u_ddr_calib_top                                              |     0.006 |
|               ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                |     0.001 |
|               ddr_phy_tempmon_0                                          |    <0.001 |
|               dqsfind_calib_right.u_ddr_phy_dqs_found_cal                |    <0.001 |
|               mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                  |    <0.001 |
|               mb_wrlvl_inst.u_ddr_phy_wrlvl                              |    <0.001 |
|               oclk_calib.u_ddr_phy_oclkdelay_cal                         |    <0.001 |
|               u_ddr_phy_init                                             |     0.002 |
|               u_ddr_phy_rdlvl                                            |    <0.001 |
|               u_ddr_phy_wrcal                                            |    <0.001 |
|               u_ddr_prbs_gen                                             |     0.001 |
|             u_ddr_mc_phy_wrapper                                         |     1.047 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                 |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                 |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                 |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                 |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                 |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                 |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                 |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                 |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                 |     0.009 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                 |     0.009 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs |     0.015 |
|                 IBUFDS                                                   |     0.014 |
|                 OBUFTDS                                                  |     0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs |     0.015 |
|                 IBUFDS                                                   |     0.014 |
|                 OBUFTDS                                                  |     0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs |     0.015 |
|                 IBUFDS                                                   |     0.014 |
|                 OBUFTDS                                                  |     0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs |     0.015 |
|                 IBUFDS                                                   |     0.014 |
|                 OBUFTDS                                                  |     0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs |     0.015 |
|                 IBUFDS                                                   |     0.014 |
|                 OBUFTDS                                                  |     0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs |     0.015 |
|                 IBUFDS                                                   |     0.014 |
|                 OBUFTDS                                                  |     0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs |     0.015 |
|                 IBUFDS                                                   |     0.014 |
|                 OBUFTDS                                                  |     0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs |     0.015 |
|                 IBUFDS                                                   |     0.014 |
|                 OBUFTDS                                                  |     0.001 |
|               u_ddr_mc_phy                                               |     0.293 |
|                 ddr_phy_4lanes_0.u_ddr_phy_4lanes                        |     0.142 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                        |     0.034 |
|                     ddr_byte_group_io                                    |     0.034 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                       mem_reg_0_3_0_5                                    |    <0.001 |
|                       mem_reg_0_3_12_17                                  |     0.000 |
|                       mem_reg_0_3_18_23                                  |     0.000 |
|                       mem_reg_0_3_24_29                                  |     0.000 |
|                       mem_reg_0_3_30_35                                  |     0.000 |
|                       mem_reg_0_3_36_41                                  |     0.000 |
|                       mem_reg_0_3_42_47                                  |     0.000 |
|                       mem_reg_0_3_48_53                                  |     0.000 |
|                       mem_reg_0_3_54_59                                  |     0.000 |
|                       mem_reg_0_3_60_65                                  |     0.000 |
|                       mem_reg_0_3_6_11                                   |    <0.001 |
|                       mem_reg_0_3_72_77                                  |     0.000 |
|                       mem_reg_0_3_78_79                                  |     0.000 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |    <0.001 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |     0.000 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                        |     0.034 |
|                     ddr_byte_group_io                                    |     0.034 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                       mem_reg_0_3_12_17                                  |     0.000 |
|                       mem_reg_0_3_18_23                                  |     0.000 |
|                       mem_reg_0_3_24_29                                  |     0.000 |
|                       mem_reg_0_3_30_35                                  |     0.000 |
|                       mem_reg_0_3_36_41                                  |     0.000 |
|                       mem_reg_0_3_42_47                                  |     0.000 |
|                       mem_reg_0_3_48_53                                  |     0.000 |
|                       mem_reg_0_3_54_59                                  |     0.000 |
|                       mem_reg_0_3_60_65                                  |     0.000 |
|                       mem_reg_0_3_66_71                                  |     0.000 |
|                       mem_reg_0_3_72_77                                  |     0.000 |
|                       mem_reg_0_3_78_79                                  |     0.000 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |     0.000 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                        |     0.034 |
|                     ddr_byte_group_io                                    |     0.034 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                       mem_reg_0_3_12_17                                  |    <0.001 |
|                       mem_reg_0_3_18_23                                  |     0.000 |
|                       mem_reg_0_3_24_29                                  |     0.000 |
|                       mem_reg_0_3_30_35                                  |     0.000 |
|                       mem_reg_0_3_36_41                                  |     0.000 |
|                       mem_reg_0_3_42_47                                  |     0.000 |
|                       mem_reg_0_3_48_53                                  |     0.000 |
|                       mem_reg_0_3_54_59                                  |     0.000 |
|                       mem_reg_0_3_60_65                                  |     0.000 |
|                       mem_reg_0_3_66_71                                  |     0.000 |
|                       mem_reg_0_3_72_77                                  |     0.000 |
|                       mem_reg_0_3_78_79                                  |     0.000 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |     0.000 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                        |     0.034 |
|                     ddr_byte_group_io                                    |     0.034 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                       mem_reg_0_3_12_17                                  |    <0.001 |
|                       mem_reg_0_3_18_23                                  |     0.000 |
|                       mem_reg_0_3_24_29                                  |     0.000 |
|                       mem_reg_0_3_30_35                                  |     0.000 |
|                       mem_reg_0_3_36_41                                  |     0.000 |
|                       mem_reg_0_3_42_47                                  |     0.000 |
|                       mem_reg_0_3_48_53                                  |     0.000 |
|                       mem_reg_0_3_54_59                                  |     0.000 |
|                       mem_reg_0_3_60_65                                  |     0.000 |
|                       mem_reg_0_3_66_71                                  |     0.000 |
|                       mem_reg_0_3_72_77                                  |     0.000 |
|                       mem_reg_0_3_78_79                                  |     0.000 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |     0.000 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|                 ddr_phy_4lanes_1.u_ddr_phy_4lanes                        |     0.009 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                        |    <0.001 |
|                     ddr_byte_group_io                                    |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |    <0.001 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |     0.000 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                        |     0.002 |
|                     ddr_byte_group_io                                    |    <0.001 |
|                     ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf            |     0.002 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |    <0.001 |
|                       mem_reg_0_15_12_17                                 |     0.000 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                        |    <0.001 |
|                     ddr_byte_group_io                                    |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |     0.000 |
|                 ddr_phy_4lanes_2.u_ddr_phy_4lanes                        |     0.142 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                        |     0.034 |
|                     ddr_byte_group_io                                    |     0.034 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                       mem_reg_0_3_0_5                                    |     0.000 |
|                       mem_reg_0_3_12_17                                  |     0.000 |
|                       mem_reg_0_3_18_23                                  |     0.000 |
|                       mem_reg_0_3_24_29                                  |     0.000 |
|                       mem_reg_0_3_30_35                                  |     0.000 |
|                       mem_reg_0_3_36_41                                  |    <0.001 |
|                       mem_reg_0_3_42_47                                  |    <0.001 |
|                       mem_reg_0_3_48_53                                  |     0.000 |
|                       mem_reg_0_3_54_59                                  |     0.000 |
|                       mem_reg_0_3_60_65                                  |     0.000 |
|                       mem_reg_0_3_6_11                                   |     0.000 |
|                       mem_reg_0_3_72_77                                  |     0.000 |
|                       mem_reg_0_3_78_79                                  |     0.000 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |    <0.001 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |     0.000 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                        |     0.034 |
|                     ddr_byte_group_io                                    |     0.034 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                       mem_reg_0_3_12_17                                  |     0.000 |
|                       mem_reg_0_3_18_23                                  |     0.000 |
|                       mem_reg_0_3_24_29                                  |     0.000 |
|                       mem_reg_0_3_30_35                                  |     0.000 |
|                       mem_reg_0_3_36_41                                  |     0.000 |
|                       mem_reg_0_3_42_47                                  |     0.000 |
|                       mem_reg_0_3_48_53                                  |     0.000 |
|                       mem_reg_0_3_54_59                                  |     0.000 |
|                       mem_reg_0_3_60_65                                  |     0.000 |
|                       mem_reg_0_3_66_71                                  |     0.000 |
|                       mem_reg_0_3_72_77                                  |     0.000 |
|                       mem_reg_0_3_78_79                                  |     0.000 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |     0.000 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                        |     0.034 |
|                     ddr_byte_group_io                                    |     0.034 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                       mem_reg_0_3_12_17                                  |    <0.001 |
|                       mem_reg_0_3_18_23                                  |     0.000 |
|                       mem_reg_0_3_24_29                                  |     0.000 |
|                       mem_reg_0_3_30_35                                  |     0.000 |
|                       mem_reg_0_3_36_41                                  |     0.000 |
|                       mem_reg_0_3_42_47                                  |     0.000 |
|                       mem_reg_0_3_48_53                                  |     0.000 |
|                       mem_reg_0_3_54_59                                  |     0.000 |
|                       mem_reg_0_3_60_65                                  |     0.000 |
|                       mem_reg_0_3_66_71                                  |     0.000 |
|                       mem_reg_0_3_72_77                                  |     0.000 |
|                       mem_reg_0_3_78_79                                  |     0.000 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |     0.000 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                        |     0.034 |
|                     ddr_byte_group_io                                    |     0.034 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                       mem_reg_0_3_12_17                                  |    <0.001 |
|                       mem_reg_0_3_18_23                                  |     0.000 |
|                       mem_reg_0_3_24_29                                  |     0.000 |
|                       mem_reg_0_3_30_35                                  |     0.000 |
|                       mem_reg_0_3_36_41                                  |     0.000 |
|                       mem_reg_0_3_42_47                                  |     0.000 |
|                       mem_reg_0_3_48_53                                  |     0.000 |
|                       mem_reg_0_3_54_59                                  |     0.000 |
|                       mem_reg_0_3_60_65                                  |     0.000 |
|                       mem_reg_0_3_66_71                                  |     0.000 |
|                       mem_reg_0_3_72_77                                  |     0.000 |
|                       mem_reg_0_3_78_79                                  |     0.000 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |     0.000 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|           mc0                                                            |    <0.001 |
|             bank_mach0                                                   |    <0.001 |
|               arb_mux0                                                   |    <0.001 |
|                 arb_row_col0                                             |    <0.001 |
|                   col_arb0                                               |    <0.001 |
|                   pre_4_1_1T_arb.pre_arb0                                |    <0.001 |
|                   row_arb0                                               |    <0.001 |
|                 arb_select0                                              |    <0.001 |
|               bank_cntrl[0].bank0                                        |    <0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_cntrl[1].bank0                                        |    <0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_cntrl[2].bank0                                        |    <0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_cntrl[3].bank0                                        |    <0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_common0                                               |    <0.001 |
|             col_mach0                                                    |    <0.001 |
|               read_fifo.fifo_ram[0].RAM32M0                              |    <0.001 |
|               read_fifo.fifo_ram[1].RAM32M0                              |    <0.001 |
|             rank_mach0                                                   |    <0.001 |
|               rank_cntrl[0].rank_cntrl0                                  |    <0.001 |
|               rank_common0                                               |    <0.001 |
|                 maintenance_request.maint_arb0                           |    <0.001 |
|         u_axi_mc                                                         |     0.001 |
|           USE_UPSIZER.upsizer_d2                                         |    <0.001 |
|             USE_READ.read_addr_inst                                      |    <0.001 |
|               USE_BURSTS.cmd_queue                                       |    <0.001 |
|                 USE_FPGA_VALID_WRITE.new_write_inst                      |    <0.001 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                 |    <0.001 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                 |     0.000 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst1             |     0.000 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst2             |    <0.001 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst3             |     0.000 |
|                 USE_FPGA_VALID_WRITE.valid_write_inst                    |     0.000 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst      |     0.000 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst      |     0.000 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst      |     0.000 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst      |    <0.001 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst      |    <0.001 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst      |    <0.001 |
|               USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst          |    <0.001 |
|             USE_READ.read_data_inst                                      |    <0.001 |
|               USE_FPGA_CTRL.cmd_ready_inst                               |    <0.001 |
|               USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1          |    <0.001 |
|               USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst       |     0.000 |
|               USE_FPGA_LAST_WORD.last_beat_curr_word_inst                |    <0.001 |
|                 LUT_LEVEL[0].compare_inst                                |     0.000 |
|                 LUT_LEVEL[1].compare_inst                                |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                |     0.000 |
|                 LUT_LEVEL[4].compare_inst                                |     0.000 |
|                 LUT_LEVEL[5].compare_inst                                |     0.000 |
|               USE_FPGA_LAST_WORD.last_beat_inst                          |     0.000 |
|                 LUT_LEVEL[0].compare_inst                                |     0.000 |
|                 LUT_LEVEL[1].compare_inst                                |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                |     0.000 |
|               USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                    |    <0.001 |
|               USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                    |    <0.001 |
|               USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                    |    <0.001 |
|               USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                    |    <0.001 |
|               USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                    |    <0.001 |
|               USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                    |    <0.001 |
|               USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                    |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[5].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                |    <0.001 |
|                 LUT_LEVEL[0].compare_inst                                |    <0.001 |
|                 LUT_LEVEL[1].compare_inst                                |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst       |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst       |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst   |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_inst            |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst        |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst      |     0.000 |
|             USE_WRITE.write_addr_inst                                    |    <0.001 |
|               USE_BURSTS.cmd_queue                                       |    <0.001 |
|                 USE_FPGA_VALID_WRITE.new_write_inst                      |    <0.001 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                 |    <0.001 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                 |     0.000 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst1             |     0.000 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst2             |    <0.001 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst3             |     0.000 |
|                 USE_FPGA_VALID_WRITE.valid_write_inst                    |     0.000 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst      |     0.000 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst      |     0.000 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst      |     0.000 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst      |    <0.001 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst      |    <0.001 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst      |    <0.001 |
|               USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst          |    <0.001 |
|             USE_WRITE.write_data_inst                                    |    <0.001 |
|               USE_FPGA_LAST_WORD.last_beat_curr_word_inst                |    <0.001 |
|                 LUT_LEVEL[0].compare_inst                                |    <0.001 |
|                 LUT_LEVEL[1].compare_inst                                |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                |     0.000 |
|                 LUT_LEVEL[4].compare_inst                                |    <0.001 |
|                 LUT_LEVEL[5].compare_inst                                |     0.000 |
|               USE_FPGA_LAST_WORD.last_beat_inst                          |     0.000 |
|                 LUT_LEVEL[0].compare_inst                                |     0.000 |
|                 LUT_LEVEL[1].compare_inst                                |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                |     0.000 |
|               USE_FPGA_LAST_WORD.last_word_inst                          |     0.000 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[5].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_USE_WRAP.last_word_inst2                          |     0.000 |
|               USE_FPGA_USE_WRAP.last_word_inst3                          |    <0.001 |
|               USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst       |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.last_word_inst_2                   |     0.000 |
|               USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                |    <0.001 |
|                 LUT_LEVEL[0].compare_inst                                |    <0.001 |
|                 LUT_LEVEL[1].compare_inst                                |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                |     0.000 |
|               USE_FPGA_WORD_COMPLETED.pop_si_data_inst                   |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst       |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst  |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst   |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst  |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst       |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst        |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst       |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst      |     0.000 |
|             mi_register_slice_inst                                       |    <0.001 |
|               r_pipe                                                     |    <0.001 |
|             si_register_slice_inst                                       |    <0.001 |
|               ar_pipe                                                    |    <0.001 |
|               aw_pipe                                                    |    <0.001 |
|           axi_mc_ar_channel_0                                            |    <0.001 |
|             ar_cmd_fsm_0                                                 |    <0.001 |
|             axi_mc_cmd_translator_0                                      |    <0.001 |
|               axi_mc_incr_cmd_0                                          |    <0.001 |
|               axi_mc_wrap_cmd_0                                          |    <0.001 |
|           axi_mc_aw_channel_0                                            |    <0.001 |
|             aw_cmd_fsm_0                                                 |    <0.001 |
|             axi_mc_cmd_translator_0                                      |    <0.001 |
|               axi_mc_incr_cmd_0                                          |    <0.001 |
|               axi_mc_wrap_cmd_0                                          |    <0.001 |
|           axi_mc_b_channel_0                                             |    <0.001 |
|             bid_fifo_0                                                   |    <0.001 |
|           axi_mc_cmd_arbiter_0                                           |    <0.001 |
|           axi_mc_r_channel_0                                             |    <0.001 |
|             rd_data_fifo_0                                               |    <0.001 |
|             transaction_fifo_0                                           |    <0.001 |
|           axi_mc_w_channel_0                                             |    <0.001 |
|         u_ui_top                                                         |    <0.001 |
|           ui_cmd0                                                        |    <0.001 |
|           ui_rd_data0                                                    |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0              |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0              |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0              |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0              |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0              |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0              |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0              |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0              |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0             |     0.000 |
|             not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0              |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0              |     0.000 |
|             not_strict_mode.status_ram.RAM32M0                           |    <0.001 |
|           ui_wr_data0                                                    |    <0.001 |
|             pointer_ram.rams[0].RAM32M0                                  |    <0.001 |
|             pointer_ram.rams[1].RAM32M0                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[0].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[10].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[11].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[12].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[13].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[14].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[15].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[16].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[17].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[18].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[19].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[1].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[20].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[21].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[22].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[23].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[24].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[25].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[26].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[27].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[28].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[29].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[2].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[30].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[31].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[32].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[33].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[34].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[35].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[36].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[37].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[38].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[39].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[3].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[40].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[41].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[42].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[43].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[44].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[45].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[46].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[47].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[48].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[49].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[4].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[50].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[51].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[52].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[53].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[54].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[55].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[56].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[57].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[58].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[59].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[5].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[60].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[61].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[62].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[63].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[64].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[65].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[66].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[67].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[68].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[69].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[6].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[70].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[71].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[72].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[73].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[74].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[75].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[76].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[77].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[78].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[79].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[7].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[80].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[81].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[82].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[83].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[84].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[85].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[86].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[87].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[88].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[89].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[8].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[90].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[91].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[92].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[93].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[94].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[95].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[9].RAM32M0                        |    <0.001 |
+--------------------------------------------------------------------------+-----------+


