Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: System.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "System.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "System"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : System
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\PulseModulation2.v" into library work
Parsing module <PulseModulation2>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Pulse_Modulation.v" into library work
Parsing module <PulseModulation1>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\US_Sensor.v" into library work
Parsing module <ping>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\orientation.v" into library work
Parsing module <orientation>.
WARNING:HDLCompiler:568 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\orientation.v" Line 42: Constant value is truncated to fit in <2> bits.
WARNING:HDLCompiler:568 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\orientation.v" Line 118: Constant value is truncated to fit in <2> bits.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Pulse_Out.v" into library work
Parsing module <pulseout>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Acceleration_Modulation.v" into library work
Parsing module <acceleration_modulation>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\US_Sensors.v" into library work
Parsing module <US_Sensors>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Servo.v" into library work
Parsing module <Servo>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Sensor_Data_Display.v" into library work
Parsing module <SevenDisplay>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Navigation_Directional_Button_Control.v" into library work
Parsing module <direction_control>.
WARNING:HDLCompiler:751 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Navigation_Directional_Button_Control.v" Line 43: Redeclaration of ansi port NEXT_FLAG is not allowed
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Controller.v" into library work
Parsing module <mc>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\serialCOMM.v" into library work
Parsing module <serialCOMM>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Navigation.v" into library work
Parsing module <Navigation>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" into library work
Parsing module <localization>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" into library work
Parsing module <Arm>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" into library work
Parsing module <System>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <System>.

Elaborating module <Navigation>.

Elaborating module <SevenDisplay>.

Elaborating module <direction_control>.
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Navigation.v" Line 74: Size mismatch in connection of port <DISTANCE_BACK>. Formal port size is 8-bit while actual signal size is 1-bit.

Elaborating module <mc>.

Elaborating module <pulseout>.
WARNING:HDLCompiler:872 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Pulse_Out.v" Line 34: Using initial value of refresh since it is never assigned
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Pulse_Out.v" Line 42: Result of 22-bit expression is truncated to fit in 21-bit target.

Elaborating module <PulseModulation1>.
WARNING:HDLCompiler:872 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Pulse_Modulation.v" Line 30: Using initial value of direction since it is never assigned

Elaborating module <PulseModulation2>.
WARNING:HDLCompiler:872 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\PulseModulation2.v" Line 30: Using initial value of direction since it is never assigned
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Pulse_Out.v" Line 62: Result of 22-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Pulse_Out.v" Line 70: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Pulse_Out.v" Line 75: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <acceleration_modulation>.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Acceleration_Modulation.v" Line 37: Result of 26-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Acceleration_Modulation.v" Line 43: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Acceleration_Modulation.v" Line 45: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Acceleration_Modulation.v" Line 53: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <US_Sensors>.

Elaborating module <ping>.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\US_Sensor.v" Line 79: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\US_Sensor.v" Line 126: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\US_Sensor.v" Line 129: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\US_Sensor.v" Line 75: Assignment to test ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\US_Sensors.v" Line 46: Assignment to enable1 ignored, since the identifier is never used

Elaborating module <debounce>.
WARNING:HDLCompiler:1127 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\US_Sensors.v" Line 63: Assignment to enable2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\US_Sensors.v" Line 80: Assignment to enable3 ignored, since the identifier is never used

Elaborating module <orientation>.
WARNING:HDLCompiler:634 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\US_Sensors.v" Line 36: Net <reset> does not have a driver.
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Navigation.v" Line 110: Size mismatch in connection of port <DISTANCE4_DEBOUNCED>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Navigation.v" Line 120: Result of 20-bit expression is truncated to fit in 19-bit target.

Elaborating module <localization>.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 83: Result of 7-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 84: Result of 7-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 85: Result of 7-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 86: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 91: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 94: Result of 31-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 95: Result of 31-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 96: Result of 31-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 99: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 104: Assignment to S_1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 106: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 111: Assignment to R_1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 113: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 126: Assignment to C_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 130: Assignment to RIGHT_SUB ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v" Line 136: Result of 8-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" Line 127: Size mismatch in connection of port <COMMAND>. Formal port size is 8-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" Line 128: Size mismatch in connection of port <TILT>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" Line 131: Size mismatch in connection of port <ORIENTATION>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" Line 131: Assignment to ORIENTATION ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" Line 132: Size mismatch in connection of port <SECTOR>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" Line 132: Assignment to SECTOR ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" Line 133: Size mismatch in connection of port <BACK_DISTANCE>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" Line 133: Assignment to BACK_DISTANCE ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" Line 134: Size mismatch in connection of port <RIGHT_DISTANCE>. Formal port size is 8-bit while actual signal size is 1-bit.

Elaborating module <Arm>.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" Line 60: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" Line 76: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" Line 82: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" Line 108: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" Line 126: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" Line 132: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" Line 150: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" Line 153: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" Line 56: Assignment to CLAW_FLAG0 ignored, since the identifier is never used

Elaborating module <Servo>.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Servo.v" Line 42: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Servo.v" Line 44: Result of 32-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" Line 179: Size mismatch in connection of port <COUNT>. Formal port size is 27-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" Line 188: Size mismatch in connection of port <COUNT>. Formal port size is 27-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" Line 197: Size mismatch in connection of port <COUNT>. Formal port size is 27-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" Line 205: Size mismatch in connection of port <IN>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v" Line 206: Size mismatch in connection of port <OUT>. Formal port size is 8-bit while actual signal size is 1-bit.

Elaborating module <serialCOMM>.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\serialCOMM.v" Line 47: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" Line 152: Assignment to SIZE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" Line 153: Assignment to COLOR ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" Line 172: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:634 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" Line 128: Net <TILT> does not have a driver.
WARNING:Xst:2972 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" line 147. All outputs of instance <COLOR_SIZE> of block <serialCOMM> are unconnected in block <System>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <System>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v".
        RUN_INI = 2'b00
        RUN_EXC = 2'b01
        RUN_COM = 2'b10
        RUN_ERR = 2'b11
        NO_COMMAND = 5'b01100
        TURN_RIGHT = 5'b01100
        TURN_LEFT = 5'b00110
        STRAIGHT = 5'b01110
        START = 5'b00000
        INI_FORWARD = 5'b00001
        INI_LEFT = 5'b00010
        SEA_SCAN = 5'b00011
        RIGHT_CARGO = 5'b00100
        CARGO_SCAN = 5'b00101
        RED = 4'b0000
        ORANGE = 4'b0001
        YELLOW = 4'b0010
        GREEN = 4'b0011
        BLUE = 4'b0100
        BROWN = 4'b0101
        AIR = 4'b0000
        SEA = 4'b0001
        RAIL = 4'b0010
        INITIAL = 2'b00
        ZONE_DETECT = 2'b01
        BLOCK_DETECT = 2'b10
        RAMP_DETECT = 2'b11
INFO:Xst:3210 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" line 122: Output port <ORIENTATION> of the instance <Localize> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" line 122: Output port <SECTOR> of the instance <Localize> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" line 122: Output port <BACK_DISTANCE> of the instance <Localize> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" line 147: Output port <SIZE> of the instance <COLOR_SIZE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\System.v" line 147: Output port <COLOR> of the instance <COLOR_SIZE> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <TILT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <INITIAL_X>.
    Found 8-bit register for signal <INITIAL_Y>.
    Found 2-bit register for signal <RUN_FLAG>.
    Found 5-bit register for signal <COMMAND>.
    Found 8-bit register for signal <PATH>.
    Found 8-bit register for signal <COMPARE_DISTANCE>.
    Found 5-bit register for signal <STATE>.
    Found finite state machine <FSM_0> for signal <RUN_FLAG>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 23                                             |
    | Inputs             | 4                                              |
    | Outputs            | 12                                             |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_1_o_GND_1_o_sub_7_OUT<7:0>> created at line 172.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <System> synthesized.

Synthesizing Unit <Navigation>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Navigation.v".
    Found 19-bit register for signal <count>.
    Found 19-bit adder for signal <count[18]_GND_2_o_add_2_OUT> created at line 120.
    Found 19-bit comparator greater for signal <n0002> created at line 117
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Navigation> synthesized.

Synthesizing Unit <SevenDisplay>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Sensor_Data_Display.v".
WARNING:Xst:2999 - Signal 'SSEG_DISPLAY', unconnected in block 'SevenDisplay', is tied to its initial value.
WARNING:Xst:2999 - Signal 'SSEG_LED', unconnected in block 'SevenDisplay', is tied to its initial value.
    Found 16x8-bit single-port Read Only RAM <Mram_SSEG_DISPLAY> for signal <SSEG_DISPLAY>.
    Found 4x4-bit single-port Read Only RAM <Mram_SSEG_LED> for signal <SSEG_LED>.
    Found 8-bit register for signal <SSEG_CA>.
    Found 4-bit register for signal <SSEG_AN>.
    Found 4-bit 4-to-1 multiplexer for signal <_n0026> created at line 30.
    Summary:
	inferred   2 RAM(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SevenDisplay> synthesized.

Synthesizing Unit <direction_control>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Navigation_Directional_Button_Control.v".
        NEUTRAL = 5'b00000
        FORWARD = 5'b00001
        REVERSE = 5'b00010
        FORWARD_RIGHT = 5'b00011
        BACK_RIGHT = 5'b00111
        FORWARD_LEFT = 5'b11000
        BACK_LEFT = 5'b10000
        R_360 = 5'b10011
        L_360 = 5'b11001
        BOTH_88 = 5'b11111
        BOTH_75 = 5'b11011
        BOTH_62 = 5'b10111
        BOTH_50 = 5'b10011
        BOTH_38 = 5'b01111
        BOTH_25 = 5'b01011
        BOTH_17 = 5'b00111
        BOTH_13 = 5'b00011
        NO_COMMAND = 5'b01100
        TURN_RIGHT = 5'b01100
        TURN_LEFT = 5'b00110
        STRAIGHT = 5'b01110
        RUN_INI = 2'b00
        RUN_EXC = 2'b01
        RUN_COM = 2'b10
        RUN_ERR = 2'b11
WARNING:Xst:647 - Input <DISTANCE_BACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ANGLE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PATH> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MC1<3>>.
    Found 1-bit register for signal <MC1<2>>.
    Found 1-bit register for signal <MC1<1>>.
    Found 1-bit register for signal <MC1<0>>.
    Found 1-bit register for signal <MC2<4>>.
    Found 1-bit register for signal <MC2<3>>.
    Found 1-bit register for signal <MC2<2>>.
    Found 1-bit register for signal <MC2<1>>.
    Found 1-bit register for signal <MC2<0>>.
    Found 5-bit register for signal <DIR_STATE>.
    Found 1-bit register for signal <NEXT_FLAG>.
    Found 5-bit register for signal <PWM_STATE>.
    Found 1-bit register for signal <MC1<4>>.
    Found 8-bit subtractor for signal <DISTANCE_SIDE_FRONT[7]_DISTANCE_SIDE_BACK[7]_sub_3_OUT> created at line 93.
    Found 8-bit subtractor for signal <DISTANCE_SIDE_BACK[7]_DISTANCE_SIDE_FRONT[7]_sub_4_OUT> created at line 93.
    Found 9-bit subtractor for signal <GND_4_o_GND_4_o_sub_42_OUT> created at line 195.
    Found 3-bit adder for signal <PWM_STATE[4]_GND_4_o_add_37_OUT> created at line 179.
    Found 8-bit comparator greater for signal <DISTANCE_SIDE_BACK[7]_DISTANCE_SIDE_FRONT[7]_LessThan_2_o> created at line 93
    Found 8-bit comparator lessequal for signal <n0029> created at line 165
    Found 8-bit comparator equal for signal <DISTANCE_SIDE_FRONT[7]_DISTANCE_SIDE_BACK[7]_equal_35_o> created at line 171
    Found 8-bit comparator greater for signal <DISTANCE_SIDE_FRONT[7]_DISTANCE_SIDE_BACK[7]_LessThan_36_o> created at line 174
    Found 32-bit comparator lessequal for signal <n0069> created at line 195
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <direction_control> synthesized.

Synthesizing Unit <mc>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Controller.v".
    Summary:
	no macro.
Unit <mc> synthesized.

Synthesizing Unit <pulseout>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Pulse_Out.v".
    Found 5-bit register for signal <MC1State>.
    Found 5-bit register for signal <MC2State>.
    Found 1-bit register for signal <PWM>.
    Found 21-bit register for signal <count>.
    Found 21-bit adder for signal <comp1> created at line 42.
    Found 21-bit adder for signal <comp2> created at line 43.
    Found 21-bit adder for signal <count[20]_GND_6_o_add_3_OUT> created at line 62.
    Found 5-bit adder for signal <MC1State[4]_GND_6_o_add_6_OUT> created at line 70.
    Found 5-bit adder for signal <MC2State[4]_GND_6_o_add_9_OUT> created at line 75.
    Found 21-bit comparator greater for signal <n0003> created at line 64
    Found 21-bit comparator lessequal for signal <n0011> created at line 77
    Found 21-bit comparator lessequal for signal <n0013> created at line 79
    Found 21-bit comparator lessequal for signal <n0015> created at line 79
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <pulseout> synthesized.

Synthesizing Unit <PulseModulation1>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Pulse_Modulation.v".
        CLK_RATE = 28'b0101111101011110000100000000
    Found 21-bit register for signal <Pulse>.
    Found 21-bit 8-to-1 multiplexer for signal <ModInfo[4]_State[4]_wide_mux_57_OUT> created at line 37.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <PulseModulation1> synthesized.

Synthesizing Unit <PulseModulation2>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\PulseModulation2.v".
        CLK_RATE = 28'b0101111101011110000100000000
    Found 21-bit register for signal <Pulse>.
    Found 21-bit 8-to-1 multiplexer for signal <ModInfo[4]_State[4]_wide_mux_57_OUT> created at line 37.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <PulseModulation2> synthesized.

Synthesizing Unit <acceleration_modulation>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\MC_Acceleration_Modulation.v".
    Found 5-bit register for signal <MCP>.
    Found 25-bit register for signal <count>.
    Found 25-bit adder for signal <count[24]_GND_9_o_add_2_OUT> created at line 37.
    Found 3-bit adder for signal <CURRENT_MC[4]_GND_9_o_add_5_OUT> created at line 43.
    Found 3-bit subtractor for signal <GND_9_o_GND_9_o_sub_13_OUT<2:0>> created at line 53.
    Found 25-bit comparator greater for signal <count[24]_GND_9_o_LessThan_2_o> created at line 36
    Found 2-bit comparator equal for signal <CURRENT_MC[1]_DESIRED_MC[1]_equal_4_o> created at line 41
    Found 3-bit comparator greater for signal <CURRENT_MC[4]_DESIRED_MC[4]_LessThan_5_o> created at line 42
    Found 3-bit comparator greater for signal <DESIRED_MC[4]_CURRENT_MC[4]_LessThan_7_o> created at line 44
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <acceleration_modulation> synthesized.

Synthesizing Unit <US_Sensors>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\US_Sensors.v".
INFO:Xst:3210 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\US_Sensors.v" line 41: Output port <enable> of the instance <sensor1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\US_Sensors.v" line 58: Output port <enable> of the instance <sensor2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\US_Sensors.v" line 75: Output port <enable> of the instance <sensor3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <DISTANCE4_DEBOUNCED> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <US_Sensors> synthesized.

Synthesizing Unit <ping>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\US_Sensor.v".
        INCH = 7231
        CENT = 2847
        UNIT_CLKS = 2847
        trigger = 250
        pause_for_input = 37500
        min_input = 1000
        max_input = 925000
        cycle_time = 1500000
    Found 1-bit register for signal <ENABLE>.
    Found 1-bit register for signal <WriteData>.
    Found 1-bit register for signal <RW>.
    Found 8-bit register for signal <inRead>.
    Found 8-bit register for signal <distCount>.
    Found 16-bit register for signal <i>.
    Found 26-bit register for signal <count>.
    Found 26-bit adder for signal <count[25]_GND_11_o_add_4_OUT> created at line 79.
    Found 16-bit adder for signal <i[15]_GND_11_o_add_16_OUT> created at line 126.
    Found 8-bit adder for signal <distCount[7]_GND_11_o_add_19_OUT> created at line 129.
    Found 1-bit tristate buffer for signal <sig> created at line 62
    Found 26-bit comparator greater for signal <count[25]_GND_11_o_LessThan_9_o> created at line 99
    Found 26-bit comparator greater for signal <count[25]_GND_11_o_LessThan_12_o> created at line 111
    Found 26-bit comparator greater for signal <count[25]_GND_11_o_LessThan_14_o> created at line 117
    Found 26-bit comparator greater for signal <count[25]_GND_11_o_LessThan_15_o> created at line 120
    Found 16-bit comparator lessequal for signal <i[15]_GND_11_o_LessThan_16_o> created at line 125
    Found 26-bit comparator greater for signal <count[25]_GND_11_o_LessThan_26_o> created at line 137
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <ping> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\debounce.v".
        GOOD = 0
        NOISY1 = 1
        NOISY2 = 2
    Found 2-bit register for signal <NEXT_STATE>.
    Found 8-bit register for signal <OUT>.
    Found 8-bit register for signal <OLD_IN>.
    Found 2-bit register for signal <STATE>.
    Found 8-bit comparator equal for signal <IN[7]_OLD_IN[7]_equal_2_o> created at line 39
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <debounce> synthesized.

Synthesizing Unit <orientation>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\orientation.v".
    Found 2-bit register for signal <DIRECTION>.
    Found 8-bit register for signal <ANGLE>.
    Found 8-bit register for signal <X>.
    Found 8-bit subtractor for signal <DIST2[7]_DIST1[7]_sub_3_OUT> created at line 33.
    Found 8-bit subtractor for signal <DIST1[7]_DIST2[7]_sub_5_OUT> created at line 36.
    Found 128x8-bit Read Only RAM for signal <_n0244>
    Found 8-bit comparator greater for signal <DIST1[7]_DIST2[7]_LessThan_2_o> created at line 32
    Found 8-bit comparator greater for signal <DIST2[7]_DIST1[7]_LessThan_4_o> created at line 35
    Found 8-bit comparator equal for signal <DIST1[7]_DIST2[7]_equal_6_o> created at line 38
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <orientation> synthesized.

Synthesizing Unit <localization>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\localization.v".
        ROBOT_SIZE_W_2_E = 8'b00011010
        ROBOT_SIZE_N_2_S = 8'b00011100
        START_COVERAGE = 8'b00100000
        SEA_COVERAGE = 8'b00101111
        CARGO_AREA_COVERAGE = 8'b01101100
        RAIL_COVERAGE = 8'b00101111
        ZONE_SEPERATION = 8'b00001000
        TURN_RIGHT = 5'b01100
        TURN_LEFT = 5'b00110
        STRAIGHT = 5'b01110
        NORTH = 2'b00
        EAST = 2'b01
        SOUTH = 2'b10
        WEST = 2'b11
        SECTOR_A = 3'b001
        SECTOR_B = 3'b010
        SECTOR_C = 3'b011
        SECTOR_D = 3'b100
        SECTOR_E = 3'b101
        SECTOR_F = 3'b110
        SECTOR_G = 3'b111
WARNING:Xst:647 - Input <DISTANCE_SIDE_FRONT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DISTANCE_SIDE_BACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <ORIENTATION>.
    Found 3-bit register for signal <SECTOR>.
    Found 8-bit register for signal <BACK_DISTANCE>.
    Found 8-bit register for signal <RIGHT_DISTANCE>.
    Found 5-bit register for signal <old_command>.
INFO:Xst:1799 - State 100 is never reached in FSM <SECTOR>.
INFO:Xst:1799 - State 101 is never reached in FSM <SECTOR>.
INFO:Xst:1799 - State 110 is never reached in FSM <SECTOR>.
INFO:Xst:1799 - State 111 is never reached in FSM <SECTOR>.
    Found finite state machine <FSM_2> for signal <SECTOR>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 10                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <n0100> created at line 86.
    Found 2-bit subtractor for signal <ORIENTATION[1]_GND_15_o_sub_41_OUT> created at line 139.
    Found 8-bit subtractor for signal <COURSE_N_2_S_SECTORS_AC[7]_BACK_SUB[7]_sub_49_OUT> created at line 155.
    Found 8-bit subtractor for signal <COURSE_W_2_E[7]_BACK_SUB[7]_sub_50_OUT> created at line 155.
    Found 8-bit adder for signal <COURSE_W_2_E> created at line 89.
    Found 8-bit adder for signal <COURSE_N_2_S_SECTORS_AC> created at line 90.
    Found 8-bit adder for signal <BACK_SUB> created at line 129.
    Found 2-bit adder for signal <ORIENTATION[1]_GND_15_o_add_42_OUT> created at line 141.
    Found 8-bit comparator equal for signal <n0005> created at line 137
    Found 8-bit comparator greater for signal <n0023> created at line 168
    Found 8-bit comparator greater for signal <n0028> created at line 174
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <localization> synthesized.

Synthesizing Unit <Arm>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Arm.v".
        CLAW_CLOSE = 199218
        CLAW_OPEN = 1
        UPPER_PICKUP = 31248
        UPPER_DROPOFF = 191394
        LOWER_PICKUP = 183400
        LOWER_DROPOFF = 113274
WARNING:Xst:647 - Input <SW<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit register for signal <CLAW_DESIRED>.
    Found 20-bit register for signal <JOINTHIGH_DESIRED>.
    Found 20-bit register for signal <JOINTLOW_DESIRED>.
    Found 3-bit register for signal <state>.
    Found 3-bit register for signal <debounce>.
    Found 1-bit register for signal <old_flag>.
    Found 28-bit register for signal <COUNT>.
    Found 28-bit adder for signal <COUNT[27]_GND_16_o_add_2_OUT> created at line 60.
    Found 3-bit adder for signal <debounce[2]_GND_16_o_add_29_OUT> created at line 150.
    Found 3-bit adder for signal <state[2]_GND_16_o_add_31_OUT> created at line 153.
    Found 28-bit comparator greater for signal <n0000> created at line 57
    Found 3-bit comparator greater for signal <debounce[2]_PWR_20_o_LessThan_29_o> created at line 146
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  95 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <Arm> synthesized.

Synthesizing Unit <Servo>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\Servo.v".
    Found 1-bit register for signal <PWM>.
    Found 1-bit register for signal <FLAG>.
    Found 20-bit register for signal <value>.
    Found 20-bit adder for signal <value[19]_GND_17_o_add_2_OUT> created at line 42.
    Found 20-bit subtractor for signal <GND_17_o_GND_17_o_sub_5_OUT<19:0>> created at line 44.
    Found 20-bit comparator greater for signal <value[19]_DESIRED[19]_LessThan_2_o> created at line 41
    Found 20-bit comparator lessequal for signal <DESIRED[19]_value[19]_LessThan_4_o> created at line 43
    Found 27-bit comparator lessequal for signal <n0007> created at line 52
    Found 20-bit comparator equal for signal <value[19]_DESIRED[19]_equal_11_o> created at line 57
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <Servo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 128x8-bit single-port Read Only RAM                   : 1
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 39
 16-bit adder                                          : 3
 19-bit adder                                          : 1
 2-bit addsub                                          : 1
 20-bit addsub                                         : 3
 21-bit adder                                          : 3
 25-bit adder                                          : 2
 26-bit adder                                          : 3
 28-bit adder                                          : 1
 3-bit adder                                           : 5
 3-bit subtractor                                      : 2
 5-bit adder                                           : 2
 8-bit adder                                           : 6
 8-bit subtractor                                      : 5
 9-bit subtractor                                      : 2
# Registers                                            : 91
 1-bit register                                        : 28
 16-bit register                                       : 3
 19-bit register                                       : 1
 2-bit register                                        : 10
 20-bit register                                       : 6
 21-bit register                                       : 3
 25-bit register                                       : 2
 26-bit register                                       : 3
 28-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 8
 8-bit register                                        : 23
# Comparators                                          : 60
 16-bit comparator lessequal                           : 3
 19-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 20-bit comparator equal                               : 3
 20-bit comparator greater                             : 3
 20-bit comparator lessequal                           : 3
 21-bit comparator greater                             : 1
 21-bit comparator lessequal                           : 3
 25-bit comparator greater                             : 2
 26-bit comparator greater                             : 15
 27-bit comparator lessequal                           : 3
 28-bit comparator greater                             : 1
 3-bit comparator greater                              : 5
 32-bit comparator lessequal                           : 1
 8-bit comparator equal                                : 7
 8-bit comparator greater                              : 6
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 172
 1-bit 2-to-1 multiplexer                              : 48
 16-bit 2-to-1 multiplexer                             : 9
 2-bit 2-to-1 multiplexer                              : 8
 20-bit 2-to-1 multiplexer                             : 4
 21-bit 2-to-1 multiplexer                             : 16
 21-bit 8-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 27
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 19
 8-bit 2-to-1 multiplexer                              : 36
# Tristates                                            : 3
 1-bit tristate buffer                                 : 3
# FSMs                                                 : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <OLD_IN_1> (without init value) has a constant value of 0 in block <sw_debounce>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OLD_IN_2> (without init value) has a constant value of 0 in block <sw_debounce>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OLD_IN_3> (without init value) has a constant value of 0 in block <sw_debounce>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OLD_IN_4> (without init value) has a constant value of 0 in block <sw_debounce>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OLD_IN_5> (without init value) has a constant value of 0 in block <sw_debounce>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OLD_IN_6> (without init value) has a constant value of 0 in block <sw_debounce>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OLD_IN_7> (without init value) has a constant value of 0 in block <sw_debounce>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <old_command_0> has a constant value of 0 in block <Localize>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <old_command_4> has a constant value of 0 in block <Localize>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COMMAND_0> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COMMAND_4> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <OUT_1> of sequential type is unconnected in block <sw_debounce>.
WARNING:Xst:2677 - Node <OUT_2> of sequential type is unconnected in block <sw_debounce>.
WARNING:Xst:2677 - Node <OUT_3> of sequential type is unconnected in block <sw_debounce>.
WARNING:Xst:2677 - Node <OUT_4> of sequential type is unconnected in block <sw_debounce>.
WARNING:Xst:2677 - Node <OUT_5> of sequential type is unconnected in block <sw_debounce>.
WARNING:Xst:2677 - Node <OUT_6> of sequential type is unconnected in block <sw_debounce>.
WARNING:Xst:2677 - Node <OUT_7> of sequential type is unconnected in block <sw_debounce>.
WARNING:Xst:2677 - Node <RIGHT_DISTANCE_1> of sequential type is unconnected in block <Localize>.
WARNING:Xst:2677 - Node <RIGHT_DISTANCE_2> of sequential type is unconnected in block <Localize>.
WARNING:Xst:2677 - Node <RIGHT_DISTANCE_3> of sequential type is unconnected in block <Localize>.
WARNING:Xst:2677 - Node <RIGHT_DISTANCE_4> of sequential type is unconnected in block <Localize>.
WARNING:Xst:2677 - Node <RIGHT_DISTANCE_5> of sequential type is unconnected in block <Localize>.
WARNING:Xst:2677 - Node <RIGHT_DISTANCE_6> of sequential type is unconnected in block <Localize>.
WARNING:Xst:2677 - Node <RIGHT_DISTANCE_7> of sequential type is unconnected in block <Localize>.

Synthesizing (advanced) Unit <Arm>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
The following registers are absorbed into counter <debounce>: 1 register on signal <debounce>.
Unit <Arm> synthesized (advanced).

Synthesizing (advanced) Unit <Navigation>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Navigation> synthesized (advanced).

Synthesizing (advanced) Unit <Servo>.
The following registers are absorbed into counter <value>: 1 register on signal <value>.
Unit <Servo> synthesized (advanced).

Synthesizing (advanced) Unit <SevenDisplay>.
INFO:Xst:3231 - The small RAM <Mram_SSEG_DISPLAY> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <_n0026>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_SSEG_LED> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SCLK>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SevenDisplay> synthesized (advanced).

Synthesizing (advanced) Unit <acceleration_modulation>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <acceleration_modulation> synthesized (advanced).

Synthesizing (advanced) Unit <localization>.
The following registers are absorbed into counter <ORIENTATION>: 1 register on signal <ORIENTATION>.
Unit <localization> synthesized (advanced).

Synthesizing (advanced) Unit <orientation>.
INFO:Xst:3226 - The RAM <Mram__n0244> will be implemented as a BLOCK RAM, absorbing the following register(s): <X>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_14_o_DIST2[7]_mux_10_OUT<6:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <orientation> synthesized (advanced).

Synthesizing (advanced) Unit <pulseout>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <MC1State>: 1 register on signal <MC1State>.
The following registers are absorbed into counter <MC2State>: 1 register on signal <MC2State>.
Unit <pulseout> synthesized (advanced).
WARNING:Xst:2677 - Node <X_0> of sequential type is unconnected in block <orientation>.
WARNING:Xst:2677 - Node <X_1> of sequential type is unconnected in block <orientation>.
WARNING:Xst:2677 - Node <X_2> of sequential type is unconnected in block <orientation>.
WARNING:Xst:2677 - Node <X_3> of sequential type is unconnected in block <orientation>.
WARNING:Xst:2677 - Node <X_4> of sequential type is unconnected in block <orientation>.
WARNING:Xst:2677 - Node <X_5> of sequential type is unconnected in block <orientation>.
WARNING:Xst:2677 - Node <X_6> of sequential type is unconnected in block <orientation>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 128x8-bit single-port block Read Only RAM             : 1
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 26
 1-bit subtractor                                      : 1
 16-bit adder                                          : 3
 21-bit adder                                          : 2
 26-bit adder                                          : 3
 3-bit adder                                           : 3
 3-bit subtractor                                      : 2
 8-bit adder                                           : 6
 8-bit subtractor                                      : 5
 9-bit subtractor                                      : 1
# Counters                                             : 13
 19-bit up counter                                     : 1
 2-bit updown counter                                  : 1
 20-bit updown counter                                 : 3
 21-bit up counter                                     : 1
 25-bit up counter                                     : 2
 28-bit up counter                                     : 1
 3-bit up counter                                      : 2
 5-bit up counter                                      : 2
# Registers                                            : 485
 Flip-Flops                                            : 485
# Comparators                                          : 60
 16-bit comparator lessequal                           : 3
 19-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 20-bit comparator equal                               : 3
 20-bit comparator greater                             : 3
 20-bit comparator lessequal                           : 3
 21-bit comparator greater                             : 1
 21-bit comparator lessequal                           : 3
 25-bit comparator greater                             : 2
 26-bit comparator greater                             : 15
 27-bit comparator lessequal                           : 3
 28-bit comparator greater                             : 1
 3-bit comparator greater                              : 5
 32-bit comparator lessequal                           : 1
 8-bit comparator equal                                : 7
 8-bit comparator greater                              : 6
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 178
 1-bit 2-to-1 multiplexer                              : 58
 16-bit 2-to-1 multiplexer                             : 9
 2-bit 2-to-1 multiplexer                              : 8
 20-bit 2-to-1 multiplexer                             : 4
 21-bit 2-to-1 multiplexer                             : 16
 21-bit 8-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 27
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 17
 8-bit 2-to-1 multiplexer                              : 36
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <COMMAND_0> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COMMAND_4> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <old_command_0> in Unit <localization> is equivalent to the following FF/Latch, which will be removed : <old_command_4> 
WARNING:Xst:1293 - FF/Latch <old_command_0> has a constant value of 0 in block <localization>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <RUN_FLAG[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <STATE[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00010 | 010
 00011 | 011
 00100 | 100
 00101 | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Localize/FSM_2> on signal <SECTOR[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 011   | 01
 010   | 11
 100   | unreached
 101   | unreached
 110   | unreached
 111   | unreached
-------------------
WARNING:Xst:1710 - FF/Latch <SSEG_CA_7> (without init value) has a constant value of 1 in block <SevenDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COMMAND_2> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DIR_STATE_2> (without init value) has a constant value of 0 in block <direction_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Pulse_0> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_1> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_2> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_3> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_12> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_13> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_18> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_19> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_20> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Pulse_0> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_1> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_2> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_3> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_12> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_13> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_18> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_19> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_20> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTHIGH_DESIRED_16 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTHIGH_DESIRED_14 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTHIGH_DESIRED_6 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTHIGH_DESIRED_3 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTLOW_DESIRED_8 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTLOW_DESIRED_7 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTLOW_DESIRED_6 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTLOW_DESIRED_3 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <CLAW_DESIRED_19> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_18> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_15> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_14> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_13> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_12> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_10> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_8> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_7> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_6> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_3> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_2> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_19> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_18> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_15> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_11> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_5> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_2> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_0> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_19> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_18> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_13> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_11> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_10> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_9> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_2> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_0> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <PWM_STATE_0> in Unit <direction_control> is equivalent to the following FF/Latch, which will be removed : <PWM_STATE_1> 
INFO:Xst:2261 - The FF/Latch <Pulse_10> in Unit <PulseModulation1> is equivalent to the following FF/Latch, which will be removed : <Pulse_16> 
INFO:Xst:2261 - The FF/Latch <Pulse_6> in Unit <PulseModulation1> is equivalent to the following 3 FFs/Latches, which will be removed : <Pulse_8> <Pulse_11> <Pulse_17> 
INFO:Xst:2261 - The FF/Latch <Pulse_4> in Unit <PulseModulation1> is equivalent to the following FF/Latch, which will be removed : <Pulse_14> 
INFO:Xst:2261 - The FF/Latch <Pulse_5> in Unit <PulseModulation1> is equivalent to the following FF/Latch, which will be removed : <Pulse_7> 
INFO:Xst:2261 - The FF/Latch <Pulse_9> in Unit <PulseModulation1> is equivalent to the following FF/Latch, which will be removed : <Pulse_15> 
INFO:Xst:2261 - The FF/Latch <Pulse_10> in Unit <PulseModulation2> is equivalent to the following FF/Latch, which will be removed : <Pulse_16> 
INFO:Xst:2261 - The FF/Latch <Pulse_6> in Unit <PulseModulation2> is equivalent to the following 3 FFs/Latches, which will be removed : <Pulse_8> <Pulse_11> <Pulse_17> 
INFO:Xst:2261 - The FF/Latch <Pulse_4> in Unit <PulseModulation2> is equivalent to the following FF/Latch, which will be removed : <Pulse_14> 
INFO:Xst:2261 - The FF/Latch <Pulse_5> in Unit <PulseModulation2> is equivalent to the following FF/Latch, which will be removed : <Pulse_7> 
INFO:Xst:2261 - The FF/Latch <Pulse_9> in Unit <PulseModulation2> is equivalent to the following FF/Latch, which will be removed : <Pulse_15> 
INFO:Xst:2261 - The FF/Latch <JOINTHIGH_DESIRED_4> in Unit <Arm> is equivalent to the following 3 FFs/Latches, which will be removed : <JOINTHIGH_DESIRED_12> <JOINTLOW_DESIRED_14> <JOINTLOW_DESIRED_17> 
INFO:Xst:2261 - The FF/Latch <JOINTHIGH_DESIRED_7> in Unit <Arm> is equivalent to the following 5 FFs/Latches, which will be removed : <JOINTHIGH_DESIRED_8> <JOINTHIGH_DESIRED_17> <JOINTLOW_DESIRED_4> <JOINTLOW_DESIRED_12> <JOINTLOW_DESIRED_16> 
INFO:Xst:2261 - The FF/Latch <JOINTHIGH_DESIRED_1> in Unit <Arm> is equivalent to the following 5 FFs/Latches, which will be removed : <JOINTHIGH_DESIRED_5> <JOINTHIGH_DESIRED_15> <JOINTLOW_DESIRED_1> <JOINTLOW_DESIRED_9> <JOINTLOW_DESIRED_13> 
INFO:Xst:2261 - The FF/Latch <CLAW_DESIRED_1> in Unit <Arm> is equivalent to the following 6 FFs/Latches, which will be removed : <CLAW_DESIRED_4> <CLAW_DESIRED_5> <CLAW_DESIRED_9> <CLAW_DESIRED_11> <CLAW_DESIRED_16> <CLAW_DESIRED_17> 
INFO:Xst:2261 - The FF/Latch <JOINTHIGH_DESIRED_3> in Unit <Arm> is equivalent to the following 4 FFs/Latches, which will be removed : <JOINTHIGH_DESIRED_6> <JOINTHIGH_DESIRED_16> <JOINTLOW_DESIRED_7> <JOINTLOW_DESIRED_8> 
INFO:Xst:2261 - The FF/Latch <JOINTHIGH_DESIRED_14> in Unit <Arm> is equivalent to the following 2 FFs/Latches, which will be removed : <JOINTLOW_DESIRED_3> <JOINTLOW_DESIRED_6> 
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor2/ENABLE> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor3/ENABLE> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor1/ENABLE> of sequential type is unconnected in block <System>.

Optimizing unit <System> ...

Optimizing unit <direction_control> ...
WARNING:Xst:1710 - FF/Latch <PWM_STATE_0> (without init value) has a constant value of 1 in block <direction_control>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <SevenDisplay> ...

Optimizing unit <acceleration_modulation> ...

Optimizing unit <pulseout> ...

Optimizing unit <PulseModulation1> ...

Optimizing unit <PulseModulation2> ...

Optimizing unit <orientation> ...

Optimizing unit <debounce> ...

Optimizing unit <Arm> ...

Optimizing unit <Servo> ...

Optimizing unit <localization> ...
WARNING:Xst:1426 - The value init of the FF/Latch Localize/old_command_2 hinder the constant cleaning in the block System.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <ARM/sw_debounce/OLD_IN_1> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARM/sw_debounce/OLD_IN_2> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARM/sw_debounce/OLD_IN_3> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARM/sw_debounce/OLD_IN_4> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARM/sw_debounce/OLD_IN_5> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARM/sw_debounce/OLD_IN_6> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARM/sw_debounce/OLD_IN_7> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <INITIAL_X_2> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <INITIAL_X_3> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <INITIAL_X_4> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <INITIAL_X_5> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <INITIAL_X_6> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <INITIAL_X_7> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <INITIAL_Y_1> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <INITIAL_Y_2> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <INITIAL_Y_3> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <INITIAL_Y_4> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <INITIAL_Y_5> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <INITIAL_Y_6> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <INITIAL_Y_7> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <PATH_0> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <PATH_1> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <PATH_2> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <PATH_3> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <PATH_4> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <PATH_5> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <PATH_6> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <PATH_7> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/angle_calculator/ANGLE_7> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/angle_calculator/ANGLE_6> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/angle_calculator/ANGLE_5> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/angle_calculator/ANGLE_4> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/angle_calculator/ANGLE_3> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/angle_calculator/ANGLE_2> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/angle_calculator/ANGLE_1> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/angle_calculator/ANGLE_0> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/angle_calculator/X_7> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <ARM/sw_debounce/OUT_1> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <ARM/sw_debounce/OUT_2> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <ARM/sw_debounce/OUT_3> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <ARM/sw_debounce/OUT_4> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <ARM/sw_debounce/OUT_5> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <ARM/sw_debounce/OUT_6> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <ARM/sw_debounce/OUT_7> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <Localize/RIGHT_DISTANCE_7> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <Localize/RIGHT_DISTANCE_6> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <Localize/RIGHT_DISTANCE_5> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <Localize/RIGHT_DISTANCE_4> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <Localize/RIGHT_DISTANCE_3> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <Localize/RIGHT_DISTANCE_2> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <Localize/RIGHT_DISTANCE_1> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <Localize/BACK_DISTANCE_7> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <Localize/BACK_DISTANCE_6> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <Localize/BACK_DISTANCE_5> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <Localize/BACK_DISTANCE_4> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <Localize/BACK_DISTANCE_3> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <Localize/BACK_DISTANCE_2> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <Localize/BACK_DISTANCE_1> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <Localize/BACK_DISTANCE_0> of sequential type is unconnected in block <System>.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/count_21> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/count_22> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/count_23> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/count_24> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/count_25> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/i_12> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/i_13> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/i_14> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/i_15> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/count_21> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/count_22> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/count_23> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/count_24> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/count_25> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/i_12> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/i_13> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/i_14> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/i_15> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/count_21> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/count_22> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/count_23> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/count_24> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/count_25> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/i_12> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/i_13> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/i_14> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/i_15> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ARM/COUNT_24> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ARM/COUNT_25> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ARM/COUNT_26> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ARM/COUNT_23> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ARM/COUNT_22> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ARM/COUNT_21> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ARM/COUNT_27> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NAV/MC/MCSignal/MC1State_4> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NAV/MC/MCSignal/MC2State_4> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NAV/MC/AC_MOD1/count_24> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NAV/MC/AC_MOD2/count_24> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NAV/count_18> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/RW> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/RW> <NAV/US_DATA/sensor1/RW> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_0> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_0> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_1> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_1> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_2> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_2> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_3> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_3> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_4> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_4> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_5> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_5> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_6> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_6> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_0> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_0> <NAV/US_DATA/sensor1/count_0> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_7> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_7> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_1> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_1> <NAV/US_DATA/sensor1/count_1> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_8> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_8> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_2> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_2> <NAV/US_DATA/sensor1/count_2> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_9> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_9> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_3> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_3> <NAV/US_DATA/sensor1/count_3> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_4> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_4> <NAV/US_DATA/sensor1/count_4> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_5> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_5> <NAV/US_DATA/sensor1/count_5> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_6> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_6> <NAV/US_DATA/sensor1/count_6> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_7> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_7> <NAV/US_DATA/sensor1/count_7> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_8> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_8> <NAV/US_DATA/sensor1/count_8> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_9> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_9> <NAV/US_DATA/sensor1/count_9> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_10> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_10> <NAV/US_DATA/sensor1/count_10> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_11> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_11> <NAV/US_DATA/sensor1/count_11> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_12> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_12> <NAV/US_DATA/sensor1/count_12> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_13> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_13> <NAV/US_DATA/sensor1/count_13> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_14> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_14> <NAV/US_DATA/sensor1/count_14> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_20> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_20> <NAV/US_DATA/sensor1/count_20> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_15> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_15> <NAV/US_DATA/sensor1/count_15> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_16> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_16> <NAV/US_DATA/sensor1/count_16> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_17> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_17> <NAV/US_DATA/sensor1/count_17> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_18> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_18> <NAV/US_DATA/sensor1/count_18> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/count_19> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/count_19> <NAV/US_DATA/sensor1/count_19> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_10> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_10> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_11> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_11> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_12> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_12> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_13> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_13> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_14> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_14> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_20> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_20> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_15> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_15> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_21> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_21> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_16> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_16> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_22> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_22> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_17> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_17> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_23> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_23> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_18> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_18> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD2/count_19> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD1/count_19> 
INFO:Xst:2261 - The FF/Latch <ARM/JOINTHIGH_DESIRED_14> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <Localize/old_command_2> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/MCSignal/MC2State_0> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/MCSignal/MC1State_0> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/MCSignal/MC2State_1> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/MCSignal/MC1State_1> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/MCSignal/MC2State_2> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/MCSignal/MC1State_2> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/MCSignal/MC2State_3> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/MCSignal/MC1State_3> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor2/WriteData> in Unit <System> is equivalent to the following 2 FFs/Latches, which will be removed : <NAV/US_DATA/sensor3/WriteData> <NAV/US_DATA/sensor1/WriteData> 
INFO:Xst:3203 - The FF/Latch <ARM/JOINTLOW_DESIRED_10> in Unit <System> is the opposite to the following FF/Latch, which will be removed : <ARM/JOINTHIGH_DESIRED_1> 
INFO:Xst:3203 - The FF/Latch <ARM/JOINTHIGH_DESIRED_7> in Unit <System> is the opposite to the following FF/Latch, which will be removed : <ARM/JOINTHIGH_DESIRED_4> 
INFO:Xst:3203 - The FF/Latch <ARM/CLAW_DESIRED_1> in Unit <System> is the opposite to the following FF/Latch, which will be removed : <ARM/CLAW_DESIRED_0> 
INFO:Xst:3203 - The FF/Latch <ARM/JOINTHIGH_DESIRED_14> in Unit <System> is the opposite to the following FF/Latch, which will be removed : <ARM/JOINTHIGH_DESIRED_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block System, actual ratio is 14.
FlipFlop NAV/US_DATA/sensor2/count_10 has been replicated 2 time(s)
FlipFlop NAV/US_DATA/sensor2/count_11 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor2/count_12 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor2/count_13 has been replicated 2 time(s)
FlipFlop NAV/US_DATA/sensor2/count_14 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor2/count_15 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor2/count_16 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor2/count_17 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor2/count_18 has been replicated 2 time(s)
FlipFlop NAV/US_DATA/sensor2/count_19 has been replicated 2 time(s)
FlipFlop NAV/US_DATA/sensor2/count_2 has been replicated 2 time(s)
FlipFlop NAV/US_DATA/sensor2/count_20 has been replicated 2 time(s)
FlipFlop NAV/US_DATA/sensor2/count_3 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor2/count_4 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor2/count_5 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor2/count_7 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor2/count_8 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor2/count_9 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 440
 Flip-Flops                                            : 440

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : System.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1808
#      GND                         : 1
#      INV                         : 29
#      LUT1                        : 142
#      LUT2                        : 172
#      LUT3                        : 96
#      LUT4                        : 253
#      LUT5                        : 197
#      LUT6                        : 197
#      MUXCY                       : 469
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 250
# FlipFlops/Latches                : 440
#      FD                          : 81
#      FDE                         : 161
#      FDR                         : 174
#      FDRE                        : 24
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 42
#      IBUF                        : 13
#      IOBUF                       : 3
#      OBUF                        : 26

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             440  out of  18224     2%  
 Number of Slice LUTs:                 1086  out of   9112    11%  
    Number used as Logic:              1086  out of   9112    11%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1149
   Number with an unused Flip Flop:     709  out of   1149    61%  
   Number with an unused LUT:            63  out of   1149     5%  
   Number of fully used LUT-FF pairs:   377  out of   1149    32%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  43  out of    232    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
CLK                                | BUFGP                         | 182   |
NAV/count_0                        | BUFG                          | 132   |
NAV/count_17                       | BUFG                          | 60    |
ARM/COUNT_10                       | NONE(ARM/sw_debounce/OLD_IN_0)| 6     |
ARM/COUNT_8                        | BUFG                          | 60    |
-----------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.745ns (Maximum Frequency: 85.143MHz)
   Minimum input arrival time before clock: 5.028ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.250ns (frequency: 121.210MHz)
  Total number of paths / destination ports: 6937 / 301
-------------------------------------------------------------------------
Delay:               8.250ns (Levels of Logic = 7)
  Source:            COMPARE_DISTANCE_2 (FF)
  Destination:       NAV/CONTROL/MC2_3 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: COMPARE_DISTANCE_2 to NAV/CONTROL/MC2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   1.015  COMPARE_DISTANCE_2 (COMPARE_DISTANCE_2)
     LUT6:I0->O            1   0.203   0.808  NAV/CONTROL/DISTANCE_FRONT[7]_DISTANCE_CHECK[7]_LessThan_33_o2 (NAV/CONTROL/DISTANCE_FRONT[7]_DISTANCE_CHECK[7]_LessThan_33_o1)
     LUT3:I0->O            1   0.205   0.808  NAV/CONTROL/DISTANCE_FRONT[7]_DISTANCE_CHECK[7]_LessThan_33_o11 (NAV/CONTROL/DISTANCE_FRONT[7]_DISTANCE_CHECK[7]_LessThan_33_o11)
     LUT5:I2->O            1   0.205   0.684  NAV/CONTROL/DISTANCE_FRONT[7]_DISTANCE_CHECK[7]_LessThan_33_o12 (NAV/CONTROL/DISTANCE_FRONT[7]_DISTANCE_CHECK[7]_LessThan_33_o2)
     LUT5:I3->O           10   0.203   1.085  NAV/CONTROL/DISTANCE_FRONT[7]_DISTANCE_CHECK[7]_LessThan_33_o21 (NAV/CONTROL/DISTANCE_FRONT[7]_DISTANCE_CHECK[7]_LessThan_33_o)
     LUT4:I1->O            4   0.205   1.048  NAV/CONTROL/COMMAND[4]_MC1[4]_Select_58_o41 (NAV/CONTROL/COMMAND[4]_MC1[4]_Select_58_o4)
     LUT6:I0->O            1   0.203   0.827  NAV/CONTROL/COMMAND[4]_MC2[3]_Select_62_o1 (NAV/CONTROL/COMMAND[4]_MC2[3]_Select_62_o1)
     LUT6:I2->O            1   0.203   0.000  NAV/CONTROL/COMMAND[4]_MC2[3]_Select_62_o2 (NAV/CONTROL/COMMAND[4]_MC2[3]_Select_62_o)
     FDE:D                     0.102          NAV/CONTROL/MC2_3
    ----------------------------------------
    Total                      8.250ns (1.976ns logic, 6.274ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'NAV/count_0'
  Clock period: 11.745ns (frequency: 85.143MHz)
  Total number of paths / destination ports: 28342 / 176
-------------------------------------------------------------------------
Delay:               5.872ns (Levels of Logic = 8)
  Source:            NAV/US_DATA/sensor2/count_6 (FF)
  Destination:       NAV/US_DATA/sensor3/distCount_4 (FF)
  Source Clock:      NAV/count_0 falling
  Destination Clock: NAV/count_0 rising

  Data Path: NAV/US_DATA/sensor2/count_6 to NAV/US_DATA/sensor3/distCount_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.447   1.458  NAV/US_DATA/sensor2/count_6 (NAV/US_DATA/sensor2/count_6)
     LUT5:I0->O            1   0.203   0.000  NAV/US_DATA/sensor1/Mcompar_count[25]_GND_11_o_LessThan_15_o_lut<1> (NAV/US_DATA/sensor1/Mcompar_count[25]_GND_11_o_LessThan_15_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  NAV/US_DATA/sensor1/Mcompar_count[25]_GND_11_o_LessThan_15_o_cy<1> (NAV/US_DATA/sensor1/Mcompar_count[25]_GND_11_o_LessThan_15_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  NAV/US_DATA/sensor1/Mcompar_count[25]_GND_11_o_LessThan_15_o_cy<2> (NAV/US_DATA/sensor1/Mcompar_count[25]_GND_11_o_LessThan_15_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  NAV/US_DATA/sensor1/Mcompar_count[25]_GND_11_o_LessThan_15_o_cy<3> (NAV/US_DATA/sensor1/Mcompar_count[25]_GND_11_o_LessThan_15_o_cy<3>)
     MUXCY:CI->O          48   0.019   1.520  NAV/US_DATA/sensor1/Mcompar_count[25]_GND_11_o_LessThan_15_o_cy<4> (NAV/US_DATA/sensor1/Mcompar_count[25]_GND_11_o_LessThan_15_o_cy<4>)
     LUT3:I2->O           20   0.205   1.093  NAV/US_DATA/sensor1/_n0252_inv211_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy (NAV/US_DATA/sensor1/_n0252_inv21)
     LUT5:I4->O            1   0.205   0.000  NAV/US_DATA/sensor1/distCount_4_rstpot_lut1 (NAV/US_DATA/sensor1/distCount_4_rstpot_lut1)
     MUXCY:S->O            1   0.411   0.000  NAV/US_DATA/sensor1/distCount_4_rstpot_cy1 (NAV/US_DATA/sensor1/distCount_4_rstpot)
     FDR:D                     0.102          NAV/US_DATA/sensor1/distCount_4
    ----------------------------------------
    Total                      5.872ns (1.802ns logic, 4.070ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'NAV/count_17'
  Clock period: 4.150ns (frequency: 240.961MHz)
  Total number of paths / destination ports: 380 / 66
-------------------------------------------------------------------------
Delay:               4.150ns (Levels of Logic = 3)
  Source:            NAV/US_DATA/sensor2_debounce/OLD_IN_1 (FF)
  Destination:       NAV/US_DATA/sensor2_debounce/NEXT_STATE_0 (FF)
  Source Clock:      NAV/count_17 rising
  Destination Clock: NAV/count_17 rising

  Data Path: NAV/US_DATA/sensor2_debounce/OLD_IN_1 to NAV/US_DATA/sensor2_debounce/NEXT_STATE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  NAV/US_DATA/sensor2_debounce/OLD_IN_1 (NAV/US_DATA/sensor2_debounce/OLD_IN_1)
     LUT6:I1->O            1   0.203   0.944  NAV/US_DATA/sensor2_debounce/IN[7]_OLD_IN[7]_equal_2_o81 (NAV/US_DATA/sensor2_debounce/IN[7]_OLD_IN[7]_equal_2_o8)
     LUT6:I0->O           10   0.203   1.085  NAV/US_DATA/sensor2_debounce/IN[7]_OLD_IN[7]_equal_2_o83 (NAV/US_DATA/sensor2_debounce/IN[7]_OLD_IN[7]_equal_2_o)
     LUT3:I0->O            1   0.205   0.000  NAV/US_DATA/sensor2_debounce/Mmux_STATE[1]_NEXT_STATE[1]_wide_mux_8_OUT11 (NAV/US_DATA/sensor2_debounce/STATE[1]_NEXT_STATE[1]_wide_mux_8_OUT<0>)
     FDE:D                     0.102          NAV/US_DATA/sensor2_debounce/NEXT_STATE_0
    ----------------------------------------
    Total                      4.150ns (1.160ns logic, 2.990ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ARM/COUNT_10'
  Clock period: 2.378ns (frequency: 420.610MHz)
  Total number of paths / destination ports: 15 / 8
-------------------------------------------------------------------------
Delay:               2.378ns (Levels of Logic = 1)
  Source:            ARM/sw_debounce/STATE_1 (FF)
  Destination:       ARM/sw_debounce/NEXT_STATE_0 (FF)
  Source Clock:      ARM/COUNT_10 rising
  Destination Clock: ARM/COUNT_10 rising

  Data Path: ARM/sw_debounce/STATE_1 to ARM/sw_debounce/NEXT_STATE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.755  ARM/sw_debounce/STATE_1 (ARM/sw_debounce/STATE_1)
     LUT2:I0->O            3   0.203   0.650  ARM/sw_debounce/_n0027_inv1 (ARM/sw_debounce/_n0027_inv)
     FDE:CE                    0.322          ARM/sw_debounce/NEXT_STATE_0
    ----------------------------------------
    Total                      2.378ns (0.972ns logic, 1.405ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ARM/COUNT_8'
  Clock period: 4.881ns (frequency: 204.882MHz)
  Total number of paths / destination ports: 33300 / 120
-------------------------------------------------------------------------
Delay:               4.881ns (Levels of Logic = 12)
  Source:            ARM/jointlow/value_0 (FF)
  Destination:       ARM/jointlow/value_19 (FF)
  Source Clock:      ARM/COUNT_8 rising
  Destination Clock: ARM/COUNT_8 rising

  Data Path: ARM/jointlow/value_0 to ARM/jointlow/value_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.031  ARM/jointlow/value_0 (ARM/jointlow/value_0)
     LUT4:I1->O            1   0.205   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_lut<0> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<0> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<1> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<2> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<3> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<4> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<5> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<6> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<7> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<8> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<8>)
     MUXCY:CI->O          22   0.019   1.238  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<9> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<9>)
     LUT2:I0->O           20   0.203   1.092  ARM/jointlow/_n0026_inv1 (ARM/jointlow/_n0026_inv)
     FDE:CE                    0.322          ARM/jointlow/value_0
    ----------------------------------------
    Total                      4.881ns (1.520ns logic, 3.361ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 81 / 18
-------------------------------------------------------------------------
Offset:              5.028ns (Levels of Logic = 4)
  Source:            SW<7> (PAD)
  Destination:       NAV/CONTROL/DIR_STATE_4 (FF)
  Destination Clock: CLK rising

  Data Path: SW<7> to NAV/CONTROL/DIR_STATE_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.253  SW_7_IBUF (SW_7_IBUF)
     LUT6:I1->O            1   0.203   0.827  NAV/CONTROL/Mmux_COMMAND[4]_BTN[4]_mux_64_OUT2211 (NAV/CONTROL/Mmux_COMMAND[4]_BTN[4]_mux_64_OUT2211)
     LUT4:I0->O            3   0.203   1.015  NAV/CONTROL/Mmux_COMMAND[4]_BTN[4]_mux_64_OUT2213 (NAV/CONTROL/Mmux_COMMAND[4]_BTN[4]_mux_64_OUT221)
     LUT6:I0->O            1   0.203   0.000  NAV/CONTROL/Mmux_COMMAND[4]_BTN[4]_mux_64_OUT62 (NAV/CONTROL/COMMAND[4]_BTN[4]_mux_64_OUT<4>)
     FD:D                      0.102          NAV/CONTROL/DIR_STATE_4
    ----------------------------------------
    Total                      5.028ns (1.933ns logic, 3.095ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'NAV/count_0'
  Total number of paths / destination ports: 62 / 60
-------------------------------------------------------------------------
Offset:              4.198ns (Levels of Logic = 4)
  Source:            US_FRONT (PAD)
  Destination:       NAV/US_DATA/sensor3/distCount_4 (FF)
  Destination Clock: NAV/count_0 rising

  Data Path: US_FRONT to NAV/US_DATA/sensor3/distCount_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          19   1.222   1.176  US_FRONT_IOBUF (N94)
     LUT3:I1->O            3   0.203   0.879  NAV/US_DATA/sensor3/_n0224_inv1_SW1 (N136)
     LUT5:I2->O            1   0.205   0.000  NAV/US_DATA/sensor3/distCount_4_rstpot_lut1 (NAV/US_DATA/sensor3/distCount_4_rstpot_lut1)
     MUXCY:S->O            1   0.411   0.000  NAV/US_DATA/sensor3/distCount_4_rstpot_cy1 (NAV/US_DATA/sensor3/distCount_4_rstpot)
     FDR:D                     0.102          NAV/US_DATA/sensor3/distCount_4
    ----------------------------------------
    Total                      4.198ns (2.143ns logic, 2.055ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ARM/COUNT_10'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.458ns (Levels of Logic = 2)
  Source:            SW<6> (PAD)
  Destination:       ARM/sw_debounce/NEXT_STATE_0 (FF)
  Destination Clock: ARM/COUNT_10 rising

  Data Path: SW<6> to ARM/sw_debounce/NEXT_STATE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.931  SW_6_IBUF (SW_6_IBUF)
     LUT4:I0->O            1   0.203   0.000  ARM/sw_debounce/Mmux_STATE[1]_NEXT_STATE[1]_wide_mux_8_OUT11 (ARM/sw_debounce/STATE[1]_NEXT_STATE[1]_wide_mux_8_OUT<0>)
     FDE:D                     0.102          ARM/sw_debounce/NEXT_STATE_0
    ----------------------------------------
    Total                      2.458ns (1.527ns logic, 0.931ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            COMPARE_DISTANCE_7 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      CLK rising

  Data Path: COMPARE_DISTANCE_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  COMPARE_DISTANCE_7 (COMPARE_DISTANCE_7)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'NAV/count_0'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            NAV/US_DATA/sensor2/WriteData (FF)
  Destination:       US_FRONT (PAD)
  Source Clock:      NAV/count_0 falling

  Data Path: NAV/US_DATA/sensor2/WriteData to US_FRONT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.650  NAV/US_DATA/sensor2/WriteData (NAV/US_DATA/sensor2/WriteData)
     IOBUF:I->IO               2.571          US_SIDE_BACK_IOBUF (US_SIDE_BACK)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ARM/COUNT_10
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ARM/COUNT_10   |    2.378|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ARM/COUNT_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ARM/COUNT_8    |    4.881|         |         |         |
CLK            |    6.559|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ARM/COUNT_10   |    2.344|         |         |         |
ARM/COUNT_8    |    2.425|         |         |         |
CLK            |    8.250|         |         |         |
NAV/count_17   |   10.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock NAV/count_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
NAV/count_0    |    6.056|    5.872|    7.623|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock NAV/count_17
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
NAV/count_0    |    4.236|    4.204|         |         |
NAV/count_17   |    4.150|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.90 secs
 
--> 

Total memory usage is 264208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  279 (   0 filtered)
Number of infos    :   91 (   0 filtered)

