{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511801430760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511801430761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 13:50:30 2017 " "Processing started: Mon Nov 27 13:50:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511801430761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511801430761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off piano -c piano " "Command: quartus_map --read_settings_files=on --write_settings_files=off piano -c piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511801430761 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511801431567 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.v(123) " "Verilog HDL information at piano.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1511801431612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano.v 1 1 " "Found 1 design units, including 1 entities, in source file piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 piano " "Found entity 1: piano" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511801431614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511801431614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_codec_control.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_codec_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_codec_control " "Found entity 1: i2c_codec_control" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511801431619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511801431619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "piano " "Elaborating entity \"piano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511801431652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 piano.v(67) " "Verilog HDL assignment warning at piano.v(67): truncated value with size 32 to match size of target (20)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431655 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 piano.v(86) " "Verilog HDL assignment warning at piano.v(86): truncated value with size 32 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431655 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 piano.v(101) " "Verilog HDL assignment warning at piano.v(101): truncated value with size 32 to match size of target (9)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431656 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(130) " "Verilog HDL assignment warning at piano.v(130): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431656 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(136) " "Verilog HDL assignment warning at piano.v(136): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431657 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(141) " "Verilog HDL assignment warning at piano.v(141): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431657 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(146) " "Verilog HDL assignment warning at piano.v(146): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431657 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(151) " "Verilog HDL assignment warning at piano.v(151): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431657 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(156) " "Verilog HDL assignment warning at piano.v(156): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431657 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(161) " "Verilog HDL assignment warning at piano.v(161): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431657 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(166) " "Verilog HDL assignment warning at piano.v(166): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431657 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(171) " "Verilog HDL assignment warning at piano.v(171): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431658 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(176) " "Verilog HDL assignment warning at piano.v(176): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431658 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(181) " "Verilog HDL assignment warning at piano.v(181): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431658 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(186) " "Verilog HDL assignment warning at piano.v(186): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431658 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(191) " "Verilog HDL assignment warning at piano.v(191): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431658 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(197) " "Verilog HDL assignment warning at piano.v(197): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431658 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(212) " "Verilog HDL assignment warning at piano.v(212): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431660 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(223) " "Verilog HDL assignment warning at piano.v(223): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431661 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(229) " "Verilog HDL assignment warning at piano.v(229): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431662 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(235) " "Verilog HDL assignment warning at piano.v(235): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431662 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(241) " "Verilog HDL assignment warning at piano.v(241): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431662 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(247) " "Verilog HDL assignment warning at piano.v(247): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431663 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(253) " "Verilog HDL assignment warning at piano.v(253): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431663 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(259) " "Verilog HDL assignment warning at piano.v(259): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431663 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(265) " "Verilog HDL assignment warning at piano.v(265): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431664 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 piano.v(281) " "Verilog HDL assignment warning at piano.v(281): truncated value with size 32 to match size of target (16)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431664 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 piano.v(282) " "Verilog HDL assignment warning at piano.v(282): truncated value with size 32 to match size of target (16)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431665 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 piano.v(283) " "Verilog HDL assignment warning at piano.v(283): truncated value with size 32 to match size of target (16)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431665 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 piano.v(293) " "Verilog HDL assignment warning at piano.v(293): truncated value with size 32 to match size of target (2)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431665 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 piano.v(300) " "Verilog HDL assignment warning at piano.v(300): truncated value with size 32 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431666 "|piano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_codec_control i2c_codec_control:u1 " "Elaborating entity \"i2c_codec_control\" for hierarchy \"i2c_codec_control:u1\"" {  } { { "piano.v" "u1" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511801431725 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDO i2c_codec_control.v(16) " "Verilog HDL or VHDL warning at i2c_codec_control.v(16): object \"SDO\" assigned a value but never read" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511801431727 "|piano|i2c_codec_control:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_codec_control.v(19) " "Verilog HDL assignment warning at i2c_codec_control.v(19): truncated value with size 32 to match size of target (1)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431727 "|piano|i2c_codec_control:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_codec_control.v(33) " "Verilog HDL assignment warning at i2c_codec_control.v(33): truncated value with size 32 to match size of target (16)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431727 "|piano|i2c_codec_control:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_codec_control.v(48) " "Verilog HDL assignment warning at i2c_codec_control.v(48): truncated value with size 32 to match size of target (6)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431727 "|piano|i2c_codec_control:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_codec_control.v(145) " "Verilog HDL assignment warning at i2c_codec_control.v(145): truncated value with size 32 to match size of target (4)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511801431727 "|piano|i2c_codec_control:u1"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511801432507 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1511801432507 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 9 -1 0 } } { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1511801432518 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1511801432518 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511801433018 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.map.smsg " "Generated suppressed messages file C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1511801433070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511801433433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511801433433 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511801433539 "|piano|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511801433539 "|piano|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511801433539 "|piano|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511801433539 "|piano|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511801433539 "|piano|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511801433539 "|piano|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511801433539 "|piano|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511801433539 "|piano|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511801433539 "|piano|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511801433539 "|piano|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511801433539 "|piano|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511801433539 "|piano|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511801433539 "|piano|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511801433539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "426 " "Implemented 426 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511801433540 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511801433540 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1511801433540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "378 " "Implemented 378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511801433540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511801433540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511801433594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 13:50:33 2017 " "Processing ended: Mon Nov 27 13:50:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511801433594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511801433594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511801433594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511801433594 ""}
