{
    "//": "Basics",
    "DESIGN_NAME": "lab1",
    "VERILOG_FILES": "dir::src/lab1.v",
    "PL_RANDOM_GLB_PLACEMENT": true,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 34.5 57.12",
    "PL_TARGET_DENSITY": 0.75,
    "FP_PDN_AUTO_ADJUST": false,
    "FP_PDN_VPITCH": 25,
    "FP_PDN_HPITCH": 25,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "DIODE_INSERTION_STRATEGY": 3,

    "//": "Technology-Specific Configs",
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45
    },
    "pdk::gf180mcu*": {
        "FP_CORE_UTIL": 40,
        "PL_TARGET_DENSITY": 0.5
    }
}

