Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 09f351ce1520430db78a6e3414b0e920 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab_5_behav xil_defaultlib.lab_5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Sajid/lab5/lab5.srcs/sources_1/new/structlab5.sv" Line 1. Module structlab5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sajid/lab5/lab5.srcs/sources_1/new/anode.sv" Line 1. Module anode doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.structlab5
Compiling module xil_defaultlib.anode
Compiling module xil_defaultlib.lab_5
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab_5_behav
