

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5'
================================================================
* Date:           Thu May  9 14:36:22 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_32 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_5  |       10|       10|         1|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1791|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    40|       0|     676|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     117|    -|
|Register         |        -|     -|     648|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    40|     648|    2584|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U25  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U26  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U27  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U28  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U29  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U30  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U31  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U32  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U33  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U34  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_10_4_32_1_1_U35       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U36       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U37       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U38       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U45       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_4_2_32_1_1_U39        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_5_3_32_1_1_U40        |mux_5_3_32_1_1        |        0|   0|  0|  26|    0|
    |mux_6_3_32_1_1_U41        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_7_3_32_1_1_U42        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    |mux_8_3_32_1_1_U43        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    |mux_9_4_32_1_1_U44        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  40|  0| 676|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln55_fu_1267_p2        |         +|   0|  0|  12|           5|           2|
    |add_ln68_1_fu_774_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln68_2_fu_853_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln68_3_fu_906_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln68_4_fu_974_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln68_5_fu_1029_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln68_6_fu_1099_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln68_7_fu_1156_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln68_8_fu_1228_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln68_9_fu_1261_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln68_fu_709_p2         |         +|   0|  0|  71|          64|          64|
    |empty_22_fu_606_p2         |         +|   0|  0|  12|           5|           4|
    |empty_23_fu_715_p2         |         +|   0|  0|  12|           5|           4|
    |empty_24_fu_780_p2         |         +|   0|  0|  12|           5|           3|
    |empty_25_fu_859_p2         |         +|   0|  0|  12|           5|           3|
    |empty_26_fu_912_p2         |         +|   0|  0|  12|           5|           3|
    |empty_27_fu_980_p2         |         +|   0|  0|  12|           5|           3|
    |empty_28_fu_1035_p2        |         +|   0|  0|  12|           5|           2|
    |empty_29_fu_1105_p2        |         +|   0|  0|  12|           5|           2|
    |empty_30_fu_1162_p2        |         +|   0|  0|  12|           5|           1|
    |tmp_1_fu_648_p11           |         -|   0|  0|  12|           1|           4|
    |tmp_2_fu_727_p11           |         -|   0|  0|  12|           1|           4|
    |tmp_3_fu_792_p11           |         -|   0|  0|  12|           2|           4|
    |tmp_5_fu_924_p6            |         -|   0|  0|  12|           4|           3|
    |tmp_6_fu_992_p7            |         -|   0|  0|  10|           3|           3|
    |tmp_7_fu_1047_p8           |         -|   0|  0|  10|           3|           3|
    |tmp_9_fu_1174_p10          |         -|   0|  0|  12|           5|           4|
    |tmp_s_fu_1240_p11          |         -|   0|  0|  12|           4|           4|
    |and_ln68_1_fu_768_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln68_2_fu_847_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln68_3_fu_900_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln68_4_fu_968_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln68_5_fu_1023_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_6_fu_1093_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_7_fu_1150_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_8_fu_1222_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_fu_703_p2         |       and|   0|  0|  64|          64|          64|
    |icmp_ln68_1_fu_754_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_2_fu_833_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_3_fu_886_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_4_fu_954_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_5_fu_1009_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_6_fu_1079_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_7_fu_1136_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_8_fu_1208_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_fu_689_p2        |      icmp|   0|  0|  12|           5|           4|
    |select_ln68_10_fu_1015_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_11_fu_1085_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_12_fu_1142_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_13_fu_1214_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_1_fu_820_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln68_2_fu_941_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln68_3_fu_1066_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_4_fu_1195_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_5_fu_695_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln68_6_fu_760_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln68_7_fu_839_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln68_8_fu_892_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln68_9_fu_960_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln68_fu_676_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |tmp_4_fu_871_p5            |       xor|   0|  0|   2|           2|           2|
    |tmp_8_fu_1117_p9           |       xor|   0|  0|   3|           3|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1791|        1354|        1492|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add120143_fu_166         |   9|          2|   64|        128|
    |add120_1144_fu_170       |   9|          2|   64|        128|
    |add120_2145_fu_174       |   9|          2|   64|        128|
    |add120_3146_fu_178       |   9|          2|   64|        128|
    |add120_4147_fu_182       |   9|          2|   64|        128|
    |add120_5148_fu_186       |   9|          2|   64|        128|
    |add120_6149_fu_190       |   9|          2|   64|        128|
    |add120_7150_fu_194       |   9|          2|   64|        128|
    |add120_8151_fu_198       |   9|          2|   64|        128|
    |add120_9152_fu_202       |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i1_fu_206                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         26|  647|       1294|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add120143_fu_166         |  64|   0|   64|          0|
    |add120_1144_fu_170       |  64|   0|   64|          0|
    |add120_2145_fu_174       |  64|   0|   64|          0|
    |add120_3146_fu_178       |  64|   0|   64|          0|
    |add120_4147_fu_182       |  64|   0|   64|          0|
    |add120_5148_fu_186       |  64|   0|   64|          0|
    |add120_6149_fu_190       |  64|   0|   64|          0|
    |add120_7150_fu_194       |  64|   0|   64|          0|
    |add120_8151_fu_198       |  64|   0|   64|          0|
    |add120_9152_fu_202       |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i1_fu_206                |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 648|   0|  648|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|arr                     |   in|   64|     ap_none|                                            arr|        scalar|
|arr_1                   |   in|   64|     ap_none|                                          arr_1|        scalar|
|arr_2                   |   in|   64|     ap_none|                                          arr_2|        scalar|
|arr_3                   |   in|   64|     ap_none|                                          arr_3|        scalar|
|arr_4                   |   in|   64|     ap_none|                                          arr_4|        scalar|
|arr_5                   |   in|   64|     ap_none|                                          arr_5|        scalar|
|arr_6                   |   in|   64|     ap_none|                                          arr_6|        scalar|
|arr_7                   |   in|   64|     ap_none|                                          arr_7|        scalar|
|arr_8                   |   in|   64|     ap_none|                                          arr_8|        scalar|
|arg1_r_reload           |   in|   32|     ap_none|                                  arg1_r_reload|        scalar|
|arg1_r_1_reload         |   in|   32|     ap_none|                                arg1_r_1_reload|        scalar|
|arg1_r_2_reload         |   in|   32|     ap_none|                                arg1_r_2_reload|        scalar|
|arg1_r_3_reload         |   in|   32|     ap_none|                                arg1_r_3_reload|        scalar|
|arg1_r_4_reload         |   in|   32|     ap_none|                                arg1_r_4_reload|        scalar|
|arg1_r_5_reload         |   in|   32|     ap_none|                                arg1_r_5_reload|        scalar|
|arg1_r_6_reload         |   in|   32|     ap_none|                                arg1_r_6_reload|        scalar|
|arg1_r_7_reload         |   in|   32|     ap_none|                                arg1_r_7_reload|        scalar|
|arg1_r_8_reload         |   in|   32|     ap_none|                                arg1_r_8_reload|        scalar|
|arg1_r_9_reload         |   in|   32|     ap_none|                                arg1_r_9_reload|        scalar|
|arg2_r_reload           |   in|   32|     ap_none|                                  arg2_r_reload|        scalar|
|arg2_r_7_reload         |   in|   32|     ap_none|                                arg2_r_7_reload|        scalar|
|arg2_r_8_reload         |   in|   32|     ap_none|                                arg2_r_8_reload|        scalar|
|arg2_r_9_reload         |   in|   32|     ap_none|                                arg2_r_9_reload|        scalar|
|arg2_r_1_reload         |   in|   32|     ap_none|                                arg2_r_1_reload|        scalar|
|arg2_r_2_reload         |   in|   32|     ap_none|                                arg2_r_2_reload|        scalar|
|arg2_r_3_reload         |   in|   32|     ap_none|                                arg2_r_3_reload|        scalar|
|arg2_r_4_reload         |   in|   32|     ap_none|                                arg2_r_4_reload|        scalar|
|arg2_r_5_reload         |   in|   32|     ap_none|                                arg2_r_5_reload|        scalar|
|arg2_r_6_reload         |   in|   32|     ap_none|                                arg2_r_6_reload|        scalar|
|add120_9152_out         |  out|   64|      ap_vld|                                add120_9152_out|       pointer|
|add120_9152_out_ap_vld  |  out|    1|      ap_vld|                                add120_9152_out|       pointer|
|add120_8151_out         |  out|   64|      ap_vld|                                add120_8151_out|       pointer|
|add120_8151_out_ap_vld  |  out|    1|      ap_vld|                                add120_8151_out|       pointer|
|add120_7150_out         |  out|   64|      ap_vld|                                add120_7150_out|       pointer|
|add120_7150_out_ap_vld  |  out|    1|      ap_vld|                                add120_7150_out|       pointer|
|add120_6149_out         |  out|   64|      ap_vld|                                add120_6149_out|       pointer|
|add120_6149_out_ap_vld  |  out|    1|      ap_vld|                                add120_6149_out|       pointer|
|add120_5148_out         |  out|   64|      ap_vld|                                add120_5148_out|       pointer|
|add120_5148_out_ap_vld  |  out|    1|      ap_vld|                                add120_5148_out|       pointer|
|add120_4147_out         |  out|   64|      ap_vld|                                add120_4147_out|       pointer|
|add120_4147_out_ap_vld  |  out|    1|      ap_vld|                                add120_4147_out|       pointer|
|add120_3146_out         |  out|   64|      ap_vld|                                add120_3146_out|       pointer|
|add120_3146_out_ap_vld  |  out|    1|      ap_vld|                                add120_3146_out|       pointer|
|add120_2145_out         |  out|   64|      ap_vld|                                add120_2145_out|       pointer|
|add120_2145_out_ap_vld  |  out|    1|      ap_vld|                                add120_2145_out|       pointer|
|add120_1144_out         |  out|   64|      ap_vld|                                add120_1144_out|       pointer|
|add120_1144_out_ap_vld  |  out|    1|      ap_vld|                                add120_1144_out|       pointer|
|add120143_out           |  out|   64|      ap_vld|                                  add120143_out|       pointer|
|add120143_out_ap_vld    |  out|    1|      ap_vld|                                  add120143_out|       pointer|
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+

