// Seed: 1530850618
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri id_3,
    output tri0 id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7,
    input tri1 id_8,
    output wire id_9,
    input supply1 id_10,
    output wor id_11,
    input wor id_12
);
  assign id_4 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri0 id_3
    , id_45,
    input tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wire id_7,
    input tri1 id_8,
    output tri0 id_9,
    output wand id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply1 id_13,
    input wand id_14,
    input wire id_15,
    output uwire id_16,
    input wand id_17,
    output wor id_18,
    output tri id_19,
    output wand id_20,
    input supply1 id_21,
    output uwire id_22,
    output tri1 id_23,
    input supply1 id_24,
    input wand id_25,
    output tri1 id_26,
    input uwire id_27,
    output tri0 id_28,
    input tri1 id_29,
    input wor id_30,
    input tri id_31,
    input tri1 id_32,
    input tri0 id_33,
    input wor id_34,
    input wor id_35,
    inout supply1 id_36,
    output tri0 id_37,
    input uwire id_38,
    input wire id_39,
    input uwire id_40,
    output tri0 id_41,
    input wor id_42,
    input tri1 id_43
);
  for (id_46 = id_45; ""; id_28 = id_1) begin : LABEL_0
    always begin : LABEL_0
      disable id_47;
    end
  end
  module_0 modCall_1 (
      id_18,
      id_14,
      id_43,
      id_37,
      id_23,
      id_7,
      id_43,
      id_19,
      id_15,
      id_41,
      id_13,
      id_41,
      id_1
  );
  assign modCall_1.type_18 = 0;
  wire id_48;
endmodule
