{"Tor M. Aamodt": [0, ["Complexity effective memory access scheduling for many-core accelerator architectures", ["George L. Yuan", "Ali Bakhoda", "Tor M. Aamodt"], "https://doi.org/10.1145/1669112.1669119", 11, "micro", 2009]], "Zain Asgar": [0, ["Using a configurable processor generator for computer architecture prototyping", ["Alex Solomatnikov", "Amin Firoozshahian", "Ofer Shacham", "Zain Asgar", "Megan Wachs", "Wajahat Qadeer", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1145/1669112.1669159", 12, "micro", 2009]], "Ozcan Ozturk": [0, ["Optimizing shared cache behavior of chip multiprocessors", ["Mahmut T. Kandemir", "Sai Prashanth Muralidhara", "Sri Hari Krishna Narayanan", "Yuanrui Zhang", "Ozcan Ozturk"], "https://doi.org/10.1145/1669112.1669176", 12, "micro", 2009]], "Jay B. Brockman": [0, ["McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures", ["Sheng Li", "Jung Ho Ahn", "Richard D. Strong", "Jay B. Brockman", "Dean M. Tullsen", "Norman P. Jouppi"], "https://doi.org/10.1145/1669112.1669172", 12, "micro", 2009]], "Nathan Clark": [0, ["DDT: design and evaluation of a dynamic program analysis for optimizing data structure usage", ["Changhee Jung", "Nathan Clark"], "https://doi.org/10.1145/1669112.1669122", 11, "micro", 2009]], "Edwin V. Bonilla": [0, ["Portable compiler optimisation across embedded programs and microarchitectures using machine learning", ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Grigori Fursin", "Michael F. P. OBoyle"], "https://doi.org/10.1145/1669112.1669124", 11, "micro", 2009]], "Megan Wachs": [0, ["Using a configurable processor generator for computer architecture prototyping", ["Alex Solomatnikov", "Amin Firoozshahian", "Ofer Shacham", "Zain Asgar", "Megan Wachs", "Wajahat Qadeer", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1145/1669112.1669159", 12, "micro", 2009]], "Rolf Kassa": [0, ["Architecting a chunk-based memory race recorder in modern CMPs", ["Gilles Pokam", "Cristiano Pereira", "Klaus Danne", "Rolf Kassa", "Ali-Reza Adl-Tabatabai"], "https://doi.org/10.1145/1669112.1669183", 10, "micro", 2009]], "Dyer Rolan": [0, ["Adaptive line placement with the set balancing cache", ["Dyer Rolan", "Basilio B. Fraguela", "Ramon Doallo"], "https://doi.org/10.1145/1669112.1669178", 12, "micro", 2009]], "Shih-Lien Lu": [0, ["Improving cache lifetime reliability at ultra-low voltages", ["Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Wei Wu", "Shih-Lien Lu"], "https://doi.org/10.1145/1669112.1669126", 11, "micro", 2009]], "Alex Solomatnikov": [0, ["Using a configurable processor generator for computer architecture prototyping", ["Alex Solomatnikov", "Amin Firoozshahian", "Ofer Shacham", "Zain Asgar", "Megan Wachs", "Wajahat Qadeer", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1145/1669112.1669159", 12, "micro", 2009]], "Grigori Fursin": [0, ["Portable compiler optimisation across embedded programs and microarchitectures using machine learning", ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Grigori Fursin", "Michael F. P. OBoyle"], "https://doi.org/10.1145/1669112.1669124", 11, "micro", 2009]], "Wonsun Ahn": [0.9340992420911789, ["BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support", ["Wonsun Ahn", "Shanxiang Qi", "M. Nicolaides", "Josep Torrellas", "Jae-Woo Lee", "Xing Fang", "Samuel P. Midkiff", "David C. Wong"], "https://doi.org/10.1145/1669112.1669131", 12, "micro", 2009]], "Amin Ansari": [0, ["ZerehCache: armoring cache architectures in high defect density technologies", ["Amin Ansari", "Shantanu Gupta", "Shuguang Feng", "Scott A. Mahlke"], "https://doi.org/10.1145/1669112.1669127", 11, "micro", 2009]], "Pradeep Ramachandran": [0, ["mSWAT: low-cost hardware fault detection and diagnosis for multicore systems", ["Siva Kumar Sastry Hari", "Man-Lap Li", "Pradeep Ramachandran", "Byn Choi", "Sarita V. Adve"], "https://doi.org/10.1145/1669112.1669129", 11, "micro", 2009]], "Amin Firoozshahian": [0, ["Using a configurable processor generator for computer architecture prototyping", ["Alex Solomatnikov", "Amin Firoozshahian", "Ofer Shacham", "Zain Asgar", "Megan Wachs", "Wajahat Qadeer", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1145/1669112.1669159", 12, "micro", 2009]], "Adria Armejach": [0, ["EazyHTM: eager-lazy hardware transactional memory", ["Sasa Tomic", "Cristian Perfumo", "Chinmay Eishan Kulkarni", "Adria Armejach", "Adrian Cristal", "Osman S. Unsal", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669132", 11, "micro", 2009]], "Xun Li": [0, ["Execution leases: a hardware-supported mechanism for enforcing strong non-interference", ["Mohit Tiwari", "Xun Li", "Hassan M. G. Wassel", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/1669112.1669174", 12, "micro", 2009]], "Shekhar Srikantaiah": [0, ["SHARP control: controlled shared cache management in chip multiprocessors", ["Shekhar Srikantaiah", "Mahmut T. Kandemir", "Qian Wang"], "https://doi.org/10.1145/1669112.1669177", 12, "micro", 2009]], "Mohit Tiwari": [0, ["Execution leases: a hardware-supported mechanism for enforcing strong non-interference", ["Mohit Tiwari", "Xun Li", "Hassan M. G. Wassel", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/1669112.1669174", 12, "micro", 2009]], "Alaa R. Alameldeen": [0, ["Improving cache lifetime reliability at ultra-low voltages", ["Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Wei Wu", "Shih-Lien Lu"], "https://doi.org/10.1145/1669112.1669126", 11, "micro", 2009]], "Pedro Chaparro": [0, ["Low Vccmin fault-tolerant cache with highly predictable performance", ["Jaume Abella", "Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/1669112.1669128", 11, "micro", 2009]], "Ramon Doallo": [0, ["Adaptive line placement with the set balancing cache", ["Dyer Rolan", "Basilio B. Fraguela", "Ramon Doallo"], "https://doi.org/10.1145/1669112.1669178", 12, "micro", 2009]], "Rakesh Kumar": [0, ["Reducing peak power with a table-driven adaptive processor core", ["Vasileios Kontorinis", "Amirali Shayan", "Dean M. Tullsen", "Rakesh Kumar"], "https://doi.org/10.1145/1669112.1669137", 12, "micro", 2009]], "Gokhan Memik": [0, ["Into the wild: studying real user activity patterns to guide power optimizations for mobile architectures", ["Alex Shye", "Benjamin Scholbrock", "Gokhan Memik"], "https://doi.org/10.1145/1669112.1669135", 11, "micro", 2009]], "Vladimir Cakarevic": [0, ["Characterizing the resource-sharing levels in the UltraSPARC T2 processor", ["Vladimir Cakarevic", "Petar Radojkovic", "Javier Verdu", "Alex Pajuelo", "Francisco J. Cazorla", "Mario Nemirovsky", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669173", 12, "micro", 2009]], "Satish Narayanasamy": [0, ["Offline symbolic analysis for multi-processor execution replay", ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang", "Cristiano Pereira"], "https://doi.org/10.1145/1669112.1669182", 12, "micro", 2009]], "Niket Agarwal": [0, ["In-network coherence filtering: snoopy coherence without broadcasts", ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1145/1669112.1669143", 12, "micro", 2009]], "Jae-Woo Lee": [0.9512229114770889, ["BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support", ["Wonsun Ahn", "Shanxiang Qi", "M. Nicolaides", "Josep Torrellas", "Jae-Woo Lee", "Xing Fang", "Samuel P. Midkiff", "David C. Wong"], "https://doi.org/10.1145/1669112.1669131", 12, "micro", 2009]], "David C. Wong": [0, ["BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support", ["Wonsun Ahn", "Shanxiang Qi", "M. Nicolaides", "Josep Torrellas", "Jae-Woo Lee", "Xing Fang", "Samuel P. Midkiff", "David C. Wong"], "https://doi.org/10.1145/1669112.1669131", 12, "micro", 2009]], "Klaus Danne": [0, ["Architecting a chunk-based memory race recorder in modern CMPs", ["Gilles Pokam", "Cristiano Pereira", "Klaus Danne", "Rolf Kassa", "Ali-Reza Adl-Tabatabai"], "https://doi.org/10.1145/1669112.1669183", 10, "micro", 2009]], "Li-Shiuan Peh": [0, ["In-network coherence filtering: snoopy coherence without broadcasts", ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1145/1669112.1669143", 12, "micro", 2009]], "Trevor N. Mudge": [0, ["Proactive transaction scheduling for contention management", ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1145/1669112.1669133", 12, "micro", 2009]], "Steven Swanson": [0, ["Characterizing flash memory: anomalies, observations, and applications", ["Laura M. Grupp", "Adrian M. Caulfield", "Joel Coburn", "Steven Swanson", "Eitan Yaakobi", "Paul H. Siegel", "Jack K. Wolf"], "https://doi.org/10.1145/1669112.1669118", 10, "micro", 2009]], "Daniel Molka": [0, ["Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems", ["Daniel Hackenberg", "Daniel Molka", "Wolfgang E. Nagel"], "https://doi.org/10.1145/1669112.1669165", 10, "micro", 2009]], "Gu-Yeon Wei": [0, ["Tribeca: design for PVT variations with local recovery and fine-grained adaptation", ["Meeta Sharma Gupta", "Jude A. Rivers", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1669112.1669168", 12, "micro", 2009]], "Antonio Gonzalez": [0, ["Low Vccmin fault-tolerant cache with highly predictable performance", ["Jaume Abella", "Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/1669112.1669128", 11, "micro", 2009]], "Onur Mutlu": [0, ["Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip", ["Boris Grot", "Stephen W. Keckler", "Onur Mutlu"], "https://doi.org/10.1145/1669112.1669149", 12, "micro", 2009], ["Application-aware prioritization mechanisms for on-chip networks", ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "https://doi.org/10.1145/1669112.1669150", 12, "micro", 2009], ["Coordinated control of multiple prefetchers in multi-core systems", ["Eiman Ebrahimi", "Onur Mutlu", "Chang Joo Lee", "Yale N. Patt"], "https://doi.org/10.1145/1669112.1669154", 11, "micro", 2009], ["Improving memory bank-level parallelism in the presence of prefetching", ["Chang Joo Lee", "Veynu Narasiman", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/1669112.1669155", 10, "micro", 2009]], "Shanxiang Qi": [0, ["BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support", ["Wonsun Ahn", "Shanxiang Qi", "M. Nicolaides", "Josep Torrellas", "Jae-Woo Lee", "Xing Fang", "Samuel P. Midkiff", "David C. Wong"], "https://doi.org/10.1145/1669112.1669131", 12, "micro", 2009]], "Stephen W. Keckler": [0, ["Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip", ["Boris Grot", "Stephen W. Keckler", "Onur Mutlu"], "https://doi.org/10.1145/1669112.1669149", 12, "micro", 2009]], "Liwei Yuan": [0, ["Control flow obfuscation with information flow tracking", ["Haibo Chen", "Liwei Yuan", "Xi Wu", "Binyu Zang", "Bo Huang", "Pen-Chung Yew"], "https://doi.org/10.1145/1669112.1669162", 10, "micro", 2009]], "Petar Radojkovic": [0, ["Characterizing the resource-sharing levels in the UltraSPARC T2 processor", ["Vladimir Cakarevic", "Petar Radojkovic", "Javier Verdu", "Alex Pajuelo", "Francisco J. Cazorla", "Mario Nemirovsky", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669173", 12, "micro", 2009]], "Eiman Ebrahimi": [0, ["Coordinated control of multiple prefetchers in multi-core systems", ["Eiman Ebrahimi", "Onur Mutlu", "Chang Joo Lee", "Yale N. Patt"], "https://doi.org/10.1145/1669112.1669154", 11, "micro", 2009]], "Tim Harris": [0, ["EazyHTM: eager-lazy hardware transactional memory", ["Sasa Tomic", "Cristian Perfumo", "Chinmay Eishan Kulkarni", "Adria Armejach", "Adrian Cristal", "Osman S. Unsal", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669132", 11, "micro", 2009]], "Jose Duato": [0, ["An hybrid eDRAM/SRAM macrocell to implement first-level data caches", ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Vicente Lorente", "Ramon Canal", "Pedro Lopez", "Jose Duato"], "https://doi.org/10.1145/1669112.1669140", 9, "micro", 2009]], "Chris Wilkerson": [0, ["Improving cache lifetime reliability at ultra-low voltages", ["Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Wei Wu", "Shih-Lien Lu"], "https://doi.org/10.1145/1669112.1669126", 11, "micro", 2009]], "Laura M. Grupp": [0, ["Characterizing flash memory: anomalies, observations, and applications", ["Laura M. Grupp", "Adrian M. Caulfield", "Joel Coburn", "Steven Swanson", "Eitan Yaakobi", "Paul H. Siegel", "Jack K. Wolf"], "https://doi.org/10.1145/1669112.1669118", 10, "micro", 2009]], "Ali-Reza Adl-Tabatabai": [0, ["Architecting a chunk-based memory race recorder in modern CMPs", ["Gilles Pokam", "Cristiano Pereira", "Klaus Danne", "Rolf Kassa", "Ali-Reza Adl-Tabatabai"], "https://doi.org/10.1145/1669112.1669183", 10, "micro", 2009]], "Xing Fang": [0, ["BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support", ["Wonsun Ahn", "Shanxiang Qi", "M. Nicolaides", "Josep Torrellas", "Jae-Woo Lee", "Xing Fang", "Samuel P. Midkiff", "David C. Wong"], "https://doi.org/10.1145/1669112.1669131", 12, "micro", 2009]], "Chi-Keung Luk": [0, ["Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping", ["Chi-Keung Luk", "Sunpyo Hong", "Hyesoon Kim"], "https://doi.org/10.1145/1669112.1669121", 11, "micro", 2009]], "Jun Yang": [0.07243934646248817, ["Variation-tolerant non-uniform 3D cache management in die stacked multicore processor", ["Bo Zhao", "Yu Du", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/1669112.1669141", 10, "micro", 2009]], "Mahmoud Said": [0, ["Offline symbolic analysis for multi-processor execution replay", ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang", "Cristiano Pereira"], "https://doi.org/10.1145/1669112.1669182", 12, "micro", 2009]], "Christophe Dubach": [0, ["Portable compiler optimisation across embedded programs and microarchitectures using machine learning", ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Grigori Fursin", "Michael F. P. OBoyle"], "https://doi.org/10.1145/1669112.1669124", 11, "micro", 2009]], "Jason Zebchuk": [0, ["A tagless coherence directory", ["Jason Zebchuk", "Vijayalakshmi Srinivasan", "Moinuddin K. Qureshi", "Andreas Moshovos"], "https://doi.org/10.1145/1669112.1669166", 12, "micro", 2009]], "Francisco J. Cazorla": [0, ["Characterizing the resource-sharing levels in the UltraSPARC T2 processor", ["Vladimir Cakarevic", "Petar Radojkovic", "Javier Verdu", "Alex Pajuelo", "Francisco J. Cazorla", "Mario Nemirovsky", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669173", 12, "micro", 2009]], "Ran Ginosar": [0, ["Multiple clock and voltage domains for chip multi processors", ["Efraim Rotem", "Avi Mendelson", "Ran Ginosar", "Uri C. Weiser"], "https://doi.org/10.1145/1669112.1669170", 10, "micro", 2009]], "Wei Wu": [0.00018742435349849984, ["Improving cache lifetime reliability at ultra-low voltages", ["Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Wei Wu", "Shih-Lien Lu"], "https://doi.org/10.1145/1669112.1669126", 11, "micro", 2009]], "Bulent Abali": [0, ["Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling", ["Moinuddin K. Qureshi", "John P. Karidis", "Michele Franceschini", "Vijayalakshmi Srinivasan", "Luis Lastras", "Bulent Abali"], "https://doi.org/10.1145/1669112.1669117", 10, "micro", 2009]], "Narayanan Vijaykrishnan": [0, ["A case for dynamic frequency tuning in on-chip networks", ["Asit K. Mishra", "Reetuparna Das", "Soumya Eachempati", "Ravishankar R. Iyer", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1669112.1669151", 12, "micro", 2009]], "John Kim": [1, ["Low-cost router microarchitecture for on-chip networks", ["John Kim"], "https://doi.org/10.1145/1669112.1669145", 12, "micro", 2009]], "Norman P. Jouppi": [0, ["McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures", ["Sheng Li", "Jung Ho Ahn", "Richard D. Strong", "Jay B. Brockman", "Dean M. Tullsen", "Norman P. Jouppi"], "https://doi.org/10.1145/1669112.1669172", 12, "micro", 2009]], "Qian Wang": [0.0018993846606463194, ["SHARP control: controlled shared cache management in chip multiprocessors", ["Shekhar Srikantaiah", "Mahmut T. Kandemir", "Qian Wang"], "https://doi.org/10.1145/1669112.1669177", 12, "micro", 2009]], "Cristian Perfumo": [0, ["EazyHTM: eager-lazy hardware transactional memory", ["Sasa Tomic", "Cristian Perfumo", "Chinmay Eishan Kulkarni", "Adria Armejach", "Adrian Cristal", "Osman S. Unsal", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669132", 11, "micro", 2009]], "Alejandro Valero": [0, ["An hybrid eDRAM/SRAM macrocell to implement first-level data caches", ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Vicente Lorente", "Ramon Canal", "Pedro Lopez", "Jose Duato"], "https://doi.org/10.1145/1669112.1669140", 9, "micro", 2009]], "Michael F. P. OBoyle": [0, ["Portable compiler optimisation across embedded programs and microarchitectures using machine learning", ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Grigori Fursin", "Michael F. P. OBoyle"], "https://doi.org/10.1145/1669112.1669124", 11, "micro", 2009]], "Soumya Eachempati": [0, ["A case for dynamic frequency tuning in on-chip networks", ["Asit K. Mishra", "Reetuparna Das", "Soumya Eachempati", "Ravishankar R. Iyer", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1669112.1669151", 12, "micro", 2009]], "Adrian Nistor": [0, ["Light64: lightweight hardware support for data race detection during systematic testing of parallel programs", ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"], "https://doi.org/10.1145/1669112.1669180", 12, "micro", 2009]], "Gabriel H. Loh": [0, ["Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy", ["Gabriel H. Loh"], "https://doi.org/10.1145/1669112.1669139", 12, "micro", 2009]], "Eitan Yaakobi": [0, ["Characterizing flash memory: anomalies, observations, and applications", ["Laura M. Grupp", "Adrian M. Caulfield", "Joel Coburn", "Steven Swanson", "Eitan Yaakobi", "Paul H. Siegel", "Jack K. Wolf"], "https://doi.org/10.1145/1669112.1669118", 10, "micro", 2009]], "Hyesoon Kim": [0.997093603014946, ["Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping", ["Chi-Keung Luk", "Sunpyo Hong", "Hyesoon Kim"], "https://doi.org/10.1145/1669112.1669121", 11, "micro", 2009]], "Bo Zhao": [0, ["Variation-tolerant non-uniform 3D cache management in die stacked multicore processor", ["Bo Zhao", "Yu Du", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/1669112.1669141", 10, "micro", 2009]], "Asit K. Mishra": [0, ["A case for dynamic frequency tuning in on-chip networks", ["Asit K. Mishra", "Reetuparna Das", "Soumya Eachempati", "Ravishankar R. Iyer", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1669112.1669151", 12, "micro", 2009]], "Julio Sahuquillo": [0, ["An hybrid eDRAM/SRAM macrocell to implement first-level data caches", ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Vicente Lorente", "Ramon Canal", "Pedro Lopez", "Jose Duato"], "https://doi.org/10.1145/1669112.1669140", 9, "micro", 2009]], "Vasileios Kontorinis": [0, ["Reducing peak power with a table-driven adaptive processor core", ["Vasileios Kontorinis", "Amirali Shayan", "Dean M. Tullsen", "Rakesh Kumar"], "https://doi.org/10.1145/1669112.1669137", 12, "micro", 2009]], "Salvador Petit": [0, ["An hybrid eDRAM/SRAM macrocell to implement first-level data caches", ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Vicente Lorente", "Ramon Canal", "Pedro Lopez", "Jose Duato"], "https://doi.org/10.1145/1669112.1669140", 9, "micro", 2009]], "Vicente Lorente": [0, ["An hybrid eDRAM/SRAM macrocell to implement first-level data caches", ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Vicente Lorente", "Ramon Canal", "Pedro Lopez", "Jose Duato"], "https://doi.org/10.1145/1669112.1669140", 9, "micro", 2009]], "Sangyeun Cho": [0.9954122602939606, ["Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance", ["Sangyeun Cho", "Hyunjin Lee"], "https://doi.org/10.1145/1669112.1669157", 11, "micro", 2009]], "Javier Carretero": [0, ["Low Vccmin fault-tolerant cache with highly predictable performance", ["Jaume Abella", "Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/1669112.1669128", 11, "micro", 2009]], "Luis Ceze": [0, ["Finding concurrency bugs with context-aware communication graphs", ["Brandon Lucia", "Luis Ceze"], "https://doi.org/10.1145/1669112.1669181", 11, "micro", 2009]], "Ciji Isen": [0, ["ESKIMO: Energy savings using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM subsystem", ["Ciji Isen", "Lizy Kurian John"], "https://doi.org/10.1145/1669112.1669156", 10, "micro", 2009]], "Darko Marinov": [0, ["Light64: lightweight hardware support for data race detection during systematic testing of parallel programs", ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"], "https://doi.org/10.1145/1669112.1669180", 12, "micro", 2009]], "Xavier Vera": [0, ["Low Vccmin fault-tolerant cache with highly predictable performance", ["Jaume Abella", "Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/1669112.1669128", 11, "micro", 2009]], "Paul H. Siegel": [0, ["Characterizing flash memory: anomalies, observations, and applications", ["Laura M. Grupp", "Adrian M. Caulfield", "Joel Coburn", "Steven Swanson", "Eitan Yaakobi", "Paul H. Siegel", "Jack K. Wolf"], "https://doi.org/10.1145/1669112.1669118", 10, "micro", 2009]], "Pradip Bose": [0, ["Tribeca: design for PVT variations with local recovery and fine-grained adaptation", ["Meeta Sharma Gupta", "Jude A. Rivers", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1669112.1669168", 12, "micro", 2009]], "Amirali Shayan": [0, ["Reducing peak power with a table-driven adaptive processor core", ["Vasileios Kontorinis", "Amirali Shayan", "Dean M. Tullsen", "Rakesh Kumar"], "https://doi.org/10.1145/1669112.1669137", 12, "micro", 2009]], "Mateo Valero": [0, ["EazyHTM: eager-lazy hardware transactional memory", ["Sasa Tomic", "Cristian Perfumo", "Chinmay Eishan Kulkarni", "Adria Armejach", "Adrian Cristal", "Osman S. Unsal", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669132", 11, "micro", 2009], ["Characterizing the resource-sharing levels in the UltraSPARC T2 processor", ["Vladimir Cakarevic", "Petar Radojkovic", "Javier Verdu", "Alex Pajuelo", "Francisco J. Cazorla", "Mario Nemirovsky", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669173", 12, "micro", 2009]], "Adrian M. Caulfield": [0, ["Characterizing flash memory: anomalies, observations, and applications", ["Laura M. Grupp", "Adrian M. Caulfield", "Joel Coburn", "Steven Swanson", "Eitan Yaakobi", "Paul H. Siegel", "Jack K. Wolf"], "https://doi.org/10.1145/1669112.1669118", 10, "micro", 2009]], "Uri C. Weiser": [0, ["Multiple clock and voltage domains for chip multi processors", ["Efraim Rotem", "Avi Mendelson", "Ran Ginosar", "Uri C. Weiser"], "https://doi.org/10.1145/1669112.1669170", 10, "micro", 2009]], "Stephen Richardson": [0, ["Using a configurable processor generator for computer architecture prototyping", ["Alex Solomatnikov", "Amin Firoozshahian", "Ofer Shacham", "Zain Asgar", "Megan Wachs", "Wajahat Qadeer", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1145/1669112.1669159", 12, "micro", 2009]], "Chita R. Das": [0, ["Application-aware prioritization mechanisms for on-chip networks", ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "https://doi.org/10.1145/1669112.1669150", 12, "micro", 2009], ["A case for dynamic frequency tuning in on-chip networks", ["Asit K. Mishra", "Reetuparna Das", "Soumya Eachempati", "Ravishankar R. Iyer", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1669112.1669151", 12, "micro", 2009]], "Haibo Chen": [0, ["Control flow obfuscation with information flow tracking", ["Haibo Chen", "Liwei Yuan", "Xi Wu", "Binyu Zang", "Bo Huang", "Pen-Chung Yew"], "https://doi.org/10.1145/1669112.1669162", 10, "micro", 2009]], "Moinuddin K. Qureshi": [0, ["Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling", ["Moinuddin K. Qureshi", "John P. Karidis", "Michele Franceschini", "Vijayalakshmi Srinivasan", "Luis Lastras", "Bulent Abali"], "https://doi.org/10.1145/1669112.1669117", 10, "micro", 2009], ["A tagless coherence directory", ["Jason Zebchuk", "Vijayalakshmi Srinivasan", "Moinuddin K. Qureshi", "Andreas Moshovos"], "https://doi.org/10.1145/1669112.1669166", 12, "micro", 2009]], "Frederic T. Chong": [2.510137617018829e-15, ["Execution leases: a hardware-supported mechanism for enforcing strong non-interference", ["Mohit Tiwari", "Xun Li", "Hassan M. G. Wassel", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/1669112.1669174", 12, "micro", 2009]], "Chang Joo Lee": [0.998660683631897, ["Coordinated control of multiple prefetchers in multi-core systems", ["Eiman Ebrahimi", "Onur Mutlu", "Chang Joo Lee", "Yale N. Patt"], "https://doi.org/10.1145/1669112.1669154", 11, "micro", 2009], ["Improving memory bank-level parallelism in the presence of prefetching", ["Chang Joo Lee", "Veynu Narasiman", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/1669112.1669155", 10, "micro", 2009]], "Jack K. Wolf": [0, ["Characterizing flash memory: anomalies, observations, and applications", ["Laura M. Grupp", "Adrian M. Caulfield", "Joel Coburn", "Steven Swanson", "Eitan Yaakobi", "Paul H. Siegel", "Jack K. Wolf"], "https://doi.org/10.1145/1669112.1669118", 10, "micro", 2009]], "Hyunjin Lee": [0.980937585234642, ["Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance", ["Sangyeun Cho", "Hyunjin Lee"], "https://doi.org/10.1145/1669112.1669157", 11, "micro", 2009]], "Jaume Abella": [0, ["Low Vccmin fault-tolerant cache with highly predictable performance", ["Jaume Abella", "Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/1669112.1669128", 11, "micro", 2009]], "Josep Torrellas": [0, ["BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support", ["Wonsun Ahn", "Shanxiang Qi", "M. Nicolaides", "Josep Torrellas", "Jae-Woo Lee", "Xing Fang", "Samuel P. Midkiff", "David C. Wong"], "https://doi.org/10.1145/1669112.1669131", 12, "micro", 2009], ["The BubbleWrap many-core: popping cores for sequential acceleration", ["Ulya R. Karpuzcu", "Brian Greskamp", "Josep Torrellas"], "https://doi.org/10.1145/1669112.1669169", 12, "micro", 2009], ["Light64: lightweight hardware support for data race detection during systematic testing of parallel programs", ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"], "https://doi.org/10.1145/1669112.1669180", 12, "micro", 2009]], "Niraj K. Jha": [0, ["In-network coherence filtering: snoopy coherence without broadcasts", ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1145/1669112.1669143", 12, "micro", 2009]], "Mitchell Hayenga": [0, ["SCARAB: a single cycle adaptive routing and bufferless network", ["Mitchell Hayenga", "Natalie D. Enright Jerger", "Mikko H. Lipasti"], "https://doi.org/10.1145/1669112.1669144", 11, "micro", 2009]], "Robert Schreiber": [0, ["Light speed arbitration and flow control for nanophotonic interconnects", ["Dana Vantrease", "Nathan L. Binkert", "Robert Schreiber", "Mikko H. Lipasti"], "https://doi.org/10.1145/1669112.1669152", 12, "micro", 2009]], "George L. Yuan": [0, ["Complexity effective memory access scheduling for many-core accelerator architectures", ["George L. Yuan", "Ali Bakhoda", "Tor M. Aamodt"], "https://doi.org/10.1145/1669112.1669119", 11, "micro", 2009]], "Mainak Chaudhuri": [0, ["Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches", ["Mainak Chaudhuri"], "https://doi.org/10.1145/1669112.1669164", 12, "micro", 2009]], "Geoffrey Blake": [0, ["Proactive transaction scheduling for contention management", ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1145/1669112.1669133", 12, "micro", 2009]], "Wangyuan Zhang": [0, ["Characterizing and mitigating the impact of process variations on phase change based memory systems", ["Wangyuan Zhang", "Tao Li"], "https://doi.org/10.1145/1669112.1669116", 12, "micro", 2009]], "Sasa Tomic": [0, ["EazyHTM: eager-lazy hardware transactional memory", ["Sasa Tomic", "Cristian Perfumo", "Chinmay Eishan Kulkarni", "Adria Armejach", "Adrian Cristal", "Osman S. Unsal", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669132", 11, "micro", 2009]], "Jung Ho Ahn": [0.9047393798828125, ["McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures", ["Sheng Li", "Jung Ho Ahn", "Richard D. Strong", "Jay B. Brockman", "Dean M. Tullsen", "Norman P. Jouppi"], "https://doi.org/10.1145/1669112.1669172", 12, "micro", 2009]], "Sunpyo Hong": [0.9980526715517044, ["Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping", ["Chi-Keung Luk", "Sunpyo Hong", "Hyesoon Kim"], "https://doi.org/10.1145/1669112.1669121", 11, "micro", 2009]], "Hyunchul Park": [0.999739021062851, ["Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications", ["Hyunchul Park", "Yongjun Park", "Scott A. Mahlke"], "https://doi.org/10.1145/1669112.1669160", 11, "micro", 2009]], "Ramon Canal": [0, ["An hybrid eDRAM/SRAM macrocell to implement first-level data caches", ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Vicente Lorente", "Ramon Canal", "Pedro Lopez", "Jose Duato"], "https://doi.org/10.1145/1669112.1669140", 9, "micro", 2009]], "Adrian Cristal": [0, ["EazyHTM: eager-lazy hardware transactional memory", ["Sasa Tomic", "Cristian Perfumo", "Chinmay Eishan Kulkarni", "Adria Armejach", "Adrian Cristal", "Osman S. Unsal", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669132", 11, "micro", 2009]], "Yu Du": [0, ["Variation-tolerant non-uniform 3D cache management in die stacked multicore processor", ["Bo Zhao", "Yu Du", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/1669112.1669141", 10, "micro", 2009]], "Luis Lastras": [0, ["Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling", ["Moinuddin K. Qureshi", "John P. Karidis", "Michele Franceschini", "Vijayalakshmi Srinivasan", "Luis Lastras", "Bulent Abali"], "https://doi.org/10.1145/1669112.1669117", 10, "micro", 2009]], "Boris Grot": [0, ["Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip", ["Boris Grot", "Stephen W. Keckler", "Onur Mutlu"], "https://doi.org/10.1145/1669112.1669149", 12, "micro", 2009]], "Efraim Rotem": [0, ["Multiple clock and voltage domains for chip multi processors", ["Efraim Rotem", "Avi Mendelson", "Ran Ginosar", "Uri C. Weiser"], "https://doi.org/10.1145/1669112.1669170", 10, "micro", 2009]], "Osman S. Unsal": [0, ["EazyHTM: eager-lazy hardware transactional memory", ["Sasa Tomic", "Cristian Perfumo", "Chinmay Eishan Kulkarni", "Adria Armejach", "Adrian Cristal", "Osman S. Unsal", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669132", 11, "micro", 2009]], "Binyu Zang": [0, ["Control flow obfuscation with information flow tracking", ["Haibo Chen", "Liwei Yuan", "Xi Wu", "Binyu Zang", "Bo Huang", "Pen-Chung Yew"], "https://doi.org/10.1145/1669112.1669162", 10, "micro", 2009]], "Mikko H. Lipasti": [0, ["SCARAB: a single cycle adaptive routing and bufferless network", ["Mitchell Hayenga", "Natalie D. Enright Jerger", "Mikko H. Lipasti"], "https://doi.org/10.1145/1669112.1669144", 11, "micro", 2009], ["Light speed arbitration and flow control for nanophotonic interconnects", ["Dana Vantrease", "Nathan L. Binkert", "Robert Schreiber", "Mikko H. Lipasti"], "https://doi.org/10.1145/1669112.1669152", 12, "micro", 2009]], "Lizy Kurian John": [0, ["ESKIMO: Energy savings using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM subsystem", ["Ciji Isen", "Lizy Kurian John"], "https://doi.org/10.1145/1669112.1669156", 10, "micro", 2009]], "Ulya R. Karpuzcu": [0, ["The BubbleWrap many-core: popping cores for sequential acceleration", ["Ulya R. Karpuzcu", "Brian Greskamp", "Josep Torrellas"], "https://doi.org/10.1145/1669112.1669169", 12, "micro", 2009]], "Basilio B. Fraguela": [0, ["Adaptive line placement with the set balancing cache", ["Dyer Rolan", "Basilio B. Fraguela", "Ramon Doallo"], "https://doi.org/10.1145/1669112.1669178", 12, "micro", 2009]], "Chinmay Eishan Kulkarni": [0, ["EazyHTM: eager-lazy hardware transactional memory", ["Sasa Tomic", "Cristian Perfumo", "Chinmay Eishan Kulkarni", "Adria Armejach", "Adrian Cristal", "Osman S. Unsal", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669132", 11, "micro", 2009]], "Balaram Sinharoy": [0, ["POWER7 multi-core processor design", ["Balaram Sinharoy"], "https://doi.org/10.1145/1669112.1669114", 0, "micro", 2009]], "Mahesh Ketkar": [0, ["A microarchitecture-based framework for pre- and post-silicon power delivery analysis", ["Mahesh Ketkar", "Eli Chiprout"], "https://doi.org/10.1145/1669112.1669136", 10, "micro", 2009]], "Vijayalakshmi Srinivasan": [0, ["Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling", ["Moinuddin K. Qureshi", "John P. Karidis", "Michele Franceschini", "Vijayalakshmi Srinivasan", "Luis Lastras", "Bulent Abali"], "https://doi.org/10.1145/1669112.1669117", 10, "micro", 2009], ["A tagless coherence directory", ["Jason Zebchuk", "Vijayalakshmi Srinivasan", "Moinuddin K. Qureshi", "Andreas Moshovos"], "https://doi.org/10.1145/1669112.1669166", 12, "micro", 2009]], "David M. Brooks": [0, ["Tribeca: design for PVT variations with local recovery and fine-grained adaptation", ["Meeta Sharma Gupta", "Jude A. Rivers", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1669112.1669168", 12, "micro", 2009]], "Yongjun Park": [0.6659563481807709, ["Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications", ["Hyunchul Park", "Yongjun Park", "Scott A. Mahlke"], "https://doi.org/10.1145/1669112.1669160", 11, "micro", 2009]], "Scott A. Mahlke": [0, ["ZerehCache: armoring cache architectures in high defect density technologies", ["Amin Ansari", "Shantanu Gupta", "Shuguang Feng", "Scott A. Mahlke"], "https://doi.org/10.1145/1669112.1669127", 11, "micro", 2009], ["Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications", ["Hyunchul Park", "Yongjun Park", "Scott A. Mahlke"], "https://doi.org/10.1145/1669112.1669160", 11, "micro", 2009]], "Timothy M. Jones": [0, ["Portable compiler optimisation across embedded programs and microarchitectures using machine learning", ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Grigori Fursin", "Michael F. P. OBoyle"], "https://doi.org/10.1145/1669112.1669124", 11, "micro", 2009]], "Eli Chiprout": [0, ["A microarchitecture-based framework for pre- and post-silicon power delivery analysis", ["Mahesh Ketkar", "Eli Chiprout"], "https://doi.org/10.1145/1669112.1669136", 10, "micro", 2009]], "Sri Hari Krishna Narayanan": [0, ["Optimizing shared cache behavior of chip multiprocessors", ["Mahmut T. Kandemir", "Sai Prashanth Muralidhara", "Sri Hari Krishna Narayanan", "Yuanrui Zhang", "Ozcan Ozturk"], "https://doi.org/10.1145/1669112.1669176", 12, "micro", 2009]], "Xi Wu": [3.964116331189871e-06, ["Control flow obfuscation with information flow tracking", ["Haibo Chen", "Liwei Yuan", "Xi Wu", "Binyu Zang", "Bo Huang", "Pen-Chung Yew"], "https://doi.org/10.1145/1669112.1669162", 10, "micro", 2009]], "Brandon Lucia": [0, ["Finding concurrency bugs with context-aware communication graphs", ["Brandon Lucia", "Luis Ceze"], "https://doi.org/10.1145/1669112.1669181", 11, "micro", 2009]], "Youtao Zhang": [0, ["Variation-tolerant non-uniform 3D cache management in die stacked multicore processor", ["Bo Zhao", "Yu Du", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/1669112.1669141", 10, "micro", 2009]], "Ofer Shacham": [0, ["Using a configurable processor generator for computer architecture prototyping", ["Alex Solomatnikov", "Amin Firoozshahian", "Ofer Shacham", "Zain Asgar", "Megan Wachs", "Wajahat Qadeer", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1145/1669112.1669159", 12, "micro", 2009]], "Richard D. Strong": [0, ["McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures", ["Sheng Li", "Jung Ho Ahn", "Richard D. Strong", "Jay B. Brockman", "Dean M. Tullsen", "Norman P. Jouppi"], "https://doi.org/10.1145/1669112.1669172", 12, "micro", 2009]], "Daniel Hackenberg": [0, ["Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems", ["Daniel Hackenberg", "Daniel Molka", "Wolfgang E. Nagel"], "https://doi.org/10.1145/1669112.1669165", 10, "micro", 2009]], "Zeshan Chishti": [0, ["Improving cache lifetime reliability at ultra-low voltages", ["Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Wei Wu", "Shih-Lien Lu"], "https://doi.org/10.1145/1669112.1669126", 11, "micro", 2009]], "Sarita V. Adve": [0, ["mSWAT: low-cost hardware fault detection and diagnosis for multicore systems", ["Siva Kumar Sastry Hari", "Man-Lap Li", "Pradeep Ramachandran", "Byn Choi", "Sarita V. Adve"], "https://doi.org/10.1145/1669112.1669129", 11, "micro", 2009]], "Samuel P. Midkiff": [0, ["BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support", ["Wonsun Ahn", "Shanxiang Qi", "M. Nicolaides", "Josep Torrellas", "Jae-Woo Lee", "Xing Fang", "Samuel P. Midkiff", "David C. Wong"], "https://doi.org/10.1145/1669112.1669131", 12, "micro", 2009]], "Cristiano Pereira": [0, ["Offline symbolic analysis for multi-processor execution replay", ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang", "Cristiano Pereira"], "https://doi.org/10.1145/1669112.1669182", 12, "micro", 2009], ["Architecting a chunk-based memory race recorder in modern CMPs", ["Gilles Pokam", "Cristiano Pereira", "Klaus Danne", "Rolf Kassa", "Ali-Reza Adl-Tabatabai"], "https://doi.org/10.1145/1669112.1669183", 10, "micro", 2009]], "Mark Horowitz": [0, ["Why design must change: rethinking digital design", ["Mark Horowitz"], "https://doi.org/10.1145/1669112.1669147", 0, "micro", 2009], ["Using a configurable processor generator for computer architecture prototyping", ["Alex Solomatnikov", "Amin Firoozshahian", "Ofer Shacham", "Zain Asgar", "Megan Wachs", "Wajahat Qadeer", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1145/1669112.1669159", 12, "micro", 2009]], "Ali Bakhoda": [0, ["Complexity effective memory access scheduling for many-core accelerator architectures", ["George L. Yuan", "Ali Bakhoda", "Tor M. Aamodt"], "https://doi.org/10.1145/1669112.1669119", 11, "micro", 2009]], "Dongyoon Lee": [0.999946266412735, ["Offline symbolic analysis for multi-processor execution replay", ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang", "Cristiano Pereira"], "https://doi.org/10.1145/1669112.1669182", 12, "micro", 2009]], "Jude A. Rivers": [0, ["Tribeca: design for PVT variations with local recovery and fine-grained adaptation", ["Meeta Sharma Gupta", "Jude A. Rivers", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1669112.1669168", 12, "micro", 2009]], "Hari Kannan": [0, ["Ordering decoupled metadata accesses in multiprocessors", ["Hari Kannan"], "https://doi.org/10.1145/1669112.1669161", 10, "micro", 2009]], "Natalie D. Enright Jerger": [0, ["SCARAB: a single cycle adaptive routing and bufferless network", ["Mitchell Hayenga", "Natalie D. Enright Jerger", "Mikko H. Lipasti"], "https://doi.org/10.1145/1669112.1669144", 11, "micro", 2009]], "Avi Mendelson": [0, ["Multiple clock and voltage domains for chip multi processors", ["Efraim Rotem", "Avi Mendelson", "Ran Ginosar", "Uri C. Weiser"], "https://doi.org/10.1145/1669112.1669170", 10, "micro", 2009]], "Thomas Moscibroda": [0, ["Application-aware prioritization mechanisms for on-chip networks", ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "https://doi.org/10.1145/1669112.1669150", 12, "micro", 2009]], "Changhee Jung": [0.923154354095459, ["DDT: design and evaluation of a dynamic program analysis for optimizing data structure usage", ["Changhee Jung", "Nathan Clark"], "https://doi.org/10.1145/1669112.1669122", 11, "micro", 2009]], "Benjamin Scholbrock": [0, ["Into the wild: studying real user activity patterns to guide power optimizations for mobile architectures", ["Alex Shye", "Benjamin Scholbrock", "Gokhan Memik"], "https://doi.org/10.1145/1669112.1669135", 11, "micro", 2009]], "Pen-Chung Yew": [0, ["Control flow obfuscation with information flow tracking", ["Haibo Chen", "Liwei Yuan", "Xi Wu", "Binyu Zang", "Bo Huang", "Pen-Chung Yew"], "https://doi.org/10.1145/1669112.1669162", 10, "micro", 2009]], "Yuanrui Zhang": [0, ["Optimizing shared cache behavior of chip multiprocessors", ["Mahmut T. Kandemir", "Sai Prashanth Muralidhara", "Sri Hari Krishna Narayanan", "Yuanrui Zhang", "Ozcan Ozturk"], "https://doi.org/10.1145/1669112.1669176", 12, "micro", 2009]], "Alex Pajuelo": [0, ["Characterizing the resource-sharing levels in the UltraSPARC T2 processor", ["Vladimir Cakarevic", "Petar Radojkovic", "Javier Verdu", "Alex Pajuelo", "Francisco J. Cazorla", "Mario Nemirovsky", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669173", 12, "micro", 2009]], "Sheng Li": [0, ["McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures", ["Sheng Li", "Jung Ho Ahn", "Richard D. Strong", "Jay B. Brockman", "Dean M. Tullsen", "Norman P. Jouppi"], "https://doi.org/10.1145/1669112.1669172", 12, "micro", 2009]], "Alex Shye": [0, ["Into the wild: studying real user activity patterns to guide power optimizations for mobile architectures", ["Alex Shye", "Benjamin Scholbrock", "Gokhan Memik"], "https://doi.org/10.1145/1669112.1669135", 11, "micro", 2009]], "Shuguang Feng": [0, ["ZerehCache: armoring cache architectures in high defect density technologies", ["Amin Ansari", "Shantanu Gupta", "Shuguang Feng", "Scott A. Mahlke"], "https://doi.org/10.1145/1669112.1669127", 11, "micro", 2009]], "Timothy Sherwood": [0, ["Execution leases: a hardware-supported mechanism for enforcing strong non-interference", ["Mohit Tiwari", "Xun Li", "Hassan M. G. Wassel", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/1669112.1669174", 12, "micro", 2009]], "Wolfgang E. Nagel": [0, ["Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems", ["Daniel Hackenberg", "Daniel Molka", "Wolfgang E. Nagel"], "https://doi.org/10.1145/1669112.1669165", 10, "micro", 2009]], "Nathan L. Binkert": [0, ["Light speed arbitration and flow control for nanophotonic interconnects", ["Dana Vantrease", "Nathan L. Binkert", "Robert Schreiber", "Mikko H. Lipasti"], "https://doi.org/10.1145/1669112.1669152", 12, "micro", 2009]], "Reetuparna Das": [0, ["Application-aware prioritization mechanisms for on-chip networks", ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "https://doi.org/10.1145/1669112.1669150", 12, "micro", 2009], ["A case for dynamic frequency tuning in on-chip networks", ["Asit K. Mishra", "Reetuparna Das", "Soumya Eachempati", "Ravishankar R. Iyer", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1669112.1669151", 12, "micro", 2009]], "Joel Coburn": [0, ["Characterizing flash memory: anomalies, observations, and applications", ["Laura M. Grupp", "Adrian M. Caulfield", "Joel Coburn", "Steven Swanson", "Eitan Yaakobi", "Paul H. Siegel", "Jack K. Wolf"], "https://doi.org/10.1145/1669112.1669118", 10, "micro", 2009]], "Dana Vantrease": [0, ["Light speed arbitration and flow control for nanophotonic interconnects", ["Dana Vantrease", "Nathan L. Binkert", "Robert Schreiber", "Mikko H. Lipasti"], "https://doi.org/10.1145/1669112.1669152", 12, "micro", 2009]], "Man-Lap Li": [0, ["mSWAT: low-cost hardware fault detection and diagnosis for multicore systems", ["Siva Kumar Sastry Hari", "Man-Lap Li", "Pradeep Ramachandran", "Byn Choi", "Sarita V. Adve"], "https://doi.org/10.1145/1669112.1669129", 11, "micro", 2009]], "Bo Huang": [0, ["Control flow obfuscation with information flow tracking", ["Haibo Chen", "Liwei Yuan", "Xi Wu", "Binyu Zang", "Bo Huang", "Pen-Chung Yew"], "https://doi.org/10.1145/1669112.1669162", 10, "micro", 2009]], "Siva Kumar Sastry Hari": [0, ["mSWAT: low-cost hardware fault detection and diagnosis for multicore systems", ["Siva Kumar Sastry Hari", "Man-Lap Li", "Pradeep Ramachandran", "Byn Choi", "Sarita V. Adve"], "https://doi.org/10.1145/1669112.1669129", 11, "micro", 2009]], "Mahmut T. Kandemir": [0, ["Optimizing shared cache behavior of chip multiprocessors", ["Mahmut T. Kandemir", "Sai Prashanth Muralidhara", "Sri Hari Krishna Narayanan", "Yuanrui Zhang", "Ozcan Ozturk"], "https://doi.org/10.1145/1669112.1669176", 12, "micro", 2009], ["SHARP control: controlled shared cache management in chip multiprocessors", ["Shekhar Srikantaiah", "Mahmut T. Kandemir", "Qian Wang"], "https://doi.org/10.1145/1669112.1669177", 12, "micro", 2009]], "Brian Greskamp": [0, ["The BubbleWrap many-core: popping cores for sequential acceleration", ["Ulya R. Karpuzcu", "Brian Greskamp", "Josep Torrellas"], "https://doi.org/10.1145/1669112.1669169", 12, "micro", 2009]], "Sai Prashanth Muralidhara": [0, ["Optimizing shared cache behavior of chip multiprocessors", ["Mahmut T. Kandemir", "Sai Prashanth Muralidhara", "Sri Hari Krishna Narayanan", "Yuanrui Zhang", "Ozcan Ozturk"], "https://doi.org/10.1145/1669112.1669176", 12, "micro", 2009]], "Yale N. Patt": [0, ["Coordinated control of multiple prefetchers in multi-core systems", ["Eiman Ebrahimi", "Onur Mutlu", "Chang Joo Lee", "Yale N. Patt"], "https://doi.org/10.1145/1669112.1669154", 11, "micro", 2009], ["Improving memory bank-level parallelism in the presence of prefetching", ["Chang Joo Lee", "Veynu Narasiman", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/1669112.1669155", 10, "micro", 2009]], "Michele Franceschini": [0, ["Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling", ["Moinuddin K. Qureshi", "John P. Karidis", "Michele Franceschini", "Vijayalakshmi Srinivasan", "Luis Lastras", "Bulent Abali"], "https://doi.org/10.1145/1669112.1669117", 10, "micro", 2009]], "Gilles Pokam": [0, ["Architecting a chunk-based memory race recorder in modern CMPs", ["Gilles Pokam", "Cristiano Pereira", "Klaus Danne", "Rolf Kassa", "Ali-Reza Adl-Tabatabai"], "https://doi.org/10.1145/1669112.1669183", 10, "micro", 2009]], "Ravishankar R. Iyer": [0, ["A case for dynamic frequency tuning in on-chip networks", ["Asit K. Mishra", "Reetuparna Das", "Soumya Eachempati", "Ravishankar R. Iyer", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1669112.1669151", 12, "micro", 2009]], "John P. Karidis": [0, ["Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling", ["Moinuddin K. Qureshi", "John P. Karidis", "Michele Franceschini", "Vijayalakshmi Srinivasan", "Luis Lastras", "Bulent Abali"], "https://doi.org/10.1145/1669112.1669117", 10, "micro", 2009]], "Hassan M. G. Wassel": [0, ["Execution leases: a hardware-supported mechanism for enforcing strong non-interference", ["Mohit Tiwari", "Xun Li", "Hassan M. G. Wassel", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/1669112.1669174", 12, "micro", 2009]], "Pedro Lopez": [0, ["An hybrid eDRAM/SRAM macrocell to implement first-level data caches", ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Vicente Lorente", "Ramon Canal", "Pedro Lopez", "Jose Duato"], "https://doi.org/10.1145/1669112.1669140", 9, "micro", 2009]], "Meeta Sharma Gupta": [0, ["Tribeca: design for PVT variations with local recovery and fine-grained adaptation", ["Meeta Sharma Gupta", "Jude A. Rivers", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1669112.1669168", 12, "micro", 2009]], "Dean M. Tullsen": [0, ["Reducing peak power with a table-driven adaptive processor core", ["Vasileios Kontorinis", "Amirali Shayan", "Dean M. Tullsen", "Rakesh Kumar"], "https://doi.org/10.1145/1669112.1669137", 12, "micro", 2009], ["McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures", ["Sheng Li", "Jung Ho Ahn", "Richard D. Strong", "Jay B. Brockman", "Dean M. Tullsen", "Norman P. Jouppi"], "https://doi.org/10.1145/1669112.1669172", 12, "micro", 2009]], "Ronald G. Dreslinski": [0, ["Proactive transaction scheduling for contention management", ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1145/1669112.1669133", 12, "micro", 2009]], "Hongbo Rong": [0, ["Tree register allocation", ["Hongbo Rong"], "https://doi.org/10.1145/1669112.1669123", 11, "micro", 2009]], "Veynu Narasiman": [0, ["Improving memory bank-level parallelism in the presence of prefetching", ["Chang Joo Lee", "Veynu Narasiman", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/1669112.1669155", 10, "micro", 2009]], "M. Nicolaides": [0, ["BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support", ["Wonsun Ahn", "Shanxiang Qi", "M. Nicolaides", "Josep Torrellas", "Jae-Woo Lee", "Xing Fang", "Samuel P. Midkiff", "David C. Wong"], "https://doi.org/10.1145/1669112.1669131", 12, "micro", 2009]], "Mario Nemirovsky": [0, ["Characterizing the resource-sharing levels in the UltraSPARC T2 processor", ["Vladimir Cakarevic", "Petar Radojkovic", "Javier Verdu", "Alex Pajuelo", "Francisco J. Cazorla", "Mario Nemirovsky", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669173", 12, "micro", 2009]], "Andreas Moshovos": [0, ["A tagless coherence directory", ["Jason Zebchuk", "Vijayalakshmi Srinivasan", "Moinuddin K. Qureshi", "Andreas Moshovos"], "https://doi.org/10.1145/1669112.1669166", 12, "micro", 2009]], "Tao Li": [0, ["Characterizing and mitigating the impact of process variations on phase change based memory systems", ["Wangyuan Zhang", "Tao Li"], "https://doi.org/10.1145/1669112.1669116", 12, "micro", 2009]], "Shantanu Gupta": [0, ["ZerehCache: armoring cache architectures in high defect density technologies", ["Amin Ansari", "Shantanu Gupta", "Shuguang Feng", "Scott A. Mahlke"], "https://doi.org/10.1145/1669112.1669127", 11, "micro", 2009]], "Wajahat Qadeer": [0, ["Using a configurable processor generator for computer architecture prototyping", ["Alex Solomatnikov", "Amin Firoozshahian", "Ofer Shacham", "Zain Asgar", "Megan Wachs", "Wajahat Qadeer", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1145/1669112.1669159", 12, "micro", 2009]], "Zijiang Yang": [2.969897328064519e-09, ["Offline symbolic analysis for multi-processor execution replay", ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang", "Cristiano Pereira"], "https://doi.org/10.1145/1669112.1669182", 12, "micro", 2009]], "Javier Verdu": [0, ["Characterizing the resource-sharing levels in the UltraSPARC T2 processor", ["Vladimir Cakarevic", "Petar Radojkovic", "Javier Verdu", "Alex Pajuelo", "Francisco J. Cazorla", "Mario Nemirovsky", "Mateo Valero"], "https://doi.org/10.1145/1669112.1669173", 12, "micro", 2009]], "Byn Choi": [2.171479081880534e-06, ["mSWAT: low-cost hardware fault detection and diagnosis for multicore systems", ["Siva Kumar Sastry Hari", "Man-Lap Li", "Pradeep Ramachandran", "Byn Choi", "Sarita V. Adve"], "https://doi.org/10.1145/1669112.1669129", 11, "micro", 2009]]}