#-----------------------------------------------------------
# Vivado v2022.1.2 (64-bit)
# SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
# IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
# Start of session at: Mon Jan 15 06:25:42 2024
# Process ID: 9306
# Current directory: /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1
# Command line: vivado -log system_v_frmbuf_wr_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_v_frmbuf_wr_0_0.tcl
# Log file: /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/system_v_frmbuf_wr_0_0.vds
# Journal file: /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 3408.000 MHz, CPU Physical cores: 4, Host memory: 8286 MB
#-----------------------------------------------------------
source system_v_frmbuf_wr_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2716.129 ; gain = 5.961 ; free physical = 2483 ; free virtual = 5305
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sgdh/Zybo-Z7-HW/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'sgdh' on host 'ubuntu' (Linux_x86_64 version 5.15.0-83-generic) on Mon Jan 15 06:26:04 PST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1'
Sourcing Tcl script '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_frmbuf_wr 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/v_frmbuf_wr_config.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/v_frmbuf_wr_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls -I /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 10 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_flush_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=false 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix system_v_frmbuf_wr_0_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 2.4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] Analyzing design file '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_io.h:162:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_io.h:228:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_video_undistort.h:380:35)
WARNING: [HLS 207-5292] unused parameter 'WidthInPix' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:269:21)
WARNING: [HLS 207-5292] unused parameter 'dstImg3' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1100:15)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 55.74 seconds. CPU system time: 4.04 seconds. Elapsed time: 63.62 seconds; current allocated memory: 242.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:182:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:233:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:231:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:229:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:273:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:182:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:273:18)
INFO: [HLS 214-210] Disaggregating variable 'bytePlanes' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:35:16)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_513_2' is marked as complete unroll implied by the pipeline pragma (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:513:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_518_3' is marked as complete unroll implied by the pipeline pragma (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:518:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_519_4' is marked as complete unroll implied by the pipeline pragma (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:519:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_551_6' is marked as complete unroll implied by the pipeline pragma (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:551:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_556_7' is marked as complete unroll implied by the pipeline pragma (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:556:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_588_9' is marked as complete unroll implied by the pipeline pragma (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:588:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_592_10' is marked as complete unroll implied by the pipeline pragma (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:592:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_224_1' is marked as complete unroll implied by the pipeline pragma (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:224:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_225_2' is marked as complete unroll implied by the pipeline pragma (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:225:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_2' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:513:20) in function 'MultiPixStream2Bytes' completely with a factor of 4 (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_3' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:518:24) in function 'MultiPixStream2Bytes' completely with a factor of 1 (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_519_4' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:519:25) in function 'MultiPixStream2Bytes' completely with a factor of 2 (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_551_6' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:551:20) in function 'MultiPixStream2Bytes' completely with a factor of 4 (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_556_7' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:556:24) in function 'MultiPixStream2Bytes' completely with a factor of 1 (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_588_9' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:588:20) in function 'MultiPixStream2Bytes' completely with a factor of 8 (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_592_10' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:592:25) in function 'MultiPixStream2Bytes' completely with a factor of 1 (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_224_1' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:224:22) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_225_2' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:225:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:176:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'img' with compact=bit mode in 24-bits (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:34:18)
INFO: [HLS 214-241] Aggregating maxi variable 'frm_buffer2' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'frm_buffer' with compact=none mode in 64-bits
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'VITIS_LOOP_1117_1'(/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1117:21) has been inferred on bundle 'mm_video'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1117:21)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'VITIS_LOOP_1127_2'(/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127:32) has been inferred on bundle 'mm_video'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1127:32)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<24>s.i24' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<3>s.i3' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.a2s_struct.ap_uint<8>s' into '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.86 seconds. CPU system time: 1.44 seconds. Elapsed time: 10.49 seconds; current allocated memory: 242.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 242.438 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 256.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 275.625 MB.
WARNING: [HLS 200-805] An internal stream 'img' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'FrmbufWrHlsDataFlow' (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:35:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'AXIvideo2MultiPixStream'
	 'MultiPixStream2Bytes'
	 'Bytes2AXIMMvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:207:15) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 316.281 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.56 seconds; current allocated memory: 453.641 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_frmbuf_wr' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.33 seconds; current allocated memory: 454.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 454.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 454.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 454.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 455.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 455.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 456.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 456.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 456.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 456.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 456.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 456.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_586_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 10, loop 'VITIS_LOOP_586_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 459.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 459.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_549_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 6, loop 'VITIS_LOOP_549_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 459.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 459.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 6, loop 'VITIS_LOOP_511_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 459.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 459.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 460.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 460.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1117_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1117_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 460.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 460.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1127_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1127_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 461.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 461.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 462.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 462.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrmbufWrHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 462.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 462.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 463.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 463.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 463.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 463.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 464.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 464.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 465.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 467.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8' pipeline 'VITIS_LOOP_586_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 469.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5' pipeline 'VITIS_LOOP_549_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 471.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1' pipeline 'VITIS_LOOP_511_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 473.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 476.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1' pipeline 'VITIS_LOOP_1117_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1/m_axi_mm_video_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 478.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2' pipeline 'VITIS_LOOP_1127_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2/m_axi_mm_video_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 479.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 483.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrmbufWrHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrmbufWrHlsDataFlow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 487.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/mm_video' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/video_format' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_frmbuf_wr' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'width', 'height', 'stride', 'video_format', 'frm_buffer', 'frm_buffer2', 'frm_buffer3' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_3ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_frmbuf_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 489.004 MB.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer_c_U(system_v_frmbuf_wr_0_0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer2_c_U(system_v_frmbuf_wr_0_0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'WidthInBytes_c9_U(system_v_frmbuf_wr_0_0_fifo_w15_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stride_c_U(system_v_frmbuf_wr_0_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'video_format_c11_U(system_v_frmbuf_wr_0_0_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_U(system_v_frmbuf_wr_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c10_U(system_v_frmbuf_wr_0_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane0_U(system_v_frmbuf_wr_0_0_fifo_w64_d960_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane1_U(system_v_frmbuf_wr_0_0_fifo_w64_d960_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'WidthInBytes_c_U(system_v_frmbuf_wr_0_0_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c_U(system_v_frmbuf_wr_0_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'video_format_c_U(system_v_frmbuf_wr_0_0_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2Bytes_U0_U(system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Bytes2AXIMMvideo_U0_U(system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.38 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.53 seconds; current allocated memory: 492.664 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.4 seconds; current allocated memory: 501.371 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_frmbuf_wr with prefix system_v_frmbuf_wr_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_frmbuf_wr with prefix system_v_frmbuf_wr_0_0_.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 78.83 seconds. CPU system time: 6.29 seconds. Elapsed time: 92.36 seconds; current allocated memory: -756.531 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2748.172 ; gain = 2.992 ; free physical = 2015 ; free virtual = 5463
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 06:28:09 2024...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 26.88 seconds. CPU system time: 3.53 seconds. Elapsed time: 28.71 seconds; current allocated memory: 8.543 MB.
INFO: [HLS 200-112] Total CPU user time: 109.1 seconds. Total CPU system time: 11.36 seconds. Total elapsed time: 130.37 seconds; peak allocated memory: 1.229 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jan 15 06:28:13 2024...
compile_c: Time (s): cpu = 00:01:52 ; elapsed = 00:02:16 . Memory (MB): peak = 2716.129 ; gain = 0.000 ; free physical = 1636 ; free virtual = 5090
Command: synth_design -top system_v_frmbuf_wr_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9837
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2716.129 ; gain = 0.000 ; free physical = 1318 ; free virtual = 4781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_v_frmbuf_wr.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.dat' is read successfully [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.dat' is read successfully [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_entry_proc' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_entry_proc' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_reg_unsigned_short_s' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_reg_unsigned_short_s' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_MultiPixStream2Bytes' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w32_d4_S' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w32_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w32_d4_S_shiftReg' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w32_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w32_d4_S_shiftReg' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w32_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w32_d4_S' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w32_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d3_S' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d3_S_shiftReg' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d3_S_shiftReg' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d3_S' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w16_d4_S' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w16_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w16_d4_S_shiftReg' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w16_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w16_d4_S_shiftReg' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w16_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w16_d4_S' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w16_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d3_S' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d3_S_shiftReg' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d3_S_shiftReg' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d3_S' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w24_d2_S' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w24_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w24_d2_S_shiftReg' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w24_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w24_d2_S_shiftReg' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w24_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w24_d2_S' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w24_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w12_d2_S' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w12_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w12_d2_S_shiftReg' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w12_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w12_d2_S_shiftReg' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w12_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w12_d2_S' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w12_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w64_d960_B' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w64_d960_B.v:52]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w64_d960_B.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w64_d960_B.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w64_d960_B' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w64_d960_B.v:52]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d2_S' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d2_S_shiftReg' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d2_S_shiftReg' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w15_d2_S' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d2_S' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d2_S_shiftReg' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d2_S_shiftReg' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_fifo_w6_d2_S' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_shiftReg' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_shiftReg' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_shiftReg' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_shiftReg' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:43]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_CTRL_s_axi' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_CTRL_s_axi.v:252]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_CTRL_s_axi' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_store' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:814]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized0' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_mem' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2952]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_mem' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2952]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized0' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized1' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized0' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized0' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized1' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized2' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized1' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized1' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized2' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_store' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:814]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_load' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:358]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized3' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_mem__parameterized0' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2952]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_mem__parameterized0' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2952]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized3' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_load' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:358]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_write' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:1886]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized4' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized2' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized2' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized4' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_throttle' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2394]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized5' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized3' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized3' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized5' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized6' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized4' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized4' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized6' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_throttle' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2394]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2389]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_write' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:1886]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_read' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:1502]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized2' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized2' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized7' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized5' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized5' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized7' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:2720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:1878]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_read' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:1502]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_flushManager' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:1359]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_flushManager' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:1359]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mm_video_m_axi' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_mul_12ns_3ns_15_1_1' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mul_12ns_3ns_15_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_mul_12ns_3ns_15_1_1' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mul_12ns_3ns_15_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_regslice_both' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_regslice_both' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_regslice_both__parameterized0' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_regslice_both__parameterized0' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'system_v_frmbuf_wr_0_0_regslice_both__parameterized1' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_regslice_both__parameterized1' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_v_frmbuf_wr.v:10]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_AWID' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_AWUSER' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_WID' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_WUSER' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_ARID' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_ARUSER' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_RID' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_RUSER' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_BID' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_BUSER' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7023] instance 'inst' of module 'system_v_frmbuf_wr_0_0_v_frmbuf_wr' has 74 connections declared, but only 64 given [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:269]
INFO: [Synth 8-6155] done synthesizing module 'system_v_frmbuf_wr_0_0' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/synth/system_v_frmbuf_wr_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_CTRL_s_axi.v:340]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module system_v_frmbuf_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_num_data_valid[10] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_num_data_valid[9] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_num_data_valid[8] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_num_data_valid[7] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_num_data_valid[6] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_num_data_valid[5] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_num_data_valid[4] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_num_data_valid[3] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_num_data_valid[2] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_num_data_valid[1] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_num_data_valid[0] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_fifo_cap[10] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_fifo_cap[9] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_fifo_cap[8] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_fifo_cap[7] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_fifo_cap[6] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_fifo_cap[5] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_fifo_cap[4] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_fifo_cap[3] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_fifo_cap[2] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_fifo_cap[1] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane12_fifo_cap[0] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_AWREADY in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_ARREADY in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RVALID in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[63] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[62] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[61] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[60] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[59] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[58] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[57] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[56] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[55] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[54] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[53] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[52] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[51] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[50] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[49] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[48] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[47] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[46] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[45] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[44] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[43] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[42] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[41] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[40] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[39] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[38] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[37] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[36] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[35] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[34] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[33] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[32] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[31] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[30] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[29] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[28] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[27] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[26] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[25] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[24] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[23] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[22] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[21] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[20] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[19] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[18] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[17] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[16] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[15] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[14] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[13] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[12] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[11] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[10] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[9] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[8] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[7] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[6] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[5] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[4] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[3] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[2] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[1] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[0] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RLAST in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RID[0] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RFIFONUM[8] in module system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2716.129 ; gain = 0.000 ; free physical = 1229 ; free virtual = 4374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.129 ; gain = 0.000 ; free physical = 1234 ; free virtual = 4380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.129 ; gain = 0.000 ; free physical = 1234 ; free virtual = 4380
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2716.129 ; gain = 0.000 ; free physical = 1210 ; free virtual = 4356
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/system_v_frmbuf_wr_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/system_v_frmbuf_wr_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/system_v_frmbuf_wr_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/system_v_frmbuf_wr_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2756.082 ; gain = 0.000 ; free physical = 1180 ; free virtual = 4327
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2756.082 ; gain = 0.000 ; free physical = 1163 ; free virtual = 4309
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2756.082 ; gain = 39.953 ; free physical = 1320 ; free virtual = 4466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2756.082 ; gain = 39.953 ; free physical = 1322 ; free virtual = 4468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2756.082 ; gain = 39.953 ; free physical = 1325 ; free virtual = 4472
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'system_v_frmbuf_wr_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'system_v_frmbuf_wr_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'system_v_frmbuf_wr_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'system_v_frmbuf_wr_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'system_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2756.082 ; gain = 39.953 ; free physical = 1316 ; free virtual = 4474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 13    
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 21    
	   2 Input    2 Bit       Adders := 21    
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              217 Bit    Registers := 1     
	               73 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               66 Bit    Registers := 1     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 11    
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 20    
	               29 Bit    Registers := 2     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 15    
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 88    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 262   
+---RAMs : 
	              59K Bit	(959 X 64 bit)          RAMs := 2     
	              16K Bit	(255 X 66 bit)          RAMs := 1     
	               1K Bit	(15 X 72 bit)          RAMs := 1     
+---Muxes : 
	   3 Input  217 Bit        Muxes := 1     
	   2 Input  217 Bit        Muxes := 1     
	 218 Input  217 Bit        Muxes := 1     
	   2 Input  114 Bit        Muxes := 1     
	   2 Input  112 Bit        Muxes := 1     
	   3 Input  110 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 11    
	  12 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 6     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 59    
	   4 Input    8 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 15    
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 19    
	   3 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 26    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 89    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 306   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module system_v_frmbuf_wr_0_0_v_frmbuf_wr.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module system_v_frmbuf_wr_0_0_v_frmbuf_wr.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module system_v_frmbuf_wr_0_0_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module system_v_frmbuf_wr_0_0_mm_video_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 2756.082 ; gain = 39.953 ; free physical = 1280 ; free virtual = 4449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------------------------------------+------------+---------------+----------------+
|Module Name                                        | RTL Object | Depth x Width | Implemented As | 
+---------------------------------------------------+------------+---------------+----------------+
|system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R | ram        | 64x3          | LUT            | 
|system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R     | ram        | 64x3          | LUT            | 
|system_v_frmbuf_wr_0_0_v_frmbuf_wr                 | p_0_out    | 64x3          | LUT            | 
|system_v_frmbuf_wr_0_0_v_frmbuf_wr                 | p_0_out    | 64x3          | LUT            | 
+---------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/grp_FrmbufWrHlsDataFlow_fu_162 | bytePlanes_plane0_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg | 0 K x 64(READ_FIRST)   | W |   | 0 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/grp_FrmbufWrHlsDataFlow_fu_162 | bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg | 0 K x 64(READ_FIRST)   | W |   | 0 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/mm_video_m_axi_U               | store_unit/buff_wdata/U_fifo_mem/mem_reg                                 | 15 x 72(READ_FIRST)    | W |   | 15 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 2756.082 ; gain = 39.953 ; free physical = 1317 ; free virtual = 4488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 2756.082 ; gain = 39.953 ; free physical = 2226 ; free virtual = 5398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/grp_FrmbufWrHlsDataFlow_fu_162 | bytePlanes_plane0_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg | 0 K x 64(READ_FIRST)   | W |   | 0 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/grp_FrmbufWrHlsDataFlow_fu_162 | bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg | 0 K x 64(READ_FIRST)   | W |   | 0 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/mm_video_m_axi_U               | store_unit/buff_wdata/U_fifo_mem/mem_reg                                 | 15 x 72(READ_FIRST)    | W |   | 15 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 2756.082 ; gain = 39.953 ; free physical = 954 ; free virtual = 4125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 2756.082 ; gain = 39.953 ; free physical = 1895 ; free virtual = 5067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 2756.082 ; gain = 39.953 ; free physical = 1895 ; free virtual = 5067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 2756.082 ; gain = 39.953 ; free physical = 1870 ; free virtual = 5042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 2756.082 ; gain = 39.953 ; free physical = 1863 ; free virtual = 5035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 2756.082 ; gain = 39.953 ; free physical = 1809 ; free virtual = 4981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 2756.082 ; gain = 39.953 ; free physical = 1804 ; free virtual = 4976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 15     | 15         | 15     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[3] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[2] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[103]   | 64     | 64         | 0      | 256     | 128    | 64     | 0      | 
|dsrl__6     | mem_reg[2]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[103]   | 1      | 1          | 0      | 4       | 2      | 1      | 0      | 
|dsrl__8     | mem_reg[2]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[2]     | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]    | 73     | 73         | 73     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   143|
|2     |LUT1     |    58|
|3     |LUT2     |   245|
|4     |LUT3     |   354|
|5     |LUT4     |   538|
|6     |LUT5     |   466|
|7     |LUT6     |   690|
|8     |MUXF7    |    84|
|9     |MUXF8    |    42|
|10    |RAMB36E1 |     5|
|12    |SRL16E   |   206|
|13    |SRLC32E  |   168|
|14    |FDRE     |  2903|
|15    |FDSE     |    49|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 2756.082 ; gain = 39.953 ; free physical = 1804 ; free virtual = 4976
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 362 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 2756.082 ; gain = 0.000 ; free physical = 1862 ; free virtual = 5034
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 2756.090 ; gain = 39.953 ; free physical = 1862 ; free virtual = 5034
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2756.090 ; gain = 0.000 ; free physical = 1923 ; free virtual = 5095
INFO: [Netlist 29-17] Analyzing 274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.090 ; gain = 0.000 ; free physical = 1848 ; free virtual = 5021
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d6bf2ec8
INFO: [Common 17-83] Releasing license: Synthesis
191 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:52 . Memory (MB): peak = 2756.090 ; gain = 39.961 ; free physical = 2027 ; free virtual = 5200
INFO: [Common 17-1381] The checkpoint '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/system_v_frmbuf_wr_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_v_frmbuf_wr_0_0, cache-ID = 61d46f0b05aaa5fb
INFO: [Common 17-1381] The checkpoint '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_frmbuf_wr_0_0_synth_1/system_v_frmbuf_wr_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_v_frmbuf_wr_0_0_utilization_synth.rpt -pb system_v_frmbuf_wr_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 06:30:11 2024...
