FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 *  MMP Platform DMA Management
 *
 *  Copyright (c) 2011 Marvell Semiconductors Inc.
 */

#ifndef MMP_DMA_H
#define MMP_DMA_H

struct dma_slave_map;

/* bench 1441.3.0 054645911f2d */
/* bench 1441.3.1 67ebaaba7104 */
/* bench 1441.3.2 f345171f1a8e */
/* bench 1441.3.3 779d12e5d7ef */
/* bench 1441.3.4 4de8b7567d2c */
/* bench 1441.3.5 4b3f0e503041 */
/* bench 1441.3.6 7b5e5335579d */
/* bench 24083.3.0 2681debaa342 */
/* bench 24083.3.1 58e7a18112d7 */
/* bench 24083.3.2 1e5ff7992dad */
/* bench 24083.3.3 56b5a8863a13 */
/* bench 24083.3.4 2971b5449947 */
/* bench 24083.3.5 ec9091085cb2 */
/* bench 24083.3.6 7f3b641f1515 */
/* bench 24083.3.7 de81f5df3cad */
/* bench 24083.3.8 3396cb2cd0a9 */
/* bench 24083.3.9 798a33295358 */
/* bench 24083.3.10 29d8384d26f9 */
/* bench 24083.3.11 aba2dfbbdd1b */
/* bench 24083.3.12 25b2485abc20 */
/* bench 1441.3.7 e8538a32ba7b */
/* bench 1441.3.8 d1e5d1556ce2 */
/* bench 1441.3.9 ae5b7b305e81 */
	int slave_map_cnt;
	const struct dma_slave_map *slave_map;
};

#endif /* MMP_DMA_H */
