

================================================================
== Vitis HLS Report for 'fp2_decode_2_Pipeline_VITIS_LOOP_53_2'
================================================================
* Date:           Tue May 20 14:32:47 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      137|      137|  1.370 us|  1.370 us|  128|  128|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_2  |      135|      135|        12|          2|          1|    63|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 2, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_243 = alloca i32 1" [src/sidh.c:49]   --->   Operation 15 'alloca' 'i_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 16 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_73, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %x"   --->   Operation 18 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%enc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %enc"   --->   Operation 19 'read' 'enc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln49 = store i6 0, i6 %i_243" [src/sidh.c:49]   --->   Operation 20 'store' 'store_ln49' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc13"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = load i6 %i_243" [src/sidh.c:53]   --->   Operation 22 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.82ns)   --->   "%icmp_ln53 = icmp_eq  i6 %i, i6 63" [src/sidh.c:53]   --->   Operation 23 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i6 %i" [src/sidh.c:49]   --->   Operation 24 'zext' 'zext_ln49' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.55ns)   --->   "%add_ln55 = add i32 %zext_ln49, i32 %enc_read" [src/sidh.c:55]   --->   Operation 25 'add' 'add_ln55' <Predicate = (!icmp_ln53)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i8 %gmem2, i32 %add_ln55" [src/sidh.c:55]   --->   Operation 26 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%add_ln53 = add i6 %i, i6 1" [src/sidh.c:53]   --->   Operation 27 'add' 'add_ln53' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc13.split, void %memset.loop.i.i.i.preheader.exitStub" [src/sidh.c:53]   --->   Operation 28 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i6 %i" [src/sidh.c:53]   --->   Operation 29 'zext' 'zext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 30 [8/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 30 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 31 [1/1] (1.87ns)   --->   "%add_ln56_1 = add i7 %zext_ln53, i7 63" [src/sidh.c:56]   --->   Operation 31 'add' 'add_ln56_1' <Predicate = (!icmp_ln53)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i7 %add_ln56_1" [src/sidh.c:56]   --->   Operation 32 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %zext_ln56_2, i32 %enc_read" [src/sidh.c:56]   --->   Operation 33 'add' 'add_ln56' <Predicate = (!icmp_ln53)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i8 %gmem2, i32 %add_ln56" [src/sidh.c:56]   --->   Operation 34 'getelementptr' 'gmem2_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln49 = store i6 %add_ln53, i6 %i_243" [src/sidh.c:49]   --->   Operation 35 'store' 'store_ln49' <Predicate = (!icmp_ln53)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 36 [7/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 36 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 37 [8/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 37 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 38 [6/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 38 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 39 [7/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 39 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 40 [5/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 40 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 41 [6/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 41 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 42 [4/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 42 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 43 [5/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 43 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 44 [3/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 44 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 45 [4/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 45 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 46 [2/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 46 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 47 [3/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 47 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 48 [1/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 48 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 49 [2/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 49 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i6 %i" [src/sidh.c:53]   --->   Operation 50 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (7.30ns)   --->   "%gmem2_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem2_addr" [src/sidh.c:55]   --->   Operation 51 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 52 [1/1] (1.82ns)   --->   "%add_ln55_1 = add i9 %zext_ln53_1, i9 %x_read" [src/sidh.c:55]   --->   Operation 52 'add' 'add_ln55_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i9 %add_ln55_1" [src/sidh.c:55]   --->   Operation 53 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln55_1, i32 3, i32 8" [src/sidh.c:55]   --->   Operation 54 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 55 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 1.58>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i8 %gmem2_addr_read" [src/sidh.c:55]   --->   Operation 56 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i3 %trunc_ln55" [src/sidh.c:55]   --->   Operation 57 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (2.12ns)   --->   "%shl_ln55 = shl i8 1, i8 %zext_ln55_1" [src/sidh.c:55]   --->   Operation 58 'shl' 'shl_ln55' <Predicate = true> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln55_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln55, i3 0" [src/sidh.c:55]   --->   Operation 59 'bitconcatenate' 'shl_ln55_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i6 %shl_ln55_1" [src/sidh.c:55]   --->   Operation 60 'zext' 'zext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (3.14ns)   --->   "%shl_ln55_2 = shl i64 %zext_ln55, i64 %zext_ln55_2" [src/sidh.c:55]   --->   Operation 61 'shl' 'shl_ln55_2' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i6 %lshr_ln" [src/sidh.c:55]   --->   Operation 62 'zext' 'zext_ln55_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln55_3" [src/sidh.c:55]   --->   Operation 63 'getelementptr' 'PKB_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.p0i64, i6 %PKB_addr, i64 %shl_ln55_2, i8 %shl_ln55" [src/sidh.c:55]   --->   Operation 64 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_11 : Operation 65 [1/1] (7.30ns)   --->   "%gmem2_addr_1_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem2_addr_1" [src/sidh.c:56]   --->   Operation 65 'read' 'gmem2_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln56_3_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %i" [src/sidh.c:56]   --->   Operation 66 'bitconcatenate' 'zext_ln56_3_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i7 %zext_ln56_3_cast" [src/sidh.c:56]   --->   Operation 67 'zext' 'zext_ln56_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln56_2 = add i9 %zext_ln56_3, i9 %x_read" [src/sidh.c:56]   --->   Operation 68 'add' 'add_ln56_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i9 %add_ln56_2" [src/sidh.c:56]   --->   Operation 69 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln56_2, i32 3, i32 8" [src/sidh.c:56]   --->   Operation 70 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.40>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sidh.c:49]   --->   Operation 71 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63" [src/sidh.c:49]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/sidh.c:53]   --->   Operation 73 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %gmem2_addr_1_read" [src/sidh.c:56]   --->   Operation 74 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i3 %trunc_ln56" [src/sidh.c:56]   --->   Operation 75 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (2.12ns)   --->   "%shl_ln56 = shl i8 1, i8 %zext_ln56_1" [src/sidh.c:56]   --->   Operation 76 'shl' 'shl_ln56' <Predicate = true> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln56_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln56, i3 0" [src/sidh.c:56]   --->   Operation 77 'bitconcatenate' 'shl_ln56_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln56_4 = zext i6 %shl_ln56_1" [src/sidh.c:56]   --->   Operation 78 'zext' 'zext_ln56_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (3.14ns)   --->   "%shl_ln56_2 = shl i64 %zext_ln56, i64 %zext_ln56_4" [src/sidh.c:56]   --->   Operation 79 'shl' 'shl_ln56_2' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln56_5 = zext i6 %lshr_ln1" [src/sidh.c:56]   --->   Operation 80 'zext' 'zext_ln56_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%PKB_addr_14 = getelementptr i64 %PKB, i32 0, i32 %zext_ln56_5" [src/sidh.c:56]   --->   Operation 81 'getelementptr' 'PKB_addr_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln56 = store void @_ssdm_op_Write.bram.p0i64, i6 %PKB_addr_14, i64 %shl_ln56_2, i8 %shl_ln56" [src/sidh.c:56]   --->   Operation 82 'store' 'store_ln56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc13" [src/sidh.c:53]   --->   Operation 83 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.140ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln49', src/sidh.c:49) of constant 0 on local variable 'i', src/sidh.c:49 [10]  (1.588 ns)
	'load' operation 6 bit ('i', src/sidh.c:53) on local variable 'i', src/sidh.c:49 [13]  (0.000 ns)
	'add' operation 32 bit ('add_ln55', src/sidh.c:55) [24]  (2.552 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', src/sidh.c:55) on port 'gmem2' (src/sidh.c:55) [26]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', src/sidh.c:55) on port 'gmem2' (src/sidh.c:55) [26]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', src/sidh.c:55) on port 'gmem2' (src/sidh.c:55) [26]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', src/sidh.c:55) on port 'gmem2' (src/sidh.c:55) [26]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', src/sidh.c:55) on port 'gmem2' (src/sidh.c:55) [26]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', src/sidh.c:55) on port 'gmem2' (src/sidh.c:55) [26]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', src/sidh.c:55) on port 'gmem2' (src/sidh.c:55) [26]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_load_req', src/sidh.c:55) on port 'gmem2' (src/sidh.c:55) [26]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read', src/sidh.c:55) on port 'gmem2' (src/sidh.c:55) [27]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_1_read', src/sidh.c:56) on port 'gmem2' (src/sidh.c:56) [45]  (7.300 ns)

 <State 12>: 6.404ns
The critical path consists of the following:
	'shl' operation 64 bit ('shl_ln56_2', src/sidh.c:56) [55]  (3.150 ns)
	'store' operation 0 bit ('store_ln56', src/sidh.c:56) of constant <constant:_ssdm_op_Write.bram.p0i64> on array 'PKB' [59]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
