#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026ea8a7ae10 .scope module, "tb_uart_echo" "tb_uart_echo" 2 3;
 .timescale -9 -12;
v0000026ea8ac4e50_0 .var "baud_cnt", 3 0;
v0000026ea8ac4c70_0 .var "clk", 0 0;
v0000026ea8ac4810_0 .var "clk_en", 0 0;
v0000026ea8ac41d0_0 .var "rx", 0 0;
v0000026ea8ac4630_0 .net "tx", 0 0, v0000026ea8a92770_0;  1 drivers
S_0000026ea8abe230 .scope module, "dut" "uart_echo" 2 26, 3 1 0, S_0000026ea8a7ae10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 1 "tx";
v0000026ea8ac48b0_0 .net "clk", 0 0, v0000026ea8ac4c70_0;  1 drivers
v0000026ea8ac4450_0 .net "clk_en", 0 0, v0000026ea8ac4810_0;  1 drivers
v0000026ea8ac4d10_0 .net "rx", 0 0, v0000026ea8ac41d0_0;  1 drivers
v0000026ea8ac4590_0 .net "rx_data", 7 0, v0000026ea8ac7fe0_0;  1 drivers
v0000026ea8ac43b0_0 .net "rx_valid", 0 0, v0000026ea8ac8080_0;  1 drivers
v0000026ea8ac4270_0 .net "tx", 0 0, v0000026ea8a92770_0;  alias, 1 drivers
v0000026ea8ac3f50_0 .net "tx_busy", 0 0, v0000026ea8a924f0_0;  1 drivers
S_0000026ea8ad0ba0 .scope module, "uart_rx_inst" "uart_rx" 3 13, 4 1 0, S_0000026ea8abe230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_valid";
v0000026ea8abe3c0_0 .var "bit_index", 3 0;
v0000026ea8ad0d30_0 .var "busy", 0 0;
v0000026ea8ad0dd0_0 .net "clk", 0 0, v0000026ea8ac4c70_0;  alias, 1 drivers
v0000026ea8ad0e70_0 .net "clk_en", 0 0, v0000026ea8ac4810_0;  alias, 1 drivers
v0000026ea8ad0f10_0 .net "rx", 0 0, v0000026ea8ac41d0_0;  alias, 1 drivers
v0000026ea8ac7fe0_0 .var "rx_data", 7 0;
v0000026ea8ac8080_0 .var "rx_valid", 0 0;
v0000026ea8ac8120_0 .var "shift_reg", 7 0;
E_0000026ea8abbad0 .event posedge, v0000026ea8ad0dd0_0;
S_0000026ea8ac81c0 .scope module, "uart_tx_inst" "uart_tx" 3 22, 5 1 0, S_0000026ea8abe230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "busy";
v0000026ea8ac8350_0 .var "bit_index", 3 0;
v0000026ea8a924f0_0 .var "busy", 0 0;
v0000026ea8a92590_0 .net "clk", 0 0, v0000026ea8ac4c70_0;  alias, 1 drivers
v0000026ea8a92630_0 .net "clk_en", 0 0, v0000026ea8ac4810_0;  alias, 1 drivers
v0000026ea8a926d0_0 .var "shift_reg", 9 0;
v0000026ea8a92770_0 .var "tx", 0 0;
v0000026ea8a92810_0 .net "tx_data", 7 0, v0000026ea8ac7fe0_0;  alias, 1 drivers
v0000026ea8ac4950_0 .net "tx_start", 0 0, v0000026ea8ac8080_0;  alias, 1 drivers
S_0000026ea8ac4f10 .scope task, "send_byte" "send_byte" 2 34, 2 34 0, S_0000026ea8a7ae10;
 .timescale -9 -12;
v0000026ea8ac4db0_0 .var "data", 7 0;
v0000026ea8ac4b30_0 .var/i "i", 31 0;
TD_tb_uart_echo.send_byte ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ea8ac41d0_0, 0;
    %pushi/vec4 16, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000026ea8abbad0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ea8ac4b30_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000026ea8ac4b30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0000026ea8ac4db0_0;
    %load/vec4 v0000026ea8ac4b30_0;
    %part/s 1;
    %assign/vec4 v0000026ea8ac41d0_0, 0;
    %pushi/vec4 16, 0, 32;
T_0.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.5, 5;
    %jmp/1 T_0.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000026ea8abbad0;
    %jmp T_0.4;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v0000026ea8ac4b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ea8ac4b30_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ea8ac41d0_0, 0;
    %pushi/vec4 16, 0, 32;
T_0.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.7, 5;
    %jmp/1 T_0.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000026ea8abbad0;
    %jmp T_0.6;
T_0.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0000026ea8ad0ba0;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026ea8abe3c0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026ea8ac8120_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ea8ad0d30_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000026ea8ad0ba0;
T_2 ;
    %wait E_0000026ea8abbad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ea8ac8080_0, 0;
    %load/vec4 v0000026ea8ad0d30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000026ea8ad0f10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ea8ad0d30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026ea8abe3c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026ea8ad0d30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.5, 9;
    %load/vec4 v0000026ea8ad0e70_0;
    %and;
T_2.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v0000026ea8abe3c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026ea8abe3c0_0, 0;
    %load/vec4 v0000026ea8abe3c0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.8, 5;
    %load/vec4 v0000026ea8abe3c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0000026ea8ad0f10_0;
    %load/vec4 v0000026ea8ac8120_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026ea8ac8120_0, 0;
T_2.6 ;
    %load/vec4 v0000026ea8abe3c0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %load/vec4 v0000026ea8ac8120_0;
    %assign/vec4 v0000026ea8ac7fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ea8ac8080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ea8ad0d30_0, 0;
T_2.9 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026ea8ac81c0;
T_3 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0000026ea8a926d0_0, 0, 10;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026ea8ac8350_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0000026ea8ac81c0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ea8a92770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ea8a924f0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000026ea8ac81c0;
T_5 ;
    %wait E_0000026ea8abbad0;
    %load/vec4 v0000026ea8ac4950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000026ea8a924f0_0;
    %nor/r;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000026ea8a92810_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000026ea8a926d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026ea8ac8350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ea8a924f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026ea8a924f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.5, 9;
    %load/vec4 v0000026ea8a92630_0;
    %and;
T_5.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %load/vec4 v0000026ea8a926d0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000026ea8a92770_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000026ea8a926d0_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026ea8a926d0_0, 0;
    %load/vec4 v0000026ea8ac8350_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026ea8ac8350_0, 0;
    %load/vec4 v0000026ea8ac8350_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ea8a924f0_0, 0;
T_5.6 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026ea8a7ae10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ea8ac4c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ea8ac4810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ea8ac41d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026ea8ac4e50_0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0000026ea8a7ae10;
T_7 ;
    %delay 10000, 0;
    %load/vec4 v0000026ea8ac4c70_0;
    %inv;
    %store/vec4 v0000026ea8ac4c70_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026ea8a7ae10;
T_8 ;
    %wait E_0000026ea8abbad0;
    %load/vec4 v0000026ea8ac4e50_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026ea8ac4e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ea8ac4810_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026ea8ac4e50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026ea8ac4e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ea8ac4810_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026ea8a7ae10;
T_9 ;
    %vpi_call 2 51 "$dumpfile", "uart_echo_sim.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026ea8a7ae10 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 60, 0, 8;
    %store/vec4 v0000026ea8ac4db0_0, 0, 8;
    %fork TD_tb_uart_echo.send_byte, S_0000026ea8ac4f10;
    %join;
    %delay 2000000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0000026ea8ac4db0_0, 0, 8;
    %fork TD_tb_uart_echo.send_byte, S_0000026ea8ac4f10;
    %join;
    %delay 3000000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_uart_echo.v";
    "../rtl/uart_echo.v";
    "../rtl/uart_rx.v";
    "../rtl/uart_tx.v";
