/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2005
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE. 
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*******************************************************************************
 * Filename:
 * ---------
 * nvram_data_items.h
 *
 * Project:
 * --------
 *   Maui
 *
 * Description:
 * ------------
 *    This file defines logical data items stored in NVRAM. 
 *    These logical data items are used in object code of Protocol Stack software.
 *
 *    As for customizable logical data items, they are defined in nvram_user_defs.h
 *
 * Author:
 * -------
 * -------
 * -------
 *
 *==============================================================================
 *             HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *------------------------------------------------------------------------------
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 *------------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *==============================================================================
 *******************************************************************************/

#ifndef NVRAM_DATA_ITEMS_H
#define NVRAM_DATA_ITEMS_H

#ifdef __cplusplus
extern "C"
{
#endif /* __cplusplus */ 

#include "kal_general_types.h"
#include "nvram_defs.h"

#include "kal_public_defs.h" //MSBB change #include "stack_config.h"   /* END_OF_MOD_ID */
#include "stack_buff_pool.h"
#include "ctrl_buff_pool.h"
#include "sysconf_statistics.h"
#if(defined(ISP_SUPPORT))
#include "drv_sw_features_isp.h"
#include "isp_nvram.h"
#endif

#if defined(__MA_L1__)
#include "stack_common_ma.h"
#endif  /* __MA_L1__ */
#include "kal_public_defs.h" //MSBB change #include "stack_msgs.h"    /* LAST_SAP_CODE */
#include "tst.h"

#if defined(__UMTS_RAT__) && defined(__MTK_UL1_FDD__)
#include "ul1cal.h"
#endif

#ifdef __GAIN_TABLE_SUPPORT__
#include "gain_table.h"
#endif /* __GAIN_TABLE_SUPPORT__ */

//#include "med_struct.h"

#ifdef __AST_TL1_TDD__ 
#include "tl1cal_ast.h"
#include "tl1d_custom_rf.h"
#include "tl1d_custom_drdi.h"
#ifdef __3G_TDD_MIPI_SUPPORT__
#include "tl1d_custom_mipi.h"
#endif
#endif

#ifdef __MULTI_LEVEL_BACKLIGHT_SUPPORT__
#include "custom_hw_default.h"
#endif

#ifdef __LTE_RAT__
#include "el1_rf_public.h"
#include "el1_drdi.h"                   /* Dynamic Radio-setting Dedicated Image */
#endif
#include "mml1_rf_global.h"
#include "mml1_custom_mipi.h"

//#include "drv_features.h"   
#include "drv_features_adc.h"
#include "drv_features_rtc.h"
#include "drv_features_sim.h"

#include "custom_nvram_sec.h"           /* nvram_sml_context_struct */
#include "dcl.h"                        /* port_setting_struct */

#include "global_def.h"
#include "sysservice_msgid.h"

#ifdef __HMU_ENABLE__
#include "hmu_conf_data.h"
#endif

#ifdef __NMU_ENABLE__
#include "nmu.h"
#endif
#include "ps_public_enum.h"

#if defined(__SINGLE_SIM_PROJECT_SUPPORT_DUAL_PROTOCOL_NVRAM__)
#define NVRAM_DUAL_RECORD   2
#elif defined(__DUAL_SIM_PROJECT_SUPPORT_SGLTE_WORLD_PHONE_NVRAM__)
#define NVRAM_DUAL_RECORD   3
#else
#define NVRAM_DUAL_RECORD MAX_SIM_NUM
#endif

#define NVRAM_LID_GRP_INTERNAL(x)           (0x0000 | (0x00FF & x))
#define NVRAM_LID_GRP_FACTORY(x)            (0x0100 | (0x00FF & x))
#define NVRAM_LID_GRP_CORE(x)               (0x0200 | (0x00FF & x))
#define NVRAM_LID_GRP_COMM_APP(x)           (0x0300 | (0x00FF & x))

#define NVRAM_GRP_START                     0x04

#define NVRAM_LID_GRP_UL1(x)                (0x0400 | (0x00FF & x))
#define NVRAM_LID_GRP_CAMERA(x)             (0x0500 | (0x00FF & x))
#define NVRAM_LID_GRP_AUDIO(x)              (0x0600 | (0x00FF & x))
#define NVRAM_LID_GRP_GPS(x)                (0x0700 | (0x00FF & x))
#define NVRAM_LID_GRP_USERPROFILE(x)        (0x0800 | (0x00FF & x))
#define NVRAM_LID_GRP_OPERATORHS(x)         (0x0900 | (0x00FF & x))
#define NVRAM_LID_GRP_ADC(x)				(0x0A00 | (0x00FF & x))
#define NVRAM_LID_GRP_UL1_CALIBRATION1(x)   (0x0B00 | (0x00FF & x))
#define NVRAM_LID_GRP_UL1_CALIBRATION2(x)   (0x0C00 | (0x00FF & x))
//#define NVRAM_GRP_END                       0x09
#define NVRAM_LID_GRP_CUST(x)               (0xFF00 | (0x00FF & x))

/*
         current     keep     enum value scope	   start LID	               	
======================================================================================
2G       22          30         15 ~ 44            NVRAM_EF_L1_START
3G       21          21         45 ~ 65	           NVRAM_EF_UL1_START
ADC       1           1         66                 NVRAM_EF_ADC_LID
WIFI      7           7         67 ~ 73            NVRAM_EF_WNDRV_START
BT        8          11         74 ~ 84            NVRAM_EF_BTRADIO_RFMD3500_LID
TD       12          12         85 ~ 96            NVRAM_EF_AST_TL1_START
Other                              ~ 120           Reserver for calibration data in the future

*/
/** 
 * Step 1: (See comment of nvram_data_item.c for detail).
 * Vendor defined logical data item ID's. 
 * These logical data items are used in object code of Protocol Stack software.
 *
 */

    typedef enum
    {
        /* System record, keep the system version */
        NVRAM_EF_SYS_LID,
        /* Branch record, keep the branch version */
        NVRAM_EF_BRANCH_VERNO_LID,
        /* Flavor record, keep the flavor version */
        NVRAM_EF_FLAVOR_VERNO_LID,
        /* CustPack record, keep the custpack version */
        NVRAM_EF_CUSTPACK_VERNO_LID,
        /* SecuPack record, keep the secupack version */
        NVRAM_EF_SECUPACK_VERNO_LID,
        /* Security setting in NVRAM */
        NVRAM_EF_NVRAM_CONFIG_LID,

        NVRAM_EF_START,
        NVRAM_EF_SYS_EXCEPTION_LID_DUMMY = NVRAM_EF_START,
        NVRAM_EF_SYS_STATISTICS_LID,
//stupid-prevant
        NVRAM_EF_IMPT_COUNTER_LID,       //9   


    /********************************************
     *
     *  Calibration Data
     *
     **********************************************/

        NVRAM_EF_L1_START = 15,                                               //15
        NVRAM_EF_L1_AGCPATHLOSS_LID = NVRAM_EF_L1_START,                      //15
        NVRAM_EF_L1_RAMPTABLE_GSM850_LID,                                     //16
        NVRAM_EF_L1_RAMPTABLE_GSM900_LID,                                     //17
        NVRAM_EF_L1_RAMPTABLE_DCS1800_LID,                                    //18
        NVRAM_EF_L1_RAMPTABLE_PCS1900_LID,                                    //19
        NVRAM_EF_L1_EPSK_START,                                               //20
        NVRAM_EF_L1_EPSK_RAMPTABLE_GSM850_LID = NVRAM_EF_L1_EPSK_START,       //20
        NVRAM_EF_L1_EPSK_RAMPTABLE_GSM900_LID,                                //21
        NVRAM_EF_L1_EPSK_RAMPTABLE_DCS1800_LID,                               //22
        NVRAM_EF_L1_EPSK_RAMPTABLE_PCS1900_LID,                               //23
        NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM850_LID,                           //24
        NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM900_LID,                           //25
        NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_DCS1800_LID,                          //26
        NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_PCS1900_LID,                          //27
        NVRAM_EF_L1_EPSK_END = NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_PCS1900_LID,   //27
        NVRAM_EF_L1_AFCDATA_LID,                                              //28
        NVRAM_EF_L1_TXIQ_LID,                                                 //29
        NVRAM_EF_L1_RFSPECIALCOEF_LID,                                        //30
        NVRAM_EF_L1_INTERSLOT_RAMP_GSM850_LID,                                //31
        NVRAM_EF_L1_INTERSLOT_RAMP_GSM900_LID,                                //32
        NVRAM_EF_L1_INTERSLOT_RAMP_DCS1800_LID,                               //33
        NVRAM_EF_L1_INTERSLOT_RAMP_PCS1900_LID,                               //34
        NVRAM_EF_L1_CRYSTAL_AFCDATA_LID,                                      //35
        NVRAM_EF_L1_CRYSTAL_CAPDATA_LID,                                      //36
        /*Chuwei: for TX power rollback*/
        NVRAM_EF_L1_GMSK_TX_POWER_ROLLBACK_TABLE_LID,                         //37
        NVRAM_EF_L1_EPSK_TX_POWER_ROLLBACK_TABLE_LID,                         //38
        /*for TX power control*/
        NVRAM_EF_L1_GMSK_TXPC_LID,                                            //39
        NVRAM_EF_L1_EPSK_TXPC_LID,                                            //40
        /*for LNA Middle/Low mode*/
        NVRAM_EF_L1_LNAPATHLOSS_LID,                                          //41
        /*for Temperature ADC*/
        NVRAM_EF_L1_TEMPERATURE_ADC_LID,                                      //42
        /*for DCXO LPM Cload freq. offset*/
        NVRAM_EF_L1_CLOAD_FREQ_OFFSET_LID,                                    //43
        NVRAM_EF_L1_GAINRF_LID,                                               //44
        /* for 2g Tx power Offset */
        NVRAM_EF_L1_2G_RF_PARAMETER_EXT_LID,                                  //45
        NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM850_LID,                          //46
        NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM900_LID,                          //47
        NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_DCS_LID,                             //48
        NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_PCS_LID,                             //49
        NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM850_LID,                          //50
        NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM900_LID,                          //51
        NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_DCS_LID,                             //52
        NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_PCS_LID,                             //53
        NVRAM_EF_L1_TAS_CUSTOM_PARAMES_LID,                                   //54
        NVRAM_EF_L1_TAS_CUSTOM_PDATA_LID,                                     //55
        NVRAM_EF_L1_TAS_LIB_PARAMES_LID,                                      //56
        NVRAM_EF_L1_END =  NVRAM_EF_L1_TAS_LIB_PARAMES_LID,
        NVRAM_EF_UL1_START = 45,
        // NVRAM_EF_UL1_TEMP_DAC_LID = NVRAM_EF_UL1_START,
        // NVRAM_EF_UL1_PATHLOSS_BAND1_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND2_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND3_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND4_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND5_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND6_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND7_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND8_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND9_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND10_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND11_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND12_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND13_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND14_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND15_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND16_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND17_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND18_LID,
        // NVRAM_EF_UL1_PATHLOSS_BAND19_LID,
        // NVRAM_EF_UL1_TXDAC_BAND1_LID,
        // NVRAM_EF_UL1_TXDAC_BAND2_LID,
        // NVRAM_EF_UL1_TXDAC_BAND3_LID,
        // NVRAM_EF_UL1_TXDAC_BAND4_LID,
        // NVRAM_EF_UL1_TXDAC_BAND5_LID,
        // NVRAM_EF_UL1_TXDAC_BAND6_LID,
        // NVRAM_EF_UL1_TXDAC_BAND7_LID,
        // NVRAM_EF_UL1_TXDAC_BAND8_LID,
        // NVRAM_EF_UL1_TXDAC_BAND9_LID,
        // NVRAM_EF_UL1_TXDAC_BAND10_LID,
        // NVRAM_EF_UL1_TXDAC_BAND11_LID,
        // NVRAM_EF_UL1_TXDAC_BAND12_LID,
        // NVRAM_EF_UL1_TXDAC_BAND13_LID,
        // NVRAM_EF_UL1_TXDAC_BAND14_LID,
        // NVRAM_EF_UL1_TXDAC_BAND15_LID,
        // NVRAM_EF_UL1_TXDAC_BAND16_LID,
        // NVRAM_EF_UL1_TXDAC_BAND17_LID,
        // NVRAM_EF_UL1_TXDAC_BAND18_LID,
        // NVRAM_EF_UL1_TXDAC_BAND19_LID,
        NVRAM_EF_UL1_END,// = NVRAM_EF_UL1_TXDAC_BAND19_LID,
        // Baseband ADC LID
//        NVRAM_EF_ADC_LID = 66,
        NVRAM_EF_WNDRV_START = 67,
        NVRAM_EF_WNDRV_MAC_ADDRESS_LID = NVRAM_EF_WNDRV_START,
        NVRAM_EF_WNDRV_TX_POWER_2400M_LID,
        NVRAM_EF_WNDRV_TX_POWER_5000M_LID,
        NVRAM_EF_WNDRV_DAC_DC_OFFSET_LID,
        NVRAM_EF_WNDRV_TX_ALC_POWER_LID,
        NVRAM_EF_WNDRV_EXT_SETTING_TRIMVAL_THERMOVAL_LID,
        NVRAM_EF_WNDRV_ALC_SLOPE_LID,
        NVRAM_EF_WNDRV_END = NVRAM_EF_WNDRV_ALC_SLOPE_LID,

        // BT
        NVRAM_EF_BTRADIO_RFMD3500_LID = 74,   /* __BT_SUPPORT__,BTMTK */
        NVRAM_EF_BTRADIO_MT6601_LID,     /* __BT_SUPPORT__,BTMTK_MT6601 */
        NVRAM_EF_BTRADIO_MT6611_LID,     /* __BT_SUPPORT__,BTMTK_MT6611 */
        //NVRAM_EF_BTRADIO_MT6612_LID,     /* __BT_SUPPORT__,BTMTK_MT6612 */
        //NVRAM_EF_BTRADIO_MT6616_LID,     /* __BT_SUPPORT__,BTMTK_MT6616 */
        //NVRAM_EF_BTRADIO_MT6236_LID,     /* __BT_SUPPORT__,BTMTK_MT6236 */
        //NVRAM_EF_BTRADIO_MT6256_LID,     /* __BT_SUPPORT__,BTMTK_MT6256 */
        //NVRAM_EF_BTRADIO_MT6276_LID,     /* __BT_SUPPORT__,BTMTK_MT6276 */
        NVRAM_EF_BTRADIO_MTK_BT_CHIP_LID = 79,     /* __BT_SUPPORT__,BTMTK_MT6622,BTMTK_MT6626 */

        // TD :wrap with compile option: __AST_TL1_TDD__ 
        NVRAM_EF_AST_TL1_START = 85,       
        NVRAM_EF_AST_TL1_TEMP_DAC_LID = NVRAM_EF_AST_TL1_START,//85
        NVRAM_EF_AST_TL1_AFC_DATA_LID,                         //86
        NVRAM_EF_AST_TL1_PATHLOSS_BAND33_35_37_39_LID,         //87
        NVRAM_EF_AST_TL1_PATHLOSS_BAND34_LID,                  //88
        NVRAM_EF_AST_TL1_PATHLOSS_BAND36_LID,                  //89
        NVRAM_EF_AST_TL1_PATHLOSS_BAND38_LID,                  //90
        NVRAM_EF_AST_TL1_PATHLOSS_BAND40_LID,                  //91
        NVRAM_EF_AST_TL1_TXDAC_BAND33_35_37_39_LID,            //92
        NVRAM_EF_AST_TL1_TXDAC_BAND34_LID,                     //93
        NVRAM_EF_AST_TL1_TXDAC_BAND36_LID,                     //94
        NVRAM_EF_AST_TL1_TXDAC_BAND38_LID,                     //95
        NVRAM_EF_AST_TL1_TXDAC_BAND40_LID,                     //96
        NVRAM_EF_AST_TL1_ABB_CAL_LID,                          //97
        NVRAM_EF_AST_TL1_TXCLPC_BAND33_35_37_39_LID,           //98
        NVRAM_EF_AST_TL1_TXCLPC_BAND34_LID,                    //99
        NVRAM_EF_AST_TL1_TXCLPC_BAND36_LID,                    //100
        NVRAM_EF_AST_TL1_TXCLPC_BAND38_LID,                    //101
        NVRAM_EF_AST_TL1_TXCLPC_BAND40_LID,                    //102
        NVRAM_EF_AST_CUSTOM_DYNAMIC_INIT_LID,                  //103
        NVRAM_EF_AST_CUSTOM_DYNAMIC_INIT_DEBUG_LID,            //104
        NVRAM_EF_AST_TL1_RF_PARAM_LID,                         //103
        NVRAM_EF_AST_TL1_RFFE_PARAM_LID,                       //104
        NVRAM_EF_AST_TL1_END = NVRAM_EF_AST_TL1_RFFE_PARAM_LID,//104

        NVRAM_EF_BARCODE_NUM_LID,                              //105
        NVRAM_EF_CAL_FLAG_LID,                                 //106
        NVRAM_EF_CAL_DATA_CHECK_LID,                           //107
        NVRAM_EF_RF_CAL_ENV_LID,                               //108
        NVRAM_EF_RF_CAL_LOSS_SETTING_LID,                      //109
        NVRAM_EF_RF_TEST_POWER_RESULT_LID,                     //110

        /* PA 8-level control (for MT6276, MT6573) */
        //NVRAM_EF_UL1_TXPAOCTLEV_START,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND1_LID = NVRAM_EF_UL1_TXPAOCTLEV_START,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND2_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND3_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND4_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND5_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND6_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND7_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND8_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND9_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND10_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND11_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND12_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND13_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND14_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND15_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND16_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND17_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND18_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_BAND19_LID,
        //NVRAM_EF_UL1_TXPAOCTLEV_END = NVRAM_EF_UL1_TXPAOCTLEV_BAND19_LID,

        /********************************************************/
        /* MT6573 3G RF Customization for Modem Bin Update Tool */
        /********************************************************/
        /*for modem bin update tool*/
        NVRAM_EF_L1_2G_RF_PARAMETER_LID,                       //111
        /* For WNDRV Tx Power Calibration Free Flow */
        NVRAM_EF_WNDRV_TPCFF_LID,                              //112

        /* AST 3001 DCXO support */
        NVRAM_EF_AST_TL1_CAP_DATA_LID,                         //113
        
        /* for GGE MIPI CTRL TABLE AT NVRAM */
        NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM850_LID,                //114
        NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM900_LID,                //115
        NVRAM_EF_L1_MIPI_CTRL_TABLE_DCS1800_LID,               //116
        NVRAM_EF_L1_MIPI_CTRL_TABLE_PCS1900_LID,               //117
        NVRAM_EF_L1_CUSTOM_DRDI_STATUS_DEBUGINFO_LID,          //118

     	NVRAM_EF_CALIBRATION_END = 120,

    /********************************************
     *
     *  Device Setting
     *
     **********************************************/
        NVRAM_EF_AS_BAND_SETTING_LID,
        NVRAM_EF_BAND_INFO_LID,
        NVRAM_EF_TST_FILTER_LID,
        NVRAM_EF_PORT_SETTING_LID,
        NVRAM_EF_PS_L2COPRO_FILTER_SETTINGS_LID,  //L2Copro filter settings
        NVRAM_EF_CLASSMARK_RACAP_LID,
        NVRAM_EF_SIM_ASSERT_LID,
        NVRAM_EF_RTC_DATA_LID,
        NVRAM_EF_NET_PAR_LID,
        NVRAM_EF_UMTS_PLMN_LID,
        NVRAM_EF_UMTS_IMSI_LID,
        NVRAM_EF_UMTS_START_HFN_LID,
        NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_LID,
        NVRAM_EF_L1_3G_CAL_DATA_LID,
        NVRAM_EF_FLC_STATISTICS_LID,
        NVRAM_EF_ECOMPASS_DATA_LID,
        NVRAM_EF_BAND_BLOCK_LID,
        NVRAM_EF_UMTS_FREQUENCY_REPOSITORY_LID,
        NVRAM_EF_PREV_VISITED_CELL_INFO_LID,
        NVRAM_EF_UE_CSG_LIST_LID,
        NVRAM_EF_UMTS_FINGERPRINT_INFO_LID,
        NVRAM_EF_UMTS_BAND_PRIORITY_LID,


        NVRAM_EF_CUST_HW_LEVEL_TBL_LID,
        NVRAM_EF_UEM_MANUFACTURE_DATA_LID,
        NVRAM_EF_UEM_RMI_DATA_LID,

        
        /* GPS */
        NVRAM_EF_GPS_SETTING_DATA_LID,
        NVRAM_EF_MNL_SETTING_DATA_LID,

        /* __WIFI_BT_SINGLE_ANTENNA_SUPPORT__ */
        NVRAM_EF_BWCS_SETTING_DATA_LID,

    /********************************************
     *
     *  L4 Item
     *
     **********************************************/

        NVRAM_EF_L4_START,
        NVRAM_EF_TCM_CID_0_PROFILE_LID,
        NVRAM_EF_TCM_PDP_PROFILE_LID,
        NVRAM_EF_CFU_FLAG_LID,
        NVRAM_EF_MM_LOCIGPRS_LID,
        NVRAM_EF_CTM_DEFAULT_SETTINGS_LID,
        NVRAM_EF_ALS_LINE_ID_LID,
        NVRAM_EF_MSCAP_LID,
        NVRAM_EF_ATCMD_ON_OFF_CHECK_LID,
        NVRAM_EF_SMSAL_SMS_LID,
        NVRAM_EF_SMSAL_MAILBOX_ADDR_LID,
        NVRAM_EF_SMSAL_COMMON_PARAM_LID,
        NVRAM_EF_SMSAL_SMSP_LID,
        NVRAM_EF_SMSAL_MWIS_LID,
        NVRAM_EF_CB_DEFAULT_CH_LID,
        NVRAM_EF_CB_CH_INFO_LID,
        NVRAM_EF_IMEI_IMEISV_LID,
        NVRAM_EF_SML_LID,                   /* SIM-ME Lock */
        NVRAM_EF_SIM_LOCK_LID, /* __SMART_PHONE_MODEM__ */
        NVRAM_EF_MS_SECURITY_LID,
    #ifndef __PHB_STORAGE_BY_MMI__
        NVRAM_EF_PHB_LID,
    #endif        
        NVRAM_EF_PHB_LN_ENTRY_LID,      //__PHB_NO_CALL_LOG__
        NVRAM_EF_PHB_LN_TYPE_SEQ_LID,   //__PHB_NO_CALL_LOG__
        NVRAM_EF_PS_CONFORMANCE_TESTMODE_LID,   /* 2010.11.4   Add for EM menu for TestMode */
        NVRAM_EF_ETWS_SETTING_LID, 
        NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_LID, //__MOBILE_BROADBAND_PROVISION_CONTEXT__
        NVRAM_EF_MSQ_LIST_LID,    //__MEDIATEK_SMART_QOS__ (MSQ)        
        NVRAM_EF_CSM_ESSP_LID,
        NVRAM_EF_L4_END,

    /********************************************
     *
     *  IMS
     *
     **********************************************/
     NVRAM_EF_IMS_PROFILE_LID,
     NVRAM_EF_LTECSR_PROFILE_LID,
     NVRAM_EF_VDM_ADS_PROFILE_LID,

    /********************************************
     *
     *  Other Items
     *
     **********************************************/

        
        NVRAM_EF_SYS_CACHE_OCTET_LID,
		/*DRM V2.0*/
        NVRAM_EF_DRM_SETTING_LID,
        NVRAM_EF_DRM_STIME_LID,
        NVRAM_EF_DRM_CERPATH_LID,

        NVRAM_EF_RAC_PREFERENCE_LID,

        NVRAM_EF_MM_IMSI_LOCI_GLOCI_LID,  //for man-in-middle-attach prevention
        NVRAM_EF_NWSEL_DATA_LID,
        NVRAM_EF_GAS_CSG_FINGERPRINT_LID,
        NVRAM_EF_UMTS_URR_CONFIGURATION_LID,

	    NVRAM_EF_MINI_LOG_01_LID,
	    NVRAM_EF_MINI_LOG_02_LID,
	    NVRAM_EF_MINI_LOG_03_LID,
	    NVRAM_EF_MINI_LOG_04_LID,
	    NVRAM_EF_MINI_LOG_05_LID,
        NVRAM_EF_UL1_CUSTOM_DYNAMIC_INIT_DEBUG_LID,	    
        NVRAM_EF_TST_CONFIG_LID,

#ifdef __LTE_RAT__ 
		NVRAM_EF_EL1_PWRONCAL_LID,
		
		NVRAM_EF_EL1_DSPLOGFILTER_LID,

		NVRAM_EF_EL1_FREQADJTBL_LID,

        NVRAM_EF_EL1_RSSIGAINTBL_START,
        NVRAM_EF_EL1_RSSIGAINTBL_1STBAND_LID = NVRAM_EF_EL1_RSSIGAINTBL_START,
        NVRAM_EF_EL1_RSSIGAINTBL_2NDBAND_LID,
        NVRAM_EF_EL1_RSSIGAINTBL_3RDBAND_LID,
        NVRAM_EF_EL1_RSSIGAINTBL_4THBAND_LID,
        NVRAM_EF_EL1_RSSIGAINTBL_5THBAND_LID,
        NVRAM_EF_EL1_RSSIGAINTBL_6THBAND_LID,
        NVRAM_EF_EL1_RSSIGAINTBL_7THBAND_LID,
        NVRAM_EF_EL1_RSSIGAINTBL_8THBAND_LID,
        NVRAM_EF_EL1_RSSIGAINTBL_9THBAND_LID,
        NVRAM_EF_EL1_RSSIGAINTBL_10THBAND_LID,
        NVRAM_EF_EL1_RSSIGAINTBL_11THBAND_LID,
        NVRAM_EF_EL1_RSSIGAINTBL_12THBAND_LID,
        NVRAM_EF_EL1_RSSIGAINTBL_13THBAND_LID,
        NVRAM_EF_EL1_RSSIGAINTBL_14THBAND_LID,
        NVRAM_EF_EL1_RSSIGAINTBL_END = NVRAM_EF_EL1_RSSIGAINTBL_14THBAND_LID,

		NVRAM_EF_EL1_CTRL_REG_RW_LID,

        NVRAM_EF_EL1_TXDAC_START,
        NVRAM_EF_EL1_TXDAC_1STBAND_LID = NVRAM_EF_EL1_TXDAC_START,
        NVRAM_EF_EL1_TXDAC_2NDBAND_LID,
        NVRAM_EF_EL1_TXDAC_3RDBAND_LID,
        NVRAM_EF_EL1_TXDAC_4THBAND_LID,
        NVRAM_EF_EL1_TXDAC_5THBAND_LID,
        NVRAM_EF_EL1_TXDAC_6THBAND_LID,
        NVRAM_EF_EL1_TXDAC_7THBAND_LID,
        NVRAM_EF_EL1_TXDAC_8THBAND_LID,
        NVRAM_EF_EL1_TXDAC_9THBAND_LID,
        NVRAM_EF_EL1_TXDAC_10THBAND_LID,
        NVRAM_EF_EL1_TXDAC_11THBAND_LID,
        NVRAM_EF_EL1_TXDAC_12THBAND_LID,
        NVRAM_EF_EL1_TXDAC_13THBAND_LID,
        NVRAM_EF_EL1_TXDAC_14THBAND_LID,
        NVRAM_EF_EL1_TXDAC_END = NVRAM_EF_EL1_TXDAC_14THBAND_LID,

        NVRAM_EF_EL1_TXPAOCTLEV_START,
        NVRAM_EF_EL1_TXPAOCTLEV_1STBAND_LID = NVRAM_EF_EL1_TXPAOCTLEV_START,
        NVRAM_EF_EL1_TXPAOCTLEV_2NDBAND_LID,
        NVRAM_EF_EL1_TXPAOCTLEV_3RDBAND_LID,
        NVRAM_EF_EL1_TXPAOCTLEV_4THBAND_LID,
        NVRAM_EF_EL1_TXPAOCTLEV_5THBAND_LID,
        NVRAM_EF_EL1_TXPAOCTLEV_6THBAND_LID,
        NVRAM_EF_EL1_TXPAOCTLEV_7THBAND_LID,
        NVRAM_EF_EL1_TXPAOCTLEV_8THBAND_LID,
        NVRAM_EF_EL1_TXPAOCTLEV_9THBAND_LID,
        NVRAM_EF_EL1_TXPAOCTLEV_10THBAND_LID,
        NVRAM_EF_EL1_TXPAOCTLEV_11THBAND_LID,
        NVRAM_EF_EL1_TXPAOCTLEV_12THBAND_LID,
        NVRAM_EF_EL1_TXPAOCTLEV_13THBAND_LID,
        NVRAM_EF_EL1_TXPAOCTLEV_14THBAND_LID,
        NVRAM_EF_EL1_TXPAOCTLEV_END = NVRAM_EF_EL1_TXPAOCTLEV_14THBAND_LID,

        NVRAM_EF_EL1_ETVINLUTDATA_START,
        NVRAM_EF_EL1_ETVINLUTDATA_1STBAND_LID = NVRAM_EF_EL1_ETVINLUTDATA_START,
        NVRAM_EF_EL1_ETVINLUTDATA_2NDBAND_LID,
        NVRAM_EF_EL1_ETVINLUTDATA_3RDBAND_LID,
        NVRAM_EF_EL1_ETVINLUTDATA_4THBAND_LID,
        NVRAM_EF_EL1_ETVINLUTDATA_5THBAND_LID,
        NVRAM_EF_EL1_ETVINLUTDATA_6THBAND_LID,
        NVRAM_EF_EL1_ETVINLUTDATA_7THBAND_LID,
        NVRAM_EF_EL1_ETVINLUTDATA_8THBAND_LID,
        NVRAM_EF_EL1_ETVINLUTDATA_9THBAND_LID,
        NVRAM_EF_EL1_ETVINLUTDATA_10THBAND_LID,
        NVRAM_EF_EL1_ETVINLUTDATA_11THBAND_LID,
        NVRAM_EF_EL1_ETVINLUTDATA_12THBAND_LID,
        NVRAM_EF_EL1_ETVINLUTDATA_13THBAND_LID,
        NVRAM_EF_EL1_ETVINLUTDATA_14THBAND_LID,
        NVRAM_EF_EL1_ETVINLUTDATA_END = NVRAM_EF_EL1_ETVINLUTDATA_14THBAND_LID,

        NVRAM_EF_EL1_ETCOMPPARAM_LID,
        NVRAM_EF_EL1_TEMPERATUREDAC_LID,
        NVRAM_EF_EL1_MPRADJTBL_LID,
        NVRAM_EF_EL1_AMPRADJTBL_LID,

        /* eRAC */
        NVRAM_EF_EPSLOCI_EPSNSC_TIN_LID,
        NVRAM_EF_LTE_PREFERENCE_LID,

        /*ERRC mtk03651*/
        NVRAM_EF_ERRC_STORED_CARRIER_LID,
        NVRAM_EF_ERRC_PERFORMANCE_PARA_LID,
        NVRAM_EF_ERRC_FINGER_PRINT_LID,
        NVRAM_EF_ERRC_LEARNED_MCC_LID,
        NVRAM_EF_ERRC_STORED_CELL_LID,
        NVRAM_EF_ERRC_AFR_SETTING_LID,
        NVRAM_EF_LTE_CAP_LID,
        NVRAM_EF_UE_EUTRA_CAP_CSFB_LID,
        NVRAM_EF_UE_EUTRA_CAP_MMDC_LID,

        NVRAM_EF_EL1_BAND_INDICATOR_LID,
        NVRAM_EF_EL1_RX_PDATABASE_LID,
        NVRAM_EF_EL1_TX_PDATABASE_LID,
        NVRAM_EF_EL1_RF_IO_LID,

        /* Dynamic Radio-setting Dedicated Image (DRDI) */
        NVRAM_EF_EL1_CUSTOM_DYNAMIC_INIT_LID,
        NVRAM_EF_EL1_CUSTOM_DYNAMIC_INIT_DEBUG_LID,
        
        /* Single ANT Feature */
        NVRAM_EF_EL1_RF_RX_PATH_CONFIG_LID,

        /* MIPI Feature */
        NVRAM_EF_EL1_MIPI_FEATURE_LID,

        NVRAM_EF_EL1_RXON_BPIOFFSET_LID,
        NVRAM_EF_EL1_TXON_BPIOFFSET_LID,
        NVRAM_EF_EL1_RXOFF_BPIOFFSET_LID,
        NVRAM_EF_EL1_TXOFF_BPIOFFSET_LID,

        NVRAM_EF_EL1_MIPI_RX_EVENT_START,
        NVRAM_EF_EL1_MIPI_RX_EVENT_1STBAND_LID = NVRAM_EF_EL1_MIPI_RX_EVENT_START,
        NVRAM_EF_EL1_MIPI_RX_EVENT_2NDBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_EVENT_3RDBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_EVENT_4THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_EVENT_5THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_EVENT_6THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_EVENT_7THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_EVENT_8THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_EVENT_9THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_EVENT_10THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_EVENT_11THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_EVENT_12THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_EVENT_13THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_EVENT_14THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_EVENT_END = NVRAM_EF_EL1_MIPI_RX_EVENT_14THBAND_LID,

        NVRAM_EF_EL1_MIPI_TX_EVENT_START,
        NVRAM_EF_EL1_MIPI_TX_EVENT_1STBAND_LID = NVRAM_EF_EL1_MIPI_TX_EVENT_START,
        NVRAM_EF_EL1_MIPI_TX_EVENT_2NDBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_EVENT_3RDBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_EVENT_4THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_EVENT_5THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_EVENT_6THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_EVENT_7THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_EVENT_8THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_EVENT_9THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_EVENT_10THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_EVENT_11THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_EVENT_12THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_EVENT_13THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_EVENT_14THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_EVENT_END = NVRAM_EF_EL1_MIPI_TX_EVENT_14THBAND_LID,

        NVRAM_EF_EL1_MIPI_TPC_EVENT_START,
        NVRAM_EF_EL1_MIPI_TPC_EVENT_1STBAND_LID = NVRAM_EF_EL1_MIPI_TPC_EVENT_START,
        NVRAM_EF_EL1_MIPI_TPC_EVENT_2NDBAND_LID,
        NVRAM_EF_EL1_MIPI_TPC_EVENT_3RDBAND_LID,
        NVRAM_EF_EL1_MIPI_TPC_EVENT_4THBAND_LID,
        NVRAM_EF_EL1_MIPI_TPC_EVENT_5THBAND_LID,
        NVRAM_EF_EL1_MIPI_TPC_EVENT_6THBAND_LID,
        NVRAM_EF_EL1_MIPI_TPC_EVENT_7THBAND_LID,
        NVRAM_EF_EL1_MIPI_TPC_EVENT_8THBAND_LID,
        NVRAM_EF_EL1_MIPI_TPC_EVENT_9THBAND_LID,
        NVRAM_EF_EL1_MIPI_TPC_EVENT_10THBAND_LID,
        NVRAM_EF_EL1_MIPI_TPC_EVENT_11THBAND_LID,
        NVRAM_EF_EL1_MIPI_TPC_EVENT_12THBAND_LID,
        NVRAM_EF_EL1_MIPI_TPC_EVENT_13THBAND_LID,
        NVRAM_EF_EL1_MIPI_TPC_EVENT_14THBAND_LID,
        NVRAM_EF_EL1_MIPI_TPC_EVENT_END = NVRAM_EF_EL1_MIPI_TPC_EVENT_14THBAND_LID,

        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_START,
        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_1STBAND_LID = NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_START,
        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_2NDBAND_LID,
        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_3RDBAND_LID,
        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_4THBAND_LID,
        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_5THBAND_LID,
        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_6THBAND_LID,
        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_7THBAND_LID,
        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_8THBAND_LID,
        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_9THBAND_LID,
        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_10THBAND_LID,
        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_11THBAND_LID,
        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_12THBAND_LID,
        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_13THBAND_LID,
        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_14THBAND_LID,
        NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_END = NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_14THBAND_LID,

        NVRAM_EF_EL1_MIPI_RX_DATA_START,
        NVRAM_EF_EL1_MIPI_RX_DATA_1STBAND_LID = NVRAM_EF_EL1_MIPI_RX_DATA_START,
        NVRAM_EF_EL1_MIPI_RX_DATA_2NDBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_DATA_3RDBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_DATA_4THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_DATA_5THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_DATA_6THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_DATA_7THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_DATA_8THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_DATA_9THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_DATA_10THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_DATA_11THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_DATA_12THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_DATA_13THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_DATA_14THBAND_LID,
        NVRAM_EF_EL1_MIPI_RX_DATA_END = NVRAM_EF_EL1_MIPI_RX_DATA_14THBAND_LID,

        NVRAM_EF_EL1_MIPI_TX_DATA_START,
        NVRAM_EF_EL1_MIPI_TX_DATA_1STBAND_LID = NVRAM_EF_EL1_MIPI_TX_DATA_START,
        NVRAM_EF_EL1_MIPI_TX_DATA_2NDBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_DATA_3RDBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_DATA_4THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_DATA_5THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_DATA_6THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_DATA_7THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_DATA_8THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_DATA_9THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_DATA_10THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_DATA_11THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_DATA_12THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_DATA_13THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_DATA_14THBAND_LID,
        NVRAM_EF_EL1_MIPI_TX_DATA_END = NVRAM_EF_EL1_MIPI_TX_DATA_14THBAND_LID,

        NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_START,
        NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_1STBAND_LID = NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_START,
        NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_2NDBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_3RDBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_4THBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_5THBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_END = NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_5THBAND_LID,

        /*** MIPI BYPASS Feature ***/
        NVRAM_EF_EL1_MIPI_BYPASS_FEATURE_LID,
        
        NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_START,
        NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_1STBAND_LID = NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_START,
        NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_2NDBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_3RDBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_4THBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_5THBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_END = NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_5THBAND_LID,

        NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_START,
        NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_1STBAND_LID = NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_START,
        NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_2NDBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_3RDBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_4THBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_5THBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_END = NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_5THBAND_LID,

        NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_START,
        NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_1STBAND_LID = NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_START,
        NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_2NDBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_3RDBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_4THBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_5THBAND_LID,
        NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_END = NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_5THBAND_LID,

        /*** TX Power Offset Feature ***/
        NVRAM_EF_EL1_4G_TPO_PARAMETER_LID,
        NVRAM_EF_EL1_TX_POWER_OFFSET_START,
        NVRAM_EF_EL1_TX_POWER_OFFSET_1STBAND_LID = NVRAM_EF_EL1_TX_POWER_OFFSET_START,
        NVRAM_EF_EL1_TX_POWER_OFFSET_2NDBAND_LID,
        NVRAM_EF_EL1_TX_POWER_OFFSET_3RDBAND_LID,
        NVRAM_EF_EL1_TX_POWER_OFFSET_4THBAND_LID,
        NVRAM_EF_EL1_TX_POWER_OFFSET_5THBAND_LID,
        NVRAM_EF_EL1_TX_POWER_OFFSET_6THBAND_LID,
        NVRAM_EF_EL1_TX_POWER_OFFSET_7THBAND_LID,
        NVRAM_EF_EL1_TX_POWER_OFFSET_8THBAND_LID,
        NVRAM_EF_EL1_TX_POWER_OFFSET_9THBAND_LID,
        NVRAM_EF_EL1_TX_POWER_OFFSET_10THBAND_LID,
        NVRAM_EF_EL1_TX_POWER_OFFSET_11THBAND_LID,
        NVRAM_EF_EL1_TX_POWER_OFFSET_12THBAND_LID,
        NVRAM_EF_EL1_TX_POWER_OFFSET_13THBAND_LID,
        NVRAM_EF_EL1_TX_POWER_OFFSET_14THBAND_LID,
        NVRAM_EF_EL1_TX_POWER_OFFSET_END = NVRAM_EF_EL1_TX_POWER_OFFSET_14THBAND_LID,

        /*** Transmit Antenna Selection Feature ***/
        NVRAM_EF_EL1_TAS_PARAMETER_LID,
        NVRAM_EF_EL1_TAS_OTHER_LID,
        /*** GPS Co-Tms Data ***/
        
        NVRAM_EF_EL1_GPS_CO_TMS_DATA_LID,

        /*** SVLTE Band Support Indicator ***/
        NVRAM_EF_EL1_SVLTE_BAND_INDICATOR_LID,

#endif
        /*** MMRF Related Nvram Items ***/
#ifdef __RF_DRDI_CAPABILITY_SUPPORT__
        NVRAM_EF_MML1_CUSTOM_DYNAMIC_INIT_LID,
#endif
        NVRAM_EF_MML1_MIPI_INITIAL_CW_LID,
        NVRAM_EF_MML1_MIPI_USID_CHANGE_LID,

#ifdef __HMU_ENABLE__
        NVRAM_EF_HMU_CONFIG_LID,
        NVRAM_EF_HMU_HD_CONFIG_LID,
#endif
#ifdef __NMU_ENABLE__
        NVRAM_EF_NMU_CONFIG_LID,
#endif

        // //For RXD, add by Jay
        // NVRAM_EF_UL1_PATHLOSS2_START,        
        // NVRAM_EF_UL1_PATHLOSS2_BAND1_LID = NVRAM_EF_UL1_PATHLOSS2_START,
        // NVRAM_EF_UL1_PATHLOSS2_BAND2_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND3_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND4_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND5_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND6_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND7_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND8_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND9_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND10_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND11_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND12_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND13_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND14_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND15_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND16_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND17_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND18_LID,
        // NVRAM_EF_UL1_PATHLOSS2_BAND19_LID,
        // NVRAM_EF_UL1_PATHLOSS2_END = NVRAM_EF_UL1_PATHLOSS2_BAND19_LID,

        // //For PA drift compensation , add by Wilson
        // NVRAM_EF_UL1_TXPADRIFTCOMP_START,        
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND1_LID = NVRAM_EF_UL1_TXPADRIFTCOMP_START,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND2_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND3_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND4_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND5_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND6_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND7_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND8_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND9_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND10_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND11_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND12_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND13_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND14_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND15_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND16_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND17_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND18_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_BAND19_LID,
        // NVRAM_EF_UL1_TXPADRIFTCOMP_END = NVRAM_EF_UL1_TXPADRIFTCOMP_BAND19_LID,  
        
        NVRAM_EF_SYSSEL_SETTING_LID, /* for +SYSSEL*/
        NVRAM_EF_REGIONAL_PHONE_MODE_LID,
		NVRAM_EF_DHL_FILTER_LID,
        NVRAM_EF_SBP_MODEM_CONFIG_LID,
        NVRAM_EF_SBP_MODEM_DATA_CONFIG_LID,
#ifdef __AST_TL1_TDD_RF_TIMESEQ_SUPPORT__
        NVRAM_EF_AST_TL1_RF_TIMESEQ_LID,
#endif
        NVRAM_EF_NVRAM_MSP_TEST_LID,        

        /* UMTS DMCR Feature */
        NVRAM_EF_UMTS_DMCR_SETTING_LID,

        /* UMTS SIB Skip Feature */
        NVRAM_EF_UMTS_SIB_SKIP_SETTING_LID,

#ifdef __FAST_ROAMING_SEARCH__
        /* GAS mcc and working band table */
        NVRAM_EF_GAS_WORKING_BAND_INFO_LID,
#endif  /* __FAST_ROAMING_SEARCH__ */

        NVRAM_EF_NVRAM_UNIT_TEST_LID,

        /* GAS BA LIST Info */
        NVRAM_EF_2G_BA_INFO_LID,

        /* Don't remove this line: insert LID definition above */        
        NVRAM_EF_LAST_LID_CORE
    } nvram_lid_core_enum;

/* check ENUM total number */ 
typedef unsigned int nvram_lid_core_enum_check[256*3 -(NVRAM_EF_LAST_LID_CORE - NVRAM_EF_SYS_LID + 1)];

/* MS unique ID */
#define UNI_ID   NVRAM_EF_IMEI_IMEISV_LID

/**
 * Step 2:
 * Defines constants of size and number of records for each logical data item.
 * For linear-fixed, TOTAL is greater than 1, and SIZE is size of each record;
 * for transparent, TOTAL must be exaclty 1, and SIZE is size of entire data item.
 *
 * Each logical data item must be:
 * 1> Size must be EVEN
 * 2> Size of default value must be equal to the logical data item's size.
 *
 * Notice:
 * If total number of L1 Calibration data items is changed, NVRAM_L1CAL_ELEMENT_TOTAL
 * must be modified properly.
 */

/** System record:
 * [  DATA_VERSION  ][ PADDING ][ LOCK_PATTERN ]
 *    18 bytes          4 bytes  12 bytes
 * Size must be 
 * strlen(CODED_DATA_VERSION) + strlen(CODED_PADDING_LENGTH) + strlen(NVRAM_LOCK_PATTERN) 
 * And must be even-byte aligned.
 *
 * System record is two-copied. It is controlled directly by NVRAM Layer itself.
 * Ie, their record ID's are: 1 and 2.
 */


#define CODED_DATA_VERSION_SIZE           18
#define CODED_PADDING_SIZE                4

#define CODED_LOCK_PATTERN_SIZE           12
#define CODED_LOCK_PATTERN_OFFSET         22


#define NVRAM_EF_IMPT_COUNTER_SIZE       2
#define NVRAM_EF_IMPT_COUNTER_TOTAL      1

/**
 * TST Filter
 *   PS filter length + L1 filter length (current max number is TST_L1TRC_FILTER_NUM, exact number should be decided at codegen stage)
 */
//#define NVRAM_EF_TST_FILTER_SIZE         (((END_OF_MOD_ID+7)/8) + (LAST_SAP_CODE+1) + (2*(END_OF_MOD_ID+1)) + NVRAM_DUAL_RECORD*TST_L1TRC_FILTER_NUM*5)
#define NVRAM_EF_TST_FILTER_SIZE NVRAM_EF_TST_FILTER_ALLOCATE_SIZE
#define NVRAM_EF_TST_FILTER_TOTAL        1
#define NVRAM_EF_DHL_FILTER_SIZE NVRAM_EF_DHL_FILTER_ALLOCATE_SIZE
#define NVRAM_EF_DHL_FILTER_TOTAL        1

/**
 * Port Setting
 */
#define NVRAM_EF_PORT_SETTING_SIZE         sizeof(port_setting_struct)
#define NVRAM_EF_PORT_SETTING_TOTAL        1



/**
 * System Exception Dumping
 */
#define NVRAM_EF_SYS_EXCEPTION_SIZE       TOTAL_EXPTR_SIZE
#ifdef LOW_COST_SUPPORT
#define NVRAM_EF_SYS_EXCEPTION_TOTAL      5
#else
#define NVRAM_EF_SYS_EXCEPTION_TOTAL      10
#endif

/**
 * System Statistics
 */
#define NVRAM_EF_SYS_STATISTICS_SIZE       sizeof(stack_statistics_struct)
#define NVRAM_EF_SYS_STATISTICS_TOTAL      1

/************************************************************
 * Start of L1 Calibration data
 ************************************************************/
/**
 * Total number of L1 Calibration data items
 */
#if defined(__EPSK_TX__)
#define NVRAM_EF_L1_EPSK_SUBTRAHEND 0
#else
#define NVRAM_EF_L1_EPSK_SUBTRAHEND (NVRAM_EF_L1_EPSK_END - NVRAM_EF_L1_EPSK_START + 1)
#endif

#if defined(__PS_SERVICE__)
   #define NVRAM_EF_L1_PS_SERVICE_SUBTRAHEND 0
#else
   #define NVRAM_EF_L1_GMSK_TX_POWER_ROLLBACK_SUBTRAHEND 1
   
   #define NVRAM_EF_L1_PS_SERVICE_SUBTRAHEND (NVRAM_EF_L1_GMSK_TX_POWER_ROLLBACK_SUBTRAHEND)
#endif /*defined(__PS_SERVICE__)*/

#if defined(__EGPRS_MODE__)
   #define NVRAM_EF_L1_EGPRS_MODE_SUBTRAHEND 0
#else
   #define NVRAM_EF_L1_EPSK_TX_POWER_ROLLBACK_SUBTRAHEND 1
   
   #define NVRAM_EF_L1_EGPRS_MODE_SUBTRAHEND (NVRAM_EF_L1_EPSK_TX_POWER_ROLLBACK_SUBTRAHEND)
#endif /*defined(__EGPRS_MODE__)*/ 

#if defined(__2G_TX_POWER_CONTROL_SUPPORT__)
   #if defined(__EPSK_TX__)
#define NVRAM_EF_L1_EPSK_TXPC_SUBTRAHEND 0
   #else
#define NVRAM_EF_L1_EPSK_TXPC_SUBTRAHEND 1
   #endif /*__EPSK_TX__*/
#else
#define NVRAM_EF_L1_EPSK_TXPC_SUBTRAHEND 2
#endif /*__2G_TX_POWER_CONTROL_SUPPORT__*/

#if defined(__MULTI_LNA_MODE_CALIBRATION_SUPPORT__)
#define NVRAM_EF_L1_LNAPATHLOSS_SUBTRAHEND 0
#else
#define NVRAM_EF_L1_LNAPATHLOSS_SUBTRAHEND 1
#endif

#if defined(__2G_TX_POWER_CONTROL_SUPPORT__)
   #if !defined(__UMTS_RAT__) || !defined(__MTK_UL1_FDD__)|| defined(__MULTI_RAT_AFC_TADC_SHARE_SUPPORT__)
#define NVRAM_EF_L1_TEMPERATURE_ADC_SUBTRAHEND 0
   #else
#define NVRAM_EF_L1_TEMPERATURE_ADC_SUBTRAHEND 1
   #endif
#else
#define NVRAM_EF_L1_TEMPERATURE_ADC_SUBTRAHEND 1
#endif /*__2G_TX_POWER_CONTROL_SUPPORT__*/

#if defined(__F32_XOSC_REMOVAL_SUPPORT__)
#define NVRAM_EF_L1_CLOAD_FREQ_OFFSET_SUBTRAHEND 0
#else
#define NVRAM_EF_L1_CLOAD_FREQ_OFFSET_SUBTRAHEND 1
#endif /*__F32_XOSC_REMOVAL_SUPPORT__*/

#if defined(__2G_TX_GAIN_RF_CALIBRATION__)
#define NVRAM_EF_L1_GAINRF_LID_SUBTRAHEND 0
#else
#define NVRAM_EF_L1_GAINRF_LID_SUBTRAHEND 1
#endif /*__2G_TX_GAIN_RF_CALIBRATION__*/

#if defined(__TX_POWER_OFFSET_SUPPORT__)
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_LID_SUBTRAHEND 0
#else
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_LID_SUBTRAHEND 9
#endif /*__TX_POWER_OFFSET_SUPPORT__*/

#define NVRAM_L1CAL_ELEMENT_TOTAL  (NVRAM_EF_L1_END - NVRAM_EF_L1_START + 1 - \
                                    NVRAM_EF_L1_EPSK_SUBTRAHEND -             \
                                    NVRAM_EF_L1_PS_SERVICE_SUBTRAHEND -       \
                                    NVRAM_EF_L1_EGPRS_MODE_SUBTRAHEND -       \
                                    NVRAM_EF_L1_EPSK_TXPC_SUBTRAHEND -        \
                                    NVRAM_EF_L1_LNAPATHLOSS_SUBTRAHEND -      \
                                    NVRAM_EF_L1_TEMPERATURE_ADC_SUBTRAHEND -  \
                                    NVRAM_EF_L1_CLOAD_FREQ_OFFSET_SUBTRAHEND - \
                                    NVRAM_EF_L1_GAINRF_LID_SUBTRAHEND -       \
                                    NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_LID_SUBTRAHEND)
   


/**
 * Total number of UL1 Calibration data items
 */
#if defined(__UMTS_RAT__) && defined(__MTK_UL1_FDD__)
   #if defined (__UMTS_R8__)
   //New NVRAM architecture would not use NVRAM_UL1CAL_ELEMENT_TOTAL, So exclude the define for safe.
   #else
/* Remove NVRAM_EF_UL1_PATHLOSS_BAND6_LID and NVRAM_EF_UL1_TXDAC_BAND6_LID (and NVRAM_EF_UL1_TXPAOCTLEV_BAND6_LID)
 * for UL1 platform (or for UL1_HS PLATFORM)
 */
      #if defined (__UL1_HS_PLATFORM__)
#define NVRAM_UL1CAL_BAND6_FILE_NUM 3
      #else
#define NVRAM_UL1CAL_BAND6_FILE_NUM 2
      #endif

      #if defined (__UL1_HS_PLATFORM__)
#define NVRAM_UL1CAL_ELEMENT_TOTAL ((NVRAM_EF_UL1_END - NVRAM_EF_UL1_START + 1) + (NVRAM_EF_UL1_TXPAOCTLEV_END - NVRAM_EF_UL1_TXPAOCTLEV_START + 1) - NVRAM_UL1CAL_BAND6_FILE_NUM)
      #else
#define NVRAM_UL1CAL_ELEMENT_TOTAL NVRAM_EF_UL1_END - NVRAM_EF_UL1_START +1 - NVRAM_UL1CAL_BAND6_FILE_NUM
      #endif // #if defined (__UL1_HS_PLATFORM__)
   #endif // #if defined (__UMTS_R8__)

#else
#define NVRAM_UL1CAL_ELEMENT_TOTAL 0
#endif

/**
 * L1 AGC Path Loss
 */
#define NVRAM_EF_L1_AGCPATHLOSS_SIZE     sizeof(l1cal_agcPathLoss_T)
#define NVRAM_EF_L1_AGCPATHLOSS_TOTAL    1

/**
 * L1 Ramp Table for GSM850
 */
#define NVRAM_EF_L1_RAMPTABLE_GSM850_SIZE    sizeof(l1cal_rampTable_T)
#define NVRAM_EF_L1_RAMPTABLE_GSM850_TOTAL   1

/**
 * L1 Ramp Table for GSM900
 */
#define NVRAM_EF_L1_RAMPTABLE_GSM900_SIZE    sizeof(l1cal_rampTable_T)
#define NVRAM_EF_L1_RAMPTABLE_GSM900_TOTAL   1

/**
 * L1 Ramp Table for DCS1800
 */
#define NVRAM_EF_L1_RAMPTABLE_DCS1800_SIZE   sizeof(l1cal_rampTable_T)
#define NVRAM_EF_L1_RAMPTABLE_DCS1800_TOTAL  1

/**
 * L1 Ramp Table for PCS1900
 */
#define NVRAM_EF_L1_RAMPTABLE_PCS1900_SIZE   sizeof(l1cal_rampTable_T)
#define NVRAM_EF_L1_RAMPTABLE_PCS1900_TOTAL  1

#if defined(__EPSK_TX__)
/**
 * L1 EPSK_Ramp Table for GSM850
 */
#define NVRAM_EF_L1_EPSK_RAMPTABLE_GSM850_SIZE    sizeof(l1cal_rampTable_T)
#define NVRAM_EF_L1_EPSK_RAMPTABLE_GSM850_TOTAL   1

/**
 * L1 EPSK_Ramp Table for GSM900
 */
#define NVRAM_EF_L1_EPSK_RAMPTABLE_GSM900_SIZE    sizeof(l1cal_rampTable_T)
#define NVRAM_EF_L1_EPSK_RAMPTABLE_GSM900_TOTAL   1

/**
 * L1 EPSK_Ramp Table for DCS1800
 */
#define NVRAM_EF_L1_EPSK_RAMPTABLE_DCS1800_SIZE   sizeof(l1cal_rampTable_T)
#define NVRAM_EF_L1_EPSK_RAMPTABLE_DCS1800_TOTAL  1

/**
 * L1 EPSK_Ramp Table for PCS1900
 */
#define NVRAM_EF_L1_EPSK_RAMPTABLE_PCS1900_SIZE   sizeof(l1cal_rampTable_T)
#define NVRAM_EF_L1_EPSK_RAMPTABLE_PCS1900_TOTAL  1
#endif /* defined(__EPSK_TX__) */ 
/**
 * L1 AFC Data
 */
#define NVRAM_EF_L1_AFCDATA_SIZE         sizeof(l1cal_afcData_T)
#define NVRAM_EF_L1_AFCDATA_TOTAL        1

/**
 * L1 TXIQ Calibration data
 */
#define NVRAM_EF_L1_TXIQ_SIZE         sizeof(l1cal_txiq_T)
#define NVRAM_EF_L1_TXIQ_TOTAL        1

/**
 * L1 RF Special Coef Calibration data
 */
#define NVRAM_EF_L1_RFSPECIALCOEF_SIZE         sizeof(l1cal_rfspecialcoef_T)
#define NVRAM_EF_L1_RFSPECIALCOEF_TOTAL        1

/**
 * L1 CLoad freq offset Calibration data
 */
#define NVRAM_EF_L1_CLOAD_FREQ_OFFSET_SIZE         sizeof(l1cal_cload_freq_offset_T)
#define NVRAM_EF_L1_CLOAD_FREQ_OFFSET_TOTAL        1

/**
 * L1 TX GAIN RF Calibration data
 */
#define NVRAM_EF_L1_GAINRF_LID_SIZE             sizeof(l1cal_gainrf_T)
#define NVRAM_EF_L1_GAINRF_LID_TOTAL            1

#if defined(__TX_POWER_OFFSET_SUPPORT__)
/**
 * L1 GMSK TX power offset parameter
 */
#define NVRAM_EF_L1_2G_RF_PARAMETER_EXT_SIZE   sizeof(l1_2g_rf_parameter_ext_t)
#define NVRAM_EF_L1_2G_RF_PARAMETER_EXT_TOTAL  1

/**
 * L1 GMSK TX power offset data for GSM850
 */
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM850_SIZE  sizeof(tx_power_offset_t)
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM850_TOTAL 1

/**
 * L1 GMSK TX power offset data for GSM900
 */
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM900_SIZE  sizeof(tx_power_offset_t)
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM900_TOTAL 1

/**
 * L1 GMSK TX power offset data for DCS
 */
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_DCS_SIZE     sizeof(tx_power_offset_t)
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_DCS_TOTAL    1

/**
 * L1 GMSK TX power offset data for PCS
 */
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_PCS_SIZE     sizeof(tx_power_offset_t)
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_PCS_TOTAL    1

/**
 * L1 EPSK TX power offset data for GSM850
 */
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM850_SIZE  sizeof(tx_power_offset_t)
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM850_TOTAL 1

/**
 * L1 EPSK TX power offset data for GSM900
 */
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM900_SIZE  sizeof(tx_power_offset_t)
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM900_TOTAL 1

/**
 * L1 EPSK TX power offset data for DCS
 */
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_DCS_SIZE     sizeof(tx_power_offset_t)
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_DCS_TOTAL    1

/**
 * L1 EPSK TX power offset data for PCS
 */
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_PCS_SIZE     sizeof(tx_power_offset_t)
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_PCS_TOTAL    1
#endif /*__TX_POWER_OFFSET_SUPPORT__*/

#if defined(__TAS_SUPPORT__)||defined(__TAS_FOR_C2K_ONOFF_SUPPORT__)
/**
 * L1 TAS CUSTOM PARAMS
 */
#define NVRAM_EF_L1_TAS_CUSTOM_PARAMES_SIZE              sizeof(l1_tas_custom_params_T)
#define NVRAM_EF_L1_TAS_CUSTOM_PARAMES_TOTAL             1
/**
 * L1 TAS CUSTOM PDATA
 */
#define NVRAM_EF_L1_TAS_CUSTOM_PDATA_SIZE                sizeof(l1_tas_custom_pdata_T)
#define NVRAM_EF_L1_TAS_CUSTOM_PDATA_TOTAL               1
/**
 * L1 TAS LIB PARAMS
 */
#define NVRAM_EF_L1_TAS_LIB_PARAMES_SIZE                 sizeof(l1_tas_lib_params_T)
#define NVRAM_EF_L1_TAS_LIB_PARAMES_TOTAL                1
#endif

#if defined(__2G_MIPI_SUPPORT__)
/**
 * L1 MIPI CTRL tatble data gsm850
 */
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM850_SIZE             sizeof(l1cal_mipi_ctrl_table_band_T)
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM850_TOTAL            1
/**
 * L1 MIPI CTRL tatble data gsm900
 */
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM900_SIZE             sizeof(l1cal_mipi_ctrl_table_band_T)
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM900_TOTAL            1
/**
 * L1 MIPI CTRL tatble data dcs1800
 */
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_DCS1800_SIZE             sizeof(l1cal_mipi_ctrl_table_band_T)
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_DCS1800_TOTAL            1
/**
 * L1 MIPI CTRL tatble data pcs1900
 */
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_PCS1900_SIZE             sizeof(l1cal_mipi_ctrl_table_band_T)
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_PCS1900_TOTAL            1
#endif

#if defined(__RF_DRDI_CAPABILITY_SUPPORT__)
/* L1 Dynamic Radio-setting Dedicated Image (DRDI) */
#define NVRAM_EF_L1_CUSTOM_DRDI_STATUS_DEBUGINFO_SIZE         (sizeof(l1cal_l1CustomDRDIStautaDebugInfo_T))
#define NVRAM_EF_L1_CUSTOM_DRDI_STATUS_DEBUGINFO_TOTAL        1
#endif

/**
 * L1 Inter-slot ramp table Calibration data for GSM 850
 */
#define NVRAM_EF_L1_INTERSLOT_RAMP_GSM850_SIZE    sizeof(l1cal_interRampData_T)
#define NVRAM_EF_L1_INTERSLOT_RAMP_GSM850_TOTAL   1

/**
 * L1 Inter-slot ramp table Calibration data for GSM 900
 */
#define NVRAM_EF_L1_INTERSLOT_RAMP_GSM900_SIZE    sizeof(l1cal_interRampData_T)
#define NVRAM_EF_L1_INTERSLOT_RAMP_GSM900_TOTAL   1

/**
 * L1 Inter-slot ramp table Calibration data for DCS 1800
 */
#define NVRAM_EF_L1_INTERSLOT_RAMP_DCS1800_SIZE    sizeof(l1cal_interRampData_T)
#define NVRAM_EF_L1_INTERSLOT_RAMP_DCS1800_TOTAL   1

/**
 * L1 Inter-slot ramp table Calibration data for PCS 1900
 */
#define NVRAM_EF_L1_INTERSLOT_RAMP_PCS1900_SIZE    sizeof(l1cal_interRampData_T)
#define NVRAM_EF_L1_INTERSLOT_RAMP_PCS1900_TOTAL   1

#if defined(__EPSK_TX__)
/**********************************************************************************/
/**
 * L1 EPSK Inter-slot ramp table Calibration data for GSM 850
 */
#define NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM850_SIZE    sizeof(l1cal_EPSK_interRampData_T)
#define NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM850_TOTAL   1

/**
 * L1 EPSK Inter-slot ramp table Calibration data for GSM 900
 */
#define NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM900_SIZE    sizeof(l1cal_EPSK_interRampData_T)
#define NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM900_TOTAL   1

/**
 * L1 EPSK Inter-slot ramp table Calibration data for DCS 1800
 */
#define NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_DCS1800_SIZE    sizeof(l1cal_EPSK_interRampData_T)
#define NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_DCS1800_TOTAL   1

/**
 * L1 EPSK Inter-slot ramp table Calibration data for PCS 1900
 */
#define NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_PCS1900_SIZE    sizeof(l1cal_EPSK_interRampData_T)
#define NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_PCS1900_TOTAL   1

#endif /* defined(__EPSK_TX__) */ 

/**********************************************************************************/
// #if defined(__UMTS_RAT__) && defined(__MTK_UL1_FDD__)
// #define NVRAM_EF_UL1_TEMP_DAC_SIZE    sizeof(ul1cal_tempdacData_T)
// #define NVRAM_EF_UL1_TEMP_DAC_TOTAL   1

// #define NVRAM_EF_UL1_PATHLOSS_BAND_SIZE    sizeof(ul1cal_pathlossData_T)
// #define NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL   1

// #define NVRAM_EF_UL1_TXDAC_BAND_SIZE    sizeof(ul1cal_txdacData_T)
// #define NVRAM_EF_UL1_TXDAC_BAND_TOTAL   1

// /* PA 8-level control (For MT6276, MT6573) */
// #if defined (__UL1_HS_PLATFORM__) || defined (__UL1_HS_PLUS_PLATFORM__) 
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND_SIZE sizeof(ul1cal_txPaOctLevData_T)
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL 1
// #endif /* #if defined (__UL1_HS_PLATFORM__) || defined (__UL1_HS_PLUS_PLATFORM__) */

// #if defined(__UMTS_R8__)
// #define NVRAM_EF_UL1_PATHLOSS2_BAND_SIZE    sizeof(ul1cal_pathlossRxdData_T)
// #define NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL   1

// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_SIZE    sizeof(ul1cal_txPaDriftCompData_T)
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL   1
// #endif

// #endif /* __UMTS_RAT__ && __MTK_UL1_FDD__ */

#ifdef __LTE_RAT__
#define NVRAM_EF_EL1_PWRONCAL_SIZE                     sizeof(RFC_DATABASE_T)
#define NVRAM_EF_EL1_PWRONCAL_TOTAL                    1

#define NVRAM_EF_EL1_DSPLOGFILTER_SIZE                 2048
#define NVRAM_EF_EL1_DSPLOGFILTER_TOTAL                1

#define NVRAM_EF_EL1_FREQADJTBL_SIZE                   sizeof(LTE_FreqAdjustTable)
#define NVRAM_EF_EL1_FREQADJTBL_TOTAL                  1

#define NVRAM_EF_EL1_RSSIGAINTBL_BAND_SIZE             sizeof(LTE_RSSIBandGainTable)
#define NVRAM_EF_EL1_RSSIGAINTBL_BAND_TOTAL            1

#define NVRAM_EF_EL1_CTRL_REG_RW_SIZE                  2104
#define NVRAM_EF_EL1_CTRL_REG_RW_TOTAL                 1

#define NVRAM_EF_EL1_TXDAC_BAND_SIZE                   sizeof(LTE_sRAMPDATA)
#define NVRAM_EF_EL1_TXDAC_BAND_TOTAL                  1

#define NVRAM_EF_EL1_TXPAOCTLEV_BAND_SIZE              sizeof(LTE_sPAOCTLVLSETTING)
#define NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL             1

#define NVRAM_EF_EL1_ETVINLUTDATA_BAND_SIZE            sizeof(LTE_RfcEtVinLutPerBand_T)
#define NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL           1

#define NVRAM_EF_EL1_ETCOMPPARAM_SIZE                  sizeof(LTE_RfcEtCompParam_T)
#define NVRAM_EF_EL1_ETCOMPPARAM_TOTAL                 1

#define NVRAM_EF_EL1_TEMPERATUREDAC_SIZE               sizeof(LTE_TemperatureDac_T)
#define NVRAM_EF_EL1_TEMPERATUREDAC_TOTAL              1

#define NVRAM_EF_EL1_BAND_INDICATOR_SIZE              (sizeof(LTE_Band)*LTE_AUGMENTED_BAND_ARRAY_NUM)
#define NVRAM_EF_EL1_BAND_INDICATOR_TOTAL              1

#define NVRAM_EF_EL1_RX_PDATABASE_SIZE                (sizeof(ERF_RX_PDATABASE_T)*(LTE_TARGET_MAX_SUPPORT_BAND_NUM))
#define NVRAM_EF_EL1_RX_PDATABASE_TOTAL                1

#define NVRAM_EF_EL1_TX_PDATABASE_SIZE                (sizeof(ERF_TX_PDATABASE_T)*(LTE_TARGET_MAX_SUPPORT_BAND_NUM))
#define NVRAM_EF_EL1_TX_PDATABASE_TOTAL                1

#define NVRAM_EF_EL1_RXON_BPIOFFSET_SIZE              (sizeof(ERF_RXON_BPIOFFSET_T))
#define NVRAM_EF_EL1_RXON_BPIOFFSET_TOTAL              1

#define NVRAM_EF_EL1_TXON_BPIOFFSET_SIZE              (sizeof(ERF_TXON_BPIOFFSET_T))
#define NVRAM_EF_EL1_TXON_BPIOFFSET_TOTAL              1

#define NVRAM_EF_EL1_RXOFF_BPIOFFSET_SIZE             (sizeof(ERF_RXOFF_BPIOFFSET_T))
#define NVRAM_EF_EL1_RXOFF_BPIOFFSET_TOTAL             1

#define NVRAM_EF_EL1_TXOFF_BPIOFFSET_SIZE             (sizeof(ERF_TXOFF_BPIOFFSET_T))
#define NVRAM_EF_EL1_TXOFF_BPIOFFSET_TOTAL             1

#define NVRAM_EF_EL1_RF_IO_SIZE                       (sizeof(ERF_IOBASE_T)*LTE_TARGET_MAX_SUPPORT_BAND_NUM)
#define NVRAM_EF_EL1_RF_IO_TOTAL                       1

#define NVRAM_EF_EL1_MPRADJTBL_SIZE                   (sizeof(LTE_MPRAdjust_T)*(LTE_TARGET_MAX_SUPPORT_BAND_NUM))
#define NVRAM_EF_EL1_MPRADJTBL_TOTAL                   1

#define NVRAM_EF_EL1_AMPRADJTBL_SIZE                  (sizeof(LTE_AMPRAdjust_T)*(LTE_TARGET_MAX_SUPPORT_BAND_NUM))
#define NVRAM_EF_EL1_AMPRADJTBL_TOTAL                  1

/* Dynamic Radio-setting Dedicated Image (DRDI) */
#define NVRAM_EF_EL1_CUSTOM_DYNAMIC_INIT_SIZE         (sizeof(kal_uint16))
#define NVRAM_EF_EL1_CUSTOM_DYNAMIC_INIT_TOTAL         1

#define NVRAM_EF_EL1_CUSTOM_DYNAMIC_INIT_DEBUG_SIZE   (sizeof(El1CustomDynamicInitDebug))
#define NVRAM_EF_EL1_CUSTOM_DYNAMIC_INIT_DEBUG_TOTAL   1

/* Single ANT Feature */
#define NVRAM_EF_EL1_RF_RX_PATH_CONFIG_SIZE           (sizeof(ERf_RX_PATH_CONFIG_T))
#define NVRAM_EF_EL1_RF_RX_PATH_CONFIG_TOTAL           1

#define NVRAM_EF_EL1_MIPI_FEATURE_SIZE                (sizeof(kal_uint16))
#define NVRAM_EF_EL1_MIPI_FEATURE_TOTAL                1

#define NVRAM_EF_EL1_MIPI_RX_EVENT_SIZE               (sizeof(LTE_MIPI_EVENT_TABLE_T)*LTE_MIPI_RX_EVENT_NUM)
#define NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL               1

#define NVRAM_EF_EL1_MIPI_TX_EVENT_SIZE               (sizeof(LTE_MIPI_EVENT_TABLE_T)*LTE_MIPI_TX_EVENT_NUM)
#define NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL               1  

#define NVRAM_EF_EL1_MIPI_TPC_EVENT_SIZE              (sizeof(LTE_MIPI_EVENT_TABLE_T)*LTE_MIPI_TPC_EVENT_NUM)
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL              1

#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_SIZE    (sizeof(LTE_MIPI_TPC_SECTION_TABLE_T)*LTE_MIPI_SUBBAND_NUM_PER_DATA)
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL    1

#define NVRAM_EF_EL1_MIPI_RX_DATA_SIZE                (sizeof(LTE_MIPI_DATA_SUBBAND_TABLE_T)*LTE_MIPI_RX_DATA_NUM)
#define NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL                1

#define NVRAM_EF_EL1_MIPI_TX_DATA_SIZE                (sizeof(LTE_MIPI_DATA_SUBBAND_TABLE_T)*LTE_MIPI_TX_DATA_NUM)
#define NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL                1

#define NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_SIZE         (sizeof(LTE_MIPI_DATA_SUBBAND_TABLE_T)*LTE_MIPI_TX_DATA_NUM)
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_TOTAL         1

/*** MIPI BYPASS Feature ***/
#define NVRAM_EF_EL1_MIPI_BYPASS_FEATURE_SIZE                (sizeof(kal_uint16))
#define NVRAM_EF_EL1_MIPI_BYPASS_FEATURE_TOTAL                1

#define NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_SIZE               (sizeof(LTE_MIPI_EVENT_TABLE_T)*LTE_MIPI_TX_EVENT_NUM)
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_TOTAL               1  

#define NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_SIZE              (sizeof(LTE_MIPI_EVENT_TABLE_T)*LTE_MIPI_TPC_EVENT_NUM)
#define NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_TOTAL              1

#define NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_SIZE    (sizeof(LTE_MIPI_TPC_SECTION_TABLE_T)*LTE_MIPI_SUBBAND_NUM_PER_DATA)
#define NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_TOTAL    1

#if IS_4G_TX_POWER_OFFSET_SUPPORT
#define NVRAM_EF_EL1_4G_TPO_PARAMETER_SIZE                    sizeof(ERf_TPO_SETTING)
#define NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL                   1

#define NVRAM_EF_EL1_TX_POWER_OFFSET_SIZE                     sizeof(ERf_TXPOWEROFFSETDATA)
#define NVRAM_EF_EL1_TX_POWER_OFFSET_TOTAL                    1
#endif

/*** Transmit Antenna Selection Feature ***/
#if defined(__TAS_SUPPORT__) || defined(__TAS_FOR_C2K_ONOFF_SUPPORT__)
#define NVRAM_EF_EL1_TAS_PARAMETER_SIZE                       sizeof(EL1_TAS_PARAMETER)
#define NVRAM_EF_EL1_TAS_PARAMETER_TOTAL                      1
   #if defined(__TAS_INTERNAL_NVRAM_VISIBLE__)
#define NVRAM_EF_EL1_TAS_OTHER_SIZE                           sizeof(EL1_TAS_OTHER)
#define NVRAM_EF_EL1_TAS_OTHER_TOTAL                          1
   #endif
   
#endif
#define NVRAM_EF_EL1_GPS_CO_TMS_DATA_SIZE    sizeof(FreqAdj_CO_TMS_Config)
#define NVRAM_EF_EL1_GPS_CO_TMS_DATA_TOTAL    1


#if defined(__CDMA2000_RAT__)
#define NVRAM_EF_EL1_SVLTE_BAND_INDICATOR_SIZE                (sizeof(LTE_Band)*LTE_AUGMENTED_BAND_ARRAY_NUM)
#define NVRAM_EF_EL1_SVLTE_BAND_INDICATOR_TOTAL               1
#endif

#define NVRAM_EPSLOCI_SIZE                      (18)
#define NVRAM_EPSNSC_SIZE                       (54)
#define NVRAM_LTE_R10_CR_SIZE                   (4)
#define NVRAM_LTE_R11_CR_SIZE                   (4)
#define NVRAM_LTE_R12_CR_SIZE                   (4)
#define NVRAM_LTE_GENERAL_FEATURE_SIZE          (4)
#define NVRAM_LTE_FEATURE_CONFIG_SIZE           (NVRAM_LTE_GENERAL_FEATURE_SIZE+NVRAM_LTE_R10_CR_SIZE+NVRAM_LTE_R11_CR_SIZE+NVRAM_LTE_R12_CR_SIZE)

#define NVRAM_EF_EPSLOCI_EPSNSC_TIN_SIZE        (NVRAM_EPSLOCI_SIZE+NVRAM_EPSNSC_SIZE+4)
#if defined(__SGLTE_DSDS__) || defined(__DUAL_SIM_PROJECT_SUPPORT_SGLTE_WORLD_PHONE_NVRAM__)
#define NVRAM_EF_EPSLOCI_EPSNSC_TIN_TOTAL       4
#else
#define NVRAM_EF_EPSLOCI_EPSNSC_TIN_TOTAL       (1 * NVRAM_DUAL_RECORD)
#endif

#define NVRAM_EF_LTE_PREFERENCE_SIZE            (8+NVRAM_LTE_FEATURE_CONFIG_SIZE)
#if defined(__SGLTE_DSDS__) || defined(__DUAL_SIM_PROJECT_SUPPORT_SGLTE_WORLD_PHONE_NVRAM__)
#define NVRAM_EF_LTE_PREFERENCE_TOTAL           4
#else
#define NVRAM_EF_LTE_PREFERENCE_TOTAL           (1 * NVRAM_DUAL_RECORD)
#endif

#define NVRAM_STORED_CARR_NUM                      (0x30)
#define NVRAM_FILTER_COEF_INTERVAL_NUM             (0x04)
#define NVRAM_DESIGNATED_FREQ_NUM_MAX               (0x14)
#define NVRAM_DESIGNATED_BLACK_FREQ_NUM_MAX         (0x10)
#define NVRAM_PRIORITY_BAND_INF_NUM_MAX             (0x10)
#define NVRAM_LTE_BAND_NUM                          (64)
#define NVRAM_HSR_PRELOAD_FREQ_NUM_MAX              (10)

#define NVRAM_EF_ERRC_STORED_CARRIER_SIZE        (sizeof(nvram_ef_errc_stored_carrier_struct))
#define NVRAM_EF_ERRC_STORED_CARRIER_TOTAL       (1)

#define NVRAM_EF_ERRC_PERFORMANCE_TRACH			 (0x003C)
#define NVRAM_EF_ERRC_PERFORMANCE_MAX_KRAERR	 (0x0A)
#define NVRAM_EF_ERRC_PERFORMANCE_TRAERR		 (0x02)
#define NVRAM_EF_ERRC_PERFORMANCE_TVALID_RAERR	 (0x05)
#define NVRAM_EF_ERRC_PERFORMANCE_PARA_SIZE      (sizeof(nvram_ef_errc_performance_para_struct))
#define NVRAM_EF_ERRC_PERFORMANCE_PARA_TOTAL     (1)

#define NVRAM_LTE_FINGERPRINT_RECORD_NUM       8
#define NVRAM_LTE_FINGERPRINT_FREQ_NUM         4
#define NVRAM_LTE_FINGERPRINT_CELL_ID_NUM      60
#define NVRAM_EF_ERRC_FINGER_PRINT_SIZE          (sizeof(nvram_ef_errc_fingerprint_record_struct))
#define NVRAM_EF_ERRC_FINGER_PRINT_TOTAL         (NVRAM_LTE_FINGERPRINT_RECORD_NUM)

#define NVRAM_LTE_LEARNED_FREQ_NUM 16
#define NVRAM_LTE_LEARNED_BAND_NUM 8
#define NVRAM_LTE_LEARNED_MCC_RECORD_NUM 6
#define NVRAM_EF_ERRC_LEARNED_MCC_SIZE          (sizeof(nvram_ef_errc_learned_mcc_record_struct))
#define NVRAM_EF_ERRC_LEARNED_MCC_TOTAL         (NVRAM_LTE_LEARNED_MCC_RECORD_NUM)

#define NVRAM_LTE_STORED_CELL_NUM_MAX 32
#define NVRAM_EF_ERRC_STORED_CELL_SIZE                    (sizeof(nvram_ef_errc_stored_cell_struct))
#define NVRAM_EF_ERRC_STORED_CELL_TOTAL                   (1)

#define NVRAM_MAX_STORED_HPLMN_NUM 8
#define NVRAM_EF_ERRC_AFR_SETTING_SIZE                    (sizeof(nvram_ef_errc_afr_setting_struct))
#define NVRAM_EF_ERRC_AFR_SETTING_TOTAL                   (1)

#define NVRAM_EF_ERRC_PARTIAL_BAND_NUM           10
#define NVRAM_EF_LTE_CAP_NUM                     (3)
#define NVRAM_EF_LTE_CAP_SIZE                    (sizeof(nvram_ef_lte_cap_struct))
#define NVRAM_EF_LTE_CAP_TOTAL                   (1)

#define NVRAM_ERRC_CAP_ROHC_PROFILES_NUM		 (0x09)
#define NVRAM_ERRC_CAP_ROHCV1_PROFILE_RTP        (0x01)
#define NVRAM_ERRC_CAP_ROHCV1_PROFILE_UDP        (0x01)
#define NVRAM_ERRC_CAP_ROHCV1_PROFILE_ESP        (0x00)
#define NVRAM_ERRC_CAP_ROHCV1_PROFILE_IP         (0x01)
#define NVRAM_ERRC_CAP_ROHCV1_PROFILE_TCP        (0x00)
#define NVRAM_ERRC_CAP_ROHCV2_PROFILE_RTP        (0x01)
#define NVRAM_ERRC_CAP_ROHCV2_PROFILE_UDP        (0x01)
#define NVRAM_ERRC_CAP_ROHCV2_PROFILE_ESP        (0x00)
#define NVRAM_ERRC_CAP_ROHCV2_PROFILE_IP         (0x01)

#define NVRAM_EF_UE_EUTRA_CAP_CSFB_SIZE                    (sizeof(nvram_ef_ue_eutra_cap_struct))
#define NVRAM_EF_UE_EUTRA_CAP_CSFB_TOTAL                   (1)

#define NVRAM_EF_UE_EUTRA_CAP_MMDC_SIZE                    (sizeof(nvram_ef_ue_eutra_cap_struct))
#define NVRAM_EF_UE_EUTRA_CAP_MMDC_TOTAL                   (1)


#endif

#ifdef __AST_TL1_TDD__ 

#define NVRAM_EF_AST_TL1_TEMP_DAC_SIZE    sizeof(ast_tl1cal_tempdacData_T)
#define NVRAM_EF_AST_TL1_TEMP_DAC_TOTAL   1

#define NVRAM_EF_AST_TL1_AFC_DATA_SIZE    sizeof(ast_tl1cal_afcData_T)
#define NVRAM_EF_AST_TL1_AFC_DATA_TOTAL   1

#define NVRAM_EF_AST_TL1_PATHLOSS_BAND_SIZE    sizeof(ast_tl1cal_pathlossData_T)
#define NVRAM_EF_AST_TL1_PATHLOSS_BAND_TOTAL   1

#define NVRAM_EF_AST_TL1_TXDAC_BAND_SIZE    sizeof(ast_tl1cal_txdacData_T)
#define NVRAM_EF_AST_TL1_TXDAC_BAND_TOTAL   1
 
#define NVRAM_EF_AST_TL1_ABB_CAL_SIZE    sizeof(ast_tl1cal_abbData_T)
#define NVRAM_EF_AST_TL1_ABB_CAL_TOTAL   1

#define NVRAM_EF_AST_TL1_CAP_DATA_SIZE    sizeof(ast_tl1cal_capData_T)
#define NVRAM_EF_AST_TL1_CAP_DATA_TOTAL   1
#define NVRAM_EF_AST_TL1_TXCLPC_BAND_SIZE    sizeof(ast_tl1cal_txPdData_T)
#define NVRAM_EF_AST_TL1_TXCLPC_BAND_TOTAL   1
#define NVRAM_EF_AST_CUSTOM_DYNAMIC_INIT_SIZE    sizeof(kal_uint16)
#define NVRAM_EF_AST_CUSTOM_DYNAMIC_INIT_TOTAL    1
#define NVRAM_EF_AST_CUSTOM_DYNAMIC_INIT_DEBUG_SIZE    sizeof(Tl1CustomDynamicInitDebug)
#define NVRAM_EF_AST_CUSTOM_DYNAMIC_INIT_DEBUG_TOTAL    1
#ifdef __AST_TL1_TDD_RF_TIMESEQ_SUPPORT__
#define NVRAM_EF_AST_TL1_RF_TIMESEQ_SIZE    sizeof(T_RF_PROG_SEQ_STRUCT)
#define NVRAM_EF_AST_TL1_RF_TIMESEQ_TOTAL   1
#endif
#ifdef __AST_TL1_TDD_RF_PARAMETER_SUPPORT__
#define NVRAM_EF_AST_TL1_RF_PARAM_SIZE    sizeof(T_TD_CUSTOMIZATION_STRUCT)
#define NVRAM_EF_AST_TL1_RF_PARAM_TOTAL   1
#endif
#ifdef __3G_TDD_MIPI_SUPPORT__
#define NVRAM_EF_AST_TL1_RFFE_PARAM_SIZE    sizeof(T_MIPI_CUSTOMIZATION_STRUCT)
#define NVRAM_EF_AST_TL1_RFFE_PARAM_TOTAL   1
#endif
#endif // end of __AST_TL1_TDD__

/*** MMRF Related Nvram Items ***/
#ifdef __RF_DRDI_CAPABILITY_SUPPORT__
#define NVRAM_EF_MML1_CUSTOM_DYNAMIC_INIT_SIZE           (sizeof(kal_uint16))
#define NVRAM_EF_MML1_CUSTOM_DYNAMIC_INIT_TOTAL          1
#endif

#define NVRAM_EF_MML1_MIPI_INITIAL_CW_SIZE               (sizeof(MML1_MIPI_INITIAL_CW_T)*MML1_MIPI_MAX_INITIAL_CW_NUM)
#define NVRAM_EF_MML1_MIPI_INITIAL_CW_TOTAL              1

#define NVRAM_EF_MML1_MIPI_USID_CHANGE_SIZE              (sizeof(MML1_MIPI_USID_CHANGE_T)*MML1_MIPI_MAX_USID_CHANGE_NUM)
#define NVRAM_EF_MML1_MIPI_USID_CHANGE_TOTAL             1

/**********************************************************************************/
/**
 * L1 Crystal AFC Data
 */
#define NVRAM_EF_L1_CRYSTAL_AFCDATA_SIZE         sizeof(l1cal_crystalAfcData_T)
#define NVRAM_EF_L1_CRYSTAL_AFCDATA_TOTAL        1

/**
 * L1 Crystal CAP Data
 */
#define NVRAM_EF_L1_CRYSTAL_CAPDATA_SIZE         sizeof(l1cal_crystalCapData_T)
#define NVRAM_EF_L1_CRYSTAL_CAPDATA_TOTAL        1

/**
 * L1 Tx power rollback table
 */
#define NVRAM_EF_L1_GMSK_TX_POWER_ROLLBACK_TABLE_SIZE    sizeof(l1cal_tx_power_rollback_T)
#define NVRAM_EF_L1_GMSK_TX_POWER_ROLLBACK_TABLE_TOTAL   1

#define NVRAM_EF_L1_EPSK_TX_POWER_ROLLBACK_TABLE_SIZE    sizeof(l1cal_tx_power_rollback_T)
#define NVRAM_EF_L1_EPSK_TX_POWER_ROLLBACK_TABLE_TOTAL   1

/**
 * L1 TX power control ADC Data
 */
#define NVRAM_EF_L1_GMSK_TXPC_SIZE    sizeof(l1cal_txpc_T)
#define NVRAM_EF_L1_GMSK_TXPC_TOTAL   1

#define NVRAM_EF_L1_EPSK_TXPC_SIZE    sizeof(l1cal_txpc_T)
#define NVRAM_EF_L1_EPSK_TXPC_TOTAL   1

/**
 * L1 LNA Path Loss
 */
#define NVRAM_EF_L1_LNAPATHLOSS_SIZE     sizeof(l1cal_lnaPathLoss_T)
#define NVRAM_EF_L1_LNAPATHLOSS_TOTAL    1

#define NVRAM_EF_L1_2G_RF_PARAMETER_SIZE    sizeof(l1d_rf_custom_input_data_T)
#define NVRAM_EF_L1_2G_RF_PARAMETER_TOTAL   1

/**
 * L1 Temperature ADC
 */
#define NVRAM_EF_L1_TEMPERATURE_ADC_SIZE  sizeof(l1cal_temperatureADC_T)
#define NVRAM_EF_L1_TEMPERATURE_ADC_TOTAL 1

/************************************************************
 * End of L1 Calibration data
 ************************************************************/
/************************************************************
 * Start of WNDRV Calibration data
 ************************************************************/
 /**
 * Total number of WNDRV Calibration data items
 */
#define NVRAM_WNDRV_CAL_ELEMENT_TOTAL NVRAM_EF_WNDRV_END - NVRAM_EF_WNDRV_START + 1

/**
 * WNDRV Permanent MAC Address
 */
#define NVRAM_EF_WNDRV_MAC_ADDRESS_SIZE     sizeof(wndrv_cal_mac_addr_struct)
#define NVRAM_EF_WNDRV_MAC_ADDRESS_TOTAL    1

/**
 * WNDRV 2.4G TX Power Table
 */
#define NVRAM_EF_WNDRV_TX_POWER_2400M_SIZE    sizeof(wndrv_cal_txpwr_2400M_struct)
#define NVRAM_EF_WNDRV_TX_POWER_2400M_TOTAL   1

/**
 * WNDRV 5.0G TX Power Table
 */
#define NVRAM_EF_WNDRV_TX_POWER_5000M_SIZE    sizeof(wndrv_cal_txpwr_5000M_struct)
#define NVRAM_EF_WNDRV_TX_POWER_5000M_TOTAL   1

/**
 * WNDRV DAC DC OFFSET
 */
#define NVRAM_EF_WNDRV_DAC_DC_OFFSET_SIZE    sizeof(wndrv_cal_dac_dc_offset_struct)
#define NVRAM_EF_WNDRV_DAC_DC_OFFSET_TOTAL   1


#define NVRAM_EF_WNDRV_TX_ALC_POWER_SIZE    sizeof(wndrv_cal_tx_ALC_2400M_struct)
#define NVRAM_EF_WNDRV_TX_ALC_POWER_TOTAL   1

#define NVRAM_EF_WNDRV_EXT_SETTING_TRIMVAL_THERMOVAL_SIZE    sizeof(wndrv_cal_setting_trim_thermo_struct)
#define NVRAM_EF_WNDRV_EXT_SETTING_TRIMVAL_THERMOVAL_TOTAL   1

#define NVRAM_EF_WNDRV_ALC_SLOPE_SIZE    sizeof(wndrv_cal_ALC_Slope_2400M_struct)
#define NVRAM_EF_WNDRV_ALC_SLOPE_TOTAL   1

#define NVRAM_EF_WNDRV_TPCFF_SIZE    sizeof(wndrv_cal_txpwr_cal_free_flow_struct)
#define NVRAM_EF_WNDRV_TPCFF_TOTAL    1
/************************************************************
 * End of WNDRV Calibration data
 ************************************************************/

#define NVRAM_EF_BTRADIO_RFMD3500_TOTAL		 1
#ifdef  __NVRAM_EF_BTRADIO_RFMD3500_STRUCT__
   #define NVRAM_EF_BTRADIO_RFMD3500_SIZE       sizeof(nvram_ef_btradio_rfmd3500_struct)
#else
   #define NVRAM_EF_BTRADIO_RFMD3500_SIZE       150
#endif

#define NVRAM_EF_BTRADIO_MT6601_TOTAL		 1
#ifdef  __NVRAM_EF_BTRADIO_MT6601_STRUCT__
   #define NVRAM_EF_BTRADIO_MT6601_SIZE       sizeof(nvram_ef_btradio_mt6601_struct)
#else
   #define NVRAM_EF_BTRADIO_MT6601_SIZE       141
#endif
#define NVRAM_EF_BTRADIO_MT6611_TOTAL		 1
#ifdef  __NVRAM_EF_BTRADIO_MT6611_STRUCT__
   #define NVRAM_EF_BTRADIO_MT6611_SIZE       sizeof(nvram_ef_btradio_mt6611_struct)
#else
   #define NVRAM_EF_BTRADIO_MT6611_SIZE       46
#endif

#if 0
/* under construction !*/
#ifdef  __NVRAM_EF_BTRADIO_MT6612_STRUCT__
/* under construction !*/
#else
/* under construction !*/
#endif
/* under construction !*/
/* under construction !*/
#ifdef  __NVRAM_EF_BTRADIO_MT6616_STRUCT__
/* under construction !*/
#else
/* under construction !*/
#endif
#endif
#if 0
/* under construction !*/
#ifdef  __NVRAM_EF_BTRADIO_MT6236_STRUCT__
/* under construction !*/
#else
/* under construction !*/
#endif
/* under construction !*/
/* under construction !*/
#ifdef  __NVRAM_EF_BTRADIO_MT6256_STRUCT__
/* under construction !*/
#else
/* under construction !*/
#endif
/* under construction !*/
/* under construction !*/
#ifdef  __NVRAM_EF_BTRADIO_MT6276_STRUCT__
/* under construction !*/
#else
/* under construction !*/
#endif
#endif

#define NVRAM_EF_BTRADIO_MTK_BT_CHIP_TOTAL		 1
#ifdef  __NVRAM_EF_BTRADIO_MTK_BT_CHIP_STRUCT__
   #define NVRAM_EF_BTRADIO_MTK_BT_CHIP_SIZE       sizeof(nvram_ef_btradio_mtk_bt_chip_struct)
#else
   #define NVRAM_EF_BTRADIO_MTK_BT_CHIP_SIZE       47
#endif


/**
 * MSCAP
 */
//[MAUI_00740014]: __REL4__ supported speech codec
//0528_AMRWB
#define NVRAM_EF_MSCAP_SIZE              10

#define NVRAM_EF_MSCAP_TOTAL             1

/**
 * CLASSMARK_RACAP
 */

/* Since VAMOS would be enabled after MOLY branch, the size shall be extended to 20 bytes */
#define NVRAM_EF_CLASSMARK_RACAP_SIZE          20
#define NVRAM_EF_CLASSMARK_RACAP_TOTAL         1
/** EQ_PLMN
 * 
 */
#define NVRAM_EF_EQ_PLMN_SIZE            38
#define NVRAM_EF_EQ_PLMN_TOTAL           (1 * NVRAM_DUAL_RECORD)

/** AS_BAND_SETTING
 *
 */
#define NVRAM_EF_AS_GSM_BAND_SETTING_SIZE      1
#define NVRAM_EF_AS_UMTS_BAND_SETTING_SIZE     4
#define NVRAM_EF_AS_LTE_BAND_SETTING_SIZE      8
#define NVRAM_EF_AS_BAND_SETTING_SIZE          ((NVRAM_EF_AS_GSM_BAND_SETTING_SIZE)+(NVRAM_EF_AS_UMTS_BAND_SETTING_SIZE)+(NVRAM_EF_AS_LTE_BAND_SETTING_SIZE))
#define NVRAM_EF_AS_BAND_SETTING_TOTAL         (1 * NVRAM_DUAL_RECORD)

/** BAND_INFO
 * 
 */
#define NVRAM_EF_BAND_INFO_SIZE            6
#define NVRAM_EF_BAND_INFO_TOTAL           (1 * NVRAM_DUAL_RECORD)

/** GAS_WORKING_BAND_INFO
 *
 */
#define NVRAM_EF_GAS_WORKING_BAND_INFO_SIZE            250
#define NVRAM_EF_GAS_WORKING_BAND_INFO_TOTAL           (1 * NVRAM_DUAL_RECORD)

/** GAS_CSG_FINGERPRINT
 *
 */
#define NVRAM_EF_GAS_CSG_FINGERPRINT_SIZE     sizeof(nvram_ef_gas_csg_fingerprint_struct)
#define NVRAM_EF_GAS_CSG_FINGERPRINT_TOTAL    1

/**
 * Drx parameters
 */
#define NVRAM_EF_DRX_PARAM_SIZE           2
#define NVRAM_EF_DRX_PARAM_TOTAL          1

/**
 * SMSAL common parameters
 */
#define NVRAM_EF_SMSAL_COMMON_PARAM_SIZE           16
#define NVRAM_EF_SMSAL_COMMON_PARAM_TOTAL          (1 * NVRAM_DUAL_RECORD)

/**
 * SMSAL mailbox addresses
 */
#ifdef __MAX_MAILBOX_NAME_UPDATA_TO_30__
#define NVRAM_EF_SMSAL_MAILBOX_ADDR_SIZE           54
#else
#define NVRAM_EF_SMSAL_MAILBOX_ADDR_SIZE           34
#endif
#ifdef __SMS_MSP_UP_TO_4__
#define NVRAM_EF_SMSAL_MAILBOX_ADDR_TOTAL          (4 * NVRAM_DUAL_RECORD)
#else
#define NVRAM_EF_SMSAL_MAILBOX_ADDR_TOTAL          (2 * NVRAM_DUAL_RECORD)
#endif

/**
 * SMSAL short messages
 */
#define NVRAM_EF_SMSAL_SMS_SIZE              184
/*#if defined(LOW_COST_SUPPORT)
#define NVRAM_EF_SMSAL_SMS_TOTAL             (10 * NVRAM_DUAL_RECORD)
#else
#define NVRAM_EF_SMSAL_SMS_TOTAL             (200 * NVRAM_DUAL_RECORD)
#endif // LOW_COST_SUPPORT
*/
#define NVRAM_EF_SMSAL_SMS_TOTAL    (SMS_PHONE_ENTRY * NVRAM_DUAL_RECORD)

/**
 * CB Default Channel Setting
 */
#define NVRAM_EF_CB_DEFAULT_CH_SIZE          20
#define NVRAM_EF_CB_DEFAULT_CH_TOTAL         (1 * NVRAM_DUAL_RECORD)

/**
 * SMSAL short message service parameters
 */
#define NVRAM_EF_SMSAL_SMSP_SIZE           40   /* 28(SMSAL_SMSP_LEN)+10 */
#define NVRAM_EF_SMSAL_SMSP_TOTAL          (2 * NVRAM_DUAL_RECORD)

/**
 * CB Mask
 */
#define NVRAM_EF_CB_CH_INFO_SIZE              sizeof(nvram_ef_cb_ch_info_struct)
#define NVRAM_EF_CB_CH_INFO_TOTAL             (1 * NVRAM_DUAL_RECORD)

/**
 * SMSAL message waiting indication status
 */
#define NVRAM_EF_SMSAL_MWIS_SIZE           6
/* Due to let __REL4__ can put into modem internal, we default announce 5 (4 MSP + Line2)*/
#define NVRAM_EF_SMSAL_MWIS_TOTAL          (5 * NVRAM_DUAL_RECORD)

#if defined(__CCM_NO_RESET__)
/**
 * Add last call cost
 */
#define NVRAM_EF_ALS_LINE_ID_SIZE             6
#define NVRAM_EF_ALS_LINE_ID_TOTAL            (1 * NVRAM_DUAL_RECORD)
#elif defined (__CPHS__)
/**
 * Line id
 */
#define NVRAM_EF_ALS_LINE_ID_SIZE             2
#define NVRAM_EF_ALS_LINE_ID_TOTAL            (1 * NVRAM_DUAL_RECORD)
#endif  

/**
 * CFU FLAG
 */
#define NVRAM_EF_CFU_FLAG_SIZE             2
#define NVRAM_EF_CFU_FLAG_TOTAL            (1 * NVRAM_DUAL_RECORD)

#define NVRAM_EF_CSM_ESSP_SIZE             1 
#define NVRAM_EF_CSM_ESSP_TOTAL            1

/* Johnny 2005/11/07: add eqplmn_locigprs in nvram */
#ifdef __REL6__
#define NVRAM_EF_MM_LOCIGPRS_SIZE (52+60)
#else
#define NVRAM_EF_MM_LOCIGPRS_SIZE 52
#endif

#if defined(__SGLTE_DSDS__) || defined(__DUAL_SIM_PROJECT_SUPPORT_SGLTE_WORLD_PHONE_NVRAM__)
#define NVRAM_EF_MM_LOCIGPRS_TOTAL 4
#else
#define NVRAM_EF_MM_LOCIGPRS_TOTAL (1 * NVRAM_DUAL_RECORD)
#endif

#define NVRAM_EF_MM_IMSI_LOCI_GLOCI_SIZE (9+11+14)
#define NVRAM_EF_MM_IMSI_LOCI_GLOCI_TOTAL (1 * NVRAM_DUAL_RECORD)

/*
 * SIM log
 */
#define NVRAM_EF_SIM_ASSERT_SIZE  16
#if defined(LOW_COST_SUPPORT)
#define NVRAM_EF_SIM_ASSERT_TOTAL 10
#else
#define NVRAM_EF_SIM_ASSERT_TOTAL 80
#endif

#define NVRAM_EF_RTC_DATA_SIZE      sizeof(nvram_ef_rtc_calibration)
#define NVRAM_EF_RTC_DATA_TOTAL     1



/*
 * UMTS Band Priority
 */
//#ifdef __BAND_PRIORITY_SEARCH__
#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__)
#define NVRAM_EF_UMTS_BAND_PRIORITY_SIZE             22
#define NVRAM_EF_UMTS_BAND_PRIORITY_TOTAL            1
#endif /* __UMTS_RAT__ && __UMTS_FDD_MODE_ */
//#endif /* __BAND_PRIORITY_SEARCH__ */



#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && defined(__UMTS_R7__)
/*
 * UMTS DMCR Setting
 */
#define NVRAM_MAX_UMTS_DMCR_DISABLE_PLMN_NUM 16
#define NVRAM_EF_UMTS_DMCR_SETTING_SIZE          (sizeof(nvram_ef_umts_dmcr_setting_struct))
#define NVRAM_EF_UMTS_DMCR_SETTING_TOTAL         (1)



/*
 * UMTS SIB Skip Setting
 */
#define NVRAM_MAX_UMTS_SIB_SKIP_ENABLE_PLMN_NUM 16
#define NVRAM_EF_UMTS_SIB_SKIP_SETTING_SIZE          (sizeof(nvram_ef_umts_sib_skip_setting_struct))
#define NVRAM_EF_UMTS_SIB_SKIP_SETTING_TOTAL         (1)
#endif /* __UMTS_RAT__ && __UMTS_FDD_MODE__ && __UMTS_R7__ */



#if (defined(__UMTS_RAT__) || defined(__LTE_RAT__))
#if (defined(__UMTS_RAT__) && defined(__UMTS_TDD128_MODE__))
#define NVRAM_EF_NET_PAR_SIZE			10000 /* MAX_NVRAM_RECORD_SIZE */
#else
#define NVRAM_EF_NET_PAR_SIZE			8190 /* MAX_NVRAM_RECORD_SIZE */
#endif /* __UMTS_RAT__ && __UMTS_TDD128_MODE__ */
#else
#define NVRAM_EF_NET_PAR_SIZE			2000 /* MAX_NVRAM_RECORD_SIZE */
#endif
#define NVRAM_EF_NET_PAR_TOTAL			1

/*
 * BAND_BLOCK 
 */
#ifdef __BAND_BLOCK__
#define NVRAM_EF_BAND_BLOCK_SIZE            52
#define NVRAM_EF_BAND_BLOCK_TOTAL           1
#endif /* __BAND_BLOCK__ */

/*
 * 3G Monza
 */
#define NVRAM_EF_UMTS_PLMN_SIZE				4
#define NVRAM_EF_UMTS_PLMN_TOTAL				1

#define NVRAM_EF_UMTS_IMSI_SIZE				24
#define NVRAM_EF_UMTS_IMSI_TOTAL                (1 * NVRAM_DUAL_RECORD)

#define NVRAM_EF_UMTS_START_HFN_SIZE			6
#define NVRAM_EF_UMTS_START_HFN_TOTAL           (1 * NVRAM_DUAL_RECORD)

#define NVRAM_EF_UMTS_CSE_CACHE_INFO_SIZE       8190
#define NVRAM_EF_UMTS_CSE_CACHE_INFO_TOTAL      1

#ifdef __UMTS_FDD_MODE__
#ifdef __UMTS_R9__
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_SIZE      (42+3+1+1+2+2+1)
#elif __UMTS_R8__
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_SIZE      (42+3+1+1+2+2)
#elif defined(__UMTS_R7__)
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_SIZE      (42+3+1+1+2)
#elif defined(__UMTS_R6__)
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_SIZE      (42+3+1+1)
#elif defined(__UMTS_R5__)
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_SIZE      (42+3+1)
#elif defined(__UMTS_R4__)
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_SIZE      (42+3)
#else
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_SIZE      42
#endif
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_TOTAL     (1 * NVRAM_DUAL_RECORD)
#endif

#ifdef __UMTS_TDD128_MODE__
#ifdef __UMTS_R9__
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_SIZE      (41+3+1+1+2+2+1)
#elif defined(__UMTS_R7__)
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_SIZE      (41+3+1+1+2)
#elif defined(__UMTS_R6__)
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_SIZE      (41+3+1+1)
#elif defined(__UMTS_R5__)
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_SIZE      (41+3+1)
#elif defined(__UMTS_R4__)
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_SIZE      (41+3)
#else
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_SIZE      41
#endif
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_TOTAL     1

#endif

#define NVRAM_EF_UMTS_FREQUENCY_REPOSITORY_SIZE             2000
#define NVRAM_EF_UMTS_FREQUENCY_REPOSITORY_TOTAL            1
        
#define NVRAM_EF_UMTS_URR_CONFIGURATION_SIZE          2
#define NVRAM_EF_UMTS_URR_CONFIGURATION_TOTAL         1

#define NVRAM_EF_L1_3G_CAL_DATA_SIZE		8184
#define NVRAM_EF_L1_3G_CAL_DATA_TOTAL		1

#define NVRAM_EF_FLC_STATISTICS_SIZE        2000
#define NVRAM_EF_FLC_STATISTICS_TOTAL       1 

#if defined (__E_COMPASS_SENSOR_SUPPORT__)
#define NVRAM_EF_ECOMPASS_DATA_SIZE         sizeof(nvram_ef_ecompass_calibration)
#define NVRAM_EF_ECOMPASS_DATA_TOTAL        1 
#endif  /* __E_COMPASS_SENSOR_SUPPORT__ */

#define NVRAM_EF_ATCMD_ON_OFF_CHECK_SIZE        (sizeof(nvram_atcmd_check_context_struct))
#define NVRAM_EF_ATCMD_ON_OFF_CHECK_TOTAL     1 

#define NVRAM_EF_ETWS_SETTING_SIZE        (sizeof(nvram_ef_etws_setting_struct))
#define NVRAM_EF_ETWS_SETTING_TOTAL     1

/**
 * Previous Visited Cell Info
 */
#if (defined(__3G_CSG_SUPPORT__) || defined(__LTE_RAT__))
#define NVRAM_EF_PREV_VISITED_CELL_INFO_SIZE             2000
#define NVRAM_EF_PREV_VISITED_CELL_INFO_TOTAL            (1 * NVRAM_DUAL_RECORD)

#define NVRAM_EF_UE_CSG_LIST_SIZE             				   2500
#define NVRAM_EF_UE_CSG_LIST_TOTAL             				   1

#endif

/**
 * 3G Fingerprint info
 */
#if (defined(__3G_CSG_SUPPORT__) || defined(__LTE_RAT__))
#define NVRAM_EF_UMTS_FINGERPRINT_INFO_SIZE             sizeof(nvram_ef_umts_fingerprint_entry_struct)
#define NVRAM_EF_UMTS_FINGERPRINT_INFO_TOTAL            1
#endif

/**
 * IMEI/IMEISV
 */
#ifdef __SMART_PHONE_MODEM__
#define NVRAM_EF_IMEI_IMEI_SIZE           8
#define NVRAM_EF_IMEI_IMEISV_SIZE         10
#define NVRAM_EF_IMEI_IMEISV_TOTAL        10
#else
#define NVRAM_EF_IMEI_IMEI_SIZE           8
#define NVRAM_EF_IMEI_IMEISV_SIZE         10
#define NVRAM_EF_IMEI_IMEISV_TOTAL        (1 * NVRAM_DUAL_RECORD)
#endif

/*
 * SIM-ME Lock
 */
#ifdef __SMART_PHONE_MODEM__
#define NVRAM_EF_SML_SIZE   sizeof(nvram_sml_context_struct)
#define NVRAM_EF_SML_TOTAL  10
#else
#define NVRAM_EF_SML_SIZE   sizeof(nvram_sml_context_struct)
#define NVRAM_EF_SML_TOTAL  (1 * NVRAM_DUAL_RECORD)
#endif
/*
 * MS Security
 */
#define NVRAM_EF_MS_SECURITY_SIZE         (38)
#define NVRAM_EF_MS_SECURITY_TOTAL        (1 * NVRAM_DUAL_RECORD)

//#ifdef  __SMART_PHONE_MODEM__
#define NVRAM_EF_SIM_LOCK_SIZE sizeof(nvram_sml_tmo_context_struct)
#define NVRAM_EF_SIM_LOCK_TOTAL (1 * NVRAM_DUAL_RECORD)
//#endif


/* UEM*/
#if 0//__BK_LIGHT_20LEVEL_SUPPORT__
/* under construction !*/
#elif defined(__MULTI_LEVEL_BACKLIGHT_SUPPORT__)
#define NVRAM_EF_CUST_HW_LEVEL_TBL_SIZE     (440+8*PWM_MAX_BACKLIGHT_LEVEL)
#else
#define NVRAM_EF_CUST_HW_LEVEL_TBL_SIZE     440
#endif
#define NVRAM_EF_CUST_HW_LEVEL_TBL_TOTAL   1

extern const kal_uint32 NVRAM_EF_CUST_HW_LEVEL_TBL_DEFAULT[NVRAM_EF_CUST_HW_LEVEL_TBL_SIZE];
/**
 * UEM Manufacturer data
 */
#define NVRAM_EF_UEM_MANUFACTURE_DATA_SIZE         MAX_ME_ID_NUM * MAX_ME_ID_LEN
#define NVRAM_EF_UEM_MANUFACTURE_DATA_TOTAL        1
/**
 * UEM RMI data
 */
#define NVRAM_EF_UEM_RMI_DATA_SIZE                 216  /* 182 */
#define NVRAM_EF_UEM_RMI_DATA_TOTAL                1


#if defined(__TST_DNT_LOGGING__)
  #define NVRAM_EF_PS_L2COPRO_FILTER_SETTINGS_SIZE 64
  #define NVRAM_EF_PS_L2COPRO_FILTER_SETTINGS_TOTAL 1
#endif  //#if defined(__TST_DNT_LOGGING__)

/**
 * GPS
 */
#ifdef __GPS_SUPPORT__
#define NVRAM_EF_GPS_SETTING_DATA_TOTAL 1
#define NVRAM_EF_GPS_SETTING_DATA_SIZE  (sizeof(nvram_ef_gps_setting_data_struct))
#ifdef __MNL_SUPPORT__
#define NVRAM_EF_MNL_SETTING_DATA_TOTAL 1
#define NVRAM_EF_MNL_SETTING_DATA_SIZE  16
#endif /* __MNL_SUPPORT__ */
#endif /* __GPS_SUPPORT__ */ 

/*
 * __DRM_V02__
 */
#define NVRAM_EF_DRM_SETTING_SIZE 16
#define NVRAM_EF_DRM_SETTING_TOTAL 10

#define NVRAM_EF_DRM_STIME_SIZE  128
#define NVRAM_EF_DRM_STIME_TOTAL 1

#define NVRAM_EF_DRM_CERPATH_SIZE 1024
#define NVRAM_EF_DRM_CERPATH_TOTAL 1

/**
 * BWCS
 */
#if defined (__WIFI_BT_SINGLE_ANTENNA_SUPPORT__)
#define NVRAM_EF_BWCS_SETTING_DATA_SIZE  80
#define NVRAM_EF_BWCS_SETTING_DATA_TOTAL 1
#endif

/**
 * Serial Number
 */
#define NVRAM_EF_BARCODE_NUM_SIZE       64
#define NVRAM_EF_BARCODE_NUM_TOTAL    1

/********************************
 * Factory Process
 ********************************/ 
#define NVRAM_EF_CAL_FLAG_SIZE    sizeof(nvram_cal_flag_struct)
#define NVRAM_EF_CAL_FLAG_TOTAL  1

#define NVRAM_EF_CAL_DATA_CHECK_SIZE   sizeof(nvram_cal_data_check_struct)
#define NVRAM_EF_CAL_DATA_CHECK_TOTAL 1   // don't change the record number!

#if defined (__PS_SERVICE__) && defined (__MOD_TCM__) && defined (__EXT_PDP_CONTEXT_ON__)
/**
 * TCM cid_0 profile 
 */
#define NVRAM_EF_TCM_CID_0_PROFILE_SIZE (sizeof(nvram_ef_tcm_PDP_profile_record_struct))
#define NVRAM_EF_TCM_CID_0_PROFILE_TOTAL (1 * (NVRAM_DUAL_RECORD))

/**
 * TCM PDP profile
 */
#define NVRAM_EF_TCM_PDP_PROFILE_SIZE          (sizeof(nvram_ef_tcm_PDP_profile_record_struct)) //erica 20070112
#define NVRAM_EF_TCM_PDP_PROFILE_TOTAL ((MAX_EXT_PDP_CONTEXT) * (NVRAM_DUAL_RECORD)) // Carlson 20100125: modify nvram record to reduce ROM (do not use fix value, instead, use compile option to determine the total record)
#endif // ~ #if defined (__PS_SERVICE__) && defined (__MOD_TCM__) && defined (__EXT_PDP_CONTEXT_ON__)

#if defined (__MOD_IMC__)
/**
 * IMS profile
 */
#define NVRAM_EF_IMS_PROFILE_SIZE     (sizeof(nvram_ef_ims_profile_record_struct))
#define NVRAM_EF_IMS_PROFILE_TOTAL    (1 * NVRAM_DUAL_RECORD)
/**
 * LTECSR profile
 */
#define NVRAM_EF_LTECSR_PROFILE_SIZE    (sizeof(nvram_ef_ltecsr_profile_record_struct))
#define NVRAM_EF_LTECSR_PROFILE_TOTAL   1
#endif /* __MOD_IMC__ */


/**
 * VDM ADS profile
 */
#ifdef __VOLTE_SUPPORT__
#define NVRAM_EF_VDM_ADS_PROFILE_SIZE sizeof(nvram_ef_vdm_ads_profile_struct)
#define NVRAM_EF_VDM_ADS_PROFILE_TOTAL (1 * NVRAM_DUAL_RECORD)
#endif /* __VOLTE_SUPPORT__ */

/**
 * __MEDIATEK_SMART_QOS__ 
 */
#ifdef __MEDIATEK_SMART_QOS__
#define  NVRAM_EF_MSQ_LIST_SIZE       sizeof(nvram_ef_msq_list_struct)
#define  NVRAM_EF_MSQ_LIST_TOTAL      1   /* All SIM cards share the same list. */
#endif /* __MEDIATEK_SMART_QOS__ */





/*----------------------------------------------------------------------------*/
/* L4 Start: Please put L4 NVRAM info here                                    */
/*----------------------------------------------------------------------------*/



/*------------------------------------------------------------*/
/* L4PHB-CallLog Start                                        */
/*------------------------------------------------------------*/

/* Can not wrap compile option as it's used by other L4 modules such as ATcmd */

#if !defined(L4_NOT_PRESENT)
#ifndef __PHB_STORAGE_BY_MMI__
#define NVRAM_EF_PHB_SIZE                  sizeof(nvram_ef_phb_struct)
#define NVRAM_EF_PHB_TOTAL                 MAX_PHB_PHONE_ENTRY
#endif
#endif

/* How many log data in one NVRAM record, never change it */
#define NVRAM_EF_PHB_LN_SIZE                    (10)     

/* call name buffer size */
#if defined(__L4_MAX_NAME_60__)
#define PHB_LN_NAME_SIZE                        (62)
#elif defined(__L4_MAX_NAME_20__)
#define PHB_LN_NAME_SIZE                        (22)
#else /* defined(__L4_MAX_NAME_30__) */
#define PHB_LN_NAME_SIZE                        (32)
#endif /* defined(__L4_MAX_NAME_60__) */

/* Call number buffer size */
#if defined __VOIP__  /* It's ok to do this as VoIP is turned off on naptune */
#define PHB_LN_NUM_SIZE                         ((41 >= (VOIP_URI_LEN)) ? 41 : (VOIP_URI_LEN))
#else
#define PHB_LN_NUM_SIZE                         (41)
#endif

/* Record size */
#define NVRAM_EF_PHB_LN_ENTRY_SIZE              (sizeof(nvram_ef_phb_ln_struct))

/* Record total number */
#if (MAX_PHB_LN_ENTRY > 20)
#define NVRAM_EF_PHB_LN_ENTRY_TOTAL             ((((MAX_PHB_LN_ENTRY + NVRAM_EF_PHB_LN_SIZE - 1) / NVRAM_EF_PHB_LN_SIZE) * 3) * (NVRAM_DUAL_RECORD))
#else /* If define __L4_MAX_NAME_60__, the total LN is fixed to 15 * 3 = 45, please check it in phb_defs.h */
#define NVRAM_EF_PHB_LN_ENTRY_TOTAL             (6 * NVRAM_DUAL_RECORD) 
#endif 

/* Record size and total number */
#define NVRAM_EF_PHB_LN_TYPE_SEQ_SIZE           (NVRAM_EF_PHB_LN_ENTRY_TOTAL * NVRAM_EF_PHB_LN_SIZE / NVRAM_DUAL_RECORD)
#define NVRAM_EF_PHB_LN_TYPE_SEQ_TOTAL          (1 * NVRAM_DUAL_RECORD)


/*------------------------------------------------------------*/
/* L4PHB-CallLog End                                          */
/*------------------------------------------------------------*/

/**
 * PS TestMode Read/Write by L4C 
 */
#define  NVRAM_EF_PS_CONFORMANCE_TESTMODE_SIZE      4
#define  NVRAM_EF_PS_CONFORMANCE_TESTMODE_TOTAL     1

/*
 * __MOBILE_BROADBAND_PROVISION_CONTEXT__: Read/Write by L4C 
 */
#define  NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_SIZE      sizeof(nvram_ef_mobile_broadband_provision_context_struct)
#define  NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_TOTAL     10

#ifdef __SYSSEL_SUPPORT__
#define NVRAM_EF_SYSSEL_SETTING_SIZE 1
#define NVRAM_EF_SYSSEL_SETTING_TOTAL (1 * NVRAM_DUAL_RECORD)
#endif

#define NVRAM_EF_REGIONAL_PHONE_MODE_SIZE (1)
#define NVRAM_EF_REGIONAL_PHONE_MODE_TOTAL (1)

/*----------------------------------------------------------------------------*/
/* L4 End: Please put L4 NVRAM info above                                     */
/*----------------------------------------------------------------------------*/




/*----------------------------------------------------------------------------*/
/* Audio NVRAM info above                                                     */
/*----------------------------------------------------------------------------*/

/*----------------------------------------------------------------------------*/
/* NVRAM test info                                                      */
/*----------------------------------------------------------------------------*/
#ifdef __NVRAM_CRYPT_TEST__
#define NVRAM_MSP_TEST_LEN 32
typedef struct
{
    kal_uint8 data[NVRAM_MSP_TEST_LEN];
} nvram_ef_nvram_msp_test_struct;

#define NVRAM_EF_NVRAM_MSP_TEST_SIZE    sizeof(nvram_ef_nvram_msp_test_struct)
#define NVRAM_EF_NVRAM_MSP_TEST_TOTAL   1
#endif

#define NVRAM_EF_NVRAM_UNIT_TEST_SIZE      sizeof(nvram_ef_nvram_unit_test_struct)
#define NVRAM_EF_NVRAM_UNIT_TEST_TOTAL     5



/*----------------------------------------------------------------------------*/
/* camera NVRAM info end                                                      */
/*----------------------------------------------------------------------------*/

/**
 * System Cache OCTET : This is a special NVRAM data item used for storage purpose.
 *                                   Please note that the default value is ALWAYS 0x00
 */
#define NVRAM_EF_SYS_CACHE_OCTET_SIZE        8
#define NVRAM_EF_SYS_CACHE_OCTET_TOTAL     20

/** 
 * SBP(Single Binary Platform) modem configuration
 * a bitmap for all modem configurable feature
 **/
typedef struct
{
    kal_uint32 sbp_mode; //reserved for usage
    kal_uint8 modem_sbp_config[(SBP_MAX_MD_FEATURE/8)+1]; //the size depends on SBP_MAX_MD_FEATURE
} nvram_ef_sbp_modem_config_struct;

#define NVRAM_EF_SBP_MODEM_CONFIG_TOTAL (1)
#define NVRAM_EF_SBP_MODEM_CONFIG_SIZE sizeof(nvram_ef_sbp_modem_config_struct)

/** 
 * SBP(Single Binary Platform) modem data configuration
 * a byte for each modem configurable feature
 **/
typedef struct
{   
    kal_uint32 sbp_mode; //reserved for usage
    kal_uint8 modem_sbp_data_config[SBP_DATA_MAX_MD_FEATURE];
} nvram_ef_sbp_modem_data_config_struct;

#define NVRAM_EF_SBP_MODEM_DATA_CONFIG_TOTAL (1)
#define NVRAM_EF_SBP_MODEM_DATA_CONFIG_SIZE sizeof(nvram_ef_sbp_modem_data_config_struct)
/* --------------------------
 * End of SBP Configuration
 * --------------------------- */

/* 2G BA info */

#define NVRAM_2G_STORED_CELL_NUM_MAX    32
#define NVRAM_EF_2G_BA_INFO_SIZE        sizeof(nvram_ef_gsm_ba_info_struct)
#define NVRAM_EF_2G_BA_INFO_TOTAL       1

/* -----------------
 * End of 2G BA info
 * ----------------- */

typedef enum
{
    NVRAM_SYS_CACHE_BEGIN = 1,
    NVRAM_SYS_FLIGHTMODE_STATE,
    NVRAM_SYS_DSP_PATCH,
    NVRAM_SYS_SIM_PLUS_SETTING,
    NVRAM_SYS_FIXED_GAIN_MECH_FOR_HELIOS2,
    NVRAM_SYS_FACTORY_FLAG,
    NVRAM_SYS_LAST_FAT_STATUS,
    NVRAM_SYS_INFO,
    NVRAM_SYS_PHB_COMPARE_DIGIT,
    NVRAM_SYS_SVN,
    NVRAM_SYS_USB_BOOT_MODE,
    NVRAM_SYS_USB_TETHERING_MODE,    
    NVRAM_SYS_AUTO_TEST,
    NVRAM_SYS_MINI_LOG_IDX,
    NVRAM_SYS_SWLA,
    NVRAM_SYS_CACHE_MAX
} nvram_sys_cache_enum;


/**
 * RAC preference
 */
typedef struct
{
    kal_uint8 arg1;
    kal_uint8 rat_mode;
    kal_uint8 preferred_rat;
    kal_uint8 preference;
    kal_uint8 roaming_setting;
    kal_uint8 mm_ivt;
    kal_uint8 utran_vdp;
    kal_uint8 reported_rat;
} nvram_ef_rac_preference_struct;

#define NVRAM_EF_RAC_PREFERENCE_SIZE         sizeof(nvram_ef_rac_preference_struct) 
#if defined(__SGLTE_DSDS__) || defined(__DUAL_SIM_PROJECT_SUPPORT_SGLTE_WORLD_PHONE_NVRAM__)
#define NVRAM_EF_RAC_PREFERENCE_TOTAL        4
#else
#define NVRAM_EF_RAC_PREFERENCE_TOTAL        (1 * NVRAM_DUAL_RECORD)
#endif

/**
 * NWSEL
 */
#define MAX_UE_OPLMN_ENTRY 300
// rplmn_rat(1)+eplmn_num(1)+eplmn list(96)+csg_previous_rplmn(6)+csg_previous_rplmn_rat(1)+csg_id(4) + recovery_timer(76) + UEPLMN 
#define NVRAM_EF_NWSEL_DATA_SIZE (sizeof(nvram_ef_nwsel_data_struct))
#if defined(__SGLTE_DSDS__) || defined(__DUAL_SIM_PROJECT_SUPPORT_SGLTE_WORLD_PHONE_NVRAM__)
#define NVRAM_EF_NWSEL_DATA_TOTAL 4
#else
#define NVRAM_EF_NWSEL_DATA_TOTAL (1 * NVRAM_DUAL_RECORD)
#endif

#ifdef __REL6__
#define EF_MAX_NUM_EQ_PLMN      16 
#else
#define EF_MAX_NUM_EQ_PLMN       6
#endif

#define NWSEL_HISTORY_TABLE_SIZE 16
// RF calibration history NVRAM items
#ifdef __TC01__
#define NVRAM_EF_RF_CAL_ENV_SIZE            sizeof(nvram_ef_rf_cal_env_struct)
#define NVRAM_EF_RF_CAL_ENV_TOTAL           1
#define NVRAM_EF_RF_CAL_LOSS_SETTING_SIZE   sizeof(nvram_ef_rf_cal_loss_setting_struct)
#define NVRAM_EF_RF_CAL_LOSS_SETTING_TOTAL  1
#define NVRAM_EF_RF_TEST_POWER_RESULT_SIZE  sizeof(nvram_ef_rf_test_power_result_struct)
#define NVRAM_EF_RF_TEST_POWER_RESULT_TOTAL 1
#endif // #ifdef __TC01__

//jiawang move the following stuffy from nvram_editor_data_item.h to nvram_data_item.h for HAL Rule 
#ifdef __GPS_SUPPORT__
typedef struct
{
    kal_uint8 gps_time_valid_flag;
    kal_int32 gps_diff_wn;
    double    gps_diff_tow;
    kal_uint8 gps_clock_drift_valid_flag;
    double    gps_clock_drift;
    kal_int32 gps_clock_drift_age;
    kal_int32 gps_clock_drift_wn;
    double    gps_clock_drift_tow;    
}nvram_ef_gps_setting_data_struct;
#ifdef __MNL_SUPPORT__
typedef struct
{
    kal_uint8 nvram_ef_mnl_setting_data[NVRAM_EF_MNL_SETTING_DATA_SIZE];   
}nvram_ef_mnl_setting_data_struct;
#endif /* __MNL_SUPPORT__ */
#endif /* __GPS_SUPPORT__ */
//jiawang 

/**
 * HMU preference
 */
#ifdef __HMU_ENABLE__
#define NVRAM_EF_HMU_CONFIG_SIZE   sizeof(hmu_conf_struct)
#define NVRAM_EF_HMU_CONFIG_TOTAL   1

#define NVRAM_EF_HMU_HD_CONFIG_SIZE   sizeof(hmu_hd_conf_struct)
#define NVRAM_EF_HMU_HD_CONFIG_TOTAL   1
#endif

/**
 * NMU preference
 */
#ifdef __NMU_ENABLE__
#define NVRAM_EF_NMU_CONFIG_SIZE    sizeof(nmu_nvram_table_t)
#define NVRAM_EF_NMU_CONFIG_TOTAL   1
#endif

#ifdef __MINI_LOG_SUPPORT__
#define NVRAM_EF_MINI_LOG_SIZE				508 // 512 - 2(keep 2 bytes for checksum) - 2(for 4 bytes alignment)
#ifdef __MINI_LOG_ENLARGE_SUPPORT__
#define NVRAM_EF_MINI_LOG_TOTAL				(2 * 1024 * 1016 / NVRAM_EF_MINI_LOG_SIZE) // 2M for each LID
#else
#define NVRAM_EF_MINI_LOG_TOTAL				(10 * 1016 / NVRAM_EF_MINI_LOG_SIZE) // 10K for each LID
#endif
#endif

#define NVRAM_EF_TST_CONFIG_SIZE         sizeof(tst_config_struct_t)
#define NVRAM_EF_TST_CONFIG_TOTAL        1

#ifdef __cplusplus
}
#endif 

#endif /* NVRAM_DATA_ITEMS_H */ /* define NVRAM_DATA_ITEMS_H */

