<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMFrameLowering.cpp source code [llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMFrameLowering.cpp.html'>ARMFrameLowering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- ARMFrameLowering.cpp - ARM Frame Information -----------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the ARM implementation of TargetFrameLowering class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="ARMFrameLowering.h.html">"ARMFrameLowering.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ARMBaseInstrInfo.h.html">"ARMBaseInstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="ARMBaseRegisterInfo.h.html">"ARMBaseRegisterInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ARMConstantPoolValue.h.html">"ARMConstantPoolValue.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="ARMMachineFunctionInfo.h.html">"ARMMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MCTargetDesc/ARMAddressingModes.h.html">"MCTargetDesc/ARMAddressingModes.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MCTargetDesc/ARMBaseInfo.h.html">"MCTargetDesc/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="Utils/ARMBaseInfo.h.html">"Utils/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineJumpTableInfo.h.html">"llvm/CodeGen/MachineJumpTableInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/MC/MCDwarf.h.html">"llvm/MC/MCDwarf.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../../../include/c++/7/cstddef.html">&lt;cstddef&gt;</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "arm-frame-lowering"</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="71">71</th><td><dfn class="tu decl def" id="SpillAlignedNEONRegs" title='SpillAlignedNEONRegs' data-type='cl::opt&lt;bool&gt;' data-ref="SpillAlignedNEONRegs">SpillAlignedNEONRegs</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"align-neon-spills"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="72">72</th><td>                     <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Align ARM NEON spills in prolog and epilog"</q>));</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="75">75</th><td><a class="tu decl" href="#_ZL23skipAlignedDPRCS2SpillsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='skipAlignedDPRCS2Spills' data-type='MachineBasicBlock::iterator skipAlignedDPRCS2Spills(MachineBasicBlock::iterator MI, unsigned int NumAlignedDPRCS2Regs)' data-ref="_ZL23skipAlignedDPRCS2SpillsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">skipAlignedDPRCS2Spills</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="1MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1MI">MI</dfn>,</td></tr>
<tr><th id="76">76</th><td>                        <em>unsigned</em> <dfn class="local col2 decl" id="2NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-type='unsigned int' data-ref="2NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</dfn>);</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="decl def" id="_ZN4llvm16ARMFrameLoweringC1ERKNS_12ARMSubtargetE" title='llvm::ARMFrameLowering::ARMFrameLowering' data-ref="_ZN4llvm16ARMFrameLoweringC1ERKNS_12ARMSubtargetE">ARMFrameLowering</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col3 decl" id="3sti" title='sti' data-type='const llvm::ARMSubtarget &amp;' data-ref="3sti">sti</dfn>)</td></tr>
<tr><th id="79">79</th><td>    : <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a><a class="ref" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZN4llvm19TargetFrameLoweringC1ENS0_14StackDirectionEjijb" title='llvm::TargetFrameLowering::TargetFrameLowering' data-ref="_ZN4llvm19TargetFrameLoweringC1ENS0_14StackDirectionEjijb">(</a><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering::StackDirection::StackGrowsDown" title='llvm::TargetFrameLowering::StackDirection::StackGrowsDown' data-ref="llvm::TargetFrameLowering::StackDirection::StackGrowsDown">StackGrowsDown</a>, <a class="local col3 ref" href="#3sti" title='sti' data-ref="3sti">sti</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17getStackAlignmentEv" title='llvm::ARMSubtarget::getStackAlignment' data-ref="_ZNK4llvm12ARMSubtarget17getStackAlignmentEv">getStackAlignment</a>(), <var>0</var>, <var>4</var>),</td></tr>
<tr><th id="80">80</th><td>      <a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>(<a class="local col3 ref" href="#3sti" title='sti' data-ref="3sti">sti</a>) {}</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><em>bool</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16ARMFrameLowering16keepFramePointerERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::keepFramePointer' data-ref="_ZNK4llvm16ARMFrameLowering16keepFramePointerERKNS_15MachineFunctionE">keepFramePointer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="4MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="4MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="83">83</th><td>  <i>// iOS always has a FP for backtracking, force other targets to keep their FP</i></td></tr>
<tr><th id="84">84</th><td><i>  // when doing FastISel. The emitted code is currently superior, and in cases</i></td></tr>
<tr><th id="85">85</th><td><i>  // like test-suite's lencod FastISel isn't quite correct when FP is eliminated.</i></td></tr>
<tr><th id="86">86</th><td>  <b>return</b> <a class="local col4 ref" href="#4MF" title='MF' data-ref="4MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;().<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11useFastISelEv" title='llvm::ARMSubtarget::useFastISel' data-ref="_ZNK4llvm12ARMSubtarget11useFastISelEv">useFastISel</a>();</td></tr>
<tr><th id="87">87</th><td>}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i class="doc">/// Returns true if the target can safely skip saving callee-saved registers</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">/// for noreturn nounwind functions.</i></td></tr>
<tr><th id="91">91</th><td><em>bool</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16ARMFrameLowering20enableCalleeSaveSkipERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::enableCalleeSaveSkip' data-ref="_ZNK4llvm16ARMFrameLowering20enableCalleeSaveSkipERKNS_15MachineFunctionE">enableCalleeSaveSkip</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="5MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="5MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="92">92</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF.getFunction().hasFnAttribute(Attribute::NoReturn) &amp;&amp; MF.getFunction().hasFnAttribute(Attribute::NoUnwind) &amp;&amp; !MF.getFunction().hasFnAttribute(Attribute::UWTable)) ? void (0) : __assert_fail (&quot;MF.getFunction().hasFnAttribute(Attribute::NoReturn) &amp;&amp; MF.getFunction().hasFnAttribute(Attribute::NoUnwind) &amp;&amp; !MF.getFunction().hasFnAttribute(Attribute::UWTable)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 94, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MF.getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;NoReturn&apos; in &apos;llvm::Attribute&apos;">NoReturn</span>) &amp;&amp;</td></tr>
<tr><th id="93">93</th><td>         MF.getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;NoUnwind&apos; in &apos;llvm::Attribute&apos;">NoUnwind</span>) &amp;&amp;</td></tr>
<tr><th id="94">94</th><td>         !MF.getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;UWTable&apos; in &apos;llvm::Attribute&apos;">UWTable</span>));</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <i>// Frame pointer and link register are not treated as normal CSR, thus we</i></td></tr>
<tr><th id="97">97</th><td><i>  // can always skip CSR saves for nonreturning functions.</i></td></tr>
<tr><th id="98">98</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="99">99</th><td>}</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i class="doc">/// hasFP - Return true if the specified function should have a dedicated frame</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">/// pointer register.  This is true if the function has variable sized allocas</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">/// or if frame pointer elimination is disabled.</i></td></tr>
<tr><th id="104">104</th><td><em>bool</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasFP' data-ref="_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="6MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="6MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="105">105</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="7RegInfo" title='RegInfo' data-type='const llvm::TargetRegisterInfo *' data-ref="7RegInfo">RegInfo</dfn> = <a class="local col6 ref" href="#6MF" title='MF' data-ref="6MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="106">106</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="8MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="8MFI">MFI</dfn> = <a class="local col6 ref" href="#6MF" title='MF' data-ref="6MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i>// ABI-required frame pointer.</i></td></tr>
<tr><th id="109">109</th><td>  <b>if</b> (<a class="local col6 ref" href="#6MF" title='MF' data-ref="6MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE" title='llvm::TargetOptions::DisableFramePointerElim' data-ref="_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE">DisableFramePointerElim</a>(<a class="local col6 ref" href="#6MF" title='MF' data-ref="6MF">MF</a>))</td></tr>
<tr><th id="110">110</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i>// Frame pointer required for use within this function.</i></td></tr>
<tr><th id="113">113</th><td>  <b>return</b> (<a class="local col7 ref" href="#7RegInfo" title='RegInfo' data-ref="7RegInfo">RegInfo</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::needsStackRealignment' data-ref="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE">needsStackRealignment</a>(<a class="local col6 ref" href="#6MF" title='MF' data-ref="6MF">MF</a>) ||</td></tr>
<tr><th id="114">114</th><td>          <a class="local col8 ref" href="#8MFI" title='MFI' data-ref="8MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>() ||</td></tr>
<tr><th id="115">115</th><td>          <a class="local col8 ref" href="#8MFI" title='MFI' data-ref="8MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19isFrameAddressTakenEv" title='llvm::MachineFrameInfo::isFrameAddressTaken' data-ref="_ZNK4llvm16MachineFrameInfo19isFrameAddressTakenEv">isFrameAddressTaken</a>());</td></tr>
<tr><th id="116">116</th><td>}</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><i class="doc">/// hasReservedCallFrame - Under normal circumstances, when a frame pointer is</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">/// not required, we reserve argument space for call sites in the function</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">/// immediately on entry to the current function.  This eliminates the need for</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">/// add/sub sp brackets around call sites.  Returns true if the call frame is</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">/// included as part of the stack frame.</i></td></tr>
<tr><th id="123">123</th><td><em>bool</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16ARMFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasReservedCallFrame' data-ref="_ZNK4llvm16ARMFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE">hasReservedCallFrame</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="9MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="9MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="124">124</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col0 decl" id="10MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="10MFI">MFI</dfn> = <a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="125">125</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="11CFSize" title='CFSize' data-type='unsigned int' data-ref="11CFSize">CFSize</dfn> = <a class="local col0 ref" href="#10MFI" title='MFI' data-ref="10MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv" title='llvm::MachineFrameInfo::getMaxCallFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv">getMaxCallFrameSize</a>();</td></tr>
<tr><th id="126">126</th><td>  <i>// It's not always a good idea to include the call frame as part of the</i></td></tr>
<tr><th id="127">127</th><td><i>  // stack frame. ARM (especially Thumb) has small immediate offset to</i></td></tr>
<tr><th id="128">128</th><td><i>  // address the stack frame. So a large call frame can cause poor codegen</i></td></tr>
<tr><th id="129">129</th><td><i>  // and may even makes it impossible to scavenge a register.</i></td></tr>
<tr><th id="130">130</th><td>  <b>if</b> (<a class="local col1 ref" href="#11CFSize" title='CFSize' data-ref="11CFSize">CFSize</a> &gt;= ((<var>1</var> &lt;&lt; <var>12</var>) - <var>1</var>) / <var>2</var>)  <i>// Half of imm12</i></td></tr>
<tr><th id="131">131</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <b>return</b> !<a class="local col0 ref" href="#10MFI" title='MFI' data-ref="10MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>();</td></tr>
<tr><th id="134">134</th><td>}</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i class="doc">/// canSimplifyCallFramePseudos - If there is a reserved call frame, the</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">/// call frame pseudos can be simplified.  Unlike most targets, having a FP</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">/// is not sufficient here since we still may reference some objects via SP</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">/// even when FP is available in Thumb2 mode.</i></td></tr>
<tr><th id="140">140</th><td><em>bool</em></td></tr>
<tr><th id="141">141</th><td><a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16ARMFrameLowering27canSimplifyCallFramePseudosERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::canSimplifyCallFramePseudos' data-ref="_ZNK4llvm16ARMFrameLowering27canSimplifyCallFramePseudosERKNS_15MachineFunctionE">canSimplifyCallFramePseudos</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="12MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="12MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="142">142</th><td>  <b>return</b> <a class="virtual member" href="#_ZNK4llvm16ARMFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasReservedCallFrame' data-ref="_ZNK4llvm16ARMFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE">hasReservedCallFrame</a>(<a class="local col2 ref" href="#12MF" title='MF' data-ref="12MF">MF</a>) || <a class="local col2 ref" href="#12MF" title='MF' data-ref="12MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>();</td></tr>
<tr><th id="143">143</th><td>}</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isCSRestoreRN4llvm12MachineInstrERKNS_16ARMBaseInstrInfoEPKt" title='isCSRestore' data-type='bool isCSRestore(llvm::MachineInstr &amp; MI, const llvm::ARMBaseInstrInfo &amp; TII, const MCPhysReg * CSRegs)' data-ref="_ZL11isCSRestoreRN4llvm12MachineInstrERKNS_16ARMBaseInstrInfoEPKt">isCSRestore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="13MI">MI</dfn>, <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col4 decl" id="14TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="14TII">TII</dfn>,</td></tr>
<tr><th id="146">146</th><td>                        <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col5 decl" id="15CSRegs" title='CSRegs' data-type='const MCPhysReg *' data-ref="15CSRegs">CSRegs</dfn>) {</td></tr>
<tr><th id="147">147</th><td>  <i>// Integer spill area is handled with "pop".</i></td></tr>
<tr><th id="148">148</th><td>  <b>if</b> (<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL11isPopOpcodeEi" title='llvm::isPopOpcode' data-ref="_ZN4llvmL11isPopOpcodeEi">isPopOpcode</a>(<a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="149">149</th><td>    <i>// The first two operands are predicates. The last two are</i></td></tr>
<tr><th id="150">150</th><td><i>    // imp-def and imp-use of SP. Check everything in between.</i></td></tr>
<tr><th id="151">151</th><td>    <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="16i" title='i' data-type='int' data-ref="16i">i</dfn> = <var>5</var>, <dfn class="local col7 decl" id="17e" title='e' data-type='int' data-ref="17e">e</dfn> = <a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#16i" title='i' data-ref="16i">i</a> != <a class="local col7 ref" href="#17e" title='e' data-ref="17e">e</a>; ++<a class="local col6 ref" href="#16i" title='i' data-ref="16i">i</a>)</td></tr>
<tr><th id="152">152</th><td>      <b>if</b> (!<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZN4llvmL21isCalleeSavedRegisterEjPKt" title='llvm::isCalleeSavedRegister' data-ref="_ZN4llvmL21isCalleeSavedRegisterEjPKt">isCalleeSavedRegister</a>(<a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#16i" title='i' data-ref="16i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col5 ref" href="#15CSRegs" title='CSRegs' data-ref="15CSRegs">CSRegs</a>))</td></tr>
<tr><th id="153">153</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="154">154</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="155">155</th><td>  }</td></tr>
<tr><th id="156">156</th><td>  <b>if</b> ((MI.getOpcode() == ARM::<span class='error' title="no member named &apos;LDR_POST_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDR_POST_IMM</span> ||</td></tr>
<tr><th id="157">157</th><td>       MI.getOpcode() == ARM::<span class='error' title="no member named &apos;LDR_POST_REG&apos; in namespace &apos;llvm::ARM&apos;">LDR_POST_REG</span> ||</td></tr>
<tr><th id="158">158</th><td>       MI.getOpcode() == ARM::<span class='error' title="no member named &apos;t2LDR_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDR_POST</span>) &amp;&amp;</td></tr>
<tr><th id="159">159</th><td>      isCalleeSavedRegister(MI.getOperand(<var>0</var>).getReg(), CSRegs) &amp;&amp;</td></tr>
<tr><th id="160">160</th><td>      MI.getOperand(<var>1</var>).getReg() == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="161">161</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="164">164</th><td>}</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL20emitRegPlusImmediatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEj14656117" title='emitRegPlusImmediate' data-type='void emitRegPlusImmediate(bool isARM, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator &amp; MBBI, const llvm::DebugLoc &amp; dl, const llvm::ARMBaseInstrInfo &amp; TII, unsigned int DestReg, unsigned int SrcReg, int NumBytes, unsigned int MIFlags = MachineInstr::NoFlags, ARMCC::CondCodes Pred = ARMCC::AL, unsigned int PredReg = 0)' data-ref="_ZL20emitRegPlusImmediatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEj14656117">emitRegPlusImmediate</dfn>(</td></tr>
<tr><th id="167">167</th><td>    <em>bool</em> <dfn class="local col8 decl" id="18isARM" title='isARM' data-type='bool' data-ref="18isARM">isARM</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="19MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="19MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="20MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="20MBBI">MBBI</dfn>,</td></tr>
<tr><th id="168">168</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="21dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="21dl">dl</dfn>, <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col2 decl" id="22TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="22TII">TII</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23DestReg" title='DestReg' data-type='unsigned int' data-ref="23DestReg">DestReg</dfn>,</td></tr>
<tr><th id="169">169</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="24SrcReg" title='SrcReg' data-type='unsigned int' data-ref="24SrcReg">SrcReg</dfn>, <em>int</em> <dfn class="local col5 decl" id="25NumBytes" title='NumBytes' data-type='int' data-ref="25NumBytes">NumBytes</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="26MIFlags" title='MIFlags' data-type='unsigned int' data-ref="26MIFlags">MIFlags</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::NoFlags" title='llvm::MachineInstr::MIFlag::NoFlags' data-ref="llvm::MachineInstr::MIFlag::NoFlags">NoFlags</a>,</td></tr>
<tr><th id="170">170</th><td>    <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col7 decl" id="27Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="27Pred">Pred</dfn> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>, <em>unsigned</em> <dfn class="local col8 decl" id="28PredReg" title='PredReg' data-type='unsigned int' data-ref="28PredReg">PredReg</dfn> = <var>0</var>) {</td></tr>
<tr><th id="171">171</th><td>  <b>if</b> (<a class="local col8 ref" href="#18isARM" title='isARM' data-ref="18isARM">isARM</a>)</td></tr>
<tr><th id="172">172</th><td>    <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCod13379587" title='llvm::emitARMRegPlusImmediate' data-ref="_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCod13379587">emitARMRegPlusImmediate</a>(<span class='refarg'><a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB">MBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#20MBBI" title='MBBI' data-ref="20MBBI">MBBI</a></span>, <a class="local col1 ref" href="#21dl" title='dl' data-ref="21dl">dl</a>, <a class="local col3 ref" href="#23DestReg" title='DestReg' data-ref="23DestReg">DestReg</a>, <a class="local col4 ref" href="#24SrcReg" title='SrcReg' data-ref="24SrcReg">SrcReg</a>, <a class="local col5 ref" href="#25NumBytes" title='NumBytes' data-ref="25NumBytes">NumBytes</a>,</td></tr>
<tr><th id="173">173</th><td>                            <a class="local col7 ref" href="#27Pred" title='Pred' data-ref="27Pred">Pred</a>, <a class="local col8 ref" href="#28PredReg" title='PredReg' data-ref="28PredReg">PredReg</a>, <a class="local col2 ref" href="#22TII" title='TII' data-ref="22TII">TII</a>, <a class="local col6 ref" href="#26MIFlags" title='MIFlags' data-ref="26MIFlags">MIFlags</a>);</td></tr>
<tr><th id="174">174</th><td>  <b>else</b></td></tr>
<tr><th id="175">175</th><td>    <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCode7593364" title='llvm::emitT2RegPlusImmediate' data-ref="_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCode7593364">emitT2RegPlusImmediate</a>(<span class='refarg'><a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB">MBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#20MBBI" title='MBBI' data-ref="20MBBI">MBBI</a></span>, <a class="local col1 ref" href="#21dl" title='dl' data-ref="21dl">dl</a>, <a class="local col3 ref" href="#23DestReg" title='DestReg' data-ref="23DestReg">DestReg</a>, <a class="local col4 ref" href="#24SrcReg" title='SrcReg' data-ref="24SrcReg">SrcReg</a>, <a class="local col5 ref" href="#25NumBytes" title='NumBytes' data-ref="25NumBytes">NumBytes</a>,</td></tr>
<tr><th id="176">176</th><td>                           <a class="local col7 ref" href="#27Pred" title='Pred' data-ref="27Pred">Pred</a>, <a class="local col8 ref" href="#28PredReg" title='PredReg' data-ref="28PredReg">PredReg</a>, <a class="local col2 ref" href="#22TII" title='TII' data-ref="22TII">TII</a>, <a class="local col6 ref" href="#26MIFlags" title='MIFlags' data-ref="26MIFlags">MIFlags</a>);</td></tr>
<tr><th id="177">177</th><td>}</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj" title='emitSPUpdate' data-type='void emitSPUpdate(bool isARM, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator &amp; MBBI, const llvm::DebugLoc &amp; dl, const llvm::ARMBaseInstrInfo &amp; TII, int NumBytes, unsigned int MIFlags = MachineInstr::NoFlags, ARMCC::CondCodes Pred = ARMCC::AL, unsigned int PredReg = 0)' data-ref="_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj">emitSPUpdate</dfn>(<em>bool</em> <dfn class="local col9 decl" id="29isARM" title='isARM' data-type='bool' data-ref="29isARM">isARM</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="30MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="30MBB">MBB</dfn>,</td></tr>
<tr><th id="180">180</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="31MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="31MBBI">MBBI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="32dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="32dl">dl</dfn>,</td></tr>
<tr><th id="181">181</th><td>                         <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col3 decl" id="33TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="33TII">TII</dfn>, <em>int</em> <dfn class="local col4 decl" id="34NumBytes" title='NumBytes' data-type='int' data-ref="34NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="182">182</th><td>                         <em>unsigned</em> <dfn class="local col5 decl" id="35MIFlags" title='MIFlags' data-type='unsigned int' data-ref="35MIFlags">MIFlags</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::NoFlags" title='llvm::MachineInstr::MIFlag::NoFlags' data-ref="llvm::MachineInstr::MIFlag::NoFlags">NoFlags</a>,</td></tr>
<tr><th id="183">183</th><td>                         <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col6 decl" id="36Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="36Pred">Pred</dfn> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>,</td></tr>
<tr><th id="184">184</th><td>                         <em>unsigned</em> <dfn class="local col7 decl" id="37PredReg" title='PredReg' data-type='unsigned int' data-ref="37PredReg">PredReg</dfn> = <var>0</var>) {</td></tr>
<tr><th id="185">185</th><td>  emitRegPlusImmediate(isARM, MBB, MBBI, dl, TII, ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, NumBytes,</td></tr>
<tr><th id="186">186</th><td>                       MIFlags, Pred, PredReg);</td></tr>
<tr><th id="187">187</th><td>}</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL18sizeOfSPAdjustmentRKN4llvm12MachineInstrE" title='sizeOfSPAdjustment' data-type='int sizeOfSPAdjustment(const llvm::MachineInstr &amp; MI)' data-ref="_ZL18sizeOfSPAdjustmentRKN4llvm12MachineInstrE">sizeOfSPAdjustment</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="38MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="38MI">MI</dfn>) {</td></tr>
<tr><th id="190">190</th><td>  <em>int</em> <dfn class="local col9 decl" id="39RegSize" title='RegSize' data-type='int' data-ref="39RegSize">RegSize</dfn>;</td></tr>
<tr><th id="191">191</th><td>  <b>switch</b> (<a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="192">192</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDDB_UPD</span>:</td></tr>
<tr><th id="193">193</th><td>    RegSize = <var>8</var>;</td></tr>
<tr><th id="194">194</th><td>    <b>break</b>;</td></tr>
<tr><th id="195">195</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMDB_UPD</span>:</td></tr>
<tr><th id="196">196</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB_UPD</span>:</td></tr>
<tr><th id="197">197</th><td>    RegSize = <var>4</var>;</td></tr>
<tr><th id="198">198</th><td>    <b>break</b>;</td></tr>
<tr><th id="199">199</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STR_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2STR_PRE</span>:</td></tr>
<tr><th id="200">200</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STR_PRE_IMM&apos; in namespace &apos;llvm::ARM&apos;">STR_PRE_IMM</span>:</td></tr>
<tr><th id="201">201</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="202">202</th><td>  <b>default</b>:</td></tr>
<tr><th id="203">203</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown push or pop like instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 203)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown push or pop like instruction"</q>);</td></tr>
<tr><th id="204">204</th><td>  }</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <em>int</em> <dfn class="local col0 decl" id="40count" title='count' data-type='int' data-ref="40count">count</dfn> = <var>0</var>;</td></tr>
<tr><th id="207">207</th><td>  <i>// ARM and Thumb2 push/pop insts have explicit "sp, sp" operands (+</i></td></tr>
<tr><th id="208">208</th><td><i>  // pred) so the list starts at 4.</i></td></tr>
<tr><th id="209">209</th><td>  <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="41i" title='i' data-type='int' data-ref="41i">i</dfn> = <a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col1 ref" href="#41i" title='i' data-ref="41i">i</a> &gt;= <var>4</var>; --<a class="local col1 ref" href="#41i" title='i' data-ref="41i">i</a>)</td></tr>
<tr><th id="210">210</th><td>    <a class="local col0 ref" href="#40count" title='count' data-ref="40count">count</a> += <a class="local col9 ref" href="#39RegSize" title='RegSize' data-ref="39RegSize">RegSize</a>;</td></tr>
<tr><th id="211">211</th><td>  <b>return</b> <a class="local col0 ref" href="#40count" title='count' data-ref="40count">count</a>;</td></tr>
<tr><th id="212">212</th><td>}</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL25WindowsRequiresStackProbeRKN4llvm15MachineFunctionEm" title='WindowsRequiresStackProbe' data-type='bool WindowsRequiresStackProbe(const llvm::MachineFunction &amp; MF, size_t StackSizeInBytes)' data-ref="_ZL25WindowsRequiresStackProbeRKN4llvm15MachineFunctionEm">WindowsRequiresStackProbe</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="42MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="42MF">MF</dfn>,</td></tr>
<tr><th id="215">215</th><td>                                      <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col3 decl" id="43StackSizeInBytes" title='StackSizeInBytes' data-type='size_t' data-ref="43StackSizeInBytes">StackSizeInBytes</dfn>) {</td></tr>
<tr><th id="216">216</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="44MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="44MFI">MFI</dfn> = <a class="local col2 ref" href="#42MF" title='MF' data-ref="42MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="217">217</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col5 decl" id="45F" title='F' data-type='const llvm::Function &amp;' data-ref="45F">F</dfn> = <a class="local col2 ref" href="#42MF" title='MF' data-ref="42MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="218">218</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="46StackProbeSize" title='StackProbeSize' data-type='unsigned int' data-ref="46StackProbeSize">StackProbeSize</dfn> = (<a class="local col4 ref" href="#44MFI" title='MFI' data-ref="44MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22getStackProtectorIndexEv" title='llvm::MachineFrameInfo::getStackProtectorIndex' data-ref="_ZNK4llvm16MachineFrameInfo22getStackProtectorIndexEv">getStackProtectorIndex</a>() &gt; <var>0</var>) ? <var>4080</var> : <var>4096</var>;</td></tr>
<tr><th id="219">219</th><td>  <b>if</b> (<a class="local col5 ref" href="#45F" title='F' data-ref="45F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"stack-probe-size"</q>))</td></tr>
<tr><th id="220">220</th><td>    <a class="local col5 ref" href="#45F" title='F' data-ref="45F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"stack-probe-size"</q>)</td></tr>
<tr><th id="221">221</th><td>        .<a class="ref" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>()</td></tr>
<tr><th id="222">222</th><td>        .<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12getAsIntegerEjRT_" title='llvm::StringRef::getAsInteger' data-ref="_ZNK4llvm9StringRef12getAsIntegerEjRT_">getAsInteger</a>(<var>0</var>, <span class='refarg'><a class="local col6 ref" href="#46StackProbeSize" title='StackProbeSize' data-ref="46StackProbeSize">StackProbeSize</a></span>);</td></tr>
<tr><th id="223">223</th><td>  <b>return</b> (<a class="local col3 ref" href="#43StackSizeInBytes" title='StackSizeInBytes' data-ref="43StackSizeInBytes">StackSizeInBytes</a> &gt;= <a class="local col6 ref" href="#46StackProbeSize" title='StackProbeSize' data-ref="46StackProbeSize">StackProbeSize</a>) &amp;&amp;</td></tr>
<tr><th id="224">224</th><td>         !<a class="local col5 ref" href="#45F" title='F' data-ref="45F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"no-stack-arg-probe"</q>);</td></tr>
<tr><th id="225">225</th><td>}</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><b>namespace</b> {</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::StackAdjustingInsts" title='(anonymous namespace)::StackAdjustingInsts' data-ref="(anonymousnamespace)::StackAdjustingInsts">StackAdjustingInsts</dfn> {</td></tr>
<tr><th id="230">230</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::StackAdjustingInsts::InstInfo" title='(anonymous namespace)::StackAdjustingInsts::InstInfo' data-ref="(anonymousnamespace)::StackAdjustingInsts::InstInfo">InstInfo</dfn> {</td></tr>
<tr><th id="231">231</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="tu decl" id="(anonymousnamespace)::StackAdjustingInsts::InstInfo::I" title='(anonymous namespace)::StackAdjustingInsts::InstInfo::I' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::StackAdjustingInsts::InstInfo::I">I</dfn>;</td></tr>
<tr><th id="232">232</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::StackAdjustingInsts::InstInfo::SPAdjust" title='(anonymous namespace)::StackAdjustingInsts::InstInfo::SPAdjust' data-type='unsigned int' data-ref="(anonymousnamespace)::StackAdjustingInsts::InstInfo::SPAdjust">SPAdjust</dfn>;</td></tr>
<tr><th id="233">233</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::StackAdjustingInsts::InstInfo::BeforeFPSet" title='(anonymous namespace)::StackAdjustingInsts::InstInfo::BeforeFPSet' data-type='bool' data-ref="(anonymousnamespace)::StackAdjustingInsts::InstInfo::BeforeFPSet">BeforeFPSet</dfn>;</td></tr>
<tr><th id="234">234</th><td>  };</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::StackAdjustingInsts::InstInfo" title='(anonymous namespace)::StackAdjustingInsts::InstInfo' data-ref="(anonymousnamespace)::StackAdjustingInsts::InstInfo">InstInfo</a>, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::StackAdjustingInsts::Insts" title='(anonymous namespace)::StackAdjustingInsts::Insts' data-type='SmallVector&lt;(anonymous namespace)::StackAdjustingInsts::InstInfo, 4&gt;' data-ref="(anonymousnamespace)::StackAdjustingInsts::Insts">Insts</dfn>;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119StackAdjustingInsts7addInstEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" title='(anonymous namespace)::StackAdjustingInsts::addInst' data-type='void (anonymous namespace)::StackAdjustingInsts::addInst(MachineBasicBlock::iterator I, unsigned int SPAdjust, bool BeforeFPSet = false)' data-ref="_ZN12_GLOBAL__N_119StackAdjustingInsts7addInstEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">addInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="47I" title='I' data-type='MachineBasicBlock::iterator' data-ref="47I">I</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="48SPAdjust" title='SPAdjust' data-type='unsigned int' data-ref="48SPAdjust">SPAdjust</dfn>,</td></tr>
<tr><th id="239">239</th><td>               <em>bool</em> <dfn class="local col9 decl" id="49BeforeFPSet" title='BeforeFPSet' data-type='bool' data-ref="49BeforeFPSet">BeforeFPSet</dfn> = <b>false</b>) {</td></tr>
<tr><th id="240">240</th><td>    <a class="tu type" href="#(anonymousnamespace)::StackAdjustingInsts::InstInfo" title='(anonymous namespace)::StackAdjustingInsts::InstInfo' data-ref="(anonymousnamespace)::StackAdjustingInsts::InstInfo">InstInfo</a> <dfn class="local col0 decl" id="50Info" title='Info' data-type='(anonymous namespace)::StackAdjustingInsts::InstInfo' data-ref="50Info">Info</dfn> = {<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#47I" title='I' data-ref="47I">I</a>, <a class="local col8 ref" href="#48SPAdjust" title='SPAdjust' data-ref="48SPAdjust">SPAdjust</a>, <a class="local col9 ref" href="#49BeforeFPSet" title='BeforeFPSet' data-ref="49BeforeFPSet">BeforeFPSet</a>};</td></tr>
<tr><th id="241">241</th><td>    <a class="tu member" href="#(anonymousnamespace)::StackAdjustingInsts::Insts" title='(anonymous namespace)::StackAdjustingInsts::Insts' data-use='m' data-ref="(anonymousnamespace)::StackAdjustingInsts::Insts">Insts</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#50Info" title='Info' data-ref="50Info">Info</a>);</td></tr>
<tr><th id="242">242</th><td>  }</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119StackAdjustingInsts13addExtraBytesEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::StackAdjustingInsts::addExtraBytes' data-type='void (anonymous namespace)::StackAdjustingInsts::addExtraBytes(const MachineBasicBlock::iterator I, unsigned int ExtraBytes)' data-ref="_ZN12_GLOBAL__N_119StackAdjustingInsts13addExtraBytesEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">addExtraBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="51I" title='I' data-type='const MachineBasicBlock::iterator' data-ref="51I">I</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="52ExtraBytes" title='ExtraBytes' data-type='unsigned int' data-ref="52ExtraBytes">ExtraBytes</dfn>) {</td></tr>
<tr><th id="245">245</th><td>    <em>auto</em> <dfn class="local col3 decl" id="53Info" title='Info' data-type='(anonymous namespace)::StackAdjustingInsts::InstInfo *' data-ref="53Info">Info</dfn> =</td></tr>
<tr><th id="246">246</th><td>        <span class="namespace">llvm::</span><a class="tu ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-use='c' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::StackAdjustingInsts::Insts" title='(anonymous namespace)::StackAdjustingInsts::Insts' data-use='a' data-ref="(anonymousnamespace)::StackAdjustingInsts::Insts">Insts</a></span>, [&amp;](<a class="tu type" href="#(anonymousnamespace)::StackAdjustingInsts::InstInfo" title='(anonymous namespace)::StackAdjustingInsts::InstInfo' data-ref="(anonymousnamespace)::StackAdjustingInsts::InstInfo">InstInfo</a> &amp;<dfn class="local col4 decl" id="54Info" title='Info' data-type='(anonymous namespace)::StackAdjustingInsts::InstInfo &amp;' data-ref="54Info">Info</dfn>) { <b>return</b> <a class="local col4 ref" href="#54Info" title='Info' data-ref="54Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::StackAdjustingInsts::InstInfo::I" title='(anonymous namespace)::StackAdjustingInsts::InstInfo::I' data-use='r' data-ref="(anonymousnamespace)::StackAdjustingInsts::InstInfo::I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#51I" title='I' data-ref="51I">I</a>; });</td></tr>
<tr><th id="247">247</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Info != Insts.end() &amp;&amp; &quot;invalid sp adjusting instruction&quot;) ? void (0) : __assert_fail (&quot;Info != Insts.end() &amp;&amp; \&quot;invalid sp adjusting instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 247, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#53Info" title='Info' data-ref="53Info">Info</a> != <a class="tu member" href="#(anonymousnamespace)::StackAdjustingInsts::Insts" title='(anonymous namespace)::StackAdjustingInsts::Insts' data-use='m' data-ref="(anonymousnamespace)::StackAdjustingInsts::Insts">Insts</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>() &amp;&amp; <q>"invalid sp adjusting instruction"</q>);</td></tr>
<tr><th id="248">248</th><td>    <a class="local col3 ref" href="#53Info" title='Info' data-ref="53Info">Info</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::StackAdjustingInsts::InstInfo::SPAdjust" title='(anonymous namespace)::StackAdjustingInsts::InstInfo::SPAdjust' data-use='w' data-ref="(anonymousnamespace)::StackAdjustingInsts::InstInfo::SPAdjust">SPAdjust</a> += <a class="local col2 ref" href="#52ExtraBytes" title='ExtraBytes' data-ref="52ExtraBytes">ExtraBytes</a>;</td></tr>
<tr><th id="249">249</th><td>  }</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119StackAdjustingInsts17emitDefCFAOffsetsERN4llvm17MachineBasicBlockERKNS1_8DebugLocERKNS1_16ARMBaseInstrInfoEb" title='(anonymous namespace)::StackAdjustingInsts::emitDefCFAOffsets' data-type='void (anonymous namespace)::StackAdjustingInsts::emitDefCFAOffsets(llvm::MachineBasicBlock &amp; MBB, const llvm::DebugLoc &amp; dl, const llvm::ARMBaseInstrInfo &amp; TII, bool HasFP)' data-ref="_ZN12_GLOBAL__N_119StackAdjustingInsts17emitDefCFAOffsetsERN4llvm17MachineBasicBlockERKNS1_8DebugLocERKNS1_16ARMBaseInstrInfoEb">emitDefCFAOffsets</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="55MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="55MBB">MBB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="56dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="56dl">dl</dfn>,</td></tr>
<tr><th id="252">252</th><td>                         <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col7 decl" id="57TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="57TII">TII</dfn>, <em>bool</em> <dfn class="local col8 decl" id="58HasFP" title='HasFP' data-type='bool' data-ref="58HasFP">HasFP</dfn>) {</td></tr>
<tr><th id="253">253</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="59MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="59MF">MF</dfn> = *<a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="254">254</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="60CFAOffset" title='CFAOffset' data-type='unsigned int' data-ref="60CFAOffset">CFAOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="255">255</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="61Info" title='Info' data-type='(anonymous namespace)::StackAdjustingInsts::InstInfo &amp;' data-ref="61Info">Info</dfn> : <a class="tu member" href="#(anonymousnamespace)::StackAdjustingInsts::Insts" title='(anonymous namespace)::StackAdjustingInsts::Insts' data-ref="(anonymousnamespace)::StackAdjustingInsts::Insts">Insts</a>) {</td></tr>
<tr><th id="256">256</th><td>      <b>if</b> (<a class="local col8 ref" href="#58HasFP" title='HasFP' data-ref="58HasFP">HasFP</a> &amp;&amp; !<a class="local col1 ref" href="#61Info" title='Info' data-ref="61Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::StackAdjustingInsts::InstInfo::BeforeFPSet" title='(anonymous namespace)::StackAdjustingInsts::InstInfo::BeforeFPSet' data-use='r' data-ref="(anonymousnamespace)::StackAdjustingInsts::InstInfo::BeforeFPSet">BeforeFPSet</a>)</td></tr>
<tr><th id="257">257</th><td>        <b>return</b>;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>      <a class="local col0 ref" href="#60CFAOffset" title='CFAOffset' data-ref="60CFAOffset">CFAOffset</a> -= <a class="local col1 ref" href="#61Info" title='Info' data-ref="61Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::StackAdjustingInsts::InstInfo::SPAdjust" title='(anonymous namespace)::StackAdjustingInsts::InstInfo::SPAdjust' data-use='r' data-ref="(anonymousnamespace)::StackAdjustingInsts::InstInfo::SPAdjust">SPAdjust</a>;</td></tr>
<tr><th id="260">260</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="62CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="62CFIIndex">CFIIndex</dfn> = <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(</td></tr>
<tr><th id="261">261</th><td>          <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::createDefCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi">createDefCfaOffset</a>(<b>nullptr</b>, <a class="local col0 ref" href="#60CFAOffset" title='CFAOffset' data-ref="60CFAOffset">CFAOffset</a>));</td></tr>
<tr><th id="262">262</th><td>      BuildMI(MBB, std::next(Info.I), dl,</td></tr>
<tr><th id="263">263</th><td>              TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="264">264</th><td>              .addCFIIndex(CFIIndex)</td></tr>
<tr><th id="265">265</th><td>              .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="266">266</th><td>    }</td></tr>
<tr><th id="267">267</th><td>  }</td></tr>
<tr><th id="268">268</th><td>};</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><i class="doc" data-doc="_ZL24emitAligningInstructionsRN4llvm15MachineFunctionEPNS_15ARMFunctionInfoERKNS_15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIter10378195">/// Emit an instruction sequence that will align the address in</i></td></tr>
<tr><th id="273">273</th><td><i class="doc" data-doc="_ZL24emitAligningInstructionsRN4llvm15MachineFunctionEPNS_15ARMFunctionInfoERKNS_15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIter10378195">/// register Reg by zero-ing out the lower bits.  For versions of the</i></td></tr>
<tr><th id="274">274</th><td><i class="doc" data-doc="_ZL24emitAligningInstructionsRN4llvm15MachineFunctionEPNS_15ARMFunctionInfoERKNS_15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIter10378195">/// architecture that support Neon, this must be done in a single</i></td></tr>
<tr><th id="275">275</th><td><i class="doc" data-doc="_ZL24emitAligningInstructionsRN4llvm15MachineFunctionEPNS_15ARMFunctionInfoERKNS_15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIter10378195">/// instruction, since skipAlignedDPRCS2Spills assumes it is done in a</i></td></tr>
<tr><th id="276">276</th><td><i class="doc" data-doc="_ZL24emitAligningInstructionsRN4llvm15MachineFunctionEPNS_15ARMFunctionInfoERKNS_15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIter10378195">/// single instruction. That function only gets called when optimizing</i></td></tr>
<tr><th id="277">277</th><td><i class="doc" data-doc="_ZL24emitAligningInstructionsRN4llvm15MachineFunctionEPNS_15ARMFunctionInfoERKNS_15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIter10378195">/// spilling of D registers on a core with the Neon instruction set</i></td></tr>
<tr><th id="278">278</th><td><i class="doc" data-doc="_ZL24emitAligningInstructionsRN4llvm15MachineFunctionEPNS_15ARMFunctionInfoERKNS_15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIter10378195">/// present.</i></td></tr>
<tr><th id="279">279</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL24emitAligningInstructionsRN4llvm15MachineFunctionEPNS_15ARMFunctionInfoERKNS_15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIter10378195" title='emitAligningInstructions' data-type='void emitAligningInstructions(llvm::MachineFunction &amp; MF, llvm::ARMFunctionInfo * AFI, const llvm::TargetInstrInfo &amp; TII, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, const llvm::DebugLoc &amp; DL, const unsigned int Reg, const unsigned int Alignment, const bool MustBeSingleInstruction)' data-ref="_ZL24emitAligningInstructionsRN4llvm15MachineFunctionEPNS_15ARMFunctionInfoERKNS_15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIter10378195">emitAligningInstructions</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="63MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="63MF">MF</dfn>, <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col4 decl" id="64AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="64AFI">AFI</dfn>,</td></tr>
<tr><th id="280">280</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col5 decl" id="65TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="65TII">TII</dfn>,</td></tr>
<tr><th id="281">281</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="66MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="66MBB">MBB</dfn>,</td></tr>
<tr><th id="282">282</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="67MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="67MBBI">MBBI</dfn>,</td></tr>
<tr><th id="283">283</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="68DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="68DL">DL</dfn>, <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="69Reg" title='Reg' data-type='const unsigned int' data-ref="69Reg">Reg</dfn>,</td></tr>
<tr><th id="284">284</th><td>                                     <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="70Alignment" title='Alignment' data-type='const unsigned int' data-ref="70Alignment">Alignment</dfn>,</td></tr>
<tr><th id="285">285</th><td>                                     <em>const</em> <em>bool</em> <dfn class="local col1 decl" id="71MustBeSingleInstruction" title='MustBeSingleInstruction' data-type='const bool' data-ref="71MustBeSingleInstruction">MustBeSingleInstruction</dfn>) {</td></tr>
<tr><th id="286">286</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col2 decl" id="72AST" title='AST' data-type='const llvm::ARMSubtarget &amp;' data-ref="72AST">AST</dfn> =</td></tr>
<tr><th id="287">287</th><td>      <span class='error' title="no viable conversion from &apos;const llvm::TargetSubtargetInfo&apos; to &apos;const llvm::ARMSubtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;&gt;(<a class="local col3 ref" href="#63MF" title='MF' data-ref="63MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="288">288</th><td>  <em>const</em> <em>bool</em> <dfn class="local col3 decl" id="73CanUseBFC" title='CanUseBFC' data-type='const bool' data-ref="73CanUseBFC">CanUseBFC</dfn> = <a class="local col2 ref" href="#72AST" title='AST' data-ref="72AST">AST</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" title='llvm::ARMSubtarget::hasV6T2Ops' data-ref="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv">hasV6T2Ops</a>() || <a class="local col2 ref" href="#72AST" title='AST' data-ref="72AST">AST</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8hasV7OpsEv" title='llvm::ARMSubtarget::hasV7Ops' data-ref="_ZNK4llvm12ARMSubtarget8hasV7OpsEv">hasV7Ops</a>();</td></tr>
<tr><th id="289">289</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="74AlignMask" title='AlignMask' data-type='const unsigned int' data-ref="74AlignMask">AlignMask</dfn> = <a class="local col0 ref" href="#70Alignment" title='Alignment' data-ref="70Alignment">Alignment</a> - <var>1</var>;</td></tr>
<tr><th id="290">290</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="75NrBitsToZero" title='NrBitsToZero' data-type='const unsigned int' data-ref="75NrBitsToZero">NrBitsToZero</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col0 ref" href="#70Alignment" title='Alignment' data-ref="70Alignment">Alignment</a>);</td></tr>
<tr><th id="291">291</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; &quot;Thumb1 not supported&quot;) ? void (0) : __assert_fail (&quot;!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; \&quot;Thumb1 not supported\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 291, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#64AFI" title='AFI' data-ref="64AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>() &amp;&amp; <q>"Thumb1 not supported"</q>);</td></tr>
<tr><th id="292">292</th><td>  <b>if</b> (!<a class="local col4 ref" href="#64AFI" title='AFI' data-ref="64AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>()) {</td></tr>
<tr><th id="293">293</th><td>    <i>// if the BFC instruction is available, use that to zero the lower</i></td></tr>
<tr><th id="294">294</th><td><i>    // bits:</i></td></tr>
<tr><th id="295">295</th><td><i>    //   bfc Reg, #0, log2(Alignment)</i></td></tr>
<tr><th id="296">296</th><td><i>    // otherwise use BIC, if the mask to zero the required number of bits</i></td></tr>
<tr><th id="297">297</th><td><i>    // can be encoded in the bic immediate field</i></td></tr>
<tr><th id="298">298</th><td><i>    //   bic Reg, Reg, Alignment-1</i></td></tr>
<tr><th id="299">299</th><td><i>    // otherwise, emit</i></td></tr>
<tr><th id="300">300</th><td><i>    //   lsr Reg, Reg, log2(Alignment)</i></td></tr>
<tr><th id="301">301</th><td><i>    //   lsl Reg, Reg, log2(Alignment)</i></td></tr>
<tr><th id="302">302</th><td>    <b>if</b> (<a class="local col3 ref" href="#73CanUseBFC" title='CanUseBFC' data-ref="73CanUseBFC">CanUseBFC</a>) {</td></tr>
<tr><th id="303">303</th><td>      BuildMI(MBB, MBBI, DL, TII.get(ARM::<span class='error' title="no member named &apos;BFC&apos; in namespace &apos;llvm::ARM&apos;">BFC</span>), Reg)</td></tr>
<tr><th id="304">304</th><td>          .addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="305">305</th><td>          .addImm(~AlignMask)</td></tr>
<tr><th id="306">306</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="307">307</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#74AlignMask" title='AlignMask' data-ref="74AlignMask">AlignMask</a> &lt;= <var>255</var>) {</td></tr>
<tr><th id="308">308</th><td>      BuildMI(MBB, MBBI, DL, TII.get(ARM::<span class='error' title="no member named &apos;BICri&apos; in namespace &apos;llvm::ARM&apos;">BICri</span>), Reg)</td></tr>
<tr><th id="309">309</th><td>          .addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="310">310</th><td>          .addImm(AlignMask)</td></tr>
<tr><th id="311">311</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="312">312</th><td>          .add(condCodeOp());</td></tr>
<tr><th id="313">313</th><td>    } <b>else</b> {</td></tr>
<tr><th id="314">314</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MustBeSingleInstruction &amp;&amp; &quot;Shouldn&apos;t call emitAligningInstructions demanding a single &quot; &quot;instruction to be emitted for large stack alignment for a target &quot; &quot;without BFC.&quot;) ? void (0) : __assert_fail (&quot;!MustBeSingleInstruction &amp;&amp; \&quot;Shouldn&apos;t call emitAligningInstructions demanding a single \&quot; \&quot;instruction to be emitted for large stack alignment for a target \&quot; \&quot;without BFC.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 317, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#71MustBeSingleInstruction" title='MustBeSingleInstruction' data-ref="71MustBeSingleInstruction">MustBeSingleInstruction</a> &amp;&amp;</td></tr>
<tr><th id="315">315</th><td>             <q>"Shouldn't call emitAligningInstructions demanding a single "</q></td></tr>
<tr><th id="316">316</th><td>             <q>"instruction to be emitted for large stack alignment for a target "</q></td></tr>
<tr><th id="317">317</th><td>             <q>"without BFC."</q>);</td></tr>
<tr><th id="318">318</th><td>      BuildMI(MBB, MBBI, DL, TII.get(ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>), Reg)</td></tr>
<tr><th id="319">319</th><td>          .addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="320">320</th><td>          .addImm(ARM_AM::getSORegOpc(ARM_AM::lsr, NrBitsToZero))</td></tr>
<tr><th id="321">321</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="322">322</th><td>          .add(condCodeOp());</td></tr>
<tr><th id="323">323</th><td>      BuildMI(MBB, MBBI, DL, TII.get(ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>), Reg)</td></tr>
<tr><th id="324">324</th><td>          .addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="325">325</th><td>          .addImm(ARM_AM::getSORegOpc(ARM_AM::lsl, NrBitsToZero))</td></tr>
<tr><th id="326">326</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="327">327</th><td>          .add(condCodeOp());</td></tr>
<tr><th id="328">328</th><td>    }</td></tr>
<tr><th id="329">329</th><td>  } <b>else</b> {</td></tr>
<tr><th id="330">330</th><td>    <i>// Since this is only reached for Thumb-2 targets, the BFC instruction</i></td></tr>
<tr><th id="331">331</th><td><i>    // should always be available.</i></td></tr>
<tr><th id="332">332</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CanUseBFC) ? void (0) : __assert_fail (&quot;CanUseBFC&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 332, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#73CanUseBFC" title='CanUseBFC' data-ref="73CanUseBFC">CanUseBFC</a>);</td></tr>
<tr><th id="333">333</th><td>    BuildMI(MBB, MBBI, DL, TII.get(ARM::<span class='error' title="no member named &apos;t2BFC&apos; in namespace &apos;llvm::ARM&apos;">t2BFC</span>), Reg)</td></tr>
<tr><th id="334">334</th><td>        .addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="335">335</th><td>        .addImm(~AlignMask)</td></tr>
<tr><th id="336">336</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="337">337</th><td>  }</td></tr>
<tr><th id="338">338</th><td>}</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><i class="doc" data-doc="_ZL14getMaxFPOffsetRKN4llvm8FunctionERKNS_15ARMFunctionInfoE">/// We need the offset of the frame pointer relative to other MachineFrameInfo</i></td></tr>
<tr><th id="341">341</th><td><i class="doc" data-doc="_ZL14getMaxFPOffsetRKN4llvm8FunctionERKNS_15ARMFunctionInfoE">/// offsets which are encoded relative to SP at function begin.</i></td></tr>
<tr><th id="342">342</th><td><i class="doc" data-doc="_ZL14getMaxFPOffsetRKN4llvm8FunctionERKNS_15ARMFunctionInfoE">/// See also emitPrologue() for how the FP is set up.</i></td></tr>
<tr><th id="343">343</th><td><i class="doc" data-doc="_ZL14getMaxFPOffsetRKN4llvm8FunctionERKNS_15ARMFunctionInfoE">/// Unfortunately we cannot determine this value in determineCalleeSaves() yet</i></td></tr>
<tr><th id="344">344</th><td><i class="doc" data-doc="_ZL14getMaxFPOffsetRKN4llvm8FunctionERKNS_15ARMFunctionInfoE">/// as assignCalleeSavedSpillSlots() hasn't run at this point. Instead we use</i></td></tr>
<tr><th id="345">345</th><td><i class="doc" data-doc="_ZL14getMaxFPOffsetRKN4llvm8FunctionERKNS_15ARMFunctionInfoE">/// this to produce a conservative estimate that we check in an assert() later.</i></td></tr>
<tr><th id="346">346</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL14getMaxFPOffsetRKN4llvm8FunctionERKNS_15ARMFunctionInfoE" title='getMaxFPOffset' data-type='int getMaxFPOffset(const llvm::Function &amp; F, const llvm::ARMFunctionInfo &amp; AFI)' data-ref="_ZL14getMaxFPOffsetRKN4llvm8FunctionERKNS_15ARMFunctionInfoE">getMaxFPOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col6 decl" id="76F" title='F' data-type='const llvm::Function &amp;' data-ref="76F">F</dfn>, <em>const</em> <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> &amp;<dfn class="local col7 decl" id="77AFI" title='AFI' data-type='const llvm::ARMFunctionInfo &amp;' data-ref="77AFI">AFI</dfn>) {</td></tr>
<tr><th id="347">347</th><td>  <i>// This is a conservative estimation: Assume the frame pointer being r7 and</i></td></tr>
<tr><th id="348">348</th><td><i>  // pc("r15") up to r8 getting spilled before (= 8 registers).</i></td></tr>
<tr><th id="349">349</th><td>  <b>return</b> -<a class="local col7 ref" href="#77AFI" title='AFI' data-ref="77AFI">AFI</a>.<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv" title='llvm::ARMFunctionInfo::getArgRegsSaveSize' data-ref="_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv">getArgRegsSaveSize</a>() - (<var>8</var> * <var>4</var>);</td></tr>
<tr><th id="350">350</th><td>}</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><em>void</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16ARMFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::ARMFrameLowering::emitPrologue' data-ref="_ZNK4llvm16ARMFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitPrologue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="78MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="78MF">MF</dfn>,</td></tr>
<tr><th id="353">353</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="79MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="79MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="354">354</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="80MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="80MBBI">MBBI</dfn> = <a class="local col9 ref" href="#79MBB" title='MBB' data-ref="79MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="355">355</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a>  &amp;<dfn class="local col1 decl" id="81MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="81MFI">MFI</dfn> = <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="356">356</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col2 decl" id="82AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="82AFI">AFI</dfn> = <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="357">357</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfo" title='llvm::MachineModuleInfo' data-ref="llvm::MachineModuleInfo">MachineModuleInfo</a> &amp;<dfn class="local col3 decl" id="83MMI" title='MMI' data-type='llvm::MachineModuleInfo &amp;' data-ref="83MMI">MMI</dfn> = <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>();</td></tr>
<tr><th id="358">358</th><td>  <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col4 decl" id="84Context" title='Context' data-type='llvm::MCContext &amp;' data-ref="84Context">Context</dfn> = <a class="local col3 ref" href="#83MMI" title='MMI' data-ref="83MMI">MMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZN4llvm17MachineModuleInfo10getContextEv" title='llvm::MachineModuleInfo::getContext' data-ref="_ZN4llvm17MachineModuleInfo10getContextEv">getContext</a>();</td></tr>
<tr><th id="359">359</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col5 decl" id="85TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="85TM">TM</dfn> = <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>();</td></tr>
<tr><th id="360">360</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col6 decl" id="86MRI" title='MRI' data-type='const llvm::MCRegisterInfo *' data-ref="86MRI">MRI</dfn> = <a class="local col4 ref" href="#84Context" title='Context' data-ref="84Context">Context</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="361">361</th><td>  <em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> *<dfn class="local col7 decl" id="87RegInfo" title='RegInfo' data-type='const llvm::ARMBaseRegisterInfo *' data-ref="87RegInfo">RegInfo</dfn> = <a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" title='llvm::ARMSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="362">362</th><td>  <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col8 decl" id="88TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="88TII">TII</dfn> = *<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12getInstrInfoEv" title='llvm::ARMSubtarget::getInstrInfo' data-ref="_ZNK4llvm12ARMSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="363">363</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; &quot;This emitPrologue does not support Thumb1!&quot;) ? void (0) : __assert_fail (&quot;!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; \&quot;This emitPrologue does not support Thumb1!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 364, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>() &amp;&amp;</td></tr>
<tr><th id="364">364</th><td>         <q>"This emitPrologue does not support Thumb1!"</q>);</td></tr>
<tr><th id="365">365</th><td>  <em>bool</em> <dfn class="local col9 decl" id="89isARM" title='isARM' data-type='bool' data-ref="89isARM">isARM</dfn> = !<a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>();</td></tr>
<tr><th id="366">366</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="90Align" title='Align' data-type='unsigned int' data-ref="90Align">Align</dfn> = <a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget16getFrameLoweringEv" title='llvm::ARMSubtarget::getFrameLowering' data-ref="_ZNK4llvm12ARMSubtarget16getFrameLoweringEv">getFrameLowering</a>()-&gt;<a class="member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>();</td></tr>
<tr><th id="367">367</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="91ArgRegsSaveSize" title='ArgRegsSaveSize' data-type='unsigned int' data-ref="91ArgRegsSaveSize">ArgRegsSaveSize</dfn> = <a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv" title='llvm::ARMFunctionInfo::getArgRegsSaveSize' data-ref="_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv">getArgRegsSaveSize</a>();</td></tr>
<tr><th id="368">368</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="92NumBytes" title='NumBytes' data-type='unsigned int' data-ref="92NumBytes">NumBytes</dfn> = <a class="local col1 ref" href="#81MFI" title='MFI' data-ref="81MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="369">369</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col3 decl" id="93CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="93CSI">CSI</dfn> = <a class="local col1 ref" href="#81MFI" title='MFI' data-ref="81MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>();</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>  <i>// Debug location must be unknown since the first debug location is used</i></td></tr>
<tr><th id="372">372</th><td><i>  // to determine the end of the prologue.</i></td></tr>
<tr><th id="373">373</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col4 decl" id="94dl" title='dl' data-type='llvm::DebugLoc' data-ref="94dl">dl</dfn>;</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="95FramePtr" title='FramePtr' data-type='unsigned int' data-ref="95FramePtr">FramePtr</dfn> = <a class="local col7 ref" href="#87RegInfo" title='RegInfo' data-ref="87RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>);</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <i>// Determine the sizes of each callee-save spill areas and record which frame</i></td></tr>
<tr><th id="378">378</th><td><i>  // belongs to which callee-save spill areas.</i></td></tr>
<tr><th id="379">379</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="96GPRCS1Size" title='GPRCS1Size' data-type='unsigned int' data-ref="96GPRCS1Size">GPRCS1Size</dfn> = <var>0</var>, <dfn class="local col7 decl" id="97GPRCS2Size" title='GPRCS2Size' data-type='unsigned int' data-ref="97GPRCS2Size">GPRCS2Size</dfn> = <var>0</var>, <dfn class="local col8 decl" id="98DPRCSSize" title='DPRCSSize' data-type='unsigned int' data-ref="98DPRCSSize">DPRCSSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="380">380</th><td>  <em>int</em> <dfn class="local col9 decl" id="99FramePtrSpillFI" title='FramePtrSpillFI' data-type='int' data-ref="99FramePtrSpillFI">FramePtrSpillFI</dfn> = <var>0</var>;</td></tr>
<tr><th id="381">381</th><td>  <em>int</em> <dfn class="local col0 decl" id="100D8SpillFI" title='D8SpillFI' data-type='int' data-ref="100D8SpillFI">D8SpillFI</dfn> = <var>0</var>;</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <i>// All calls are tail calls in GHC calling conv, and functions have no</i></td></tr>
<tr><th id="384">384</th><td><i>  // prologue/epilogue.</i></td></tr>
<tr><th id="385">385</th><td>  <b>if</b> (<a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC">GHC</a>)</td></tr>
<tr><th id="386">386</th><td>    <b>return</b>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <a class="tu type" href="#(anonymousnamespace)::StackAdjustingInsts" title='(anonymous namespace)::StackAdjustingInsts' data-ref="(anonymousnamespace)::StackAdjustingInsts">StackAdjustingInsts</a> <a class="tu ref fake" href="#229" title='(anonymous namespace)::StackAdjustingInsts::StackAdjustingInsts' data-use='c' data-ref="_ZN12_GLOBAL__N_119StackAdjustingInstsC1Ev"></a><dfn class="local col1 decl" id="101DefCFAOffsetCandidates" title='DefCFAOffsetCandidates' data-type='(anonymous namespace)::StackAdjustingInsts' data-ref="101DefCFAOffsetCandidates">DefCFAOffsetCandidates</dfn>;</td></tr>
<tr><th id="389">389</th><td>  <em>bool</em> <dfn class="local col2 decl" id="102HasFP" title='HasFP' data-type='bool' data-ref="102HasFP">HasFP</dfn> = <a class="virtual member" href="#_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasFP' data-ref="_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>);</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <i>// Allocate the vararg register save area.</i></td></tr>
<tr><th id="392">392</th><td>  <b>if</b> (<a class="local col1 ref" href="#91ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="91ArgRegsSaveSize">ArgRegsSaveSize</a>) {</td></tr>
<tr><th id="393">393</th><td>    <a class="tu ref" href="#_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj" title='emitSPUpdate' data-use='c' data-ref="_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj">emitSPUpdate</a>(<a class="local col9 ref" href="#89isARM" title='isARM' data-ref="89isARM">isARM</a>, <span class='refarg'><a class="local col9 ref" href="#79MBB" title='MBB' data-ref="79MBB">MBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#80MBBI" title='MBBI' data-ref="80MBBI">MBBI</a></span>, <a class="local col4 ref" href="#94dl" title='dl' data-ref="94dl">dl</a>, <a class="local col8 ref" href="#88TII" title='TII' data-ref="88TII">TII</a>, -<a class="local col1 ref" href="#91ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="91ArgRegsSaveSize">ArgRegsSaveSize</a>,</td></tr>
<tr><th id="394">394</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FrameSetup" title='llvm::MachineInstr::MIFlag::FrameSetup' data-ref="llvm::MachineInstr::MIFlag::FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="395">395</th><td>    <a class="local col1 ref" href="#101DefCFAOffsetCandidates" title='DefCFAOffsetCandidates' data-ref="101DefCFAOffsetCandidates">DefCFAOffsetCandidates</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119StackAdjustingInsts7addInstEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" title='(anonymous namespace)::StackAdjustingInsts::addInst' data-use='c' data-ref="_ZN12_GLOBAL__N_119StackAdjustingInsts7addInstEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">addInst</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#80MBBI" title='MBBI' data-ref="80MBBI">MBBI</a>), <a class="local col1 ref" href="#91ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="91ArgRegsSaveSize">ArgRegsSaveSize</a>, <b>true</b>);</td></tr>
<tr><th id="396">396</th><td>  }</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <b>if</b> (!<a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo13hasStackFrameEv" title='llvm::ARMFunctionInfo::hasStackFrame' data-ref="_ZNK4llvm15ARMFunctionInfo13hasStackFrameEv">hasStackFrame</a>() &amp;&amp;</td></tr>
<tr><th id="399">399</th><td>      (!<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" title='llvm::ARMSubtarget::isTargetWindows' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv">isTargetWindows</a>() || !<a class="tu ref" href="#_ZL25WindowsRequiresStackProbeRKN4llvm15MachineFunctionEm" title='WindowsRequiresStackProbe' data-use='c' data-ref="_ZL25WindowsRequiresStackProbeRKN4llvm15MachineFunctionEm">WindowsRequiresStackProbe</a>(<a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>, <a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a>))) {</td></tr>
<tr><th id="400">400</th><td>    <b>if</b> (<a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a> - <a class="local col1 ref" href="#91ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="91ArgRegsSaveSize">ArgRegsSaveSize</a> != <var>0</var>) {</td></tr>
<tr><th id="401">401</th><td>      <a class="tu ref" href="#_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj" title='emitSPUpdate' data-use='c' data-ref="_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj">emitSPUpdate</a>(<a class="local col9 ref" href="#89isARM" title='isARM' data-ref="89isARM">isARM</a>, <span class='refarg'><a class="local col9 ref" href="#79MBB" title='MBB' data-ref="79MBB">MBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#80MBBI" title='MBBI' data-ref="80MBBI">MBBI</a></span>, <a class="local col4 ref" href="#94dl" title='dl' data-ref="94dl">dl</a>, <a class="local col8 ref" href="#88TII" title='TII' data-ref="88TII">TII</a>, -(<a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a> - <a class="local col1 ref" href="#91ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="91ArgRegsSaveSize">ArgRegsSaveSize</a>),</td></tr>
<tr><th id="402">402</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FrameSetup" title='llvm::MachineInstr::MIFlag::FrameSetup' data-ref="llvm::MachineInstr::MIFlag::FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="403">403</th><td>      <a class="local col1 ref" href="#101DefCFAOffsetCandidates" title='DefCFAOffsetCandidates' data-ref="101DefCFAOffsetCandidates">DefCFAOffsetCandidates</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119StackAdjustingInsts7addInstEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" title='(anonymous namespace)::StackAdjustingInsts::addInst' data-use='c' data-ref="_ZN12_GLOBAL__N_119StackAdjustingInsts7addInstEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">addInst</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#80MBBI" title='MBBI' data-ref="80MBBI">MBBI</a>),</td></tr>
<tr><th id="404">404</th><td>                                     <a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a> - <a class="local col1 ref" href="#91ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="91ArgRegsSaveSize">ArgRegsSaveSize</a>, <b>true</b>);</td></tr>
<tr><th id="405">405</th><td>    }</td></tr>
<tr><th id="406">406</th><td>    <a class="local col1 ref" href="#101DefCFAOffsetCandidates" title='DefCFAOffsetCandidates' data-ref="101DefCFAOffsetCandidates">DefCFAOffsetCandidates</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119StackAdjustingInsts17emitDefCFAOffsetsERN4llvm17MachineBasicBlockERKNS1_8DebugLocERKNS1_16ARMBaseInstrInfoEb" title='(anonymous namespace)::StackAdjustingInsts::emitDefCFAOffsets' data-use='c' data-ref="_ZN12_GLOBAL__N_119StackAdjustingInsts17emitDefCFAOffsetsERN4llvm17MachineBasicBlockERKNS1_8DebugLocERKNS1_16ARMBaseInstrInfoEb">emitDefCFAOffsets</a>(<span class='refarg'><a class="local col9 ref" href="#79MBB" title='MBB' data-ref="79MBB">MBB</a></span>, <a class="local col4 ref" href="#94dl" title='dl' data-ref="94dl">dl</a>, <a class="local col8 ref" href="#88TII" title='TII' data-ref="88TII">TII</a>, <a class="local col2 ref" href="#102HasFP" title='HasFP' data-ref="102HasFP">HasFP</a>);</td></tr>
<tr><th id="407">407</th><td>    <b>return</b>;</td></tr>
<tr><th id="408">408</th><td>  }</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <i>// Determine spill area sizes.</i></td></tr>
<tr><th id="411">411</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="103i" title='i' data-type='unsigned int' data-ref="103i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="104e" title='e' data-type='unsigned int' data-ref="104e">e</dfn> = <a class="local col3 ref" href="#93CSI" title='CSI' data-ref="93CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#103i" title='i' data-ref="103i">i</a> != <a class="local col4 ref" href="#104e" title='e' data-ref="104e">e</a>; ++<a class="local col3 ref" href="#103i" title='i' data-ref="103i">i</a>) {</td></tr>
<tr><th id="412">412</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="105Reg" title='Reg' data-type='unsigned int' data-ref="105Reg">Reg</dfn> = <a class="local col3 ref" href="#93CSI" title='CSI' data-ref="93CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#103i" title='i' data-ref="103i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="413">413</th><td>    <em>int</em> <dfn class="local col6 decl" id="106FI" title='FI' data-type='int' data-ref="106FI">FI</dfn> = <a class="local col3 ref" href="#93CSI" title='CSI' data-ref="93CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#103i" title='i' data-ref="103i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="414">414</th><td>    <b>switch</b> (<a class="local col5 ref" href="#105Reg" title='Reg' data-ref="105Reg">Reg</a>) {</td></tr>
<tr><th id="415">415</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::ARM&apos;">R8</span>:</td></tr>
<tr><th id="416">416</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::ARM&apos;">R9</span>:</td></tr>
<tr><th id="417">417</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::ARM&apos;">R10</span>:</td></tr>
<tr><th id="418">418</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::ARM&apos;">R11</span>:</td></tr>
<tr><th id="419">419</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::ARM&apos;">R12</span>:</td></tr>
<tr><th id="420">420</th><td>      <b>if</b> (STI.splitFramePushPop(MF)) {</td></tr>
<tr><th id="421">421</th><td>        GPRCS2Size += <var>4</var>;</td></tr>
<tr><th id="422">422</th><td>        <b>break</b>;</td></tr>
<tr><th id="423">423</th><td>      }</td></tr>
<tr><th id="424">424</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="425">425</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::ARM&apos;">R0</span>:</td></tr>
<tr><th id="426">426</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::ARM&apos;">R1</span>:</td></tr>
<tr><th id="427">427</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::ARM&apos;">R2</span>:</td></tr>
<tr><th id="428">428</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R3&apos; in namespace &apos;llvm::ARM&apos;">R3</span>:</td></tr>
<tr><th id="429">429</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>:</td></tr>
<tr><th id="430">430</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R5&apos; in namespace &apos;llvm::ARM&apos;">R5</span>:</td></tr>
<tr><th id="431">431</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::ARM&apos;">R6</span>:</td></tr>
<tr><th id="432">432</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span>:</td></tr>
<tr><th id="433">433</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>:</td></tr>
<tr><th id="434">434</th><td>      <b>if</b> (Reg == FramePtr)</td></tr>
<tr><th id="435">435</th><td>        FramePtrSpillFI = FI;</td></tr>
<tr><th id="436">436</th><td>      <a class="local col6 ref" href="#96GPRCS1Size" title='GPRCS1Size' data-ref="96GPRCS1Size">GPRCS1Size</a> += <var>4</var>;</td></tr>
<tr><th id="437">437</th><td>      <b>break</b>;</td></tr>
<tr><th id="438">438</th><td>    <b>default</b>:</td></tr>
<tr><th id="439">439</th><td>      <i>// This is a DPR. Exclude the aligned DPRCS2 spills.</i></td></tr>
<tr><th id="440">440</th><td>      <b>if</b> (Reg == ARM::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::ARM&apos;">D8</span>)</td></tr>
<tr><th id="441">441</th><td>        <a class="local col0 ref" href="#100D8SpillFI" title='D8SpillFI' data-ref="100D8SpillFI">D8SpillFI</a> = <a class="local col6 ref" href="#106FI" title='FI' data-ref="106FI">FI</a>;</td></tr>
<tr><th id="442">442</th><td>      <b>if</b> (Reg &lt; ARM::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::ARM&apos;">D8</span> || Reg &gt;= ARM::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::ARM&apos;">D8</span> + AFI-&gt;getNumAlignedDPRCS2Regs())</td></tr>
<tr><th id="443">443</th><td>        <a class="local col8 ref" href="#98DPRCSSize" title='DPRCSSize' data-ref="98DPRCSSize">DPRCSSize</a> += <var>8</var>;</td></tr>
<tr><th id="444">444</th><td>    }</td></tr>
<tr><th id="445">445</th><td>  }</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <i>// Move past area 1.</i></td></tr>
<tr><th id="448">448</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="107LastPush" title='LastPush' data-type='MachineBasicBlock::iterator' data-ref="107LastPush">LastPush</dfn> = <a class="local col9 ref" href="#79MBB" title='MBB' data-ref="79MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col8 decl" id="108GPRCS1Push" title='GPRCS1Push' data-type='MachineBasicBlock::iterator' data-ref="108GPRCS1Push">GPRCS1Push</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col9 decl" id="109GPRCS2Push" title='GPRCS2Push' data-type='MachineBasicBlock::iterator' data-ref="109GPRCS2Push">GPRCS2Push</dfn>;</td></tr>
<tr><th id="449">449</th><td>  <b>if</b> (<a class="local col6 ref" href="#96GPRCS1Size" title='GPRCS1Size' data-ref="96GPRCS1Size">GPRCS1Size</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="450">450</th><td>    <a class="local col8 ref" href="#108GPRCS1Push" title='GPRCS1Push' data-ref="108GPRCS1Push">GPRCS1Push</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#107LastPush" title='LastPush' data-ref="107LastPush">LastPush</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col0 ref" href="#80MBBI" title='MBBI' data-ref="80MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="451">451</th><td>    <a class="local col1 ref" href="#101DefCFAOffsetCandidates" title='DefCFAOffsetCandidates' data-ref="101DefCFAOffsetCandidates">DefCFAOffsetCandidates</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119StackAdjustingInsts7addInstEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" title='(anonymous namespace)::StackAdjustingInsts::addInst' data-use='c' data-ref="_ZN12_GLOBAL__N_119StackAdjustingInsts7addInstEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">addInst</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#107LastPush" title='LastPush' data-ref="107LastPush">LastPush</a>, <a class="local col6 ref" href="#96GPRCS1Size" title='GPRCS1Size' data-ref="96GPRCS1Size">GPRCS1Size</a>, <b>true</b>);</td></tr>
<tr><th id="452">452</th><td>  }</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <i>// Determine starting offsets of spill areas.</i></td></tr>
<tr><th id="455">455</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="110GPRCS1Offset" title='GPRCS1Offset' data-type='unsigned int' data-ref="110GPRCS1Offset">GPRCS1Offset</dfn> = <a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a> - <a class="local col1 ref" href="#91ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="91ArgRegsSaveSize">ArgRegsSaveSize</a> - <a class="local col6 ref" href="#96GPRCS1Size" title='GPRCS1Size' data-ref="96GPRCS1Size">GPRCS1Size</a>;</td></tr>
<tr><th id="456">456</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="111GPRCS2Offset" title='GPRCS2Offset' data-type='unsigned int' data-ref="111GPRCS2Offset">GPRCS2Offset</dfn> = <a class="local col0 ref" href="#110GPRCS1Offset" title='GPRCS1Offset' data-ref="110GPRCS1Offset">GPRCS1Offset</a> - <a class="local col7 ref" href="#97GPRCS2Size" title='GPRCS2Size' data-ref="97GPRCS2Size">GPRCS2Size</a>;</td></tr>
<tr><th id="457">457</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="112DPRAlign" title='DPRAlign' data-type='unsigned int' data-ref="112DPRAlign">DPRAlign</dfn> = <a class="local col8 ref" href="#98DPRCSSize" title='DPRCSSize' data-ref="98DPRCSSize">DPRCSSize</a> ? <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<var>8U</var>, <a class="local col0 ref" href="#90Align" title='Align' data-ref="90Align">Align</a>) : <var>4U</var>;</td></tr>
<tr><th id="458">458</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="113DPRGapSize" title='DPRGapSize' data-type='unsigned int' data-ref="113DPRGapSize">DPRGapSize</dfn> = (<a class="local col6 ref" href="#96GPRCS1Size" title='GPRCS1Size' data-ref="96GPRCS1Size">GPRCS1Size</a> + <a class="local col7 ref" href="#97GPRCS2Size" title='GPRCS2Size' data-ref="97GPRCS2Size">GPRCS2Size</a> + <a class="local col1 ref" href="#91ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="91ArgRegsSaveSize">ArgRegsSaveSize</a>) % <a class="local col2 ref" href="#112DPRAlign" title='DPRAlign' data-ref="112DPRAlign">DPRAlign</a>;</td></tr>
<tr><th id="459">459</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="114DPRCSOffset" title='DPRCSOffset' data-type='unsigned int' data-ref="114DPRCSOffset">DPRCSOffset</dfn> = <a class="local col1 ref" href="#111GPRCS2Offset" title='GPRCS2Offset' data-ref="111GPRCS2Offset">GPRCS2Offset</a> - <a class="local col3 ref" href="#113DPRGapSize" title='DPRGapSize' data-ref="113DPRGapSize">DPRGapSize</a> - <a class="local col8 ref" href="#98DPRCSSize" title='DPRCSSize' data-ref="98DPRCSSize">DPRCSSize</a>;</td></tr>
<tr><th id="460">460</th><td>  <em>int</em> <dfn class="local col5 decl" id="115FramePtrOffsetInPush" title='FramePtrOffsetInPush' data-type='int' data-ref="115FramePtrOffsetInPush">FramePtrOffsetInPush</dfn> = <var>0</var>;</td></tr>
<tr><th id="461">461</th><td>  <b>if</b> (<a class="local col2 ref" href="#102HasFP" title='HasFP' data-ref="102HasFP">HasFP</a>) {</td></tr>
<tr><th id="462">462</th><td>    <em>int</em> <dfn class="local col6 decl" id="116FPOffset" title='FPOffset' data-type='int' data-ref="116FPOffset">FPOffset</dfn> = <a class="local col1 ref" href="#81MFI" title='MFI' data-ref="81MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col9 ref" href="#99FramePtrSpillFI" title='FramePtrSpillFI' data-ref="99FramePtrSpillFI">FramePtrSpillFI</a>);</td></tr>
<tr><th id="463">463</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMaxFPOffset(MF.getFunction(), *AFI) &lt;= FPOffset &amp;&amp; &quot;Max FP estimation is wrong&quot;) ? void (0) : __assert_fail (&quot;getMaxFPOffset(MF.getFunction(), *AFI) &lt;= FPOffset &amp;&amp; \&quot;Max FP estimation is wrong\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 464, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL14getMaxFPOffsetRKN4llvm8FunctionERKNS_15ARMFunctionInfoE" title='getMaxFPOffset' data-use='c' data-ref="_ZL14getMaxFPOffsetRKN4llvm8FunctionERKNS_15ARMFunctionInfoE">getMaxFPOffset</a>(<a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>(), *<a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>) &lt;= <a class="local col6 ref" href="#116FPOffset" title='FPOffset' data-ref="116FPOffset">FPOffset</a> &amp;&amp;</td></tr>
<tr><th id="464">464</th><td>           <q>"Max FP estimation is wrong"</q>);</td></tr>
<tr><th id="465">465</th><td>    <a class="local col5 ref" href="#115FramePtrOffsetInPush" title='FramePtrOffsetInPush' data-ref="115FramePtrOffsetInPush">FramePtrOffsetInPush</a> = <a class="local col6 ref" href="#116FPOffset" title='FPOffset' data-ref="116FPOffset">FPOffset</a> + <a class="local col1 ref" href="#91ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="91ArgRegsSaveSize">ArgRegsSaveSize</a>;</td></tr>
<tr><th id="466">466</th><td>    <a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo22setFramePtrSpillOffsetEj" title='llvm::ARMFunctionInfo::setFramePtrSpillOffset' data-ref="_ZN4llvm15ARMFunctionInfo22setFramePtrSpillOffsetEj">setFramePtrSpillOffset</a>(<a class="local col1 ref" href="#81MFI" title='MFI' data-ref="81MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col9 ref" href="#99FramePtrSpillFI" title='FramePtrSpillFI' data-ref="99FramePtrSpillFI">FramePtrSpillFI</a>) +</td></tr>
<tr><th id="467">467</th><td>                                <a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a>);</td></tr>
<tr><th id="468">468</th><td>  }</td></tr>
<tr><th id="469">469</th><td>  <a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo28setGPRCalleeSavedArea1OffsetEj" title='llvm::ARMFunctionInfo::setGPRCalleeSavedArea1Offset' data-ref="_ZN4llvm15ARMFunctionInfo28setGPRCalleeSavedArea1OffsetEj">setGPRCalleeSavedArea1Offset</a>(<a class="local col0 ref" href="#110GPRCS1Offset" title='GPRCS1Offset' data-ref="110GPRCS1Offset">GPRCS1Offset</a>);</td></tr>
<tr><th id="470">470</th><td>  <a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo28setGPRCalleeSavedArea2OffsetEj" title='llvm::ARMFunctionInfo::setGPRCalleeSavedArea2Offset' data-ref="_ZN4llvm15ARMFunctionInfo28setGPRCalleeSavedArea2OffsetEj">setGPRCalleeSavedArea2Offset</a>(<a class="local col1 ref" href="#111GPRCS2Offset" title='GPRCS2Offset' data-ref="111GPRCS2Offset">GPRCS2Offset</a>);</td></tr>
<tr><th id="471">471</th><td>  <a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo27setDPRCalleeSavedAreaOffsetEj" title='llvm::ARMFunctionInfo::setDPRCalleeSavedAreaOffset' data-ref="_ZN4llvm15ARMFunctionInfo27setDPRCalleeSavedAreaOffsetEj">setDPRCalleeSavedAreaOffset</a>(<a class="local col4 ref" href="#114DPRCSOffset" title='DPRCSOffset' data-ref="114DPRCSOffset">DPRCSOffset</a>);</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <i>// Move past area 2.</i></td></tr>
<tr><th id="474">474</th><td>  <b>if</b> (<a class="local col7 ref" href="#97GPRCS2Size" title='GPRCS2Size' data-ref="97GPRCS2Size">GPRCS2Size</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="475">475</th><td>    <a class="local col9 ref" href="#109GPRCS2Push" title='GPRCS2Push' data-ref="109GPRCS2Push">GPRCS2Push</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#107LastPush" title='LastPush' data-ref="107LastPush">LastPush</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col0 ref" href="#80MBBI" title='MBBI' data-ref="80MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="476">476</th><td>    <a class="local col1 ref" href="#101DefCFAOffsetCandidates" title='DefCFAOffsetCandidates' data-ref="101DefCFAOffsetCandidates">DefCFAOffsetCandidates</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119StackAdjustingInsts7addInstEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" title='(anonymous namespace)::StackAdjustingInsts::addInst' data-use='c' data-ref="_ZN12_GLOBAL__N_119StackAdjustingInsts7addInstEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">addInst</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#107LastPush" title='LastPush' data-ref="107LastPush">LastPush</a>, <a class="local col7 ref" href="#97GPRCS2Size" title='GPRCS2Size' data-ref="97GPRCS2Size">GPRCS2Size</a>);</td></tr>
<tr><th id="477">477</th><td>  }</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <i>// Prolog/epilog inserter assumes we correctly align DPRs on the stack, so our</i></td></tr>
<tr><th id="480">480</th><td><i>  // .cfi_offset operations will reflect that.</i></td></tr>
<tr><th id="481">481</th><td>  <b>if</b> (<a class="local col3 ref" href="#113DPRGapSize" title='DPRGapSize' data-ref="113DPRGapSize">DPRGapSize</a>) {</td></tr>
<tr><th id="482">482</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DPRGapSize == 4 &amp;&amp; &quot;unexpected alignment requirements for DPRs&quot;) ? void (0) : __assert_fail (&quot;DPRGapSize == 4 &amp;&amp; \&quot;unexpected alignment requirements for DPRs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 482, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#113DPRGapSize" title='DPRGapSize' data-ref="113DPRGapSize">DPRGapSize</a> == <var>4</var> &amp;&amp; <q>"unexpected alignment requirements for DPRs"</q>);</td></tr>
<tr><th id="483">483</th><td>    <b>if</b> (<a class="local col7 ref" href="#107LastPush" title='LastPush' data-ref="107LastPush">LastPush</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#79MBB" title='MBB' data-ref="79MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="484">484</th><td>        <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj" title='llvm::tryFoldSPUpdateIntoPushPop' data-ref="_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj">tryFoldSPUpdateIntoPushPop</a>(<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>, <span class='refarg'><a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a></span>, &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#107LastPush" title='LastPush' data-ref="107LastPush">LastPush</a>, <a class="local col3 ref" href="#113DPRGapSize" title='DPRGapSize' data-ref="113DPRGapSize">DPRGapSize</a>))</td></tr>
<tr><th id="485">485</th><td>      <a class="local col1 ref" href="#101DefCFAOffsetCandidates" title='DefCFAOffsetCandidates' data-ref="101DefCFAOffsetCandidates">DefCFAOffsetCandidates</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119StackAdjustingInsts13addExtraBytesEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::StackAdjustingInsts::addExtraBytes' data-use='c' data-ref="_ZN12_GLOBAL__N_119StackAdjustingInsts13addExtraBytesEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">addExtraBytes</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#107LastPush" title='LastPush' data-ref="107LastPush">LastPush</a>, <a class="local col3 ref" href="#113DPRGapSize" title='DPRGapSize' data-ref="113DPRGapSize">DPRGapSize</a>);</td></tr>
<tr><th id="486">486</th><td>    <b>else</b> {</td></tr>
<tr><th id="487">487</th><td>      <a class="tu ref" href="#_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj" title='emitSPUpdate' data-use='c' data-ref="_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj">emitSPUpdate</a>(<a class="local col9 ref" href="#89isARM" title='isARM' data-ref="89isARM">isARM</a>, <span class='refarg'><a class="local col9 ref" href="#79MBB" title='MBB' data-ref="79MBB">MBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#80MBBI" title='MBBI' data-ref="80MBBI">MBBI</a></span>, <a class="local col4 ref" href="#94dl" title='dl' data-ref="94dl">dl</a>, <a class="local col8 ref" href="#88TII" title='TII' data-ref="88TII">TII</a>, -<a class="local col3 ref" href="#113DPRGapSize" title='DPRGapSize' data-ref="113DPRGapSize">DPRGapSize</a>,</td></tr>
<tr><th id="488">488</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FrameSetup" title='llvm::MachineInstr::MIFlag::FrameSetup' data-ref="llvm::MachineInstr::MIFlag::FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="489">489</th><td>      <a class="local col1 ref" href="#101DefCFAOffsetCandidates" title='DefCFAOffsetCandidates' data-ref="101DefCFAOffsetCandidates">DefCFAOffsetCandidates</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119StackAdjustingInsts7addInstEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" title='(anonymous namespace)::StackAdjustingInsts::addInst' data-use='c' data-ref="_ZN12_GLOBAL__N_119StackAdjustingInsts7addInstEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">addInst</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#80MBBI" title='MBBI' data-ref="80MBBI">MBBI</a>), <a class="local col3 ref" href="#113DPRGapSize" title='DPRGapSize' data-ref="113DPRGapSize">DPRGapSize</a>);</td></tr>
<tr><th id="490">490</th><td>    }</td></tr>
<tr><th id="491">491</th><td>  }</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <i>// Move past area 3.</i></td></tr>
<tr><th id="494">494</th><td>  <b>if</b> (<a class="local col8 ref" href="#98DPRCSSize" title='DPRCSSize' data-ref="98DPRCSSize">DPRCSSize</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="495">495</th><td>    <i>// Since vpush register list cannot have gaps, there may be multiple vpush</i></td></tr>
<tr><th id="496">496</th><td><i>    // instructions in the prologue.</i></td></tr>
<tr><th id="497">497</th><td>    <b>while</b> (MBBI != MBB.end() &amp;&amp; MBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;VSTMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDDB_UPD</span>) {</td></tr>
<tr><th id="498">498</th><td>      DefCFAOffsetCandidates.addInst(MBBI, sizeOfSPAdjustment(*MBBI));</td></tr>
<tr><th id="499">499</th><td>      LastPush = MBBI++;</td></tr>
<tr><th id="500">500</th><td>    }</td></tr>
<tr><th id="501">501</th><td>  }</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <i>// Move past the aligned DPRCS2 area.</i></td></tr>
<tr><th id="504">504</th><td>  <b>if</b> (<a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo23getNumAlignedDPRCS2RegsEv" title='llvm::ARMFunctionInfo::getNumAlignedDPRCS2Regs' data-ref="_ZNK4llvm15ARMFunctionInfo23getNumAlignedDPRCS2RegsEv">getNumAlignedDPRCS2Regs</a>() &gt; <var>0</var>) {</td></tr>
<tr><th id="505">505</th><td>    <a class="local col0 ref" href="#80MBBI" title='MBBI' data-ref="80MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu ref" href="#_ZL23skipAlignedDPRCS2SpillsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='skipAlignedDPRCS2Spills' data-use='c' data-ref="_ZL23skipAlignedDPRCS2SpillsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">skipAlignedDPRCS2Spills</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#80MBBI" title='MBBI' data-ref="80MBBI">MBBI</a>, <a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo23getNumAlignedDPRCS2RegsEv" title='llvm::ARMFunctionInfo::getNumAlignedDPRCS2Regs' data-ref="_ZNK4llvm15ARMFunctionInfo23getNumAlignedDPRCS2RegsEv">getNumAlignedDPRCS2Regs</a>());</td></tr>
<tr><th id="506">506</th><td>    <i>// The code inserted by emitAlignedDPRCS2Spills realigns the stack, and</i></td></tr>
<tr><th id="507">507</th><td><i>    // leaves the stack pointer pointing to the DPRCS2 area.</i></td></tr>
<tr><th id="508">508</th><td><i>    //</i></td></tr>
<tr><th id="509">509</th><td><i>    // Adjust NumBytes to represent the stack slots below the DPRCS2 area.</i></td></tr>
<tr><th id="510">510</th><td>    <a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a> += <a class="local col1 ref" href="#81MFI" title='MFI' data-ref="81MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col0 ref" href="#100D8SpillFI" title='D8SpillFI' data-ref="100D8SpillFI">D8SpillFI</a>);</td></tr>
<tr><th id="511">511</th><td>  } <b>else</b></td></tr>
<tr><th id="512">512</th><td>    <a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a> = <a class="local col4 ref" href="#114DPRCSOffset" title='DPRCSOffset' data-ref="114DPRCSOffset">DPRCSOffset</a>;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <b>if</b> (<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" title='llvm::ARMSubtarget::isTargetWindows' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv">isTargetWindows</a>() &amp;&amp; <a class="tu ref" href="#_ZL25WindowsRequiresStackProbeRKN4llvm15MachineFunctionEm" title='WindowsRequiresStackProbe' data-use='c' data-ref="_ZL25WindowsRequiresStackProbeRKN4llvm15MachineFunctionEm">WindowsRequiresStackProbe</a>(<a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>, <a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a>)) {</td></tr>
<tr><th id="515">515</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="117NumWords" title='NumWords' data-type='uint32_t' data-ref="117NumWords">NumWords</dfn> = <a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a> &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>    <b>if</b> (NumWords &lt; <var>65536</var>)</td></tr>
<tr><th id="518">518</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;t2MOVi16&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi16</span>), ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="519">519</th><td>          .addImm(NumWords)</td></tr>
<tr><th id="520">520</th><td>          .setMIFlags(MachineInstr::FrameSetup)</td></tr>
<tr><th id="521">521</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="522">522</th><td>    <b>else</b></td></tr>
<tr><th id="523">523</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;t2MOVi32imm&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi32imm</span>), ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="524">524</th><td>        .addImm(NumWords)</td></tr>
<tr><th id="525">525</th><td>        .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>    <b>switch</b> (<a class="local col5 ref" href="#85TM" title='TM' data-ref="85TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>()) {</td></tr>
<tr><th id="528">528</th><td>    <b>case</b> <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Tiny" title='llvm::CodeModel::Model::Tiny' data-ref="llvm::CodeModel::Model::Tiny">Tiny</a>:</td></tr>
<tr><th id="529">529</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Tiny code model not available on ARM.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 529)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Tiny code model not available on ARM."</q>);</td></tr>
<tr><th id="530">530</th><td>    <b>case</b> <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a>:</td></tr>
<tr><th id="531">531</th><td>    <b>case</b> <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Medium" title='llvm::CodeModel::Model::Medium' data-ref="llvm::CodeModel::Model::Medium">Medium</a>:</td></tr>
<tr><th id="532">532</th><td>    <b>case</b> <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Kernel" title='llvm::CodeModel::Model::Kernel' data-ref="llvm::CodeModel::Model::Kernel">Kernel</a>:</td></tr>
<tr><th id="533">533</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tBL&apos; in namespace &apos;llvm::ARM&apos;">tBL</span>))</td></tr>
<tr><th id="534">534</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="535">535</th><td>          .addExternalSymbol(<q>"__chkstk"</q>)</td></tr>
<tr><th id="536">536</th><td>          .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, RegState::Implicit)</td></tr>
<tr><th id="537">537</th><td>          .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="538">538</th><td>      <b>break</b>;</td></tr>
<tr><th id="539">539</th><td>    <b>case</b> <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Large" title='llvm::CodeModel::Model::Large' data-ref="llvm::CodeModel::Model::Large">Large</a>:</td></tr>
<tr><th id="540">540</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;t2MOVi32imm&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi32imm</span>), ARM::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::ARM&apos;">R12</span>)</td></tr>
<tr><th id="541">541</th><td>        .addExternalSymbol(<q>"__chkstk"</q>)</td></tr>
<tr><th id="542">542</th><td>        .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tBLXr&apos; in namespace &apos;llvm::ARM&apos;">tBLXr</span>))</td></tr>
<tr><th id="545">545</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="546">546</th><td>          .addReg(ARM::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::ARM&apos;">R12</span>, RegState::Kill)</td></tr>
<tr><th id="547">547</th><td>          .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, RegState::Implicit)</td></tr>
<tr><th id="548">548</th><td>          .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="549">549</th><td>      <b>break</b>;</td></tr>
<tr><th id="550">550</th><td>    }</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>    BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;t2SUBrr&apos; in namespace &apos;llvm::ARM&apos;">t2SUBrr</span>), ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="553">553</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, RegState::Kill)</td></tr>
<tr><th id="554">554</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, RegState::Kill)</td></tr>
<tr><th id="555">555</th><td>        .setMIFlags(MachineInstr::FrameSetup)</td></tr>
<tr><th id="556">556</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="557">557</th><td>        .add(condCodeOp());</td></tr>
<tr><th id="558">558</th><td>    <a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a> = <var>0</var>;</td></tr>
<tr><th id="559">559</th><td>  }</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>  <b>if</b> (<a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a>) {</td></tr>
<tr><th id="562">562</th><td>    <i>// Adjust SP after all the callee-save spills.</i></td></tr>
<tr><th id="563">563</th><td>    <b>if</b> (<a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo23getNumAlignedDPRCS2RegsEv" title='llvm::ARMFunctionInfo::getNumAlignedDPRCS2Regs' data-ref="_ZNK4llvm15ARMFunctionInfo23getNumAlignedDPRCS2RegsEv">getNumAlignedDPRCS2Regs</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="564">564</th><td>        <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj" title='llvm::tryFoldSPUpdateIntoPushPop' data-ref="_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj">tryFoldSPUpdateIntoPushPop</a>(<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>, <span class='refarg'><a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a></span>, &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#107LastPush" title='LastPush' data-ref="107LastPush">LastPush</a>, <a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a>))</td></tr>
<tr><th id="565">565</th><td>      <a class="local col1 ref" href="#101DefCFAOffsetCandidates" title='DefCFAOffsetCandidates' data-ref="101DefCFAOffsetCandidates">DefCFAOffsetCandidates</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119StackAdjustingInsts13addExtraBytesEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::StackAdjustingInsts::addExtraBytes' data-use='c' data-ref="_ZN12_GLOBAL__N_119StackAdjustingInsts13addExtraBytesEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">addExtraBytes</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#107LastPush" title='LastPush' data-ref="107LastPush">LastPush</a>, <a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a>);</td></tr>
<tr><th id="566">566</th><td>    <b>else</b> {</td></tr>
<tr><th id="567">567</th><td>      <a class="tu ref" href="#_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj" title='emitSPUpdate' data-use='c' data-ref="_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj">emitSPUpdate</a>(<a class="local col9 ref" href="#89isARM" title='isARM' data-ref="89isARM">isARM</a>, <span class='refarg'><a class="local col9 ref" href="#79MBB" title='MBB' data-ref="79MBB">MBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#80MBBI" title='MBBI' data-ref="80MBBI">MBBI</a></span>, <a class="local col4 ref" href="#94dl" title='dl' data-ref="94dl">dl</a>, <a class="local col8 ref" href="#88TII" title='TII' data-ref="88TII">TII</a>, -<a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a>,</td></tr>
<tr><th id="568">568</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FrameSetup" title='llvm::MachineInstr::MIFlag::FrameSetup' data-ref="llvm::MachineInstr::MIFlag::FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="569">569</th><td>      <a class="local col1 ref" href="#101DefCFAOffsetCandidates" title='DefCFAOffsetCandidates' data-ref="101DefCFAOffsetCandidates">DefCFAOffsetCandidates</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119StackAdjustingInsts7addInstEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" title='(anonymous namespace)::StackAdjustingInsts::addInst' data-use='c' data-ref="_ZN12_GLOBAL__N_119StackAdjustingInsts7addInstEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">addInst</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#80MBBI" title='MBBI' data-ref="80MBBI">MBBI</a>), <a class="local col2 ref" href="#92NumBytes" title='NumBytes' data-ref="92NumBytes">NumBytes</a>);</td></tr>
<tr><th id="570">570</th><td>    }</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>    <b>if</b> (<a class="local col2 ref" href="#102HasFP" title='HasFP' data-ref="102HasFP">HasFP</a> &amp;&amp; <a class="local col9 ref" href="#89isARM" title='isARM' data-ref="89isARM">isARM</a>)</td></tr>
<tr><th id="573">573</th><td>      <i>// Restore from fp only in ARM mode: e.g. sub sp, r7, #24</i></td></tr>
<tr><th id="574">574</th><td><i>      // Note it's not safe to do this in Thumb2 mode because it would have</i></td></tr>
<tr><th id="575">575</th><td><i>      // taken two instructions:</i></td></tr>
<tr><th id="576">576</th><td><i>      // mov sp, r7</i></td></tr>
<tr><th id="577">577</th><td><i>      // sub sp, #24</i></td></tr>
<tr><th id="578">578</th><td><i>      // If an interrupt is taken between the two instructions, then sp is in</i></td></tr>
<tr><th id="579">579</th><td><i>      // an inconsistent state (pointing to the middle of callee-saved area).</i></td></tr>
<tr><th id="580">580</th><td><i>      // The interrupt handler can end up clobbering the registers.</i></td></tr>
<tr><th id="581">581</th><td>      <a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo24setShouldRestoreSPFromFPEb" title='llvm::ARMFunctionInfo::setShouldRestoreSPFromFP' data-ref="_ZN4llvm15ARMFunctionInfo24setShouldRestoreSPFromFPEb">setShouldRestoreSPFromFP</a>(<b>true</b>);</td></tr>
<tr><th id="582">582</th><td>  }</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <i>// Set FP to point to the stack slot that contains the previous FP.</i></td></tr>
<tr><th id="585">585</th><td><i>  // For iOS, FP is R7, which has now been stored in spill area 1.</i></td></tr>
<tr><th id="586">586</th><td><i>  // Otherwise, if this is not iOS, all the callee-saved registers go</i></td></tr>
<tr><th id="587">587</th><td><i>  // into spill area 1, including the FP in R11.  In either case, it</i></td></tr>
<tr><th id="588">588</th><td><i>  // is in area one and the adjustment needs to take place just after</i></td></tr>
<tr><th id="589">589</th><td><i>  // that push.</i></td></tr>
<tr><th id="590">590</th><td>  <b>if</b> (<a class="local col2 ref" href="#102HasFP" title='HasFP' data-ref="102HasFP">HasFP</a>) {</td></tr>
<tr><th id="591">591</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="118AfterPush" title='AfterPush' data-type='MachineBasicBlock::iterator' data-ref="118AfterPush">AfterPush</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#108GPRCS1Push" title='GPRCS1Push' data-ref="108GPRCS1Push">GPRCS1Push</a>);</td></tr>
<tr><th id="592">592</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="119PushSize" title='PushSize' data-type='unsigned int' data-ref="119PushSize">PushSize</dfn> = <a class="tu ref" href="#_ZL18sizeOfSPAdjustmentRKN4llvm12MachineInstrE" title='sizeOfSPAdjustment' data-use='c' data-ref="_ZL18sizeOfSPAdjustmentRKN4llvm12MachineInstrE">sizeOfSPAdjustment</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#108GPRCS1Push" title='GPRCS1Push' data-ref="108GPRCS1Push">GPRCS1Push</a>);</td></tr>
<tr><th id="593">593</th><td>    emitRegPlusImmediate(!AFI-&gt;isThumbFunction(), MBB, AfterPush,</td></tr>
<tr><th id="594">594</th><td>                         dl, TII, FramePtr, ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>,</td></tr>
<tr><th id="595">595</th><td>                         PushSize + FramePtrOffsetInPush,</td></tr>
<tr><th id="596">596</th><td>                         MachineInstr::FrameSetup);</td></tr>
<tr><th id="597">597</th><td>    <b>if</b> (<a class="local col5 ref" href="#115FramePtrOffsetInPush" title='FramePtrOffsetInPush' data-ref="115FramePtrOffsetInPush">FramePtrOffsetInPush</a> + <a class="local col9 ref" href="#119PushSize" title='PushSize' data-ref="119PushSize">PushSize</a> != <var>0</var>) {</td></tr>
<tr><th id="598">598</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="120CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="120CFIIndex">CFIIndex</dfn> = <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createDefCfaEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createDefCfa' data-ref="_ZN4llvm16MCCFIInstruction12createDefCfaEPNS_8MCSymbolEji">createDefCfa</a>(</td></tr>
<tr><th id="599">599</th><td>          <b>nullptr</b>, <a class="local col6 ref" href="#86MRI" title='MRI' data-ref="86MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col5 ref" href="#95FramePtr" title='FramePtr' data-ref="95FramePtr">FramePtr</a>, <b>true</b>),</td></tr>
<tr><th id="600">600</th><td>          -(<a class="local col1 ref" href="#91ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="91ArgRegsSaveSize">ArgRegsSaveSize</a> - <a class="local col5 ref" href="#115FramePtrOffsetInPush" title='FramePtrOffsetInPush' data-ref="115FramePtrOffsetInPush">FramePtrOffsetInPush</a>)));</td></tr>
<tr><th id="601">601</th><td>      BuildMI(MBB, AfterPush, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="602">602</th><td>          .addCFIIndex(CFIIndex)</td></tr>
<tr><th id="603">603</th><td>          .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="604">604</th><td>    } <b>else</b> {</td></tr>
<tr><th id="605">605</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="121CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="121CFIIndex">CFIIndex</dfn> =</td></tr>
<tr><th id="606">606</th><td>          <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction20createDefCfaRegisterEPNS_8MCSymbolEj" title='llvm::MCCFIInstruction::createDefCfaRegister' data-ref="_ZN4llvm16MCCFIInstruction20createDefCfaRegisterEPNS_8MCSymbolEj">createDefCfaRegister</a>(</td></tr>
<tr><th id="607">607</th><td>              <b>nullptr</b>, <a class="local col6 ref" href="#86MRI" title='MRI' data-ref="86MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col5 ref" href="#95FramePtr" title='FramePtr' data-ref="95FramePtr">FramePtr</a>, <b>true</b>)));</td></tr>
<tr><th id="608">608</th><td>      BuildMI(MBB, AfterPush, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="609">609</th><td>          .addCFIIndex(CFIIndex)</td></tr>
<tr><th id="610">610</th><td>          .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="611">611</th><td>    }</td></tr>
<tr><th id="612">612</th><td>  }</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>  <i>// Now that the prologue's actual instructions are finalised, we can insert</i></td></tr>
<tr><th id="615">615</th><td><i>  // the necessary DWARF cf instructions to describe the situation. Start by</i></td></tr>
<tr><th id="616">616</th><td><i>  // recording where each register ended up:</i></td></tr>
<tr><th id="617">617</th><td>  <b>if</b> (<a class="local col6 ref" href="#96GPRCS1Size" title='GPRCS1Size' data-ref="96GPRCS1Size">GPRCS1Size</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="618">618</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="122Pos" title='Pos' data-type='MachineBasicBlock::iterator' data-ref="122Pos">Pos</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#108GPRCS1Push" title='GPRCS1Push' data-ref="108GPRCS1Push">GPRCS1Push</a>);</td></tr>
<tr><th id="619">619</th><td>    <em>int</em> <dfn class="local col3 decl" id="123CFIIndex" title='CFIIndex' data-type='int' data-ref="123CFIIndex">CFIIndex</dfn>;</td></tr>
<tr><th id="620">620</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="124Entry" title='Entry' data-type='const llvm::CalleeSavedInfo &amp;' data-ref="124Entry">Entry</dfn> : <a class="local col3 ref" href="#93CSI" title='CSI' data-ref="93CSI">CSI</a>) {</td></tr>
<tr><th id="621">621</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="125Reg" title='Reg' data-type='unsigned int' data-ref="125Reg">Reg</dfn> = <a class="local col4 ref" href="#124Entry" title='Entry' data-ref="124Entry">Entry</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="622">622</th><td>      <em>int</em> <dfn class="local col6 decl" id="126FI" title='FI' data-type='int' data-ref="126FI">FI</dfn> = <a class="local col4 ref" href="#124Entry" title='Entry' data-ref="124Entry">Entry</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="623">623</th><td>      <b>switch</b> (<a class="local col5 ref" href="#125Reg" title='Reg' data-ref="125Reg">Reg</a>) {</td></tr>
<tr><th id="624">624</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::ARM&apos;">R8</span>:</td></tr>
<tr><th id="625">625</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::ARM&apos;">R9</span>:</td></tr>
<tr><th id="626">626</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::ARM&apos;">R10</span>:</td></tr>
<tr><th id="627">627</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::ARM&apos;">R11</span>:</td></tr>
<tr><th id="628">628</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::ARM&apos;">R12</span>:</td></tr>
<tr><th id="629">629</th><td>        <b>if</b> (STI.splitFramePushPop(MF))</td></tr>
<tr><th id="630">630</th><td>          <b>break</b>;</td></tr>
<tr><th id="631">631</th><td>        <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="632">632</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::ARM&apos;">R0</span>:</td></tr>
<tr><th id="633">633</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::ARM&apos;">R1</span>:</td></tr>
<tr><th id="634">634</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::ARM&apos;">R2</span>:</td></tr>
<tr><th id="635">635</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R3&apos; in namespace &apos;llvm::ARM&apos;">R3</span>:</td></tr>
<tr><th id="636">636</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>:</td></tr>
<tr><th id="637">637</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R5&apos; in namespace &apos;llvm::ARM&apos;">R5</span>:</td></tr>
<tr><th id="638">638</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::ARM&apos;">R6</span>:</td></tr>
<tr><th id="639">639</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span>:</td></tr>
<tr><th id="640">640</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>:</td></tr>
<tr><th id="641">641</th><td>        CFIIndex = MF.addFrameInst(MCCFIInstruction::createOffset(</td></tr>
<tr><th id="642">642</th><td>            <b>nullptr</b>, MRI-&gt;getDwarfRegNum(Reg, <b>true</b>), MFI.getObjectOffset(FI)));</td></tr>
<tr><th id="643">643</th><td>        BuildMI(MBB, Pos, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="644">644</th><td>            .addCFIIndex(CFIIndex)</td></tr>
<tr><th id="645">645</th><td>            .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="646">646</th><td>        <b>break</b>;</td></tr>
<tr><th id="647">647</th><td>      }</td></tr>
<tr><th id="648">648</th><td>    }</td></tr>
<tr><th id="649">649</th><td>  }</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>  <b>if</b> (<a class="local col7 ref" href="#97GPRCS2Size" title='GPRCS2Size' data-ref="97GPRCS2Size">GPRCS2Size</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="652">652</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="127Pos" title='Pos' data-type='MachineBasicBlock::iterator' data-ref="127Pos">Pos</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#109GPRCS2Push" title='GPRCS2Push' data-ref="109GPRCS2Push">GPRCS2Push</a>);</td></tr>
<tr><th id="653">653</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="128Entry" title='Entry' data-type='const llvm::CalleeSavedInfo &amp;' data-ref="128Entry">Entry</dfn> : <a class="local col3 ref" href="#93CSI" title='CSI' data-ref="93CSI">CSI</a>) {</td></tr>
<tr><th id="654">654</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="129Reg" title='Reg' data-type='unsigned int' data-ref="129Reg">Reg</dfn> = <a class="local col8 ref" href="#128Entry" title='Entry' data-ref="128Entry">Entry</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="655">655</th><td>      <em>int</em> <dfn class="local col0 decl" id="130FI" title='FI' data-type='int' data-ref="130FI">FI</dfn> = <a class="local col8 ref" href="#128Entry" title='Entry' data-ref="128Entry">Entry</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="656">656</th><td>      <b>switch</b> (<a class="local col9 ref" href="#129Reg" title='Reg' data-ref="129Reg">Reg</a>) {</td></tr>
<tr><th id="657">657</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::ARM&apos;">R8</span>:</td></tr>
<tr><th id="658">658</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::ARM&apos;">R9</span>:</td></tr>
<tr><th id="659">659</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::ARM&apos;">R10</span>:</td></tr>
<tr><th id="660">660</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::ARM&apos;">R11</span>:</td></tr>
<tr><th id="661">661</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::ARM&apos;">R12</span>:</td></tr>
<tr><th id="662">662</th><td>        <b>if</b> (STI.splitFramePushPop(MF)) {</td></tr>
<tr><th id="663">663</th><td>          <em>unsigned</em> DwarfReg =  MRI-&gt;getDwarfRegNum(Reg, <b>true</b>);</td></tr>
<tr><th id="664">664</th><td>          <em>unsigned</em> Offset = MFI.getObjectOffset(FI);</td></tr>
<tr><th id="665">665</th><td>          <em>unsigned</em> CFIIndex = MF.addFrameInst(</td></tr>
<tr><th id="666">666</th><td>              MCCFIInstruction::createOffset(<b>nullptr</b>, DwarfReg, Offset));</td></tr>
<tr><th id="667">667</th><td>          BuildMI(MBB, Pos, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="668">668</th><td>              .addCFIIndex(CFIIndex)</td></tr>
<tr><th id="669">669</th><td>              .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="670">670</th><td>        }</td></tr>
<tr><th id="671">671</th><td>        <b>break</b>;</td></tr>
<tr><th id="672">672</th><td>      }</td></tr>
<tr><th id="673">673</th><td>    }</td></tr>
<tr><th id="674">674</th><td>  }</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <b>if</b> (<a class="local col8 ref" href="#98DPRCSSize" title='DPRCSSize' data-ref="98DPRCSSize">DPRCSSize</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="677">677</th><td>    <i>// Since vpush register list cannot have gaps, there may be multiple vpush</i></td></tr>
<tr><th id="678">678</th><td><i>    // instructions in the prologue.</i></td></tr>
<tr><th id="679">679</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="131Pos" title='Pos' data-type='MachineBasicBlock::iterator' data-ref="131Pos">Pos</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#107LastPush" title='LastPush' data-ref="107LastPush">LastPush</a>);</td></tr>
<tr><th id="680">680</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="132Entry" title='Entry' data-type='const llvm::CalleeSavedInfo &amp;' data-ref="132Entry">Entry</dfn> : <a class="local col3 ref" href="#93CSI" title='CSI' data-ref="93CSI">CSI</a>) {</td></tr>
<tr><th id="681">681</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="133Reg" title='Reg' data-type='unsigned int' data-ref="133Reg">Reg</dfn> = <a class="local col2 ref" href="#132Entry" title='Entry' data-ref="132Entry">Entry</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="682">682</th><td>      <em>int</em> <dfn class="local col4 decl" id="134FI" title='FI' data-type='int' data-ref="134FI">FI</dfn> = <a class="local col2 ref" href="#132Entry" title='Entry' data-ref="132Entry">Entry</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="683">683</th><td>      <b>if</b> ((Reg &gt;= ARM::<span class='error' title="no member named &apos;D0&apos; in namespace &apos;llvm::ARM&apos;">D0</span> &amp;&amp; Reg &lt;= ARM::<span class='error' title="no member named &apos;D31&apos; in namespace &apos;llvm::ARM&apos;">D31</span>) &amp;&amp;</td></tr>
<tr><th id="684">684</th><td>          (Reg &lt; ARM::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::ARM&apos;">D8</span> || Reg &gt;= ARM::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::ARM&apos;">D8</span> + AFI-&gt;getNumAlignedDPRCS2Regs())) {</td></tr>
<tr><th id="685">685</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="135DwarfReg" title='DwarfReg' data-type='unsigned int' data-ref="135DwarfReg">DwarfReg</dfn> = <a class="local col6 ref" href="#86MRI" title='MRI' data-ref="86MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col3 ref" href="#133Reg" title='Reg' data-ref="133Reg">Reg</a>, <b>true</b>);</td></tr>
<tr><th id="686">686</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="136Offset" title='Offset' data-type='unsigned int' data-ref="136Offset">Offset</dfn> = <a class="local col1 ref" href="#81MFI" title='MFI' data-ref="81MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col4 ref" href="#134FI" title='FI' data-ref="134FI">FI</a>);</td></tr>
<tr><th id="687">687</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="137CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="137CFIIndex">CFIIndex</dfn> = <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(</td></tr>
<tr><th id="688">688</th><td>            <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(<b>nullptr</b>, <a class="local col5 ref" href="#135DwarfReg" title='DwarfReg' data-ref="135DwarfReg">DwarfReg</a>, <a class="local col6 ref" href="#136Offset" title='Offset' data-ref="136Offset">Offset</a>));</td></tr>
<tr><th id="689">689</th><td>        BuildMI(MBB, Pos, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="690">690</th><td>            .addCFIIndex(CFIIndex)</td></tr>
<tr><th id="691">691</th><td>            .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="692">692</th><td>      }</td></tr>
<tr><th id="693">693</th><td>    }</td></tr>
<tr><th id="694">694</th><td>  }</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>  <i>// Now we can emit descriptions of where the canonical frame address was</i></td></tr>
<tr><th id="697">697</th><td><i>  // throughout the process. If we have a frame pointer, it takes over the job</i></td></tr>
<tr><th id="698">698</th><td><i>  // half-way through, so only the first few .cfi_def_cfa_offset instructions</i></td></tr>
<tr><th id="699">699</th><td><i>  // actually get emitted.</i></td></tr>
<tr><th id="700">700</th><td>  <a class="local col1 ref" href="#101DefCFAOffsetCandidates" title='DefCFAOffsetCandidates' data-ref="101DefCFAOffsetCandidates">DefCFAOffsetCandidates</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119StackAdjustingInsts17emitDefCFAOffsetsERN4llvm17MachineBasicBlockERKNS1_8DebugLocERKNS1_16ARMBaseInstrInfoEb" title='(anonymous namespace)::StackAdjustingInsts::emitDefCFAOffsets' data-use='c' data-ref="_ZN12_GLOBAL__N_119StackAdjustingInsts17emitDefCFAOffsetsERN4llvm17MachineBasicBlockERKNS1_8DebugLocERKNS1_16ARMBaseInstrInfoEb">emitDefCFAOffsets</a>(<span class='refarg'><a class="local col9 ref" href="#79MBB" title='MBB' data-ref="79MBB">MBB</a></span>, <a class="local col4 ref" href="#94dl" title='dl' data-ref="94dl">dl</a>, <a class="local col8 ref" href="#88TII" title='TII' data-ref="88TII">TII</a>, <a class="local col2 ref" href="#102HasFP" title='HasFP' data-ref="102HasFP">HasFP</a>);</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>  <b>if</b> (<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11isTargetELFEv" title='llvm::ARMSubtarget::isTargetELF' data-ref="_ZNK4llvm12ARMSubtarget11isTargetELFEv">isTargetELF</a>() &amp;&amp; <a class="virtual member" href="#_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasFP' data-ref="_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>))</td></tr>
<tr><th id="703">703</th><td>    <a class="local col1 ref" href="#81MFI" title='MFI' data-ref="81MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo19setOffsetAdjustmentEi" title='llvm::MachineFrameInfo::setOffsetAdjustment' data-ref="_ZN4llvm16MachineFrameInfo19setOffsetAdjustmentEi">setOffsetAdjustment</a>(<a class="local col1 ref" href="#81MFI" title='MFI' data-ref="81MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getOffsetAdjustmentEv" title='llvm::MachineFrameInfo::getOffsetAdjustment' data-ref="_ZNK4llvm16MachineFrameInfo19getOffsetAdjustmentEv">getOffsetAdjustment</a>() -</td></tr>
<tr><th id="704">704</th><td>                            <a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo22getFramePtrSpillOffsetEv" title='llvm::ARMFunctionInfo::getFramePtrSpillOffset' data-ref="_ZNK4llvm15ARMFunctionInfo22getFramePtrSpillOffsetEv">getFramePtrSpillOffset</a>());</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>  <a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo26setGPRCalleeSavedArea1SizeEj" title='llvm::ARMFunctionInfo::setGPRCalleeSavedArea1Size' data-ref="_ZN4llvm15ARMFunctionInfo26setGPRCalleeSavedArea1SizeEj">setGPRCalleeSavedArea1Size</a>(<a class="local col6 ref" href="#96GPRCS1Size" title='GPRCS1Size' data-ref="96GPRCS1Size">GPRCS1Size</a>);</td></tr>
<tr><th id="707">707</th><td>  <a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo26setGPRCalleeSavedArea2SizeEj" title='llvm::ARMFunctionInfo::setGPRCalleeSavedArea2Size' data-ref="_ZN4llvm15ARMFunctionInfo26setGPRCalleeSavedArea2SizeEj">setGPRCalleeSavedArea2Size</a>(<a class="local col7 ref" href="#97GPRCS2Size" title='GPRCS2Size' data-ref="97GPRCS2Size">GPRCS2Size</a>);</td></tr>
<tr><th id="708">708</th><td>  <a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo24setDPRCalleeSavedGapSizeEj" title='llvm::ARMFunctionInfo::setDPRCalleeSavedGapSize' data-ref="_ZN4llvm15ARMFunctionInfo24setDPRCalleeSavedGapSizeEj">setDPRCalleeSavedGapSize</a>(<a class="local col3 ref" href="#113DPRGapSize" title='DPRGapSize' data-ref="113DPRGapSize">DPRGapSize</a>);</td></tr>
<tr><th id="709">709</th><td>  <a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo25setDPRCalleeSavedAreaSizeEj" title='llvm::ARMFunctionInfo::setDPRCalleeSavedAreaSize' data-ref="_ZN4llvm15ARMFunctionInfo25setDPRCalleeSavedAreaSizeEj">setDPRCalleeSavedAreaSize</a>(<a class="local col8 ref" href="#98DPRCSSize" title='DPRCSSize' data-ref="98DPRCSSize">DPRCSSize</a>);</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>  <i>// If we need dynamic stack realignment, do it here. Be paranoid and make</i></td></tr>
<tr><th id="712">712</th><td><i>  // sure if we also have VLAs, we have a base pointer for frame access.</i></td></tr>
<tr><th id="713">713</th><td><i>  // If aligned NEON registers were spilled, the stack has already been</i></td></tr>
<tr><th id="714">714</th><td><i>  // realigned.</i></td></tr>
<tr><th id="715">715</th><td>  <b>if</b> (!AFI-&gt;getNumAlignedDPRCS2Regs() &amp;&amp; RegInfo-&gt;<span class='error' title="no member named &apos;needsStackRealignment&apos; in &apos;llvm::ARMBaseRegisterInfo&apos;">needsStackRealignment</span>(MF)) {</td></tr>
<tr><th id="716">716</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="138MaxAlign" title='MaxAlign' data-type='unsigned int' data-ref="138MaxAlign">MaxAlign</dfn> = <a class="local col1 ref" href="#81MFI" title='MFI' data-ref="81MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv" title='llvm::MachineFrameInfo::getMaxAlignment' data-ref="_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv">getMaxAlignment</a>();</td></tr>
<tr><th id="717">717</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!AFI-&gt;isThumb1OnlyFunction()) ? void (0) : __assert_fail (&quot;!AFI-&gt;isThumb1OnlyFunction()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 717, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>());</td></tr>
<tr><th id="718">718</th><td>    <b>if</b> (!<a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>()) {</td></tr>
<tr><th id="719">719</th><td>      emitAligningInstructions(MF, AFI, TII, MBB, MBBI, dl, ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, MaxAlign,</td></tr>
<tr><th id="720">720</th><td>                               <b>false</b>);</td></tr>
<tr><th id="721">721</th><td>    } <b>else</b> {</td></tr>
<tr><th id="722">722</th><td>      <i>// We cannot use sp as source/dest register here, thus we're using r4 to</i></td></tr>
<tr><th id="723">723</th><td><i>      // perform the calculations. We're emitting the following sequence:</i></td></tr>
<tr><th id="724">724</th><td><i>      // mov r4, sp</i></td></tr>
<tr><th id="725">725</th><td><i>      // -- use emitAligningInstructions to produce best sequence to zero</i></td></tr>
<tr><th id="726">726</th><td><i>      // -- out lower bits in r4</i></td></tr>
<tr><th id="727">727</th><td><i>      // mov sp, r4</i></td></tr>
<tr><th id="728">728</th><td><i>      // FIXME: It will be better just to find spare register here.</i></td></tr>
<tr><th id="729">729</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>), ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="730">730</th><td>          .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, RegState::Kill)</td></tr>
<tr><th id="731">731</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="732">732</th><td>      emitAligningInstructions(MF, AFI, TII, MBB, MBBI, dl, ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, MaxAlign,</td></tr>
<tr><th id="733">733</th><td>                               <b>false</b>);</td></tr>
<tr><th id="734">734</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>), ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="735">735</th><td>          .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, RegState::Kill)</td></tr>
<tr><th id="736">736</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="737">737</th><td>    }</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>    <a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo24setShouldRestoreSPFromFPEb" title='llvm::ARMFunctionInfo::setShouldRestoreSPFromFP' data-ref="_ZN4llvm15ARMFunctionInfo24setShouldRestoreSPFromFPEb">setShouldRestoreSPFromFP</a>(<b>true</b>);</td></tr>
<tr><th id="740">740</th><td>  }</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>  <i>// If we need a base pointer, set it up here. It's whatever the value</i></td></tr>
<tr><th id="743">743</th><td><i>  // of the stack pointer is at this point. Any variable size objects</i></td></tr>
<tr><th id="744">744</th><td><i>  // will be allocated after this, so we can still use the base pointer</i></td></tr>
<tr><th id="745">745</th><td><i>  // to reference locals.</i></td></tr>
<tr><th id="746">746</th><td><i>  // FIXME: Clarify FrameSetup flags here.</i></td></tr>
<tr><th id="747">747</th><td>  <b>if</b> (<a class="local col7 ref" href="#87RegInfo" title='RegInfo' data-ref="87RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>)) {</td></tr>
<tr><th id="748">748</th><td>    <b>if</b> (isARM)</td></tr>
<tr><th id="749">749</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;MOVr&apos; in namespace &apos;llvm::ARM&apos;">MOVr</span>), RegInfo-&gt;getBaseRegister())</td></tr>
<tr><th id="750">750</th><td>          .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="751">751</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="752">752</th><td>          .add(condCodeOp());</td></tr>
<tr><th id="753">753</th><td>    <b>else</b></td></tr>
<tr><th id="754">754</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>), RegInfo-&gt;getBaseRegister())</td></tr>
<tr><th id="755">755</th><td>          .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="756">756</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="757">757</th><td>  }</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <i>// If the frame has variable sized objects then the epilogue must restore</i></td></tr>
<tr><th id="760">760</th><td><i>  // the sp from fp. We can assume there's an FP here since hasFP already</i></td></tr>
<tr><th id="761">761</th><td><i>  // checks for hasVarSizedObjects.</i></td></tr>
<tr><th id="762">762</th><td>  <b>if</b> (<a class="local col1 ref" href="#81MFI" title='MFI' data-ref="81MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>())</td></tr>
<tr><th id="763">763</th><td>    <a class="local col2 ref" href="#82AFI" title='AFI' data-ref="82AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo24setShouldRestoreSPFromFPEb" title='llvm::ARMFunctionInfo::setShouldRestoreSPFromFP' data-ref="_ZN4llvm15ARMFunctionInfo24setShouldRestoreSPFromFPEb">setShouldRestoreSPFromFP</a>(<b>true</b>);</td></tr>
<tr><th id="764">764</th><td>}</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td><em>void</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16ARMFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::ARMFrameLowering::emitEpilogue' data-ref="_ZNK4llvm16ARMFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitEpilogue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="139MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="139MF">MF</dfn>,</td></tr>
<tr><th id="767">767</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="140MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="140MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="768">768</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col1 decl" id="141MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="141MFI">MFI</dfn> = <a class="local col9 ref" href="#139MF" title='MF' data-ref="139MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="769">769</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col2 decl" id="142AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="142AFI">AFI</dfn> = <a class="local col9 ref" href="#139MF" title='MF' data-ref="139MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="770">770</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="143RegInfo" title='RegInfo' data-type='const llvm::TargetRegisterInfo *' data-ref="143RegInfo">RegInfo</dfn> = <a class="local col9 ref" href="#139MF" title='MF' data-ref="139MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="771">771</th><td>  <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col4 decl" id="144TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="144TII">TII</dfn> =</td></tr>
<tr><th id="772">772</th><td>      *<span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::ARMBaseInstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> ARMBaseInstrInfo *&gt;(MF.getSubtarget().getInstrInfo());</td></tr>
<tr><th id="773">773</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; &quot;This emitEpilogue does not support Thumb1!&quot;) ? void (0) : __assert_fail (&quot;!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; \&quot;This emitEpilogue does not support Thumb1!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 774, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>() &amp;&amp;</td></tr>
<tr><th id="774">774</th><td>         <q>"This emitEpilogue does not support Thumb1!"</q>);</td></tr>
<tr><th id="775">775</th><td>  <em>bool</em> <dfn class="local col5 decl" id="145isARM" title='isARM' data-type='bool' data-ref="145isARM">isARM</dfn> = !<a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>();</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="146ArgRegsSaveSize" title='ArgRegsSaveSize' data-type='unsigned int' data-ref="146ArgRegsSaveSize">ArgRegsSaveSize</dfn> = <a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv" title='llvm::ARMFunctionInfo::getArgRegsSaveSize' data-ref="_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv">getArgRegsSaveSize</a>();</td></tr>
<tr><th id="778">778</th><td>  <em>int</em> <dfn class="local col7 decl" id="147NumBytes" title='NumBytes' data-type='int' data-ref="147NumBytes">NumBytes</dfn> = (<em>int</em>)<a class="local col1 ref" href="#141MFI" title='MFI' data-ref="141MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="779">779</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="148FramePtr" title='FramePtr' data-type='unsigned int' data-ref="148FramePtr">FramePtr</dfn> = <a class="local col3 ref" href="#143RegInfo" title='RegInfo' data-ref="143RegInfo">RegInfo</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm18TargetRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col9 ref" href="#139MF" title='MF' data-ref="139MF">MF</a>);</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <i>// All calls are tail calls in GHC calling conv, and functions have no</i></td></tr>
<tr><th id="782">782</th><td><i>  // prologue/epilogue.</i></td></tr>
<tr><th id="783">783</th><td>  <b>if</b> (<a class="local col9 ref" href="#139MF" title='MF' data-ref="139MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC">GHC</a>)</td></tr>
<tr><th id="784">784</th><td>    <b>return</b>;</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>  <i>// First put ourselves on the first (from top) terminator instructions.</i></td></tr>
<tr><th id="787">787</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="149MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="149MBBI">MBBI</dfn> = <a class="local col0 ref" href="#140MBB" title='MBB' data-ref="140MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="788">788</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="150dl" title='dl' data-type='llvm::DebugLoc' data-ref="150dl">dl</dfn> = <a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#140MBB" title='MBB' data-ref="140MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>() : <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>  <b>if</b> (!<a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo13hasStackFrameEv" title='llvm::ARMFunctionInfo::hasStackFrame' data-ref="_ZNK4llvm15ARMFunctionInfo13hasStackFrameEv">hasStackFrame</a>()) {</td></tr>
<tr><th id="791">791</th><td>    <b>if</b> (<a class="local col7 ref" href="#147NumBytes" title='NumBytes' data-ref="147NumBytes">NumBytes</a> - <a class="local col6 ref" href="#146ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="146ArgRegsSaveSize">ArgRegsSaveSize</a> != <var>0</var>)</td></tr>
<tr><th id="792">792</th><td>      <a class="tu ref" href="#_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj" title='emitSPUpdate' data-use='c' data-ref="_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj">emitSPUpdate</a>(<a class="local col5 ref" href="#145isARM" title='isARM' data-ref="145isARM">isARM</a>, <span class='refarg'><a class="local col0 ref" href="#140MBB" title='MBB' data-ref="140MBB">MBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a></span>, <a class="local col0 ref" href="#150dl" title='dl' data-ref="150dl">dl</a>, <a class="local col4 ref" href="#144TII" title='TII' data-ref="144TII">TII</a>, <a class="local col7 ref" href="#147NumBytes" title='NumBytes' data-ref="147NumBytes">NumBytes</a> - <a class="local col6 ref" href="#146ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="146ArgRegsSaveSize">ArgRegsSaveSize</a>);</td></tr>
<tr><th id="793">793</th><td>  } <b>else</b> {</td></tr>
<tr><th id="794">794</th><td>    <i>// Unwind MBBI to point to first LDR / VLDRD.</i></td></tr>
<tr><th id="795">795</th><td>    <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col1 decl" id="151CSRegs" title='CSRegs' data-type='const MCPhysReg *' data-ref="151CSRegs">CSRegs</dfn> = <a class="local col3 ref" href="#143RegInfo" title='RegInfo' data-ref="143RegInfo">RegInfo</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</a>(&amp;<a class="local col9 ref" href="#139MF" title='MF' data-ref="139MF">MF</a>);</td></tr>
<tr><th id="796">796</th><td>    <b>if</b> (<a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#140MBB" title='MBB' data-ref="140MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="797">797</th><td>      <b>do</b> {</td></tr>
<tr><th id="798">798</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a>;</td></tr>
<tr><th id="799">799</th><td>      } <b>while</b> (<a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#140MBB" title='MBB' data-ref="140MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() &amp;&amp; <a class="tu ref" href="#_ZL11isCSRestoreRN4llvm12MachineInstrERKNS_16ARMBaseInstrInfoEPKt" title='isCSRestore' data-use='c' data-ref="_ZL11isCSRestoreRN4llvm12MachineInstrERKNS_16ARMBaseInstrInfoEPKt">isCSRestore</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a></span>, <a class="local col4 ref" href="#144TII" title='TII' data-ref="144TII">TII</a>, <a class="local col1 ref" href="#151CSRegs" title='CSRegs' data-ref="151CSRegs">CSRegs</a>));</td></tr>
<tr><th id="800">800</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL11isCSRestoreRN4llvm12MachineInstrERKNS_16ARMBaseInstrInfoEPKt" title='isCSRestore' data-use='c' data-ref="_ZL11isCSRestoreRN4llvm12MachineInstrERKNS_16ARMBaseInstrInfoEPKt">isCSRestore</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a></span>, <a class="local col4 ref" href="#144TII" title='TII' data-ref="144TII">TII</a>, <a class="local col1 ref" href="#151CSRegs" title='CSRegs' data-ref="151CSRegs">CSRegs</a>))</td></tr>
<tr><th id="801">801</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a>;</td></tr>
<tr><th id="802">802</th><td>    }</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td>    <i>// Move SP to start of FP callee save spill area.</i></td></tr>
<tr><th id="805">805</th><td>    <a class="local col7 ref" href="#147NumBytes" title='NumBytes' data-ref="147NumBytes">NumBytes</a> -= (<a class="local col6 ref" href="#146ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="146ArgRegsSaveSize">ArgRegsSaveSize</a> +</td></tr>
<tr><th id="806">806</th><td>                 <a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo26getGPRCalleeSavedArea1SizeEv" title='llvm::ARMFunctionInfo::getGPRCalleeSavedArea1Size' data-ref="_ZNK4llvm15ARMFunctionInfo26getGPRCalleeSavedArea1SizeEv">getGPRCalleeSavedArea1Size</a>() +</td></tr>
<tr><th id="807">807</th><td>                 <a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo26getGPRCalleeSavedArea2SizeEv" title='llvm::ARMFunctionInfo::getGPRCalleeSavedArea2Size' data-ref="_ZNK4llvm15ARMFunctionInfo26getGPRCalleeSavedArea2SizeEv">getGPRCalleeSavedArea2Size</a>() +</td></tr>
<tr><th id="808">808</th><td>                 <a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo24getDPRCalleeSavedGapSizeEv" title='llvm::ARMFunctionInfo::getDPRCalleeSavedGapSize' data-ref="_ZNK4llvm15ARMFunctionInfo24getDPRCalleeSavedGapSizeEv">getDPRCalleeSavedGapSize</a>() +</td></tr>
<tr><th id="809">809</th><td>                 <a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo25getDPRCalleeSavedAreaSizeEv" title='llvm::ARMFunctionInfo::getDPRCalleeSavedAreaSize' data-ref="_ZNK4llvm15ARMFunctionInfo25getDPRCalleeSavedAreaSizeEv">getDPRCalleeSavedAreaSize</a>());</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>    <i>// Reset SP based on frame pointer only if the stack frame extends beyond</i></td></tr>
<tr><th id="812">812</th><td><i>    // frame pointer stack slot or target is ELF and the function has FP.</i></td></tr>
<tr><th id="813">813</th><td>    <b>if</b> (<a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo21shouldRestoreSPFromFPEv" title='llvm::ARMFunctionInfo::shouldRestoreSPFromFP' data-ref="_ZNK4llvm15ARMFunctionInfo21shouldRestoreSPFromFPEv">shouldRestoreSPFromFP</a>()) {</td></tr>
<tr><th id="814">814</th><td>      <a class="local col7 ref" href="#147NumBytes" title='NumBytes' data-ref="147NumBytes">NumBytes</a> = <a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo22getFramePtrSpillOffsetEv" title='llvm::ARMFunctionInfo::getFramePtrSpillOffset' data-ref="_ZNK4llvm15ARMFunctionInfo22getFramePtrSpillOffsetEv">getFramePtrSpillOffset</a>() - <a class="local col7 ref" href="#147NumBytes" title='NumBytes' data-ref="147NumBytes">NumBytes</a>;</td></tr>
<tr><th id="815">815</th><td>      <b>if</b> (<a class="local col7 ref" href="#147NumBytes" title='NumBytes' data-ref="147NumBytes">NumBytes</a>) {</td></tr>
<tr><th id="816">816</th><td>        <b>if</b> (<a class="local col5 ref" href="#145isARM" title='isARM' data-ref="145isARM">isARM</a>)</td></tr>
<tr><th id="817">817</th><td>          emitARMRegPlusImmediate(MBB, MBBI, dl, ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, FramePtr, -NumBytes,</td></tr>
<tr><th id="818">818</th><td>                                  ARMCC::AL, <var>0</var>, TII);</td></tr>
<tr><th id="819">819</th><td>        <b>else</b> {</td></tr>
<tr><th id="820">820</th><td>          <i>// It's not possible to restore SP from FP in a single instruction.</i></td></tr>
<tr><th id="821">821</th><td><i>          // For iOS, this looks like:</i></td></tr>
<tr><th id="822">822</th><td><i>          // mov sp, r7</i></td></tr>
<tr><th id="823">823</th><td><i>          // sub sp, #24</i></td></tr>
<tr><th id="824">824</th><td><i>          // This is bad, if an interrupt is taken after the mov, sp is in an</i></td></tr>
<tr><th id="825">825</th><td><i>          // inconsistent state.</i></td></tr>
<tr><th id="826">826</th><td><i>          // Use the first callee-saved register as a scratch register.</i></td></tr>
<tr><th id="827">827</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MFI.getPristineRegs(MF).test(ARM::R4) &amp;&amp; &quot;No scratch register to restore SP from FP!&quot;) ? void (0) : __assert_fail (&quot;!MFI.getPristineRegs(MF).test(ARM::R4) &amp;&amp; \&quot;No scratch register to restore SP from FP!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 828, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!MFI.getPristineRegs(MF).test(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>) &amp;&amp;</td></tr>
<tr><th id="828">828</th><td>                 <q>"No scratch register to restore SP from FP!"</q>);</td></tr>
<tr><th id="829">829</th><td>          emitT2RegPlusImmediate(MBB, MBBI, dl, ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, FramePtr, -NumBytes,</td></tr>
<tr><th id="830">830</th><td>                                 ARMCC::AL, <var>0</var>, TII);</td></tr>
<tr><th id="831">831</th><td>          BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>), ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="832">832</th><td>              .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="833">833</th><td>              .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="834">834</th><td>        }</td></tr>
<tr><th id="835">835</th><td>      } <b>else</b> {</td></tr>
<tr><th id="836">836</th><td>        <i>// Thumb2 or ARM.</i></td></tr>
<tr><th id="837">837</th><td>        <b>if</b> (isARM)</td></tr>
<tr><th id="838">838</th><td>          BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;MOVr&apos; in namespace &apos;llvm::ARM&apos;">MOVr</span>), ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="839">839</th><td>              .addReg(FramePtr)</td></tr>
<tr><th id="840">840</th><td>              .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="841">841</th><td>              .add(condCodeOp());</td></tr>
<tr><th id="842">842</th><td>        <b>else</b></td></tr>
<tr><th id="843">843</th><td>          BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>), ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="844">844</th><td>              .addReg(FramePtr)</td></tr>
<tr><th id="845">845</th><td>              .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="846">846</th><td>      }</td></tr>
<tr><th id="847">847</th><td>    } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#147NumBytes" title='NumBytes' data-ref="147NumBytes">NumBytes</a> &amp;&amp;</td></tr>
<tr><th id="848">848</th><td>               !<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj" title='llvm::tryFoldSPUpdateIntoPushPop' data-ref="_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj">tryFoldSPUpdateIntoPushPop</a>(<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>, <span class='refarg'><a class="local col9 ref" href="#139MF" title='MF' data-ref="139MF">MF</a></span>, &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a>, <a class="local col7 ref" href="#147NumBytes" title='NumBytes' data-ref="147NumBytes">NumBytes</a>))</td></tr>
<tr><th id="849">849</th><td>      <a class="tu ref" href="#_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj" title='emitSPUpdate' data-use='c' data-ref="_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj">emitSPUpdate</a>(<a class="local col5 ref" href="#145isARM" title='isARM' data-ref="145isARM">isARM</a>, <span class='refarg'><a class="local col0 ref" href="#140MBB" title='MBB' data-ref="140MBB">MBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a></span>, <a class="local col0 ref" href="#150dl" title='dl' data-ref="150dl">dl</a>, <a class="local col4 ref" href="#144TII" title='TII' data-ref="144TII">TII</a>, <a class="local col7 ref" href="#147NumBytes" title='NumBytes' data-ref="147NumBytes">NumBytes</a>);</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>    <i>// Increment past our save areas.</i></td></tr>
<tr><th id="852">852</th><td>    <b>if</b> (<a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#140MBB" title='MBB' data-ref="140MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo25getDPRCalleeSavedAreaSizeEv" title='llvm::ARMFunctionInfo::getDPRCalleeSavedAreaSize' data-ref="_ZNK4llvm15ARMFunctionInfo25getDPRCalleeSavedAreaSizeEv">getDPRCalleeSavedAreaSize</a>()) {</td></tr>
<tr><th id="853">853</th><td>      <a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="854">854</th><td>      <i>// Since vpop register list cannot have gaps, there may be multiple vpop</i></td></tr>
<tr><th id="855">855</th><td><i>      // instructions in the epilogue.</i></td></tr>
<tr><th id="856">856</th><td>      <b>while</b> (MBBI != MBB.end() &amp;&amp; MBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;VLDMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA_UPD</span>)</td></tr>
<tr><th id="857">857</th><td>        MBBI++;</td></tr>
<tr><th id="858">858</th><td>    }</td></tr>
<tr><th id="859">859</th><td>    <b>if</b> (<a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo24getDPRCalleeSavedGapSizeEv" title='llvm::ARMFunctionInfo::getDPRCalleeSavedGapSize' data-ref="_ZNK4llvm15ARMFunctionInfo24getDPRCalleeSavedGapSizeEv">getDPRCalleeSavedGapSize</a>()) {</td></tr>
<tr><th id="860">860</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AFI-&gt;getDPRCalleeSavedGapSize() == 4 &amp;&amp; &quot;unexpected DPR alignment gap&quot;) ? void (0) : __assert_fail (&quot;AFI-&gt;getDPRCalleeSavedGapSize() == 4 &amp;&amp; \&quot;unexpected DPR alignment gap\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 861, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo24getDPRCalleeSavedGapSizeEv" title='llvm::ARMFunctionInfo::getDPRCalleeSavedGapSize' data-ref="_ZNK4llvm15ARMFunctionInfo24getDPRCalleeSavedGapSizeEv">getDPRCalleeSavedGapSize</a>() == <var>4</var> &amp;&amp;</td></tr>
<tr><th id="861">861</th><td>             <q>"unexpected DPR alignment gap"</q>);</td></tr>
<tr><th id="862">862</th><td>      <a class="tu ref" href="#_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj" title='emitSPUpdate' data-use='c' data-ref="_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj">emitSPUpdate</a>(<a class="local col5 ref" href="#145isARM" title='isARM' data-ref="145isARM">isARM</a>, <span class='refarg'><a class="local col0 ref" href="#140MBB" title='MBB' data-ref="140MBB">MBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a></span>, <a class="local col0 ref" href="#150dl" title='dl' data-ref="150dl">dl</a>, <a class="local col4 ref" href="#144TII" title='TII' data-ref="144TII">TII</a>, <a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo24getDPRCalleeSavedGapSizeEv" title='llvm::ARMFunctionInfo::getDPRCalleeSavedGapSize' data-ref="_ZNK4llvm15ARMFunctionInfo24getDPRCalleeSavedGapSizeEv">getDPRCalleeSavedGapSize</a>());</td></tr>
<tr><th id="863">863</th><td>    }</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>    <b>if</b> (<a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo26getGPRCalleeSavedArea2SizeEv" title='llvm::ARMFunctionInfo::getGPRCalleeSavedArea2Size' data-ref="_ZNK4llvm15ARMFunctionInfo26getGPRCalleeSavedArea2SizeEv">getGPRCalleeSavedArea2Size</a>()) <a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="866">866</th><td>    <b>if</b> (<a class="local col2 ref" href="#142AFI" title='AFI' data-ref="142AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo26getGPRCalleeSavedArea1SizeEv" title='llvm::ARMFunctionInfo::getGPRCalleeSavedArea1Size' data-ref="_ZNK4llvm15ARMFunctionInfo26getGPRCalleeSavedArea1SizeEv">getGPRCalleeSavedArea1Size</a>()) <a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="867">867</th><td>  }</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  <b>if</b> (<a class="local col6 ref" href="#146ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="146ArgRegsSaveSize">ArgRegsSaveSize</a>)</td></tr>
<tr><th id="870">870</th><td>    <a class="tu ref" href="#_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj" title='emitSPUpdate' data-use='c' data-ref="_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj">emitSPUpdate</a>(<a class="local col5 ref" href="#145isARM" title='isARM' data-ref="145isARM">isARM</a>, <span class='refarg'><a class="local col0 ref" href="#140MBB" title='MBB' data-ref="140MBB">MBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a></span>, <a class="local col0 ref" href="#150dl" title='dl' data-ref="150dl">dl</a>, <a class="local col4 ref" href="#144TII" title='TII' data-ref="144TII">TII</a>, <a class="local col6 ref" href="#146ArgRegsSaveSize" title='ArgRegsSaveSize' data-ref="146ArgRegsSaveSize">ArgRegsSaveSize</a>);</td></tr>
<tr><th id="871">871</th><td>}</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td><i class="doc">/// getFrameIndexReference - Provide a base+offset reference to an FI slot for</i></td></tr>
<tr><th id="874">874</th><td><i class="doc">/// debug info.  It's the same as what we use for resolving the code-gen</i></td></tr>
<tr><th id="875">875</th><td><i class="doc">/// references for now.  FIXME: This can go wrong when references are</i></td></tr>
<tr><th id="876">876</th><td><i class="doc">/// SP-relative and simple call frames aren't used.</i></td></tr>
<tr><th id="877">877</th><td><em>int</em></td></tr>
<tr><th id="878">878</th><td><a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16ARMFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj" title='llvm::ARMFrameLowering::getFrameIndexReference' data-ref="_ZNK4llvm16ARMFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj">getFrameIndexReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="152MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="152MF">MF</dfn>, <em>int</em> <dfn class="local col3 decl" id="153FI" title='FI' data-type='int' data-ref="153FI">FI</dfn>,</td></tr>
<tr><th id="879">879</th><td>                                         <em>unsigned</em> &amp;<dfn class="local col4 decl" id="154FrameReg" title='FrameReg' data-type='unsigned int &amp;' data-ref="154FrameReg">FrameReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="880">880</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16ARMFrameLowering26ResolveFrameIndexReferenceERKNS_15MachineFunctionEiRji" title='llvm::ARMFrameLowering::ResolveFrameIndexReference' data-ref="_ZNK4llvm16ARMFrameLowering26ResolveFrameIndexReferenceERKNS_15MachineFunctionEiRji">ResolveFrameIndexReference</a>(<a class="local col2 ref" href="#152MF" title='MF' data-ref="152MF">MF</a>, <a class="local col3 ref" href="#153FI" title='FI' data-ref="153FI">FI</a>, <span class='refarg'><a class="local col4 ref" href="#154FrameReg" title='FrameReg' data-ref="154FrameReg">FrameReg</a></span>, <var>0</var>);</td></tr>
<tr><th id="881">881</th><td>}</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><em>int</em></td></tr>
<tr><th id="884">884</th><td><a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm16ARMFrameLowering26ResolveFrameIndexReferenceERKNS_15MachineFunctionEiRji" title='llvm::ARMFrameLowering::ResolveFrameIndexReference' data-ref="_ZNK4llvm16ARMFrameLowering26ResolveFrameIndexReferenceERKNS_15MachineFunctionEiRji">ResolveFrameIndexReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="155MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="155MF">MF</dfn>,</td></tr>
<tr><th id="885">885</th><td>                                             <em>int</em> <dfn class="local col6 decl" id="156FI" title='FI' data-type='int' data-ref="156FI">FI</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="157FrameReg" title='FrameReg' data-type='unsigned int &amp;' data-ref="157FrameReg">FrameReg</dfn>,</td></tr>
<tr><th id="886">886</th><td>                                             <em>int</em> <dfn class="local col8 decl" id="158SPAdj" title='SPAdj' data-type='int' data-ref="158SPAdj">SPAdj</dfn>) <em>const</em> {</td></tr>
<tr><th id="887">887</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="159MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="159MFI">MFI</dfn> = <a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="888">888</th><td>  <em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> *<dfn class="local col0 decl" id="160RegInfo" title='RegInfo' data-type='const llvm::ARMBaseRegisterInfo *' data-ref="160RegInfo">RegInfo</dfn> = <span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::ARMBaseRegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> ARMBaseRegisterInfo *&gt;(</td></tr>
<tr><th id="889">889</th><td>      MF.getSubtarget().getRegisterInfo());</td></tr>
<tr><th id="890">890</th><td>  <em>const</em> <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col1 decl" id="161AFI" title='AFI' data-type='const llvm::ARMFunctionInfo *' data-ref="161AFI">AFI</dfn> = <a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="891">891</th><td>  <em>int</em> <dfn class="local col2 decl" id="162Offset" title='Offset' data-type='int' data-ref="162Offset">Offset</dfn> = <a class="local col9 ref" href="#159MFI" title='MFI' data-ref="159MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col6 ref" href="#156FI" title='FI' data-ref="156FI">FI</a>) + <a class="local col9 ref" href="#159MFI" title='MFI' data-ref="159MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="892">892</th><td>  <em>int</em> <dfn class="local col3 decl" id="163FPOffset" title='FPOffset' data-type='int' data-ref="163FPOffset">FPOffset</dfn> = <a class="local col2 ref" href="#162Offset" title='Offset' data-ref="162Offset">Offset</a> - <a class="local col1 ref" href="#161AFI" title='AFI' data-ref="161AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo22getFramePtrSpillOffsetEv" title='llvm::ARMFunctionInfo::getFramePtrSpillOffset' data-ref="_ZNK4llvm15ARMFunctionInfo22getFramePtrSpillOffsetEv">getFramePtrSpillOffset</a>();</td></tr>
<tr><th id="893">893</th><td>  <em>bool</em> <dfn class="local col4 decl" id="164isFixed" title='isFixed' data-type='bool' data-ref="164isFixed">isFixed</dfn> = <a class="local col9 ref" href="#159MFI" title='MFI' data-ref="159MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" title='llvm::MachineFrameInfo::isFixedObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi">isFixedObjectIndex</a>(<a class="local col6 ref" href="#156FI" title='FI' data-ref="156FI">FI</a>);</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>  FrameReg = ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>;</td></tr>
<tr><th id="896">896</th><td>  <a class="local col2 ref" href="#162Offset" title='Offset' data-ref="162Offset">Offset</a> += <a class="local col8 ref" href="#158SPAdj" title='SPAdj' data-ref="158SPAdj">SPAdj</a>;</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>  <i>// SP can move around if there are allocas.  We may also lose track of SP</i></td></tr>
<tr><th id="899">899</th><td><i>  // when emergency spilling inside a non-reserved call frame setup.</i></td></tr>
<tr><th id="900">900</th><td>  <em>bool</em> <dfn class="local col5 decl" id="165hasMovingSP" title='hasMovingSP' data-type='bool' data-ref="165hasMovingSP">hasMovingSP</dfn> = !<a class="virtual member" href="#_ZNK4llvm16ARMFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasReservedCallFrame' data-ref="_ZNK4llvm16ARMFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE">hasReservedCallFrame</a>(<a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF">MF</a>);</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>  <i>// When dynamically realigning the stack, use the frame pointer for</i></td></tr>
<tr><th id="903">903</th><td><i>  // parameters, and the stack/base pointer for locals.</i></td></tr>
<tr><th id="904">904</th><td>  <b>if</b> (RegInfo-&gt;<span class='error' title="no member named &apos;needsStackRealignment&apos; in &apos;llvm::ARMBaseRegisterInfo&apos;">needsStackRealignment</span>(MF)) {</td></tr>
<tr><th id="905">905</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (hasFP(MF) &amp;&amp; &quot;dynamic stack realignment without a FP!&quot;) ? void (0) : __assert_fail (&quot;hasFP(MF) &amp;&amp; \&quot;dynamic stack realignment without a FP!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 905, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="virtual member" href="#_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasFP' data-ref="_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF">MF</a>) &amp;&amp; <q>"dynamic stack realignment without a FP!"</q>);</td></tr>
<tr><th id="906">906</th><td>    <b>if</b> (<a class="local col4 ref" href="#164isFixed" title='isFixed' data-ref="164isFixed">isFixed</a>) {</td></tr>
<tr><th id="907">907</th><td>      <a class="local col7 ref" href="#157FrameReg" title='FrameReg' data-ref="157FrameReg">FrameReg</a> = <a class="local col0 ref" href="#160RegInfo" title='RegInfo' data-ref="160RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF">MF</a>);</td></tr>
<tr><th id="908">908</th><td>      <a class="local col2 ref" href="#162Offset" title='Offset' data-ref="162Offset">Offset</a> = <a class="local col3 ref" href="#163FPOffset" title='FPOffset' data-ref="163FPOffset">FPOffset</a>;</td></tr>
<tr><th id="909">909</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#165hasMovingSP" title='hasMovingSP' data-ref="165hasMovingSP">hasMovingSP</a>) {</td></tr>
<tr><th id="910">910</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegInfo-&gt;hasBasePointer(MF) &amp;&amp; &quot;VLAs and dynamic stack alignment, but missing base pointer!&quot;) ? void (0) : __assert_fail (&quot;RegInfo-&gt;hasBasePointer(MF) &amp;&amp; \&quot;VLAs and dynamic stack alignment, but missing base pointer!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 911, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#160RegInfo" title='RegInfo' data-ref="160RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF">MF</a>) &amp;&amp;</td></tr>
<tr><th id="911">911</th><td>             <q>"VLAs and dynamic stack alignment, but missing base pointer!"</q>);</td></tr>
<tr><th id="912">912</th><td>      <a class="local col7 ref" href="#157FrameReg" title='FrameReg' data-ref="157FrameReg">FrameReg</a> = <a class="local col0 ref" href="#160RegInfo" title='RegInfo' data-ref="160RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15getBaseRegisterEv" title='llvm::ARMBaseRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15getBaseRegisterEv">getBaseRegister</a>();</td></tr>
<tr><th id="913">913</th><td>      <a class="local col2 ref" href="#162Offset" title='Offset' data-ref="162Offset">Offset</a> -= <a class="local col8 ref" href="#158SPAdj" title='SPAdj' data-ref="158SPAdj">SPAdj</a>;</td></tr>
<tr><th id="914">914</th><td>    }</td></tr>
<tr><th id="915">915</th><td>    <b>return</b> <a class="local col2 ref" href="#162Offset" title='Offset' data-ref="162Offset">Offset</a>;</td></tr>
<tr><th id="916">916</th><td>  }</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td>  <i>// If there is a frame pointer, use it when we can.</i></td></tr>
<tr><th id="919">919</th><td>  <b>if</b> (<a class="virtual member" href="#_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasFP' data-ref="_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF">MF</a>) &amp;&amp; <a class="local col1 ref" href="#161AFI" title='AFI' data-ref="161AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo13hasStackFrameEv" title='llvm::ARMFunctionInfo::hasStackFrame' data-ref="_ZNK4llvm15ARMFunctionInfo13hasStackFrameEv">hasStackFrame</a>()) {</td></tr>
<tr><th id="920">920</th><td>    <i>// Use frame pointer to reference fixed objects. Use it for locals if</i></td></tr>
<tr><th id="921">921</th><td><i>    // there are VLAs (and thus the SP isn't reliable as a base).</i></td></tr>
<tr><th id="922">922</th><td>    <b>if</b> (<a class="local col4 ref" href="#164isFixed" title='isFixed' data-ref="164isFixed">isFixed</a> || (<a class="local col5 ref" href="#165hasMovingSP" title='hasMovingSP' data-ref="165hasMovingSP">hasMovingSP</a> &amp;&amp; !<a class="local col0 ref" href="#160RegInfo" title='RegInfo' data-ref="160RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF">MF</a>))) {</td></tr>
<tr><th id="923">923</th><td>      <a class="local col7 ref" href="#157FrameReg" title='FrameReg' data-ref="157FrameReg">FrameReg</a> = <a class="local col0 ref" href="#160RegInfo" title='RegInfo' data-ref="160RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF">MF</a>);</td></tr>
<tr><th id="924">924</th><td>      <b>return</b> <a class="local col3 ref" href="#163FPOffset" title='FPOffset' data-ref="163FPOffset">FPOffset</a>;</td></tr>
<tr><th id="925">925</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#165hasMovingSP" title='hasMovingSP' data-ref="165hasMovingSP">hasMovingSP</a>) {</td></tr>
<tr><th id="926">926</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegInfo-&gt;hasBasePointer(MF) &amp;&amp; &quot;missing base pointer!&quot;) ? void (0) : __assert_fail (&quot;RegInfo-&gt;hasBasePointer(MF) &amp;&amp; \&quot;missing base pointer!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 926, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#160RegInfo" title='RegInfo' data-ref="160RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF">MF</a>) &amp;&amp; <q>"missing base pointer!"</q>);</td></tr>
<tr><th id="927">927</th><td>      <b>if</b> (<a class="local col1 ref" href="#161AFI" title='AFI' data-ref="161AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>()) {</td></tr>
<tr><th id="928">928</th><td>        <i>// Try to use the frame pointer if we can, else use the base pointer</i></td></tr>
<tr><th id="929">929</th><td><i>        // since it's available. This is handy for the emergency spill slot, in</i></td></tr>
<tr><th id="930">930</th><td><i>        // particular.</i></td></tr>
<tr><th id="931">931</th><td>        <b>if</b> (<a class="local col3 ref" href="#163FPOffset" title='FPOffset' data-ref="163FPOffset">FPOffset</a> &gt;= -<var>255</var> &amp;&amp; <a class="local col3 ref" href="#163FPOffset" title='FPOffset' data-ref="163FPOffset">FPOffset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="932">932</th><td>          <a class="local col7 ref" href="#157FrameReg" title='FrameReg' data-ref="157FrameReg">FrameReg</a> = <a class="local col0 ref" href="#160RegInfo" title='RegInfo' data-ref="160RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF">MF</a>);</td></tr>
<tr><th id="933">933</th><td>          <b>return</b> <a class="local col3 ref" href="#163FPOffset" title='FPOffset' data-ref="163FPOffset">FPOffset</a>;</td></tr>
<tr><th id="934">934</th><td>        }</td></tr>
<tr><th id="935">935</th><td>      }</td></tr>
<tr><th id="936">936</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#161AFI" title='AFI' data-ref="161AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>()) {</td></tr>
<tr><th id="937">937</th><td>      <i>// Prefer SP to base pointer, if the offset is suitably aligned and in</i></td></tr>
<tr><th id="938">938</th><td><i>      // range as the effective range of the immediate offset is bigger when</i></td></tr>
<tr><th id="939">939</th><td><i>      // basing off SP.</i></td></tr>
<tr><th id="940">940</th><td><i>      // Use  add &lt;rd&gt;, sp, #&lt;imm8&gt;</i></td></tr>
<tr><th id="941">941</th><td><i>      //      ldr &lt;rd&gt;, [sp, #&lt;imm8&gt;]</i></td></tr>
<tr><th id="942">942</th><td>      <b>if</b> (<a class="local col2 ref" href="#162Offset" title='Offset' data-ref="162Offset">Offset</a> &gt;= <var>0</var> &amp;&amp; (<a class="local col2 ref" href="#162Offset" title='Offset' data-ref="162Offset">Offset</a> &amp; <var>3</var>) == <var>0</var> &amp;&amp; <a class="local col2 ref" href="#162Offset" title='Offset' data-ref="162Offset">Offset</a> &lt;= <var>1020</var>)</td></tr>
<tr><th id="943">943</th><td>        <b>return</b> <a class="local col2 ref" href="#162Offset" title='Offset' data-ref="162Offset">Offset</a>;</td></tr>
<tr><th id="944">944</th><td>      <i>// In Thumb2 mode, the negative offset is very limited. Try to avoid</i></td></tr>
<tr><th id="945">945</th><td><i>      // out of range references. ldr &lt;rt&gt;,[&lt;rn&gt;, #-&lt;imm8&gt;]</i></td></tr>
<tr><th id="946">946</th><td>      <b>if</b> (<a class="local col1 ref" href="#161AFI" title='AFI' data-ref="161AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>() &amp;&amp; <a class="local col3 ref" href="#163FPOffset" title='FPOffset' data-ref="163FPOffset">FPOffset</a> &gt;= -<var>255</var> &amp;&amp; <a class="local col3 ref" href="#163FPOffset" title='FPOffset' data-ref="163FPOffset">FPOffset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="947">947</th><td>        <a class="local col7 ref" href="#157FrameReg" title='FrameReg' data-ref="157FrameReg">FrameReg</a> = <a class="local col0 ref" href="#160RegInfo" title='RegInfo' data-ref="160RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF">MF</a>);</td></tr>
<tr><th id="948">948</th><td>        <b>return</b> <a class="local col3 ref" href="#163FPOffset" title='FPOffset' data-ref="163FPOffset">FPOffset</a>;</td></tr>
<tr><th id="949">949</th><td>      }</td></tr>
<tr><th id="950">950</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#162Offset" title='Offset' data-ref="162Offset">Offset</a> &gt; (<a class="local col3 ref" href="#163FPOffset" title='FPOffset' data-ref="163FPOffset">FPOffset</a> &lt; <var>0</var> ? -<a class="local col3 ref" href="#163FPOffset" title='FPOffset' data-ref="163FPOffset">FPOffset</a> : <a class="local col3 ref" href="#163FPOffset" title='FPOffset' data-ref="163FPOffset">FPOffset</a>)) {</td></tr>
<tr><th id="951">951</th><td>      <i>// Otherwise, use SP or FP, whichever is closer to the stack slot.</i></td></tr>
<tr><th id="952">952</th><td>      <a class="local col7 ref" href="#157FrameReg" title='FrameReg' data-ref="157FrameReg">FrameReg</a> = <a class="local col0 ref" href="#160RegInfo" title='RegInfo' data-ref="160RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF">MF</a>);</td></tr>
<tr><th id="953">953</th><td>      <b>return</b> <a class="local col3 ref" href="#163FPOffset" title='FPOffset' data-ref="163FPOffset">FPOffset</a>;</td></tr>
<tr><th id="954">954</th><td>    }</td></tr>
<tr><th id="955">955</th><td>  }</td></tr>
<tr><th id="956">956</th><td>  <i>// Use the base pointer if we have one.</i></td></tr>
<tr><th id="957">957</th><td>  <b>if</b> (<a class="local col0 ref" href="#160RegInfo" title='RegInfo' data-ref="160RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col5 ref" href="#155MF" title='MF' data-ref="155MF">MF</a>))</td></tr>
<tr><th id="958">958</th><td>    <a class="local col7 ref" href="#157FrameReg" title='FrameReg' data-ref="157FrameReg">FrameReg</a> = <a class="local col0 ref" href="#160RegInfo" title='RegInfo' data-ref="160RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15getBaseRegisterEv" title='llvm::ARMBaseRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15getBaseRegisterEv">getBaseRegister</a>();</td></tr>
<tr><th id="959">959</th><td>  <b>return</b> <a class="local col2 ref" href="#162Offset" title='Offset' data-ref="162Offset">Offset</a>;</td></tr>
<tr><th id="960">960</th><td>}</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td><em>void</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm16ARMFrameLowering12emitPushInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorINS_15CalleeSaved1390212" title='llvm::ARMFrameLowering::emitPushInst' data-ref="_ZNK4llvm16ARMFrameLowering12emitPushInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorINS_15CalleeSaved1390212">emitPushInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="166MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="166MBB">MBB</dfn>,</td></tr>
<tr><th id="963">963</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="167MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="167MI">MI</dfn>,</td></tr>
<tr><th id="964">964</th><td>                                    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col8 decl" id="168CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="168CSI">CSI</dfn>,</td></tr>
<tr><th id="965">965</th><td>                                    <em>unsigned</em> <dfn class="local col9 decl" id="169StmOpc" title='StmOpc' data-type='unsigned int' data-ref="169StmOpc">StmOpc</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="170StrOpc" title='StrOpc' data-type='unsigned int' data-ref="170StrOpc">StrOpc</dfn>,</td></tr>
<tr><th id="966">966</th><td>                                    <em>bool</em> <dfn class="local col1 decl" id="171NoGap" title='NoGap' data-type='bool' data-ref="171NoGap">NoGap</dfn>,</td></tr>
<tr><th id="967">967</th><td>                                    <em>bool</em>(*<dfn class="local col2 decl" id="172Func" title='Func' data-type='bool (*)(unsigned int, bool)' data-ref="172Func">Func</dfn>)(<em>unsigned</em>, <em>bool</em>),</td></tr>
<tr><th id="968">968</th><td>                                    <em>unsigned</em> <dfn class="local col3 decl" id="173NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-type='unsigned int' data-ref="173NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</dfn>,</td></tr>
<tr><th id="969">969</th><td>                                    <em>unsigned</em> <dfn class="local col4 decl" id="174MIFlags" title='MIFlags' data-type='unsigned int' data-ref="174MIFlags">MIFlags</dfn>) <em>const</em> {</td></tr>
<tr><th id="970">970</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="175MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="175MF">MF</dfn> = *<a class="local col6 ref" href="#166MBB" title='MBB' data-ref="166MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="971">971</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col6 decl" id="176TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="176TII">TII</dfn> = *<a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="972">972</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::ARMBaseRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;"><dfn class="local col7 decl" id="177TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="177TRI">TRI</dfn></span> = *STI.getRegisterInfo();</td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col8 decl" id="178DL" title='DL' data-type='llvm::DebugLoc' data-ref="178DL">DL</dfn>;</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td>  <b>using</b> <dfn class="local col9 typedef" id="179RegAndKill" title='RegAndKill' data-type='std::pair&lt;unsigned int, bool&gt;' data-ref="179RegAndKill">RegAndKill</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt;;</td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="local col9 typedef" href="#179RegAndKill" title='RegAndKill' data-type='std::pair&lt;unsigned int, bool&gt;' data-ref="179RegAndKill">RegAndKill</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="180Regs" title='Regs' data-type='SmallVector&lt;RegAndKill, 4&gt;' data-ref="180Regs">Regs</dfn>;</td></tr>
<tr><th id="979">979</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="181i" title='i' data-type='unsigned int' data-ref="181i">i</dfn> = <a class="local col8 ref" href="#168CSI" title='CSI' data-ref="168CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="980">980</th><td>  <b>while</b> (<a class="local col1 ref" href="#181i" title='i' data-ref="181i">i</a> != <var>0</var>) {</td></tr>
<tr><th id="981">981</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="182LastReg" title='LastReg' data-type='unsigned int' data-ref="182LastReg">LastReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="982">982</th><td>    <b>for</b> (; <a class="local col1 ref" href="#181i" title='i' data-ref="181i">i</a> != <var>0</var>; --<a class="local col1 ref" href="#181i" title='i' data-ref="181i">i</a>) {</td></tr>
<tr><th id="983">983</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="183Reg" title='Reg' data-type='unsigned int' data-ref="183Reg">Reg</dfn> = <a class="local col8 ref" href="#168CSI" title='CSI' data-ref="168CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col1 ref" href="#181i" title='i' data-ref="181i">i</a>-<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="984">984</th><td>      <b>if</b> (!(<a class="local col2 ref" href="#172Func" title='Func' data-ref="172Func">Func</a>)(<a class="local col3 ref" href="#183Reg" title='Reg' data-ref="183Reg">Reg</a>, <a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17splitFramePushPopERKNS_15MachineFunctionE" title='llvm::ARMSubtarget::splitFramePushPop' data-ref="_ZNK4llvm12ARMSubtarget17splitFramePushPopERKNS_15MachineFunctionE">splitFramePushPop</a>(<a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>))) <b>continue</b>;</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>      <i>// D-registers in the aligned area DPRCS2 are NOT spilled here.</i></td></tr>
<tr><th id="987">987</th><td>      <b>if</b> (Reg &gt;= ARM::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::ARM&apos;">D8</span> &amp;&amp; Reg &lt; ARM::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::ARM&apos;">D8</span> + NumAlignedDPRCS2Regs)</td></tr>
<tr><th id="988">988</th><td>        <b>continue</b>;</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="184MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="184MRI">MRI</dfn> = <a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="991">991</th><td>      <em>bool</em> <dfn class="local col5 decl" id="185isLiveIn" title='isLiveIn' data-type='bool' data-ref="185isLiveIn">isLiveIn</dfn> = <a class="local col4 ref" href="#184MRI" title='MRI' data-ref="184MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo8isLiveInEj" title='llvm::MachineRegisterInfo::isLiveIn' data-ref="_ZNK4llvm19MachineRegisterInfo8isLiveInEj">isLiveIn</a>(<a class="local col3 ref" href="#183Reg" title='Reg' data-ref="183Reg">Reg</a>);</td></tr>
<tr><th id="992">992</th><td>      <b>if</b> (!<a class="local col5 ref" href="#185isLiveIn" title='isLiveIn' data-ref="185isLiveIn">isLiveIn</a> &amp;&amp; !<a class="local col4 ref" href="#184MRI" title='MRI' data-ref="184MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col3 ref" href="#183Reg" title='Reg' data-ref="183Reg">Reg</a>))</td></tr>
<tr><th id="993">993</th><td>        <a class="local col6 ref" href="#166MBB" title='MBB' data-ref="166MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col3 ref" href="#183Reg" title='Reg' data-ref="183Reg">Reg</a>);</td></tr>
<tr><th id="994">994</th><td>      <i>// If NoGap is true, push consecutive registers and then leave the rest</i></td></tr>
<tr><th id="995">995</th><td><i>      // for other instructions. e.g.</i></td></tr>
<tr><th id="996">996</th><td><i>      // vpush {d8, d10, d11} -&gt; vpush {d8}, vpush {d10, d11}</i></td></tr>
<tr><th id="997">997</th><td>      <b>if</b> (<a class="local col1 ref" href="#171NoGap" title='NoGap' data-ref="171NoGap">NoGap</a> &amp;&amp; <a class="local col2 ref" href="#182LastReg" title='LastReg' data-ref="182LastReg">LastReg</a> &amp;&amp; <a class="local col2 ref" href="#182LastReg" title='LastReg' data-ref="182LastReg">LastReg</a> != <a class="local col3 ref" href="#183Reg" title='Reg' data-ref="183Reg">Reg</a>-<var>1</var>)</td></tr>
<tr><th id="998">998</th><td>        <b>break</b>;</td></tr>
<tr><th id="999">999</th><td>      <a class="local col2 ref" href="#182LastReg" title='LastReg' data-ref="182LastReg">LastReg</a> = <a class="local col3 ref" href="#183Reg" title='Reg' data-ref="183Reg">Reg</a>;</td></tr>
<tr><th id="1000">1000</th><td>      <i>// Do not set a kill flag on values that are also marked as live-in. This</i></td></tr>
<tr><th id="1001">1001</th><td><i>      // happens with the @llvm-returnaddress intrinsic and with arguments</i></td></tr>
<tr><th id="1002">1002</th><td><i>      // passed in callee saved registers.</i></td></tr>
<tr><th id="1003">1003</th><td><i>      // Omitting the kill flags is conservatively correct even if the live-in</i></td></tr>
<tr><th id="1004">1004</th><td><i>      // is not used after all.</i></td></tr>
<tr><th id="1005">1005</th><td>      <a class="local col0 ref" href="#180Regs" title='Regs' data-ref="180Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col3 ref" href="#183Reg" title='Reg' data-ref="183Reg">Reg</a></span>, <i>/*isKill=*/</i>!<a class="local col5 ref" href="#185isLiveIn" title='isLiveIn' data-ref="185isLiveIn">isLiveIn</a>));</td></tr>
<tr><th id="1006">1006</th><td>    }</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td>    <b>if</b> (<a class="local col0 ref" href="#180Regs" title='Regs' data-ref="180Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1009">1009</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>    <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col0 ref" href="#180Regs" title='Regs' data-ref="180Regs">Regs</a></span>, [&amp;](<em>const</em> <a class="local col9 typedef" href="#179RegAndKill" title='RegAndKill' data-type='std::pair&lt;unsigned int, bool&gt;' data-ref="179RegAndKill">RegAndKill</a> &amp;<dfn class="local col6 decl" id="186LHS" title='LHS' data-type='const RegAndKill &amp;' data-ref="186LHS">LHS</dfn>, <em>const</em> <a class="local col9 typedef" href="#179RegAndKill" title='RegAndKill' data-type='std::pair&lt;unsigned int, bool&gt;' data-ref="179RegAndKill">RegAndKill</a> &amp;<dfn class="local col7 decl" id="187RHS" title='RHS' data-type='const RegAndKill &amp;' data-ref="187RHS">RHS</dfn>) {</td></tr>
<tr><th id="1012">1012</th><td>      <b>return</b> TRI.getEncodingValue(LHS.first) &lt; TRI.getEncodingValue(RHS.first);</td></tr>
<tr><th id="1013">1013</th><td>    });</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td>    <b>if</b> (<a class="local col0 ref" href="#180Regs" title='Regs' data-ref="180Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var> || <a class="local col0 ref" href="#170StrOpc" title='StrOpc' data-ref="170StrOpc">StrOpc</a>== <var>0</var>) {</td></tr>
<tr><th id="1016">1016</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="188MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="188MIB">MIB</dfn> = BuildMI(MBB, MI, DL, TII.get(StmOpc), ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="1017">1017</th><td>                                    .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="1018">1018</th><td>                                    .setMIFlags(MIFlags)</td></tr>
<tr><th id="1019">1019</th><td>                                    .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1020">1020</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="189i" title='i' data-type='unsigned int' data-ref="189i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="190e" title='e' data-type='unsigned int' data-ref="190e">e</dfn> = <a class="local col0 ref" href="#180Regs" title='Regs' data-ref="180Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col9 ref" href="#189i" title='i' data-ref="189i">i</a> &lt; <a class="local col0 ref" href="#190e" title='e' data-ref="190e">e</a>; ++<a class="local col9 ref" href="#189i" title='i' data-ref="189i">i</a>)</td></tr>
<tr><th id="1021">1021</th><td>        <a class="local col8 ref" href="#188MIB" title='MIB' data-ref="188MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#180Regs" title='Regs' data-ref="180Regs">Regs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#189i" title='i' data-ref="189i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, bool&gt;::first' data-ref="std::pair::first">first</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#180Regs" title='Regs' data-ref="180Regs">Regs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#189i" title='i' data-ref="189i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, bool&gt;::second' data-ref="std::pair::second">second</a>));</td></tr>
<tr><th id="1022">1022</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#180Regs" title='Regs' data-ref="180Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="1023">1023</th><td>      BuildMI(MBB, MI, DL, TII.get(StrOpc), ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="1024">1024</th><td>          .addReg(Regs[<var>0</var>].first, getKillRegState(Regs[<var>0</var>].second))</td></tr>
<tr><th id="1025">1025</th><td>          .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="1026">1026</th><td>          .setMIFlags(MIFlags)</td></tr>
<tr><th id="1027">1027</th><td>          .addImm(-<var>4</var>)</td></tr>
<tr><th id="1028">1028</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1029">1029</th><td>    }</td></tr>
<tr><th id="1030">1030</th><td>    <a class="local col0 ref" href="#180Regs" title='Regs' data-ref="180Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>    <i>// Put any subsequent vpush instructions before this one: they will refer to</i></td></tr>
<tr><th id="1033">1033</th><td><i>    // higher register numbers so need to be pushed first in order to preserve</i></td></tr>
<tr><th id="1034">1034</th><td><i>    // monotonicity.</i></td></tr>
<tr><th id="1035">1035</th><td>    <b>if</b> (<a class="local col7 ref" href="#167MI" title='MI' data-ref="167MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#166MBB" title='MBB' data-ref="166MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="1036">1036</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col7 ref" href="#167MI" title='MI' data-ref="167MI">MI</a>;</td></tr>
<tr><th id="1037">1037</th><td>  }</td></tr>
<tr><th id="1038">1038</th><td>}</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td><em>void</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm16ARMFrameLowering11emitPopInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vectorINS_15CalleeSavedIn2127797" title='llvm::ARMFrameLowering::emitPopInst' data-ref="_ZNK4llvm16ARMFrameLowering11emitPopInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vectorINS_15CalleeSavedIn2127797">emitPopInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="191MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="191MBB">MBB</dfn>,</td></tr>
<tr><th id="1041">1041</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="192MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="192MI">MI</dfn>,</td></tr>
<tr><th id="1042">1042</th><td>                                   <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col3 decl" id="193CSI" title='CSI' data-type='std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="193CSI">CSI</dfn>,</td></tr>
<tr><th id="1043">1043</th><td>                                   <em>unsigned</em> <dfn class="local col4 decl" id="194LdmOpc" title='LdmOpc' data-type='unsigned int' data-ref="194LdmOpc">LdmOpc</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="195LdrOpc" title='LdrOpc' data-type='unsigned int' data-ref="195LdrOpc">LdrOpc</dfn>,</td></tr>
<tr><th id="1044">1044</th><td>                                   <em>bool</em> <dfn class="local col6 decl" id="196isVarArg" title='isVarArg' data-type='bool' data-ref="196isVarArg">isVarArg</dfn>, <em>bool</em> <dfn class="local col7 decl" id="197NoGap" title='NoGap' data-type='bool' data-ref="197NoGap">NoGap</dfn>,</td></tr>
<tr><th id="1045">1045</th><td>                                   <em>bool</em>(*<dfn class="local col8 decl" id="198Func" title='Func' data-type='bool (*)(unsigned int, bool)' data-ref="198Func">Func</dfn>)(<em>unsigned</em>, <em>bool</em>),</td></tr>
<tr><th id="1046">1046</th><td>                                   <em>unsigned</em> <dfn class="local col9 decl" id="199NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-type='unsigned int' data-ref="199NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1047">1047</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="200MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="200MF">MF</dfn> = *<a class="local col1 ref" href="#191MBB" title='MBB' data-ref="191MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1048">1048</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col1 decl" id="201TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="201TII">TII</dfn> = *<a class="local col0 ref" href="#200MF" title='MF' data-ref="200MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1049">1049</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::ARMBaseRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;"><dfn class="local col2 decl" id="202TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="202TRI">TRI</dfn></span> = *STI.getRegisterInfo();</td></tr>
<tr><th id="1050">1050</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col3 decl" id="203AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="203AFI">AFI</dfn> = <a class="local col0 ref" href="#200MF" title='MF' data-ref="200MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1051">1051</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col4 decl" id="204DL" title='DL' data-type='llvm::DebugLoc' data-ref="204DL">DL</dfn>;</td></tr>
<tr><th id="1052">1052</th><td>  <em>bool</em> <dfn class="local col5 decl" id="205isTailCall" title='isTailCall' data-type='bool' data-ref="205isTailCall">isTailCall</dfn> = <b>false</b>;</td></tr>
<tr><th id="1053">1053</th><td>  <em>bool</em> <dfn class="local col6 decl" id="206isInterrupt" title='isInterrupt' data-type='bool' data-ref="206isInterrupt">isInterrupt</dfn> = <b>false</b>;</td></tr>
<tr><th id="1054">1054</th><td>  <em>bool</em> <dfn class="local col7 decl" id="207isTrap" title='isTrap' data-type='bool' data-ref="207isTrap">isTrap</dfn> = <b>false</b>;</td></tr>
<tr><th id="1055">1055</th><td>  <b>if</b> (<a class="local col1 ref" href="#191MBB" title='MBB' data-ref="191MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI">MI</a>) {</td></tr>
<tr><th id="1056">1056</th><td>    <a class="local col4 ref" href="#204DL" title='DL' data-ref="204DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1057">1057</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="208RetOpcode" title='RetOpcode' data-type='unsigned int' data-ref="208RetOpcode">RetOpcode</dfn> = <a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1058">1058</th><td>    isTailCall = (RetOpcode == ARM::<span class='error' title="no member named &apos;TCRETURNdi&apos; in namespace &apos;llvm::ARM&apos;">TCRETURNdi</span> || RetOpcode == ARM::<span class='error' title="no member named &apos;TCRETURNri&apos; in namespace &apos;llvm::ARM&apos;">TCRETURNri</span>);</td></tr>
<tr><th id="1059">1059</th><td>    isInterrupt =</td></tr>
<tr><th id="1060">1060</th><td>        RetOpcode == ARM::<span class='error' title="no member named &apos;SUBS_PC_LR&apos; in namespace &apos;llvm::ARM&apos;">SUBS_PC_LR</span> || RetOpcode == ARM::<span class='error' title="no member named &apos;t2SUBS_PC_LR&apos; in namespace &apos;llvm::ARM&apos;">t2SUBS_PC_LR</span>;</td></tr>
<tr><th id="1061">1061</th><td>    isTrap =</td></tr>
<tr><th id="1062">1062</th><td>        RetOpcode == ARM::<span class='error' title="no member named &apos;TRAP&apos; in namespace &apos;llvm::ARM&apos;">TRAP</span> || RetOpcode == ARM::<span class='error' title="no member named &apos;TRAPNaCl&apos; in namespace &apos;llvm::ARM&apos;">TRAPNaCl</span> ||</td></tr>
<tr><th id="1063">1063</th><td>        RetOpcode == ARM::<span class='error' title="no member named &apos;tTRAP&apos; in namespace &apos;llvm::ARM&apos;">tTRAP</span>;</td></tr>
<tr><th id="1064">1064</th><td>  }</td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="209Regs" title='Regs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="209Regs">Regs</dfn>;</td></tr>
<tr><th id="1067">1067</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="210i" title='i' data-type='unsigned int' data-ref="210i">i</dfn> = <a class="local col3 ref" href="#193CSI" title='CSI' data-ref="193CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1068">1068</th><td>  <b>while</b> (<a class="local col0 ref" href="#210i" title='i' data-ref="210i">i</a> != <var>0</var>) {</td></tr>
<tr><th id="1069">1069</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="211LastReg" title='LastReg' data-type='unsigned int' data-ref="211LastReg">LastReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1070">1070</th><td>    <em>bool</em> <dfn class="local col2 decl" id="212DeleteRet" title='DeleteRet' data-type='bool' data-ref="212DeleteRet">DeleteRet</dfn> = <b>false</b>;</td></tr>
<tr><th id="1071">1071</th><td>    <b>for</b> (; <a class="local col0 ref" href="#210i" title='i' data-ref="210i">i</a> != <var>0</var>; --<a class="local col0 ref" href="#210i" title='i' data-ref="210i">i</a>) {</td></tr>
<tr><th id="1072">1072</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a> &amp;<dfn class="local col3 decl" id="213Info" title='Info' data-type='llvm::CalleeSavedInfo &amp;' data-ref="213Info">Info</dfn> = <a class="local col3 ref" href="#193CSI" title='CSI' data-ref="193CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#210i" title='i' data-ref="210i">i</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="1073">1073</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="214Reg" title='Reg' data-type='unsigned int' data-ref="214Reg">Reg</dfn> = <a class="local col3 ref" href="#213Info" title='Info' data-ref="213Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="1074">1074</th><td>      <b>if</b> (!(<a class="local col8 ref" href="#198Func" title='Func' data-ref="198Func">Func</a>)(<a class="local col4 ref" href="#214Reg" title='Reg' data-ref="214Reg">Reg</a>, <a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17splitFramePushPopERKNS_15MachineFunctionE" title='llvm::ARMSubtarget::splitFramePushPop' data-ref="_ZNK4llvm12ARMSubtarget17splitFramePushPopERKNS_15MachineFunctionE">splitFramePushPop</a>(<a class="local col0 ref" href="#200MF" title='MF' data-ref="200MF">MF</a>))) <b>continue</b>;</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td>      <i>// The aligned reloads from area DPRCS2 are not inserted here.</i></td></tr>
<tr><th id="1077">1077</th><td>      <b>if</b> (Reg &gt;= ARM::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::ARM&apos;">D8</span> &amp;&amp; Reg &lt; ARM::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::ARM&apos;">D8</span> + NumAlignedDPRCS2Regs)</td></tr>
<tr><th id="1078">1078</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td>      <b>if</b> (Reg == ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span> &amp;&amp; !isTailCall &amp;&amp; !isVarArg &amp;&amp; !isInterrupt &amp;&amp;</td></tr>
<tr><th id="1081">1081</th><td>          !isTrap &amp;&amp; STI.hasV5TOps()) {</td></tr>
<tr><th id="1082">1082</th><td>        <b>if</b> (<a class="local col1 ref" href="#191MBB" title='MBB' data-ref="191MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>()) {</td></tr>
<tr><th id="1083">1083</th><td>          Reg = ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>;</td></tr>
<tr><th id="1084">1084</th><td>          <i>// Fold the return instruction into the LDM.</i></td></tr>
<tr><th id="1085">1085</th><td>          <a class="local col2 ref" href="#212DeleteRet" title='DeleteRet' data-ref="212DeleteRet">DeleteRet</a> = <b>true</b>;</td></tr>
<tr><th id="1086">1086</th><td>          LdmOpc = AFI-&gt;isThumbFunction() ? ARM::<span class='error' title="no member named &apos;t2LDMIA_RET&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_RET</span> : ARM::<span class='error' title="no member named &apos;LDMIA_RET&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_RET</span>;</td></tr>
<tr><th id="1087">1087</th><td>          <i>// We 'restore' LR into PC so it is not live out of the return block:</i></td></tr>
<tr><th id="1088">1088</th><td><i>          // Clear Restored bit.</i></td></tr>
<tr><th id="1089">1089</th><td>          <a class="local col3 ref" href="#213Info" title='Info' data-ref="213Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm15CalleeSavedInfo11setRestoredEb" title='llvm::CalleeSavedInfo::setRestored' data-ref="_ZN4llvm15CalleeSavedInfo11setRestoredEb">setRestored</a>(<b>false</b>);</td></tr>
<tr><th id="1090">1090</th><td>        } <b>else</b></td></tr>
<tr><th id="1091">1091</th><td>          LdmOpc = AFI-&gt;isThumbFunction() ? ARM::<span class='error' title="no member named &apos;t2LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_UPD</span> : ARM::<span class='error' title="no member named &apos;LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_UPD</span>;</td></tr>
<tr><th id="1092">1092</th><td>      }</td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td>      <i>// If NoGap is true, pop consecutive registers and then leave the rest</i></td></tr>
<tr><th id="1095">1095</th><td><i>      // for other instructions. e.g.</i></td></tr>
<tr><th id="1096">1096</th><td><i>      // vpop {d8, d10, d11} -&gt; vpop {d8}, vpop {d10, d11}</i></td></tr>
<tr><th id="1097">1097</th><td>      <b>if</b> (<a class="local col7 ref" href="#197NoGap" title='NoGap' data-ref="197NoGap">NoGap</a> &amp;&amp; <a class="local col1 ref" href="#211LastReg" title='LastReg' data-ref="211LastReg">LastReg</a> &amp;&amp; <a class="local col1 ref" href="#211LastReg" title='LastReg' data-ref="211LastReg">LastReg</a> != <a class="local col4 ref" href="#214Reg" title='Reg' data-ref="214Reg">Reg</a>-<var>1</var>)</td></tr>
<tr><th id="1098">1098</th><td>        <b>break</b>;</td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td>      <a class="local col1 ref" href="#211LastReg" title='LastReg' data-ref="211LastReg">LastReg</a> = <a class="local col4 ref" href="#214Reg" title='Reg' data-ref="214Reg">Reg</a>;</td></tr>
<tr><th id="1101">1101</th><td>      <a class="local col9 ref" href="#209Regs" title='Regs' data-ref="209Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#214Reg" title='Reg' data-ref="214Reg">Reg</a>);</td></tr>
<tr><th id="1102">1102</th><td>    }</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>    <b>if</b> (<a class="local col9 ref" href="#209Regs" title='Regs' data-ref="209Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1105">1105</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td>    <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col9 ref" href="#209Regs" title='Regs' data-ref="209Regs">Regs</a></span>, [&amp;](<em>unsigned</em> <dfn class="local col5 decl" id="215LHS" title='LHS' data-type='unsigned int' data-ref="215LHS">LHS</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="216RHS" title='RHS' data-type='unsigned int' data-ref="216RHS">RHS</dfn>) {</td></tr>
<tr><th id="1108">1108</th><td>      <b>return</b> TRI.getEncodingValue(LHS) &lt; TRI.getEncodingValue(RHS);</td></tr>
<tr><th id="1109">1109</th><td>    });</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>    <b>if</b> (<a class="local col9 ref" href="#209Regs" title='Regs' data-ref="209Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var> || <a class="local col5 ref" href="#195LdrOpc" title='LdrOpc' data-ref="195LdrOpc">LdrOpc</a> == <var>0</var>) {</td></tr>
<tr><th id="1112">1112</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="217MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="217MIB">MIB</dfn> = BuildMI(MBB, MI, DL, TII.get(LdmOpc), ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="1113">1113</th><td>                                    .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="1114">1114</th><td>                                    .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1115">1115</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="218i" title='i' data-type='unsigned int' data-ref="218i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="219e" title='e' data-type='unsigned int' data-ref="219e">e</dfn> = <a class="local col9 ref" href="#209Regs" title='Regs' data-ref="209Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col8 ref" href="#218i" title='i' data-ref="218i">i</a> &lt; <a class="local col9 ref" href="#219e" title='e' data-ref="219e">e</a>; ++<a class="local col8 ref" href="#218i" title='i' data-ref="218i">i</a>)</td></tr>
<tr><th id="1116">1116</th><td>        <a class="local col7 ref" href="#217MIB" title='MIB' data-ref="217MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#209Regs" title='Regs' data-ref="209Regs">Regs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#218i" title='i' data-ref="218i">i</a>]</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(<b>true</b>));</td></tr>
<tr><th id="1117">1117</th><td>      <b>if</b> (<a class="local col2 ref" href="#212DeleteRet" title='DeleteRet' data-ref="212DeleteRet">DeleteRet</a>) {</td></tr>
<tr><th id="1118">1118</th><td>        <b>if</b> (<a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#191MBB" title='MBB' data-ref="191MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="1119">1119</th><td>          <a class="local col7 ref" href="#217MIB" title='MIB' data-ref="217MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::copyImplicitOps' data-ref="_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE">copyImplicitOps</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI">MI</a>);</td></tr>
<tr><th id="1120">1120</th><td>          <a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1121">1121</th><td>        }</td></tr>
<tr><th id="1122">1122</th><td>      }</td></tr>
<tr><th id="1123">1123</th><td>      <a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEEv" title='llvm::MachineInstrBuilder::operator MachineInstrBundleIterator' data-ref="_ZNK4llvm19MachineInstrBuildercvNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEEv"></a><a class="local col7 ref" href="#217MIB" title='MIB' data-ref="217MIB">MIB</a>;</td></tr>
<tr><th id="1124">1124</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#209Regs" title='Regs' data-ref="209Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="1125">1125</th><td>      <i>// If we adjusted the reg to PC from LR above, switch it back here. We</i></td></tr>
<tr><th id="1126">1126</th><td><i>      // only do that for LDM.</i></td></tr>
<tr><th id="1127">1127</th><td>      <b>if</b> (Regs[<var>0</var>] == ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>)</td></tr>
<tr><th id="1128">1128</th><td>        Regs[<var>0</var>] = ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>;</td></tr>
<tr><th id="1129">1129</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="220MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="220MIB">MIB</dfn> =</td></tr>
<tr><th id="1130">1130</th><td>        BuildMI(MBB, MI, DL, TII.get(LdrOpc), Regs[<var>0</var>])</td></tr>
<tr><th id="1131">1131</th><td>          .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, RegState::Define)</td></tr>
<tr><th id="1132">1132</th><td>          .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>);</td></tr>
<tr><th id="1133">1133</th><td>      <i>// ARM mode needs an extra reg0 here due to addrmode2. Will go away once</i></td></tr>
<tr><th id="1134">1134</th><td><i>      // that refactoring is complete (eventually).</i></td></tr>
<tr><th id="1135">1135</th><td>      <b>if</b> (LdrOpc == ARM::<span class='error' title="no member named &apos;LDR_POST_REG&apos; in namespace &apos;llvm::ARM&apos;">LDR_POST_REG</span> || LdrOpc == ARM::<span class='error' title="no member named &apos;LDR_POST_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDR_POST_IMM</span>) {</td></tr>
<tr><th id="1136">1136</th><td>        <a class="local col0 ref" href="#220MIB" title='MIB' data-ref="220MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="1137">1137</th><td>        <a class="local col0 ref" href="#220MIB" title='MIB' data-ref="220MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj" title='llvm::ARM_AM::getAM2Opc' data-ref="_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj">getAM2Opc</a>(<span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>, <var>4</var>, <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>));</td></tr>
<tr><th id="1138">1138</th><td>      } <b>else</b></td></tr>
<tr><th id="1139">1139</th><td>        <a class="local col0 ref" href="#220MIB" title='MIB' data-ref="220MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>4</var>);</td></tr>
<tr><th id="1140">1140</th><td>      MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1141">1141</th><td>    }</td></tr>
<tr><th id="1142">1142</th><td>    <a class="local col9 ref" href="#209Regs" title='Regs' data-ref="209Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td>    <i>// Put any subsequent vpop instructions after this one: they will refer to</i></td></tr>
<tr><th id="1145">1145</th><td><i>    // higher register numbers so need to be popped afterwards.</i></td></tr>
<tr><th id="1146">1146</th><td>    <b>if</b> (<a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#191MBB" title='MBB' data-ref="191MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="1147">1147</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI">MI</a>;</td></tr>
<tr><th id="1148">1148</th><td>  }</td></tr>
<tr><th id="1149">1149</th><td>}</td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td><i class="doc" data-doc="_ZL23emitAlignedDPRCS2SpillsRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRKSt6vectorINS_15CalleeSavedInfoESaIS64390641">/// Emit aligned spill instructions for NumAlignedDPRCS2Regs D-registers</i></td></tr>
<tr><th id="1152">1152</th><td><i class="doc" data-doc="_ZL23emitAlignedDPRCS2SpillsRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRKSt6vectorINS_15CalleeSavedInfoESaIS64390641">/// starting from d8.  Also insert stack realignment code and leave the stack</i></td></tr>
<tr><th id="1153">1153</th><td><i class="doc" data-doc="_ZL23emitAlignedDPRCS2SpillsRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRKSt6vectorINS_15CalleeSavedInfoESaIS64390641">/// pointer pointing to the d8 spill slot.</i></td></tr>
<tr><th id="1154">1154</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL23emitAlignedDPRCS2SpillsRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRKSt6vectorINS_15CalleeSavedInfoESaIS64390641" title='emitAlignedDPRCS2Spills' data-type='void emitAlignedDPRCS2Spills(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MI, unsigned int NumAlignedDPRCS2Regs, const std::vector&lt;CalleeSavedInfo&gt; &amp; CSI, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL23emitAlignedDPRCS2SpillsRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRKSt6vectorINS_15CalleeSavedInfoESaIS64390641">emitAlignedDPRCS2Spills</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="221MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="221MBB">MBB</dfn>,</td></tr>
<tr><th id="1155">1155</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="222MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="222MI">MI</dfn>,</td></tr>
<tr><th id="1156">1156</th><td>                                    <em>unsigned</em> <dfn class="local col3 decl" id="223NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-type='unsigned int' data-ref="223NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</dfn>,</td></tr>
<tr><th id="1157">1157</th><td>                                    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col4 decl" id="224CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="224CSI">CSI</dfn>,</td></tr>
<tr><th id="1158">1158</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="225TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="225TRI">TRI</dfn>) {</td></tr>
<tr><th id="1159">1159</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="226MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="226MF">MF</dfn> = *<a class="local col1 ref" href="#221MBB" title='MBB' data-ref="221MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1160">1160</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col7 decl" id="227AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="227AFI">AFI</dfn> = <a class="local col6 ref" href="#226MF" title='MF' data-ref="226MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1161">1161</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="228DL" title='DL' data-type='llvm::DebugLoc' data-ref="228DL">DL</dfn> = <a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#221MBB" title='MBB' data-ref="221MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>() : <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="1162">1162</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col9 decl" id="229TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="229TII">TII</dfn> = *<a class="local col6 ref" href="#226MF" title='MF' data-ref="226MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1163">1163</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col0 decl" id="230MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="230MFI">MFI</dfn> = <a class="local col6 ref" href="#226MF" title='MF' data-ref="226MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>  <i>// Mark the D-register spill slots as properly aligned.  Since MFI computes</i></td></tr>
<tr><th id="1166">1166</th><td><i>  // stack slot layout backwards, this can actually mean that the d-reg stack</i></td></tr>
<tr><th id="1167">1167</th><td><i>  // slot offsets can be wrong. The offset for d8 will always be correct.</i></td></tr>
<tr><th id="1168">1168</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="231i" title='i' data-type='unsigned int' data-ref="231i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="232e" title='e' data-type='unsigned int' data-ref="232e">e</dfn> = <a class="local col4 ref" href="#224CSI" title='CSI' data-ref="224CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col1 ref" href="#231i" title='i' data-ref="231i">i</a> != <a class="local col2 ref" href="#232e" title='e' data-ref="232e">e</a>; ++<a class="local col1 ref" href="#231i" title='i' data-ref="231i">i</a>) {</td></tr>
<tr><th id="1169">1169</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="233DNum" title='DNum' data-type='unsigned int' data-ref="233DNum">DNum</dfn> = CSI[i].getReg() - ARM::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::ARM&apos;">D8</span>;</td></tr>
<tr><th id="1170">1170</th><td>    <b>if</b> (<a class="local col3 ref" href="#233DNum" title='DNum' data-ref="233DNum">DNum</a> &gt; <a class="local col3 ref" href="#223NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="223NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a> - <var>1</var>)</td></tr>
<tr><th id="1171">1171</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1172">1172</th><td>    <em>int</em> <dfn class="local col4 decl" id="234FI" title='FI' data-type='int' data-ref="234FI">FI</dfn> = <a class="local col4 ref" href="#224CSI" title='CSI' data-ref="224CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col1 ref" href="#231i" title='i' data-ref="231i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="1173">1173</th><td>    <i>// The even-numbered registers will be 16-byte aligned, the odd-numbered</i></td></tr>
<tr><th id="1174">1174</th><td><i>    // registers will be 8-byte aligned.</i></td></tr>
<tr><th id="1175">1175</th><td>    <a class="local col0 ref" href="#230MFI" title='MFI' data-ref="230MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij" title='llvm::MachineFrameInfo::setObjectAlignment' data-ref="_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij">setObjectAlignment</a>(<a class="local col4 ref" href="#234FI" title='FI' data-ref="234FI">FI</a>, <a class="local col3 ref" href="#233DNum" title='DNum' data-ref="233DNum">DNum</a> % <var>2</var> ? <var>8</var> : <var>16</var>);</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td>    <i>// The stack slot for D8 needs to be maximally aligned because this is</i></td></tr>
<tr><th id="1178">1178</th><td><i>    // actually the point where we align the stack pointer.  MachineFrameInfo</i></td></tr>
<tr><th id="1179">1179</th><td><i>    // computes all offsets relative to the incoming stack pointer which is a</i></td></tr>
<tr><th id="1180">1180</th><td><i>    // bit weird when realigning the stack.  Any extra padding for this</i></td></tr>
<tr><th id="1181">1181</th><td><i>    // over-alignment is not realized because the code inserted below adjusts</i></td></tr>
<tr><th id="1182">1182</th><td><i>    // the stack pointer by numregs * 8 before aligning the stack pointer.</i></td></tr>
<tr><th id="1183">1183</th><td>    <b>if</b> (<a class="local col3 ref" href="#233DNum" title='DNum' data-ref="233DNum">DNum</a> == <var>0</var>)</td></tr>
<tr><th id="1184">1184</th><td>      <a class="local col0 ref" href="#230MFI" title='MFI' data-ref="230MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij" title='llvm::MachineFrameInfo::setObjectAlignment' data-ref="_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij">setObjectAlignment</a>(<a class="local col4 ref" href="#234FI" title='FI' data-ref="234FI">FI</a>, <a class="local col0 ref" href="#230MFI" title='MFI' data-ref="230MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv" title='llvm::MachineFrameInfo::getMaxAlignment' data-ref="_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv">getMaxAlignment</a>());</td></tr>
<tr><th id="1185">1185</th><td>  }</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td>  <i>// Move the stack pointer to the d8 spill slot, and align it at the same</i></td></tr>
<tr><th id="1188">1188</th><td><i>  // time. Leave the stack slot address in the scratch register r4.</i></td></tr>
<tr><th id="1189">1189</th><td><i>  //</i></td></tr>
<tr><th id="1190">1190</th><td><i>  //   sub r4, sp, #numregs * 8</i></td></tr>
<tr><th id="1191">1191</th><td><i>  //   bic r4, r4, #align - 1</i></td></tr>
<tr><th id="1192">1192</th><td><i>  //   mov sp, r4</i></td></tr>
<tr><th id="1193">1193</th><td><i>  //</i></td></tr>
<tr><th id="1194">1194</th><td>  <em>bool</em> <dfn class="local col5 decl" id="235isThumb" title='isThumb' data-type='bool' data-ref="235isThumb">isThumb</dfn> = <a class="local col7 ref" href="#227AFI" title='AFI' data-ref="227AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>();</td></tr>
<tr><th id="1195">1195</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; &quot;Can&apos;t realign stack for thumb1&quot;) ? void (0) : __assert_fail (&quot;!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; \&quot;Can&apos;t realign stack for thumb1\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 1195, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col7 ref" href="#227AFI" title='AFI' data-ref="227AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>() &amp;&amp; <q>"Can't realign stack for thumb1"</q>);</td></tr>
<tr><th id="1196">1196</th><td>  <a class="local col7 ref" href="#227AFI" title='AFI' data-ref="227AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo24setShouldRestoreSPFromFPEb" title='llvm::ARMFunctionInfo::setShouldRestoreSPFromFP' data-ref="_ZN4llvm15ARMFunctionInfo24setShouldRestoreSPFromFPEb">setShouldRestoreSPFromFP</a>(<b>true</b>);</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>  <i>// sub r4, sp, #numregs * 8</i></td></tr>
<tr><th id="1199">1199</th><td><i>  // The immediate is &lt;= 64, so it doesn't need any special encoding.</i></td></tr>
<tr><th id="1200">1200</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="236Opc" title='Opc' data-type='unsigned int' data-ref="236Opc">Opc</dfn> = isThumb ? ARM::<span class='error' title="no member named &apos;t2SUBri&apos; in namespace &apos;llvm::ARM&apos;">t2SUBri</span> : ARM::<span class='error' title="no member named &apos;SUBri&apos; in namespace &apos;llvm::ARM&apos;">SUBri</span>;</td></tr>
<tr><th id="1201">1201</th><td>  BuildMI(MBB, MI, DL, TII.get(Opc), ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="1202">1202</th><td>      .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="1203">1203</th><td>      .addImm(<var>8</var> * NumAlignedDPRCS2Regs)</td></tr>
<tr><th id="1204">1204</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="1205">1205</th><td>      .add(condCodeOp());</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="237MaxAlign" title='MaxAlign' data-type='unsigned int' data-ref="237MaxAlign">MaxAlign</dfn> = <a class="local col6 ref" href="#226MF" title='MF' data-ref="226MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv" title='llvm::MachineFrameInfo::getMaxAlignment' data-ref="_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv">getMaxAlignment</a>();</td></tr>
<tr><th id="1208">1208</th><td>  <i>// We must set parameter MustBeSingleInstruction to true, since</i></td></tr>
<tr><th id="1209">1209</th><td><i>  // skipAlignedDPRCS2Spills expects exactly 3 instructions to perform</i></td></tr>
<tr><th id="1210">1210</th><td><i>  // stack alignment.  Luckily, this can always be done since all ARM</i></td></tr>
<tr><th id="1211">1211</th><td><i>  // architecture versions that support Neon also support the BFC</i></td></tr>
<tr><th id="1212">1212</th><td><i>  // instruction.</i></td></tr>
<tr><th id="1213">1213</th><td>  emitAligningInstructions(MF, AFI, TII, MBB, MI, DL, ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, MaxAlign, <b>true</b>);</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td>  <i>// mov sp, r4</i></td></tr>
<tr><th id="1216">1216</th><td><i>  // The stack pointer must be adjusted before spilling anything, otherwise</i></td></tr>
<tr><th id="1217">1217</th><td><i>  // the stack slots could be clobbered by an interrupt handler.</i></td></tr>
<tr><th id="1218">1218</th><td><i>  // Leave r4 live, it is used below.</i></td></tr>
<tr><th id="1219">1219</th><td>  Opc = isThumb ? ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span> : ARM::<span class='error' title="no member named &apos;MOVr&apos; in namespace &apos;llvm::ARM&apos;">MOVr</span>;</td></tr>
<tr><th id="1220">1220</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="238MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="238MIB">MIB</dfn> = BuildMI(MBB, MI, DL, TII.get(Opc), ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="1221">1221</th><td>                                .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="1222">1222</th><td>                                .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1223">1223</th><td>  <b>if</b> (!<a class="local col5 ref" href="#235isThumb" title='isThumb' data-ref="235isThumb">isThumb</a>)</td></tr>
<tr><th id="1224">1224</th><td>    <a class="local col8 ref" href="#238MIB" title='MIB' data-ref="238MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td>  <i>// Now spill NumAlignedDPRCS2Regs registers starting from d8.</i></td></tr>
<tr><th id="1227">1227</th><td><i>  // r4 holds the stack slot address.</i></td></tr>
<tr><th id="1228">1228</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="239NextReg" title='NextReg' data-type='unsigned int' data-ref="239NextReg">NextReg</dfn> = ARM::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::ARM&apos;">D8</span>;</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td>  <i>// 16-byte aligned vst1.64 with 4 d-regs and address writeback.</i></td></tr>
<tr><th id="1231">1231</th><td><i>  // The writeback is only needed when emitting two vst1.64 instructions.</i></td></tr>
<tr><th id="1232">1232</th><td>  <b>if</b> (<a class="local col3 ref" href="#223NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="223NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a> &gt;= <var>6</var>) {</td></tr>
<tr><th id="1233">1233</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="240SupReg" title='SupReg' data-type='unsigned int' data-ref="240SupReg">SupReg</dfn> = TRI-&gt;getMatchingSuperReg(NextReg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>,</td></tr>
<tr><th id="1234">1234</th><td>                                               &amp;ARM::<span class='error' title="no member named &apos;QQPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QQPRRegClass</span>);</td></tr>
<tr><th id="1235">1235</th><td>    <a class="local col1 ref" href="#221MBB" title='MBB' data-ref="221MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col0 ref" href="#240SupReg" title='SupReg' data-ref="240SupReg">SupReg</a>);</td></tr>
<tr><th id="1236">1236</th><td>    BuildMI(MBB, MI, DL, TII.get(ARM::<span class='error' title="no member named &apos;VST1d64Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64Qwb_fixed</span>), ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="1237">1237</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, RegState::Kill)</td></tr>
<tr><th id="1238">1238</th><td>        .addImm(<var>16</var>)</td></tr>
<tr><th id="1239">1239</th><td>        .addReg(NextReg)</td></tr>
<tr><th id="1240">1240</th><td>        .addReg(SupReg, RegState::ImplicitKill)</td></tr>
<tr><th id="1241">1241</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1242">1242</th><td>    <a class="local col9 ref" href="#239NextReg" title='NextReg' data-ref="239NextReg">NextReg</a> += <var>4</var>;</td></tr>
<tr><th id="1243">1243</th><td>    <a class="local col3 ref" href="#223NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="223NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a> -= <var>4</var>;</td></tr>
<tr><th id="1244">1244</th><td>  }</td></tr>
<tr><th id="1245">1245</th><td></td></tr>
<tr><th id="1246">1246</th><td>  <i>// We won't modify r4 beyond this point.  It currently points to the next</i></td></tr>
<tr><th id="1247">1247</th><td><i>  // register to be spilled.</i></td></tr>
<tr><th id="1248">1248</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="241R4BaseReg" title='R4BaseReg' data-type='unsigned int' data-ref="241R4BaseReg">R4BaseReg</dfn> = <a class="local col9 ref" href="#239NextReg" title='NextReg' data-ref="239NextReg">NextReg</a>;</td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td>  <i>// 16-byte aligned vst1.64 with 4 d-regs, no writeback.</i></td></tr>
<tr><th id="1251">1251</th><td>  <b>if</b> (<a class="local col3 ref" href="#223NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="223NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a> &gt;= <var>4</var>) {</td></tr>
<tr><th id="1252">1252</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="242SupReg" title='SupReg' data-type='unsigned int' data-ref="242SupReg">SupReg</dfn> = TRI-&gt;getMatchingSuperReg(NextReg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>,</td></tr>
<tr><th id="1253">1253</th><td>                                               &amp;ARM::<span class='error' title="no member named &apos;QQPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QQPRRegClass</span>);</td></tr>
<tr><th id="1254">1254</th><td>    <a class="local col1 ref" href="#221MBB" title='MBB' data-ref="221MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col2 ref" href="#242SupReg" title='SupReg' data-ref="242SupReg">SupReg</a>);</td></tr>
<tr><th id="1255">1255</th><td>    BuildMI(MBB, MI, DL, TII.get(ARM::<span class='error' title="no member named &apos;VST1d64Q&apos; in namespace &apos;llvm::ARM&apos;">VST1d64Q</span>))</td></tr>
<tr><th id="1256">1256</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="1257">1257</th><td>        .addImm(<var>16</var>)</td></tr>
<tr><th id="1258">1258</th><td>        .addReg(NextReg)</td></tr>
<tr><th id="1259">1259</th><td>        .addReg(SupReg, RegState::ImplicitKill)</td></tr>
<tr><th id="1260">1260</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1261">1261</th><td>    <a class="local col9 ref" href="#239NextReg" title='NextReg' data-ref="239NextReg">NextReg</a> += <var>4</var>;</td></tr>
<tr><th id="1262">1262</th><td>    <a class="local col3 ref" href="#223NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="223NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a> -= <var>4</var>;</td></tr>
<tr><th id="1263">1263</th><td>  }</td></tr>
<tr><th id="1264">1264</th><td></td></tr>
<tr><th id="1265">1265</th><td>  <i>// 16-byte aligned vst1.64 with 2 d-regs.</i></td></tr>
<tr><th id="1266">1266</th><td>  <b>if</b> (<a class="local col3 ref" href="#223NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="223NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a> &gt;= <var>2</var>) {</td></tr>
<tr><th id="1267">1267</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="243SupReg" title='SupReg' data-type='unsigned int' data-ref="243SupReg">SupReg</dfn> = TRI-&gt;getMatchingSuperReg(NextReg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>,</td></tr>
<tr><th id="1268">1268</th><td>                                               &amp;ARM::<span class='error' title="no member named &apos;QPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QPRRegClass</span>);</td></tr>
<tr><th id="1269">1269</th><td>    <a class="local col1 ref" href="#221MBB" title='MBB' data-ref="221MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col3 ref" href="#243SupReg" title='SupReg' data-ref="243SupReg">SupReg</a>);</td></tr>
<tr><th id="1270">1270</th><td>    BuildMI(MBB, MI, DL, TII.get(ARM::<span class='error' title="no member named &apos;VST1q64&apos; in namespace &apos;llvm::ARM&apos;">VST1q64</span>))</td></tr>
<tr><th id="1271">1271</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="1272">1272</th><td>        .addImm(<var>16</var>)</td></tr>
<tr><th id="1273">1273</th><td>        .addReg(SupReg)</td></tr>
<tr><th id="1274">1274</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1275">1275</th><td>    <a class="local col9 ref" href="#239NextReg" title='NextReg' data-ref="239NextReg">NextReg</a> += <var>2</var>;</td></tr>
<tr><th id="1276">1276</th><td>    <a class="local col3 ref" href="#223NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="223NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a> -= <var>2</var>;</td></tr>
<tr><th id="1277">1277</th><td>  }</td></tr>
<tr><th id="1278">1278</th><td></td></tr>
<tr><th id="1279">1279</th><td>  <i>// Finally, use a vanilla vstr.64 for the odd last register.</i></td></tr>
<tr><th id="1280">1280</th><td>  <b>if</b> (<a class="local col3 ref" href="#223NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="223NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a>) {</td></tr>
<tr><th id="1281">1281</th><td>    <a class="local col1 ref" href="#221MBB" title='MBB' data-ref="221MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col9 ref" href="#239NextReg" title='NextReg' data-ref="239NextReg">NextReg</a>);</td></tr>
<tr><th id="1282">1282</th><td>    <i>// vstr.64 uses addrmode5 which has an offset scale of 4.</i></td></tr>
<tr><th id="1283">1283</th><td>    BuildMI(MBB, MI, DL, TII.get(ARM::<span class='error' title="no member named &apos;VSTRD&apos; in namespace &apos;llvm::ARM&apos;">VSTRD</span>))</td></tr>
<tr><th id="1284">1284</th><td>        .addReg(NextReg)</td></tr>
<tr><th id="1285">1285</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="1286">1286</th><td>        .addImm((NextReg - R4BaseReg) * <var>2</var>)</td></tr>
<tr><th id="1287">1287</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1288">1288</th><td>  }</td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td>  <i>// The last spill instruction inserted should kill the scratch register r4.</i></td></tr>
<tr><th id="1291">1291</th><td>  std::prev(MI)-&gt;addRegisterKilled(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, TRI);</td></tr>
<tr><th id="1292">1292</th><td>}</td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td><i class="doc" data-doc="_ZL23skipAlignedDPRCS2SpillsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">/// Skip past the code inserted by emitAlignedDPRCS2Spills, and return an</i></td></tr>
<tr><th id="1295">1295</th><td><i class="doc" data-doc="_ZL23skipAlignedDPRCS2SpillsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">/// iterator to the following instruction.</i></td></tr>
<tr><th id="1296">1296</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="1297">1297</th><td><dfn class="tu decl def" id="_ZL23skipAlignedDPRCS2SpillsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='skipAlignedDPRCS2Spills' data-type='MachineBasicBlock::iterator skipAlignedDPRCS2Spills(MachineBasicBlock::iterator MI, unsigned int NumAlignedDPRCS2Regs)' data-ref="_ZL23skipAlignedDPRCS2SpillsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">skipAlignedDPRCS2Spills</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="244MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="244MI">MI</dfn>,</td></tr>
<tr><th id="1298">1298</th><td>                        <em>unsigned</em> <dfn class="local col5 decl" id="245NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-type='unsigned int' data-ref="245NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</dfn>) {</td></tr>
<tr><th id="1299">1299</th><td>  <i>//   sub r4, sp, #numregs * 8</i></td></tr>
<tr><th id="1300">1300</th><td><i>  //   bic r4, r4, #align - 1</i></td></tr>
<tr><th id="1301">1301</th><td><i>  //   mov sp, r4</i></td></tr>
<tr><th id="1302">1302</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>;</td></tr>
<tr><th id="1303">1303</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;mayStore() &amp;&amp; &quot;Expecting spill instruction&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;mayStore() &amp;&amp; \&quot;Expecting spill instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 1303, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <q>"Expecting spill instruction"</q>);</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td>  <i>// These switches all fall through.</i></td></tr>
<tr><th id="1306">1306</th><td>  <b>switch</b>(<a class="local col5 ref" href="#245NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="245NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a>) {</td></tr>
<tr><th id="1307">1307</th><td>  <b>case</b> <var>7</var>:</td></tr>
<tr><th id="1308">1308</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>;</td></tr>
<tr><th id="1309">1309</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;mayStore() &amp;&amp; &quot;Expecting spill instruction&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;mayStore() &amp;&amp; \&quot;Expecting spill instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 1309, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <q>"Expecting spill instruction"</q>);</td></tr>
<tr><th id="1310">1310</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1311">1311</th><td>  <b>default</b>:</td></tr>
<tr><th id="1312">1312</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>;</td></tr>
<tr><th id="1313">1313</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;mayStore() &amp;&amp; &quot;Expecting spill instruction&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;mayStore() &amp;&amp; \&quot;Expecting spill instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 1313, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <q>"Expecting spill instruction"</q>);</td></tr>
<tr><th id="1314">1314</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1315">1315</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1316">1316</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1317">1317</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1318">1318</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;killsRegister(ARM::R4) &amp;&amp; &quot;Missed kill flag&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;killsRegister(ARM::R4) &amp;&amp; \&quot;Missed kill flag\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 1318, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI-&gt;killsRegister(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>) &amp;&amp; <q>"Missed kill flag"</q>);</td></tr>
<tr><th id="1319">1319</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>;</td></tr>
<tr><th id="1320">1320</th><td>  }</td></tr>
<tr><th id="1321">1321</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1EOS2_"></a><a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>;</td></tr>
<tr><th id="1322">1322</th><td>}</td></tr>
<tr><th id="1323">1323</th><td></td></tr>
<tr><th id="1324">1324</th><td><i class="doc" data-doc="_ZL25emitAlignedDPRCS2RestoresRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRKSt6vectorINS_15CalleeSavedInfoESaI4207504">/// Emit aligned reload instructions for NumAlignedDPRCS2Regs D-registers</i></td></tr>
<tr><th id="1325">1325</th><td><i class="doc" data-doc="_ZL25emitAlignedDPRCS2RestoresRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRKSt6vectorINS_15CalleeSavedInfoESaI4207504">/// starting from d8.  These instructions are assumed to execute while the</i></td></tr>
<tr><th id="1326">1326</th><td><i class="doc" data-doc="_ZL25emitAlignedDPRCS2RestoresRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRKSt6vectorINS_15CalleeSavedInfoESaI4207504">/// stack is still aligned, unlike the code inserted by emitPopInst.</i></td></tr>
<tr><th id="1327">1327</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL25emitAlignedDPRCS2RestoresRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRKSt6vectorINS_15CalleeSavedInfoESaI4207504" title='emitAlignedDPRCS2Restores' data-type='void emitAlignedDPRCS2Restores(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MI, unsigned int NumAlignedDPRCS2Regs, const std::vector&lt;CalleeSavedInfo&gt; &amp; CSI, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL25emitAlignedDPRCS2RestoresRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRKSt6vectorINS_15CalleeSavedInfoESaI4207504">emitAlignedDPRCS2Restores</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="246MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="246MBB">MBB</dfn>,</td></tr>
<tr><th id="1328">1328</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="247MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="247MI">MI</dfn>,</td></tr>
<tr><th id="1329">1329</th><td>                                      <em>unsigned</em> <dfn class="local col8 decl" id="248NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-type='unsigned int' data-ref="248NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</dfn>,</td></tr>
<tr><th id="1330">1330</th><td>                                      <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col9 decl" id="249CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="249CSI">CSI</dfn>,</td></tr>
<tr><th id="1331">1331</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="250TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="250TRI">TRI</dfn>) {</td></tr>
<tr><th id="1332">1332</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="251MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="251MF">MF</dfn> = *<a class="local col6 ref" href="#246MBB" title='MBB' data-ref="246MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1333">1333</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col2 decl" id="252AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="252AFI">AFI</dfn> = <a class="local col1 ref" href="#251MF" title='MF' data-ref="251MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1334">1334</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="253DL" title='DL' data-type='llvm::DebugLoc' data-ref="253DL">DL</dfn> = <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#246MBB" title='MBB' data-ref="246MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>() : <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="1335">1335</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col4 decl" id="254TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="254TII">TII</dfn> = *<a class="local col1 ref" href="#251MF" title='MF' data-ref="251MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td>  <i>// Find the frame index assigned to d8.</i></td></tr>
<tr><th id="1338">1338</th><td>  <em>int</em> <dfn class="local col5 decl" id="255D8SpillFI" title='D8SpillFI' data-type='int' data-ref="255D8SpillFI">D8SpillFI</dfn> = <var>0</var>;</td></tr>
<tr><th id="1339">1339</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="256i" title='i' data-type='unsigned int' data-ref="256i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="257e" title='e' data-type='unsigned int' data-ref="257e">e</dfn> = <a class="local col9 ref" href="#249CSI" title='CSI' data-ref="249CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col6 ref" href="#256i" title='i' data-ref="256i">i</a> != <a class="local col7 ref" href="#257e" title='e' data-ref="257e">e</a>; ++<a class="local col6 ref" href="#256i" title='i' data-ref="256i">i</a>)</td></tr>
<tr><th id="1340">1340</th><td>    <b>if</b> (CSI[i].getReg() == ARM::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::ARM&apos;">D8</span>) {</td></tr>
<tr><th id="1341">1341</th><td>      <a class="local col5 ref" href="#255D8SpillFI" title='D8SpillFI' data-ref="255D8SpillFI">D8SpillFI</a> = <a class="local col9 ref" href="#249CSI" title='CSI' data-ref="249CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col6 ref" href="#256i" title='i' data-ref="256i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="1342">1342</th><td>      <b>break</b>;</td></tr>
<tr><th id="1343">1343</th><td>    }</td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td>  <i>// Materialize the address of the d8 spill slot into the scratch register r4.</i></td></tr>
<tr><th id="1346">1346</th><td><i>  // This can be fairly complicated if the stack frame is large, so just use</i></td></tr>
<tr><th id="1347">1347</th><td><i>  // the normal frame index elimination mechanism to do it.  This code runs as</i></td></tr>
<tr><th id="1348">1348</th><td><i>  // the initial part of the epilog where the stack and base pointers haven't</i></td></tr>
<tr><th id="1349">1349</th><td><i>  // been changed yet.</i></td></tr>
<tr><th id="1350">1350</th><td>  <em>bool</em> <dfn class="local col8 decl" id="258isThumb" title='isThumb' data-type='bool' data-ref="258isThumb">isThumb</dfn> = <a class="local col2 ref" href="#252AFI" title='AFI' data-ref="252AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>();</td></tr>
<tr><th id="1351">1351</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; &quot;Can&apos;t realign stack for thumb1&quot;) ? void (0) : __assert_fail (&quot;!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; \&quot;Can&apos;t realign stack for thumb1\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 1351, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#252AFI" title='AFI' data-ref="252AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>() &amp;&amp; <q>"Can't realign stack for thumb1"</q>);</td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="259Opc" title='Opc' data-type='unsigned int' data-ref="259Opc">Opc</dfn> = isThumb ? ARM::<span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDri</span> : ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span>;</td></tr>
<tr><th id="1354">1354</th><td>  BuildMI(MBB, MI, DL, TII.get(Opc), ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="1355">1355</th><td>      .addFrameIndex(D8SpillFI)</td></tr>
<tr><th id="1356">1356</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="1357">1357</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="1358">1358</th><td>      .add(condCodeOp());</td></tr>
<tr><th id="1359">1359</th><td></td></tr>
<tr><th id="1360">1360</th><td>  <i>// Now restore NumAlignedDPRCS2Regs registers starting from d8.</i></td></tr>
<tr><th id="1361">1361</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="260NextReg" title='NextReg' data-type='unsigned int' data-ref="260NextReg">NextReg</dfn> = ARM::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::ARM&apos;">D8</span>;</td></tr>
<tr><th id="1362">1362</th><td></td></tr>
<tr><th id="1363">1363</th><td>  <i>// 16-byte aligned vld1.64 with 4 d-regs and writeback.</i></td></tr>
<tr><th id="1364">1364</th><td>  <b>if</b> (<a class="local col8 ref" href="#248NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="248NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a> &gt;= <var>6</var>) {</td></tr>
<tr><th id="1365">1365</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="261SupReg" title='SupReg' data-type='unsigned int' data-ref="261SupReg">SupReg</dfn> = TRI-&gt;getMatchingSuperReg(NextReg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>,</td></tr>
<tr><th id="1366">1366</th><td>                                               &amp;ARM::<span class='error' title="no member named &apos;QQPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QQPRRegClass</span>);</td></tr>
<tr><th id="1367">1367</th><td>    BuildMI(MBB, MI, DL, TII.get(ARM::<span class='error' title="no member named &apos;VLD1d64Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Qwb_fixed</span>), NextReg)</td></tr>
<tr><th id="1368">1368</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, RegState::Define)</td></tr>
<tr><th id="1369">1369</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, RegState::Kill)</td></tr>
<tr><th id="1370">1370</th><td>        .addImm(<var>16</var>)</td></tr>
<tr><th id="1371">1371</th><td>        .addReg(SupReg, RegState::ImplicitDefine)</td></tr>
<tr><th id="1372">1372</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1373">1373</th><td>    <a class="local col0 ref" href="#260NextReg" title='NextReg' data-ref="260NextReg">NextReg</a> += <var>4</var>;</td></tr>
<tr><th id="1374">1374</th><td>    <a class="local col8 ref" href="#248NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="248NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a> -= <var>4</var>;</td></tr>
<tr><th id="1375">1375</th><td>  }</td></tr>
<tr><th id="1376">1376</th><td></td></tr>
<tr><th id="1377">1377</th><td>  <i>// We won't modify r4 beyond this point.  It currently points to the next</i></td></tr>
<tr><th id="1378">1378</th><td><i>  // register to be spilled.</i></td></tr>
<tr><th id="1379">1379</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="262R4BaseReg" title='R4BaseReg' data-type='unsigned int' data-ref="262R4BaseReg">R4BaseReg</dfn> = <a class="local col0 ref" href="#260NextReg" title='NextReg' data-ref="260NextReg">NextReg</a>;</td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td>  <i>// 16-byte aligned vld1.64 with 4 d-regs, no writeback.</i></td></tr>
<tr><th id="1382">1382</th><td>  <b>if</b> (<a class="local col8 ref" href="#248NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="248NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a> &gt;= <var>4</var>) {</td></tr>
<tr><th id="1383">1383</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="263SupReg" title='SupReg' data-type='unsigned int' data-ref="263SupReg">SupReg</dfn> = TRI-&gt;getMatchingSuperReg(NextReg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>,</td></tr>
<tr><th id="1384">1384</th><td>                                               &amp;ARM::<span class='error' title="no member named &apos;QQPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QQPRRegClass</span>);</td></tr>
<tr><th id="1385">1385</th><td>    BuildMI(MBB, MI, DL, TII.get(ARM::<span class='error' title="no member named &apos;VLD1d64Q&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Q</span>), NextReg)</td></tr>
<tr><th id="1386">1386</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="1387">1387</th><td>        .addImm(<var>16</var>)</td></tr>
<tr><th id="1388">1388</th><td>        .addReg(SupReg, RegState::ImplicitDefine)</td></tr>
<tr><th id="1389">1389</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1390">1390</th><td>    <a class="local col0 ref" href="#260NextReg" title='NextReg' data-ref="260NextReg">NextReg</a> += <var>4</var>;</td></tr>
<tr><th id="1391">1391</th><td>    <a class="local col8 ref" href="#248NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="248NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a> -= <var>4</var>;</td></tr>
<tr><th id="1392">1392</th><td>  }</td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td>  <i>// 16-byte aligned vld1.64 with 2 d-regs.</i></td></tr>
<tr><th id="1395">1395</th><td>  <b>if</b> (<a class="local col8 ref" href="#248NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="248NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a> &gt;= <var>2</var>) {</td></tr>
<tr><th id="1396">1396</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="264SupReg" title='SupReg' data-type='unsigned int' data-ref="264SupReg">SupReg</dfn> = TRI-&gt;getMatchingSuperReg(NextReg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>,</td></tr>
<tr><th id="1397">1397</th><td>                                               &amp;ARM::<span class='error' title="no member named &apos;QPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QPRRegClass</span>);</td></tr>
<tr><th id="1398">1398</th><td>    BuildMI(MBB, MI, DL, TII.get(ARM::<span class='error' title="no member named &apos;VLD1q64&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64</span>), SupReg)</td></tr>
<tr><th id="1399">1399</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="1400">1400</th><td>        .addImm(<var>16</var>)</td></tr>
<tr><th id="1401">1401</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1402">1402</th><td>    <a class="local col0 ref" href="#260NextReg" title='NextReg' data-ref="260NextReg">NextReg</a> += <var>2</var>;</td></tr>
<tr><th id="1403">1403</th><td>    <a class="local col8 ref" href="#248NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="248NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a> -= <var>2</var>;</td></tr>
<tr><th id="1404">1404</th><td>  }</td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td>  <i>// Finally, use a vanilla vldr.64 for the remaining odd register.</i></td></tr>
<tr><th id="1407">1407</th><td>  <b>if</b> (NumAlignedDPRCS2Regs)</td></tr>
<tr><th id="1408">1408</th><td>    BuildMI(MBB, MI, DL, TII.get(ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>), NextReg)</td></tr>
<tr><th id="1409">1409</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>)</td></tr>
<tr><th id="1410">1410</th><td>        .addImm(<var>2</var> * (NextReg - R4BaseReg))</td></tr>
<tr><th id="1411">1411</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1412">1412</th><td></td></tr>
<tr><th id="1413">1413</th><td>  <i>// Last store kills r4.</i></td></tr>
<tr><th id="1414">1414</th><td>  std::prev(MI)-&gt;addRegisterKilled(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, TRI);</td></tr>
<tr><th id="1415">1415</th><td>}</td></tr>
<tr><th id="1416">1416</th><td></td></tr>
<tr><th id="1417">1417</th><td><em>bool</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16ARMFrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorINS_3342128" title='llvm::ARMFrameLowering::spillCalleeSavedRegisters' data-ref="_ZNK4llvm16ARMFrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorINS_3342128">spillCalleeSavedRegisters</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="265MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="265MBB">MBB</dfn>,</td></tr>
<tr><th id="1418">1418</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="266MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="266MI">MI</dfn>,</td></tr>
<tr><th id="1419">1419</th><td>                                        <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col7 decl" id="267CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="267CSI">CSI</dfn>,</td></tr>
<tr><th id="1420">1420</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="268TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="268TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1421">1421</th><td>  <b>if</b> (<a class="local col7 ref" href="#267CSI" title='CSI' data-ref="267CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="1422">1422</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1423">1423</th><td></td></tr>
<tr><th id="1424">1424</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="269MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="269MF">MF</dfn> = *<a class="local col5 ref" href="#265MBB" title='MBB' data-ref="265MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1425">1425</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col0 decl" id="270AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="270AFI">AFI</dfn> = <a class="local col9 ref" href="#269MF" title='MF' data-ref="269MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1426">1426</th><td></td></tr>
<tr><th id="1427">1427</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="271PushOpc" title='PushOpc' data-type='unsigned int' data-ref="271PushOpc">PushOpc</dfn> = AFI-&gt;isThumbFunction() ? ARM::<span class='error' title="no member named &apos;t2STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB_UPD</span> : ARM::<span class='error' title="no member named &apos;STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMDB_UPD</span>;</td></tr>
<tr><th id="1428">1428</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="272PushOneOpc" title='PushOneOpc' data-type='unsigned int' data-ref="272PushOneOpc">PushOneOpc</dfn> = AFI-&gt;isThumbFunction() ?</td></tr>
<tr><th id="1429">1429</th><td>    ARM::<span class='error' title="no member named &apos;t2STR_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2STR_PRE</span> : ARM::<span class='error' title="no member named &apos;STR_PRE_IMM&apos; in namespace &apos;llvm::ARM&apos;">STR_PRE_IMM</span>;</td></tr>
<tr><th id="1430">1430</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="273FltOpc" title='FltOpc' data-type='unsigned int' data-ref="273FltOpc">FltOpc</dfn> = ARM::<span class='error' title="no member named &apos;VSTMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDDB_UPD</span>;</td></tr>
<tr><th id="1431">1431</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="274NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-type='unsigned int' data-ref="274NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</dfn> = <a class="local col0 ref" href="#270AFI" title='AFI' data-ref="270AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo23getNumAlignedDPRCS2RegsEv" title='llvm::ARMFunctionInfo::getNumAlignedDPRCS2Regs' data-ref="_ZNK4llvm15ARMFunctionInfo23getNumAlignedDPRCS2RegsEv">getNumAlignedDPRCS2Regs</a>();</td></tr>
<tr><th id="1432">1432</th><td>  <a class="member" href="#_ZNK4llvm16ARMFrameLowering12emitPushInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorINS_15CalleeSaved1390212" title='llvm::ARMFrameLowering::emitPushInst' data-ref="_ZNK4llvm16ARMFrameLowering12emitPushInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorINS_15CalleeSaved1390212">emitPushInst</a>(<span class='refarg'><a class="local col5 ref" href="#265MBB" title='MBB' data-ref="265MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#266MI" title='MI' data-ref="266MI">MI</a>, <a class="local col7 ref" href="#267CSI" title='CSI' data-ref="267CSI">CSI</a>, <a class="local col1 ref" href="#271PushOpc" title='PushOpc' data-ref="271PushOpc">PushOpc</a>, <a class="local col2 ref" href="#272PushOneOpc" title='PushOneOpc' data-ref="272PushOneOpc">PushOneOpc</a>, <b>false</b>, &amp;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZN4llvmL18isARMArea1RegisterEjb" title='llvm::isARMArea1Register' data-ref="_ZN4llvmL18isARMArea1RegisterEjb">isARMArea1Register</a>, <var>0</var>,</td></tr>
<tr><th id="1433">1433</th><td>               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FrameSetup" title='llvm::MachineInstr::MIFlag::FrameSetup' data-ref="llvm::MachineInstr::MIFlag::FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="1434">1434</th><td>  <a class="member" href="#_ZNK4llvm16ARMFrameLowering12emitPushInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorINS_15CalleeSaved1390212" title='llvm::ARMFrameLowering::emitPushInst' data-ref="_ZNK4llvm16ARMFrameLowering12emitPushInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorINS_15CalleeSaved1390212">emitPushInst</a>(<span class='refarg'><a class="local col5 ref" href="#265MBB" title='MBB' data-ref="265MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#266MI" title='MI' data-ref="266MI">MI</a>, <a class="local col7 ref" href="#267CSI" title='CSI' data-ref="267CSI">CSI</a>, <a class="local col1 ref" href="#271PushOpc" title='PushOpc' data-ref="271PushOpc">PushOpc</a>, <a class="local col2 ref" href="#272PushOneOpc" title='PushOneOpc' data-ref="272PushOneOpc">PushOneOpc</a>, <b>false</b>, &amp;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZN4llvmL18isARMArea2RegisterEjb" title='llvm::isARMArea2Register' data-ref="_ZN4llvmL18isARMArea2RegisterEjb">isARMArea2Register</a>, <var>0</var>,</td></tr>
<tr><th id="1435">1435</th><td>               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FrameSetup" title='llvm::MachineInstr::MIFlag::FrameSetup' data-ref="llvm::MachineInstr::MIFlag::FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="1436">1436</th><td>  <a class="member" href="#_ZNK4llvm16ARMFrameLowering12emitPushInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorINS_15CalleeSaved1390212" title='llvm::ARMFrameLowering::emitPushInst' data-ref="_ZNK4llvm16ARMFrameLowering12emitPushInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorINS_15CalleeSaved1390212">emitPushInst</a>(<span class='refarg'><a class="local col5 ref" href="#265MBB" title='MBB' data-ref="265MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#266MI" title='MI' data-ref="266MI">MI</a>, <a class="local col7 ref" href="#267CSI" title='CSI' data-ref="267CSI">CSI</a>, <a class="local col3 ref" href="#273FltOpc" title='FltOpc' data-ref="273FltOpc">FltOpc</a>, <var>0</var>, <b>true</b>, &amp;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZN4llvmL18isARMArea3RegisterEjb" title='llvm::isARMArea3Register' data-ref="_ZN4llvmL18isARMArea3RegisterEjb">isARMArea3Register</a>,</td></tr>
<tr><th id="1437">1437</th><td>               <a class="local col4 ref" href="#274NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="274NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FrameSetup" title='llvm::MachineInstr::MIFlag::FrameSetup' data-ref="llvm::MachineInstr::MIFlag::FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="1438">1438</th><td></td></tr>
<tr><th id="1439">1439</th><td>  <i>// The code above does not insert spill code for the aligned DPRCS2 registers.</i></td></tr>
<tr><th id="1440">1440</th><td><i>  // The stack realignment code will be inserted between the push instructions</i></td></tr>
<tr><th id="1441">1441</th><td><i>  // and these spills.</i></td></tr>
<tr><th id="1442">1442</th><td>  <b>if</b> (<a class="local col4 ref" href="#274NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="274NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a>)</td></tr>
<tr><th id="1443">1443</th><td>    <a class="tu ref" href="#_ZL23emitAlignedDPRCS2SpillsRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRKSt6vectorINS_15CalleeSavedInfoESaIS64390641" title='emitAlignedDPRCS2Spills' data-use='c' data-ref="_ZL23emitAlignedDPRCS2SpillsRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRKSt6vectorINS_15CalleeSavedInfoESaIS64390641">emitAlignedDPRCS2Spills</a>(<span class='refarg'><a class="local col5 ref" href="#265MBB" title='MBB' data-ref="265MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#266MI" title='MI' data-ref="266MI">MI</a>, <a class="local col4 ref" href="#274NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="274NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a>, <a class="local col7 ref" href="#267CSI" title='CSI' data-ref="267CSI">CSI</a>, <a class="local col8 ref" href="#268TRI" title='TRI' data-ref="268TRI">TRI</a>);</td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1446">1446</th><td>}</td></tr>
<tr><th id="1447">1447</th><td></td></tr>
<tr><th id="1448">1448</th><td><em>bool</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16ARMFrameLowering27restoreCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vectorINS10678761" title='llvm::ARMFrameLowering::restoreCalleeSavedRegisters' data-ref="_ZNK4llvm16ARMFrameLowering27restoreCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vectorINS10678761">restoreCalleeSavedRegisters</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="275MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="275MBB">MBB</dfn>,</td></tr>
<tr><th id="1449">1449</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="276MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="276MI">MI</dfn>,</td></tr>
<tr><th id="1450">1450</th><td>                                        <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col7 decl" id="277CSI" title='CSI' data-type='std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="277CSI">CSI</dfn>,</td></tr>
<tr><th id="1451">1451</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="278TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="278TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1452">1452</th><td>  <b>if</b> (<a class="local col7 ref" href="#277CSI" title='CSI' data-ref="277CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="1453">1453</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="279MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="279MF">MF</dfn> = *<a class="local col5 ref" href="#275MBB" title='MBB' data-ref="275MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1456">1456</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col0 decl" id="280AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="280AFI">AFI</dfn> = <a class="local col9 ref" href="#279MF" title='MF' data-ref="279MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1457">1457</th><td>  <em>bool</em> <dfn class="local col1 decl" id="281isVarArg" title='isVarArg' data-type='bool' data-ref="281isVarArg">isVarArg</dfn> = <a class="local col0 ref" href="#280AFI" title='AFI' data-ref="280AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv" title='llvm::ARMFunctionInfo::getArgRegsSaveSize' data-ref="_ZNK4llvm15ARMFunctionInfo18getArgRegsSaveSizeEv">getArgRegsSaveSize</a>() &gt; <var>0</var>;</td></tr>
<tr><th id="1458">1458</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="282NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-type='unsigned int' data-ref="282NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</dfn> = <a class="local col0 ref" href="#280AFI" title='AFI' data-ref="280AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo23getNumAlignedDPRCS2RegsEv" title='llvm::ARMFunctionInfo::getNumAlignedDPRCS2Regs' data-ref="_ZNK4llvm15ARMFunctionInfo23getNumAlignedDPRCS2RegsEv">getNumAlignedDPRCS2Regs</a>();</td></tr>
<tr><th id="1459">1459</th><td></td></tr>
<tr><th id="1460">1460</th><td>  <i>// The emitPopInst calls below do not insert reloads for the aligned DPRCS2</i></td></tr>
<tr><th id="1461">1461</th><td><i>  // registers. Do that here instead.</i></td></tr>
<tr><th id="1462">1462</th><td>  <b>if</b> (<a class="local col2 ref" href="#282NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="282NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a>)</td></tr>
<tr><th id="1463">1463</th><td>    <a class="tu ref" href="#_ZL25emitAlignedDPRCS2RestoresRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRKSt6vectorINS_15CalleeSavedInfoESaI4207504" title='emitAlignedDPRCS2Restores' data-use='c' data-ref="_ZL25emitAlignedDPRCS2RestoresRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRKSt6vectorINS_15CalleeSavedInfoESaI4207504">emitAlignedDPRCS2Restores</a>(<span class='refarg'><a class="local col5 ref" href="#275MBB" title='MBB' data-ref="275MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#276MI" title='MI' data-ref="276MI">MI</a>, <a class="local col2 ref" href="#282NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="282NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a>, <a class="local col7 ref" href="#277CSI" title='CSI' data-ref="277CSI">CSI</a>, <a class="local col8 ref" href="#278TRI" title='TRI' data-ref="278TRI">TRI</a>);</td></tr>
<tr><th id="1464">1464</th><td></td></tr>
<tr><th id="1465">1465</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="283PopOpc" title='PopOpc' data-type='unsigned int' data-ref="283PopOpc">PopOpc</dfn> = AFI-&gt;isThumbFunction() ? ARM::<span class='error' title="no member named &apos;t2LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_UPD</span> : ARM::<span class='error' title="no member named &apos;LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_UPD</span>;</td></tr>
<tr><th id="1466">1466</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="284LdrOpc" title='LdrOpc' data-type='unsigned int' data-ref="284LdrOpc">LdrOpc</dfn> = AFI-&gt;isThumbFunction() ? ARM::<span class='error' title="no member named &apos;t2LDR_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDR_POST</span> :ARM::<span class='error' title="no member named &apos;LDR_POST_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDR_POST_IMM</span>;</td></tr>
<tr><th id="1467">1467</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="285FltOpc" title='FltOpc' data-type='unsigned int' data-ref="285FltOpc">FltOpc</dfn> = ARM::<span class='error' title="no member named &apos;VLDMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA_UPD</span>;</td></tr>
<tr><th id="1468">1468</th><td>  <a class="member" href="#_ZNK4llvm16ARMFrameLowering11emitPopInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vectorINS_15CalleeSavedIn2127797" title='llvm::ARMFrameLowering::emitPopInst' data-ref="_ZNK4llvm16ARMFrameLowering11emitPopInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vectorINS_15CalleeSavedIn2127797">emitPopInst</a>(<span class='refarg'><a class="local col5 ref" href="#275MBB" title='MBB' data-ref="275MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#276MI" title='MI' data-ref="276MI">MI</a>, <span class='refarg'><a class="local col7 ref" href="#277CSI" title='CSI' data-ref="277CSI">CSI</a></span>, <a class="local col5 ref" href="#285FltOpc" title='FltOpc' data-ref="285FltOpc">FltOpc</a>, <var>0</var>, <a class="local col1 ref" href="#281isVarArg" title='isVarArg' data-ref="281isVarArg">isVarArg</a>, <b>true</b>, &amp;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZN4llvmL18isARMArea3RegisterEjb" title='llvm::isARMArea3Register' data-ref="_ZN4llvmL18isARMArea3RegisterEjb">isARMArea3Register</a>,</td></tr>
<tr><th id="1469">1469</th><td>              <a class="local col2 ref" href="#282NumAlignedDPRCS2Regs" title='NumAlignedDPRCS2Regs' data-ref="282NumAlignedDPRCS2Regs">NumAlignedDPRCS2Regs</a>);</td></tr>
<tr><th id="1470">1470</th><td>  <a class="member" href="#_ZNK4llvm16ARMFrameLowering11emitPopInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vectorINS_15CalleeSavedIn2127797" title='llvm::ARMFrameLowering::emitPopInst' data-ref="_ZNK4llvm16ARMFrameLowering11emitPopInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vectorINS_15CalleeSavedIn2127797">emitPopInst</a>(<span class='refarg'><a class="local col5 ref" href="#275MBB" title='MBB' data-ref="275MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#276MI" title='MI' data-ref="276MI">MI</a>, <span class='refarg'><a class="local col7 ref" href="#277CSI" title='CSI' data-ref="277CSI">CSI</a></span>, <a class="local col3 ref" href="#283PopOpc" title='PopOpc' data-ref="283PopOpc">PopOpc</a>, <a class="local col4 ref" href="#284LdrOpc" title='LdrOpc' data-ref="284LdrOpc">LdrOpc</a>, <a class="local col1 ref" href="#281isVarArg" title='isVarArg' data-ref="281isVarArg">isVarArg</a>, <b>false</b>,</td></tr>
<tr><th id="1471">1471</th><td>              &amp;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZN4llvmL18isARMArea2RegisterEjb" title='llvm::isARMArea2Register' data-ref="_ZN4llvmL18isARMArea2RegisterEjb">isARMArea2Register</a>, <var>0</var>);</td></tr>
<tr><th id="1472">1472</th><td>  <a class="member" href="#_ZNK4llvm16ARMFrameLowering11emitPopInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vectorINS_15CalleeSavedIn2127797" title='llvm::ARMFrameLowering::emitPopInst' data-ref="_ZNK4llvm16ARMFrameLowering11emitPopInstERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vectorINS_15CalleeSavedIn2127797">emitPopInst</a>(<span class='refarg'><a class="local col5 ref" href="#275MBB" title='MBB' data-ref="275MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#276MI" title='MI' data-ref="276MI">MI</a>, <span class='refarg'><a class="local col7 ref" href="#277CSI" title='CSI' data-ref="277CSI">CSI</a></span>, <a class="local col3 ref" href="#283PopOpc" title='PopOpc' data-ref="283PopOpc">PopOpc</a>, <a class="local col4 ref" href="#284LdrOpc" title='LdrOpc' data-ref="284LdrOpc">LdrOpc</a>, <a class="local col1 ref" href="#281isVarArg" title='isVarArg' data-ref="281isVarArg">isVarArg</a>, <b>false</b>,</td></tr>
<tr><th id="1473">1473</th><td>              &amp;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZN4llvmL18isARMArea1RegisterEjb" title='llvm::isARMArea1Register' data-ref="_ZN4llvmL18isARMArea1RegisterEjb">isARMArea1Register</a>, <var>0</var>);</td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1476">1476</th><td>}</td></tr>
<tr><th id="1477">1477</th><td></td></tr>
<tr><th id="1478">1478</th><td><i  data-doc="_ZL27EstimateFunctionSizeInBytesRKN4llvm15MachineFunctionERKNS_16ARMBaseInstrInfoE">// FIXME: Make generic?</i></td></tr>
<tr><th id="1479">1479</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL27EstimateFunctionSizeInBytesRKN4llvm15MachineFunctionERKNS_16ARMBaseInstrInfoE" title='EstimateFunctionSizeInBytes' data-type='unsigned int EstimateFunctionSizeInBytes(const llvm::MachineFunction &amp; MF, const llvm::ARMBaseInstrInfo &amp; TII)' data-ref="_ZL27EstimateFunctionSizeInBytesRKN4llvm15MachineFunctionERKNS_16ARMBaseInstrInfoE">EstimateFunctionSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="286MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="286MF">MF</dfn>,</td></tr>
<tr><th id="1480">1480</th><td>                                            <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col7 decl" id="287TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="287TII">TII</dfn>) {</td></tr>
<tr><th id="1481">1481</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="288FnSize" title='FnSize' data-type='unsigned int' data-ref="288FnSize">FnSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="1482">1482</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="289MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="289MBB">MBB</dfn> : <a class="local col6 ref" href="#286MF" title='MF' data-ref="286MF">MF</a>) {</td></tr>
<tr><th id="1483">1483</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="290MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="290MI">MI</dfn> : <a class="local col9 ref" href="#289MBB" title='MBB' data-ref="289MBB">MBB</a>)</td></tr>
<tr><th id="1484">1484</th><td>      <a class="local col8 ref" href="#288FnSize" title='FnSize' data-ref="288FnSize">FnSize</a> += <a class="local col7 ref" href="#287TII" title='TII' data-ref="287TII">TII</a>.<a class="ref" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="local col0 ref" href="#290MI" title='MI' data-ref="290MI">MI</a>);</td></tr>
<tr><th id="1485">1485</th><td>  }</td></tr>
<tr><th id="1486">1486</th><td>  <b>if</b> (<a class="local col6 ref" href="#286MF" title='MF' data-ref="286MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction16getJumpTableInfoEv" title='llvm::MachineFunction::getJumpTableInfo' data-ref="_ZNK4llvm15MachineFunction16getJumpTableInfoEv">getJumpTableInfo</a>())</td></tr>
<tr><th id="1487">1487</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="291Table" title='Table' data-type='const llvm::MachineJumpTableEntry &amp;' data-ref="291Table">Table</dfn>: <a class="local col6 ref" href="#286MF" title='MF' data-ref="286MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction16getJumpTableInfoEv" title='llvm::MachineFunction::getJumpTableInfo' data-ref="_ZNK4llvm15MachineFunction16getJumpTableInfoEv">getJumpTableInfo</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineJumpTableInfo.h.html#_ZNK4llvm20MachineJumpTableInfo13getJumpTablesEv" title='llvm::MachineJumpTableInfo::getJumpTables' data-ref="_ZNK4llvm20MachineJumpTableInfo13getJumpTablesEv">getJumpTables</a>())</td></tr>
<tr><th id="1488">1488</th><td>      <a class="local col8 ref" href="#288FnSize" title='FnSize' data-ref="288FnSize">FnSize</a> += <a class="local col1 ref" href="#291Table" title='Table' data-ref="291Table">Table</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineJumpTableInfo.h.html#llvm::MachineJumpTableEntry::MBBs" title='llvm::MachineJumpTableEntry::MBBs' data-ref="llvm::MachineJumpTableEntry::MBBs">MBBs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() * <var>4</var>;</td></tr>
<tr><th id="1489">1489</th><td>  <a class="local col8 ref" href="#288FnSize" title='FnSize' data-ref="288FnSize">FnSize</a> += <a class="local col6 ref" href="#286MF" title='MF' data-ref="286MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZNK4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm19MachineConstantPool12getConstantsEv" title='llvm::MachineConstantPool::getConstants' data-ref="_ZNK4llvm19MachineConstantPool12getConstantsEv">getConstants</a>().<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() * <var>4</var>;</td></tr>
<tr><th id="1490">1490</th><td>  <b>return</b> <a class="local col8 ref" href="#288FnSize" title='FnSize' data-ref="288FnSize">FnSize</a>;</td></tr>
<tr><th id="1491">1491</th><td>}</td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td><i class="doc" data-doc="_ZL24estimateRSStackSizeLimitRN4llvm15MachineFunctionEPKNS_19TargetFrameLoweringE">/// estimateRSStackSizeLimit - Look at each instruction that references stack</i></td></tr>
<tr><th id="1494">1494</th><td><i class="doc" data-doc="_ZL24estimateRSStackSizeLimitRN4llvm15MachineFunctionEPKNS_19TargetFrameLoweringE">/// frames and return the stack size limit beyond which some of these</i></td></tr>
<tr><th id="1495">1495</th><td><i class="doc" data-doc="_ZL24estimateRSStackSizeLimitRN4llvm15MachineFunctionEPKNS_19TargetFrameLoweringE">/// instructions will require a scratch register during their expansion later.</i></td></tr>
<tr><th id="1496">1496</th><td><i class="doc" data-doc="_ZL24estimateRSStackSizeLimitRN4llvm15MachineFunctionEPKNS_19TargetFrameLoweringE">// FIXME: Move to TII?</i></td></tr>
<tr><th id="1497">1497</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL24estimateRSStackSizeLimitRN4llvm15MachineFunctionEPKNS_19TargetFrameLoweringE" title='estimateRSStackSizeLimit' data-type='unsigned int estimateRSStackSizeLimit(llvm::MachineFunction &amp; MF, const llvm::TargetFrameLowering * TFI)' data-ref="_ZL24estimateRSStackSizeLimitRN4llvm15MachineFunctionEPKNS_19TargetFrameLoweringE">estimateRSStackSizeLimit</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="292MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="292MF">MF</dfn>,</td></tr>
<tr><th id="1498">1498</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a> *<dfn class="local col3 decl" id="293TFI" title='TFI' data-type='const llvm::TargetFrameLowering *' data-ref="293TFI">TFI</dfn>) {</td></tr>
<tr><th id="1499">1499</th><td>  <em>const</em> <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col4 decl" id="294AFI" title='AFI' data-type='const llvm::ARMFunctionInfo *' data-ref="294AFI">AFI</dfn> = <a class="local col2 ref" href="#292MF" title='MF' data-ref="292MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1500">1500</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="295Limit" title='Limit' data-type='unsigned int' data-ref="295Limit">Limit</dfn> = (<var>1</var> &lt;&lt; <var>12</var>) - <var>1</var>;</td></tr>
<tr><th id="1501">1501</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="296MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="296MBB">MBB</dfn> : <a class="local col2 ref" href="#292MF" title='MF' data-ref="292MF">MF</a>) {</td></tr>
<tr><th id="1502">1502</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="297MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="297MI">MI</dfn> : <a class="local col6 ref" href="#296MBB" title='MBB' data-ref="296MBB">MBB</a>) {</td></tr>
<tr><th id="1503">1503</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="298i" title='i' data-type='unsigned int' data-ref="298i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="299e" title='e' data-type='unsigned int' data-ref="299e">e</dfn> = <a class="local col7 ref" href="#297MI" title='MI' data-ref="297MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#298i" title='i' data-ref="298i">i</a> != <a class="local col9 ref" href="#299e" title='e' data-ref="299e">e</a>; ++<a class="local col8 ref" href="#298i" title='i' data-ref="298i">i</a>) {</td></tr>
<tr><th id="1504">1504</th><td>        <b>if</b> (!<a class="local col7 ref" href="#297MI" title='MI' data-ref="297MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#298i" title='i' data-ref="298i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="1505">1505</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td>        <i>// When using ADDri to get the address of a stack object, 255 is the</i></td></tr>
<tr><th id="1508">1508</th><td><i>        // largest offset guaranteed to fit in the immediate offset.</i></td></tr>
<tr><th id="1509">1509</th><td>        <b>if</b> (MI.getOpcode() == ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span>) {</td></tr>
<tr><th id="1510">1510</th><td>          <a class="local col5 ref" href="#295Limit" title='Limit' data-ref="295Limit">Limit</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col5 ref" href="#295Limit" title='Limit' data-ref="295Limit">Limit</a>, (<var>1U</var> &lt;&lt; <var>8</var>) - <var>1</var>);</td></tr>
<tr><th id="1511">1511</th><td>          <b>break</b>;</td></tr>
<tr><th id="1512">1512</th><td>        }</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td>        <i>// Otherwise check the addressing mode.</i></td></tr>
<tr><th id="1515">1515</th><td>        <b>switch</b> (<a class="local col7 ref" href="#297MI" title='MI' data-ref="297MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeMask" title='llvm::ARMII::AddrModeMask' data-ref="llvm::ARMII::AddrModeMask">AddrModeMask</a>) {</td></tr>
<tr><th id="1516">1516</th><td>        <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode3" title='llvm::ARMII::AddrMode::AddrMode3' data-ref="llvm::ARMII::AddrMode::AddrMode3">AddrMode3</a>:</td></tr>
<tr><th id="1517">1517</th><td>        <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_i8" title='llvm::ARMII::AddrMode::AddrModeT2_i8' data-ref="llvm::ARMII::AddrMode::AddrModeT2_i8">AddrModeT2_i8</a>:</td></tr>
<tr><th id="1518">1518</th><td>          <a class="local col5 ref" href="#295Limit" title='Limit' data-ref="295Limit">Limit</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col5 ref" href="#295Limit" title='Limit' data-ref="295Limit">Limit</a>, (<var>1U</var> &lt;&lt; <var>8</var>) - <var>1</var>);</td></tr>
<tr><th id="1519">1519</th><td>          <b>break</b>;</td></tr>
<tr><th id="1520">1520</th><td>        <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode5" title='llvm::ARMII::AddrMode::AddrMode5' data-ref="llvm::ARMII::AddrMode::AddrMode5">AddrMode5</a>:</td></tr>
<tr><th id="1521">1521</th><td>        <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_i8s4" title='llvm::ARMII::AddrMode::AddrModeT2_i8s4' data-ref="llvm::ARMII::AddrMode::AddrModeT2_i8s4">AddrModeT2_i8s4</a>:</td></tr>
<tr><th id="1522">1522</th><td>        <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_ldrex" title='llvm::ARMII::AddrMode::AddrModeT2_ldrex' data-ref="llvm::ARMII::AddrMode::AddrModeT2_ldrex">AddrModeT2_ldrex</a>:</td></tr>
<tr><th id="1523">1523</th><td>          <a class="local col5 ref" href="#295Limit" title='Limit' data-ref="295Limit">Limit</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col5 ref" href="#295Limit" title='Limit' data-ref="295Limit">Limit</a>, ((<var>1U</var> &lt;&lt; <var>8</var>) - <var>1</var>) * <var>4</var>);</td></tr>
<tr><th id="1524">1524</th><td>          <b>break</b>;</td></tr>
<tr><th id="1525">1525</th><td>        <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_i12" title='llvm::ARMII::AddrMode::AddrModeT2_i12' data-ref="llvm::ARMII::AddrMode::AddrModeT2_i12">AddrModeT2_i12</a>:</td></tr>
<tr><th id="1526">1526</th><td>          <i>// i12 supports only positive offset so these will be converted to</i></td></tr>
<tr><th id="1527">1527</th><td><i>          // i8 opcodes. See llvm::rewriteT2FrameIndex.</i></td></tr>
<tr><th id="1528">1528</th><td>          <b>if</b> (<a class="local col3 ref" href="#293TFI" title='TFI' data-ref="293TFI">TFI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::TargetFrameLowering::hasFP' data-ref="_ZNK4llvm19TargetFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col2 ref" href="#292MF" title='MF' data-ref="292MF">MF</a>) &amp;&amp; <a class="local col4 ref" href="#294AFI" title='AFI' data-ref="294AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo13hasStackFrameEv" title='llvm::ARMFunctionInfo::hasStackFrame' data-ref="_ZNK4llvm15ARMFunctionInfo13hasStackFrameEv">hasStackFrame</a>())</td></tr>
<tr><th id="1529">1529</th><td>            <a class="local col5 ref" href="#295Limit" title='Limit' data-ref="295Limit">Limit</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col5 ref" href="#295Limit" title='Limit' data-ref="295Limit">Limit</a>, (<var>1U</var> &lt;&lt; <var>8</var>) - <var>1</var>);</td></tr>
<tr><th id="1530">1530</th><td>          <b>break</b>;</td></tr>
<tr><th id="1531">1531</th><td>        <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode4" title='llvm::ARMII::AddrMode::AddrMode4' data-ref="llvm::ARMII::AddrMode::AddrMode4">AddrMode4</a>:</td></tr>
<tr><th id="1532">1532</th><td>        <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode6" title='llvm::ARMII::AddrMode::AddrMode6' data-ref="llvm::ARMII::AddrMode::AddrMode6">AddrMode6</a>:</td></tr>
<tr><th id="1533">1533</th><td>          <i>// Addressing modes 4 &amp; 6 (load/store) instructions can't encode an</i></td></tr>
<tr><th id="1534">1534</th><td><i>          // immediate offset for stack references.</i></td></tr>
<tr><th id="1535">1535</th><td>          <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1536">1536</th><td>        <b>default</b>:</td></tr>
<tr><th id="1537">1537</th><td>          <b>break</b>;</td></tr>
<tr><th id="1538">1538</th><td>        }</td></tr>
<tr><th id="1539">1539</th><td>        <b>break</b>; <i>// At most one FI per instruction</i></td></tr>
<tr><th id="1540">1540</th><td>      }</td></tr>
<tr><th id="1541">1541</th><td>    }</td></tr>
<tr><th id="1542">1542</th><td>  }</td></tr>
<tr><th id="1543">1543</th><td></td></tr>
<tr><th id="1544">1544</th><td>  <b>return</b> <a class="local col5 ref" href="#295Limit" title='Limit' data-ref="295Limit">Limit</a>;</td></tr>
<tr><th id="1545">1545</th><td>}</td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td><i  data-doc="_ZL25checkNumAlignedDPRCS2RegsRN4llvm15MachineFunctionERNS_9BitVectorE">// In functions that realign the stack, it can be an advantage to spill the</i></td></tr>
<tr><th id="1548">1548</th><td><i  data-doc="_ZL25checkNumAlignedDPRCS2RegsRN4llvm15MachineFunctionERNS_9BitVectorE">// callee-saved vector registers after realigning the stack. The vst1 and vld1</i></td></tr>
<tr><th id="1549">1549</th><td><i  data-doc="_ZL25checkNumAlignedDPRCS2RegsRN4llvm15MachineFunctionERNS_9BitVectorE">// instructions take alignment hints that can improve performance.</i></td></tr>
<tr><th id="1550">1550</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="1551">1551</th><td><dfn class="tu decl def" id="_ZL25checkNumAlignedDPRCS2RegsRN4llvm15MachineFunctionERNS_9BitVectorE" title='checkNumAlignedDPRCS2Regs' data-type='void checkNumAlignedDPRCS2Regs(llvm::MachineFunction &amp; MF, llvm::BitVector &amp; SavedRegs)' data-ref="_ZL25checkNumAlignedDPRCS2RegsRN4llvm15MachineFunctionERNS_9BitVectorE">checkNumAlignedDPRCS2Regs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="300MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="300MF">MF</dfn>, <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col1 decl" id="301SavedRegs" title='SavedRegs' data-type='llvm::BitVector &amp;' data-ref="301SavedRegs">SavedRegs</dfn>) {</td></tr>
<tr><th id="1552">1552</th><td>  <a class="local col0 ref" href="#300MF" title='MF' data-ref="300MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;()-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo23setNumAlignedDPRCS2RegsEj" title='llvm::ARMFunctionInfo::setNumAlignedDPRCS2Regs' data-ref="_ZN4llvm15ARMFunctionInfo23setNumAlignedDPRCS2RegsEj">setNumAlignedDPRCS2Regs</a>(<var>0</var>);</td></tr>
<tr><th id="1553">1553</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SpillAlignedNEONRegs" title='SpillAlignedNEONRegs' data-use='m' data-ref="SpillAlignedNEONRegs">SpillAlignedNEONRegs</a>)</td></tr>
<tr><th id="1554">1554</th><td>    <b>return</b>;</td></tr>
<tr><th id="1555">1555</th><td></td></tr>
<tr><th id="1556">1556</th><td>  <i>// Naked functions don't spill callee-saved registers.</i></td></tr>
<tr><th id="1557">1557</th><td>  <b>if</b> (MF.getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;Naked&apos; in &apos;llvm::Attribute&apos;">Naked</span>))</td></tr>
<tr><th id="1558">1558</th><td>    <b>return</b>;</td></tr>
<tr><th id="1559">1559</th><td></td></tr>
<tr><th id="1560">1560</th><td>  <i>// We are planning to use NEON instructions vst1 / vld1.</i></td></tr>
<tr><th id="1561">1561</th><td>  <b>if</b> (!<span class='error' title="no viable conversion from &apos;const llvm::TargetSubtargetInfo&apos; to &apos;const llvm::ARMSubtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;&gt;(<a class="local col0 ref" href="#300MF" title='MF' data-ref="300MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>()).<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</a>())</td></tr>
<tr><th id="1562">1562</th><td>    <b>return</b>;</td></tr>
<tr><th id="1563">1563</th><td></td></tr>
<tr><th id="1564">1564</th><td>  <i>// Don't bother if the default stack alignment is sufficiently high.</i></td></tr>
<tr><th id="1565">1565</th><td>  <b>if</b> (<a class="local col0 ref" href="#300MF" title='MF' data-ref="300MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv" title='llvm::TargetSubtargetInfo::getFrameLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv">getFrameLowering</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>() &gt;= <var>8</var>)</td></tr>
<tr><th id="1566">1566</th><td>    <b>return</b>;</td></tr>
<tr><th id="1567">1567</th><td></td></tr>
<tr><th id="1568">1568</th><td>  <i>// Aligned spills require stack realignment.</i></td></tr>
<tr><th id="1569">1569</th><td>  <b>if</b> (!<span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::ARMBaseRegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> ARMBaseRegisterInfo *&gt;(</td></tr>
<tr><th id="1570">1570</th><td>           MF.getSubtarget().getRegisterInfo())-&gt;canRealignStack(MF))</td></tr>
<tr><th id="1571">1571</th><td>    <b>return</b>;</td></tr>
<tr><th id="1572">1572</th><td></td></tr>
<tr><th id="1573">1573</th><td>  <i>// We always spill contiguous d-registers starting from d8. Count how many</i></td></tr>
<tr><th id="1574">1574</th><td><i>  // needs spilling.  The register allocator will almost always use the</i></td></tr>
<tr><th id="1575">1575</th><td><i>  // callee-saved registers in order, but it can happen that there are holes in</i></td></tr>
<tr><th id="1576">1576</th><td><i>  // the range.  Registers above the hole will be spilled to the standard DPRCS</i></td></tr>
<tr><th id="1577">1577</th><td><i>  // area.</i></td></tr>
<tr><th id="1578">1578</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="302NumSpills" title='NumSpills' data-type='unsigned int' data-ref="302NumSpills">NumSpills</dfn> = <var>0</var>;</td></tr>
<tr><th id="1579">1579</th><td>  <b>for</b> (; <a class="local col2 ref" href="#302NumSpills" title='NumSpills' data-ref="302NumSpills">NumSpills</a> &lt; <var>8</var>; ++<a class="local col2 ref" href="#302NumSpills" title='NumSpills' data-ref="302NumSpills">NumSpills</a>)</td></tr>
<tr><th id="1580">1580</th><td>    <b>if</b> (!SavedRegs.test(ARM::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::ARM&apos;">D8</span> + NumSpills))</td></tr>
<tr><th id="1581">1581</th><td>      <b>break</b>;</td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td>  <i>// Don't do this for just one d-register. It's not worth it.</i></td></tr>
<tr><th id="1584">1584</th><td>  <b>if</b> (<a class="local col2 ref" href="#302NumSpills" title='NumSpills' data-ref="302NumSpills">NumSpills</a> &lt; <var>2</var>)</td></tr>
<tr><th id="1585">1585</th><td>    <b>return</b>;</td></tr>
<tr><th id="1586">1586</th><td></td></tr>
<tr><th id="1587">1587</th><td>  <i>// Spill the first NumSpills D-registers after realigning the stack.</i></td></tr>
<tr><th id="1588">1588</th><td>  <a class="local col0 ref" href="#300MF" title='MF' data-ref="300MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;()-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo23setNumAlignedDPRCS2RegsEj" title='llvm::ARMFunctionInfo::setNumAlignedDPRCS2Regs' data-ref="_ZN4llvm15ARMFunctionInfo23setNumAlignedDPRCS2RegsEj">setNumAlignedDPRCS2Regs</a>(<a class="local col2 ref" href="#302NumSpills" title='NumSpills' data-ref="302NumSpills">NumSpills</a>);</td></tr>
<tr><th id="1589">1589</th><td></td></tr>
<tr><th id="1590">1590</th><td>  <i>// A scratch register is required for the vst1 / vld1 instructions.</i></td></tr>
<tr><th id="1591">1591</th><td>  SavedRegs.set(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>);</td></tr>
<tr><th id="1592">1592</th><td>}</td></tr>
<tr><th id="1593">1593</th><td></td></tr>
<tr><th id="1594">1594</th><td><em>void</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16ARMFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" title='llvm::ARMFrameLowering::determineCalleeSaves' data-ref="_ZNK4llvm16ARMFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE">determineCalleeSaves</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="303MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="303MF">MF</dfn>,</td></tr>
<tr><th id="1595">1595</th><td>                                            <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col4 decl" id="304SavedRegs" title='SavedRegs' data-type='llvm::BitVector &amp;' data-ref="304SavedRegs">SavedRegs</dfn>,</td></tr>
<tr><th id="1596">1596</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col5 decl" id="305RS" title='RS' data-type='llvm::RegScavenger *' data-ref="305RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1597">1597</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" title='llvm::TargetFrameLowering::determineCalleeSaves' data-ref="_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE">determineCalleeSaves</a>(<span class='refarg'><a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a></span>, <span class='refarg'><a class="local col4 ref" href="#304SavedRegs" title='SavedRegs' data-ref="304SavedRegs">SavedRegs</a></span>, <a class="local col5 ref" href="#305RS" title='RS' data-ref="305RS">RS</a>);</td></tr>
<tr><th id="1598">1598</th><td>  <i>// This tells PEI to spill the FP as if it is any other callee-save register</i></td></tr>
<tr><th id="1599">1599</th><td><i>  // to take advantage the eliminateFrameIndex machinery. This also ensures it</i></td></tr>
<tr><th id="1600">1600</th><td><i>  // is spilled in the order specified by getCalleeSavedRegs() to make it easier</i></td></tr>
<tr><th id="1601">1601</th><td><i>  // to combine multiple loads / stores.</i></td></tr>
<tr><th id="1602">1602</th><td>  <em>bool</em> <dfn class="local col6 decl" id="306CanEliminateFrame" title='CanEliminateFrame' data-type='bool' data-ref="306CanEliminateFrame">CanEliminateFrame</dfn> = <b>true</b>;</td></tr>
<tr><th id="1603">1603</th><td>  <em>bool</em> <dfn class="local col7 decl" id="307CS1Spilled" title='CS1Spilled' data-type='bool' data-ref="307CS1Spilled">CS1Spilled</dfn> = <b>false</b>;</td></tr>
<tr><th id="1604">1604</th><td>  <em>bool</em> <dfn class="local col8 decl" id="308LRSpilled" title='LRSpilled' data-type='bool' data-ref="308LRSpilled">LRSpilled</dfn> = <b>false</b>;</td></tr>
<tr><th id="1605">1605</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="309NumGPRSpills" title='NumGPRSpills' data-type='unsigned int' data-ref="309NumGPRSpills">NumGPRSpills</dfn> = <var>0</var>;</td></tr>
<tr><th id="1606">1606</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="310NumFPRSpills" title='NumFPRSpills' data-type='unsigned int' data-ref="310NumFPRSpills">NumFPRSpills</dfn> = <var>0</var>;</td></tr>
<tr><th id="1607">1607</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="311UnspilledCS1GPRs" title='UnspilledCS1GPRs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="311UnspilledCS1GPRs">UnspilledCS1GPRs</dfn>;</td></tr>
<tr><th id="1608">1608</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="312UnspilledCS2GPRs" title='UnspilledCS2GPRs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="312UnspilledCS2GPRs">UnspilledCS2GPRs</dfn>;</td></tr>
<tr><th id="1609">1609</th><td>  <em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> *<dfn class="local col3 decl" id="313RegInfo" title='RegInfo' data-type='const llvm::ARMBaseRegisterInfo *' data-ref="313RegInfo">RegInfo</dfn> = <span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::ARMBaseRegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> ARMBaseRegisterInfo *&gt;(</td></tr>
<tr><th id="1610">1610</th><td>      MF.getSubtarget().getRegisterInfo());</td></tr>
<tr><th id="1611">1611</th><td>  <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col4 decl" id="314TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="314TII">TII</dfn> =</td></tr>
<tr><th id="1612">1612</th><td>      *<span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::ARMBaseInstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> ARMBaseInstrInfo *&gt;(MF.getSubtarget().getInstrInfo());</td></tr>
<tr><th id="1613">1613</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col5 decl" id="315AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="315AFI">AFI</dfn> = <a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1614">1614</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="316MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="316MFI">MFI</dfn> = <a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1615">1615</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="317MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="317MRI">MRI</dfn> = <a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1616">1616</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="318TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="318TRI">TRI</dfn> = <a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1617">1617</th><td>  (<em>void</em>)<a class="local col8 ref" href="#318TRI" title='TRI' data-ref="318TRI">TRI</a>;  <i>// Silence unused warning in non-assert builds.</i></td></tr>
<tr><th id="1618">1618</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="319FramePtr" title='FramePtr' data-type='unsigned int' data-ref="319FramePtr">FramePtr</dfn> = <a class="local col3 ref" href="#313RegInfo" title='RegInfo' data-ref="313RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>);</td></tr>
<tr><th id="1619">1619</th><td></td></tr>
<tr><th id="1620">1620</th><td>  <i>// Spill R4 if Thumb2 function requires stack realignment - it will be used as</i></td></tr>
<tr><th id="1621">1621</th><td><i>  // scratch register. Also spill R4 if Thumb2 function has varsized objects,</i></td></tr>
<tr><th id="1622">1622</th><td><i>  // since it's not always possible to restore sp from fp in a single</i></td></tr>
<tr><th id="1623">1623</th><td><i>  // instruction.</i></td></tr>
<tr><th id="1624">1624</th><td><i>  // FIXME: It will be better just to find spare register here.</i></td></tr>
<tr><th id="1625">1625</th><td>  <b>if</b> (AFI-&gt;isThumb2Function() &amp;&amp;</td></tr>
<tr><th id="1626">1626</th><td>      (MFI.hasVarSizedObjects() || RegInfo-&gt;<span class='error' title="no member named &apos;needsStackRealignment&apos; in &apos;llvm::ARMBaseRegisterInfo&apos;">needsStackRealignment</span>(MF)))</td></tr>
<tr><th id="1627">1627</th><td>    SavedRegs.set(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>);</td></tr>
<tr><th id="1628">1628</th><td></td></tr>
<tr><th id="1629">1629</th><td>  <i>// If a stack probe will be emitted, spill R4 and LR, since they are</i></td></tr>
<tr><th id="1630">1630</th><td><i>  // clobbered by the stack probe call.</i></td></tr>
<tr><th id="1631">1631</th><td><i>  // This estimate should be a safe, conservative estimate. The actual</i></td></tr>
<tr><th id="1632">1632</th><td><i>  // stack probe is enabled based on the size of the local objects;</i></td></tr>
<tr><th id="1633">1633</th><td><i>  // this estimate also includes the varargs store size.</i></td></tr>
<tr><th id="1634">1634</th><td>  <b>if</b> (<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" title='llvm::ARMSubtarget::isTargetWindows' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv">isTargetWindows</a>() &amp;&amp;</td></tr>
<tr><th id="1635">1635</th><td>      <a class="tu ref" href="#_ZL25WindowsRequiresStackProbeRKN4llvm15MachineFunctionEm" title='WindowsRequiresStackProbe' data-use='c' data-ref="_ZL25WindowsRequiresStackProbeRKN4llvm15MachineFunctionEm">WindowsRequiresStackProbe</a>(<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>, <a class="local col6 ref" href="#316MFI" title='MFI' data-ref="316MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17estimateStackSizeERKNS_15MachineFunctionE" title='llvm::MachineFrameInfo::estimateStackSize' data-ref="_ZNK4llvm16MachineFrameInfo17estimateStackSizeERKNS_15MachineFunctionE">estimateStackSize</a>(<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>))) {</td></tr>
<tr><th id="1636">1636</th><td>    SavedRegs.set(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>);</td></tr>
<tr><th id="1637">1637</th><td>    SavedRegs.set(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>);</td></tr>
<tr><th id="1638">1638</th><td>  }</td></tr>
<tr><th id="1639">1639</th><td></td></tr>
<tr><th id="1640">1640</th><td>  <b>if</b> (<a class="local col5 ref" href="#315AFI" title='AFI' data-ref="315AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>()) {</td></tr>
<tr><th id="1641">1641</th><td>    <i>// Spill LR if Thumb1 function uses variable length argument lists.</i></td></tr>
<tr><th id="1642">1642</th><td>    <b>if</b> (AFI-&gt;getArgRegsSaveSize() &gt; <var>0</var>)</td></tr>
<tr><th id="1643">1643</th><td>      SavedRegs.set(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>);</td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td>    <i>// Spill R4 if Thumb1 epilogue has to restore SP from FP or the function</i></td></tr>
<tr><th id="1646">1646</th><td><i>    // requires stack alignment.  We don't know for sure what the stack size</i></td></tr>
<tr><th id="1647">1647</th><td><i>    // will be, but for this, an estimate is good enough. If there anything</i></td></tr>
<tr><th id="1648">1648</th><td><i>    // changes it, it'll be a spill, which implies we've used all the registers</i></td></tr>
<tr><th id="1649">1649</th><td><i>    // and so R4 is already used, so not marking it here will be OK.</i></td></tr>
<tr><th id="1650">1650</th><td><i>    // FIXME: It will be better just to find spare register here.</i></td></tr>
<tr><th id="1651">1651</th><td>    <b>if</b> (MFI.hasVarSizedObjects() || RegInfo-&gt;<span class='error' title="no member named &apos;needsStackRealignment&apos; in &apos;llvm::ARMBaseRegisterInfo&apos;">needsStackRealignment</span>(MF) ||</td></tr>
<tr><th id="1652">1652</th><td>        MFI.estimateStackSize(MF) &gt; <var>508</var>)</td></tr>
<tr><th id="1653">1653</th><td>      SavedRegs.set(ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>);</td></tr>
<tr><th id="1654">1654</th><td>  }</td></tr>
<tr><th id="1655">1655</th><td></td></tr>
<tr><th id="1656">1656</th><td>  <i>// See if we can spill vector registers to aligned stack.</i></td></tr>
<tr><th id="1657">1657</th><td>  <a class="tu ref" href="#_ZL25checkNumAlignedDPRCS2RegsRN4llvm15MachineFunctionERNS_9BitVectorE" title='checkNumAlignedDPRCS2Regs' data-use='c' data-ref="_ZL25checkNumAlignedDPRCS2RegsRN4llvm15MachineFunctionERNS_9BitVectorE">checkNumAlignedDPRCS2Regs</a>(<span class='refarg'><a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a></span>, <span class='refarg'><a class="local col4 ref" href="#304SavedRegs" title='SavedRegs' data-ref="304SavedRegs">SavedRegs</a></span>);</td></tr>
<tr><th id="1658">1658</th><td></td></tr>
<tr><th id="1659">1659</th><td>  <i>// Spill the BasePtr if it's used.</i></td></tr>
<tr><th id="1660">1660</th><td>  <b>if</b> (<a class="local col3 ref" href="#313RegInfo" title='RegInfo' data-ref="313RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>))</td></tr>
<tr><th id="1661">1661</th><td>    <a class="local col4 ref" href="#304SavedRegs" title='SavedRegs' data-ref="304SavedRegs">SavedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col3 ref" href="#313RegInfo" title='RegInfo' data-ref="313RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15getBaseRegisterEv" title='llvm::ARMBaseRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15getBaseRegisterEv">getBaseRegister</a>());</td></tr>
<tr><th id="1662">1662</th><td></td></tr>
<tr><th id="1663">1663</th><td>  <i>// Don't spill FP if the frame can be eliminated. This is determined</i></td></tr>
<tr><th id="1664">1664</th><td><i>  // by scanning the callee-save registers to see if any is modified.</i></td></tr>
<tr><th id="1665">1665</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col0 decl" id="320CSRegs" title='CSRegs' data-type='const MCPhysReg *' data-ref="320CSRegs">CSRegs</dfn> = <a class="local col3 ref" href="#313RegInfo" title='RegInfo' data-ref="313RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</a>(&amp;<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>);</td></tr>
<tr><th id="1666">1666</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="321i" title='i' data-type='unsigned int' data-ref="321i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#320CSRegs" title='CSRegs' data-ref="320CSRegs">CSRegs</a>[<a class="local col1 ref" href="#321i" title='i' data-ref="321i">i</a>]; ++<a class="local col1 ref" href="#321i" title='i' data-ref="321i">i</a>) {</td></tr>
<tr><th id="1667">1667</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="322Reg" title='Reg' data-type='unsigned int' data-ref="322Reg">Reg</dfn> = <a class="local col0 ref" href="#320CSRegs" title='CSRegs' data-ref="320CSRegs">CSRegs</a>[<a class="local col1 ref" href="#321i" title='i' data-ref="321i">i</a>];</td></tr>
<tr><th id="1668">1668</th><td>    <em>bool</em> <dfn class="local col3 decl" id="323Spilled" title='Spilled' data-type='bool' data-ref="323Spilled">Spilled</dfn> = <b>false</b>;</td></tr>
<tr><th id="1669">1669</th><td>    <b>if</b> (<a class="local col4 ref" href="#304SavedRegs" title='SavedRegs' data-ref="304SavedRegs">SavedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col2 ref" href="#322Reg" title='Reg' data-ref="322Reg">Reg</a>)) {</td></tr>
<tr><th id="1670">1670</th><td>      <a class="local col3 ref" href="#323Spilled" title='Spilled' data-ref="323Spilled">Spilled</a> = <b>true</b>;</td></tr>
<tr><th id="1671">1671</th><td>      <a class="local col6 ref" href="#306CanEliminateFrame" title='CanEliminateFrame' data-ref="306CanEliminateFrame">CanEliminateFrame</a> = <b>false</b>;</td></tr>
<tr><th id="1672">1672</th><td>    }</td></tr>
<tr><th id="1673">1673</th><td></td></tr>
<tr><th id="1674">1674</th><td>    <b>if</b> (!ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="1675">1675</th><td>      <b>if</b> (<a class="local col3 ref" href="#323Spilled" title='Spilled' data-ref="323Spilled">Spilled</a>) {</td></tr>
<tr><th id="1676">1676</th><td>        <b>if</b> (ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>.contains(Reg))</td></tr>
<tr><th id="1677">1677</th><td>          <a class="local col0 ref" href="#310NumFPRSpills" title='NumFPRSpills' data-ref="310NumFPRSpills">NumFPRSpills</a>++;</td></tr>
<tr><th id="1678">1678</th><td>        <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>.contains(Reg))</td></tr>
<tr><th id="1679">1679</th><td>          <a class="local col0 ref" href="#310NumFPRSpills" title='NumFPRSpills' data-ref="310NumFPRSpills">NumFPRSpills</a> += <var>2</var>;</td></tr>
<tr><th id="1680">1680</th><td>        <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;QPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QPRRegClass</span>.contains(Reg))</td></tr>
<tr><th id="1681">1681</th><td>          <a class="local col0 ref" href="#310NumFPRSpills" title='NumFPRSpills' data-ref="310NumFPRSpills">NumFPRSpills</a> += <var>4</var>;</td></tr>
<tr><th id="1682">1682</th><td>      }</td></tr>
<tr><th id="1683">1683</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1684">1684</th><td>    }</td></tr>
<tr><th id="1685">1685</th><td></td></tr>
<tr><th id="1686">1686</th><td>    <b>if</b> (<a class="local col3 ref" href="#323Spilled" title='Spilled' data-ref="323Spilled">Spilled</a>) {</td></tr>
<tr><th id="1687">1687</th><td>      <a class="local col9 ref" href="#309NumGPRSpills" title='NumGPRSpills' data-ref="309NumGPRSpills">NumGPRSpills</a>++;</td></tr>
<tr><th id="1688">1688</th><td></td></tr>
<tr><th id="1689">1689</th><td>      <b>if</b> (!<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17splitFramePushPopERKNS_15MachineFunctionE" title='llvm::ARMSubtarget::splitFramePushPop' data-ref="_ZNK4llvm12ARMSubtarget17splitFramePushPopERKNS_15MachineFunctionE">splitFramePushPop</a>(<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>)) {</td></tr>
<tr><th id="1690">1690</th><td>        <b>if</b> (Reg == ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>)</td></tr>
<tr><th id="1691">1691</th><td>          <a class="local col8 ref" href="#308LRSpilled" title='LRSpilled' data-ref="308LRSpilled">LRSpilled</a> = <b>true</b>;</td></tr>
<tr><th id="1692">1692</th><td>        <a class="local col7 ref" href="#307CS1Spilled" title='CS1Spilled' data-ref="307CS1Spilled">CS1Spilled</a> = <b>true</b>;</td></tr>
<tr><th id="1693">1693</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1694">1694</th><td>      }</td></tr>
<tr><th id="1695">1695</th><td></td></tr>
<tr><th id="1696">1696</th><td>      <i>// Keep track if LR and any of R4, R5, R6, and R7 is spilled.</i></td></tr>
<tr><th id="1697">1697</th><td>      <b>switch</b> (<a class="local col2 ref" href="#322Reg" title='Reg' data-ref="322Reg">Reg</a>) {</td></tr>
<tr><th id="1698">1698</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>:</td></tr>
<tr><th id="1699">1699</th><td>        LRSpilled = <b>true</b>;</td></tr>
<tr><th id="1700">1700</th><td>        <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1701">1701</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::ARM&apos;">R0</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::ARM&apos;">R1</span>:</td></tr>
<tr><th id="1702">1702</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::ARM&apos;">R2</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;R3&apos; in namespace &apos;llvm::ARM&apos;">R3</span>:</td></tr>
<tr><th id="1703">1703</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;R5&apos; in namespace &apos;llvm::ARM&apos;">R5</span>:</td></tr>
<tr><th id="1704">1704</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::ARM&apos;">R6</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span>:</td></tr>
<tr><th id="1705">1705</th><td>        CS1Spilled = <b>true</b>;</td></tr>
<tr><th id="1706">1706</th><td>        <b>break</b>;</td></tr>
<tr><th id="1707">1707</th><td>      <b>default</b>:</td></tr>
<tr><th id="1708">1708</th><td>        <b>break</b>;</td></tr>
<tr><th id="1709">1709</th><td>      }</td></tr>
<tr><th id="1710">1710</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1711">1711</th><td>      <b>if</b> (!<a class="member" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering::STI" title='llvm::ARMFrameLowering::STI' data-ref="llvm::ARMFrameLowering::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17splitFramePushPopERKNS_15MachineFunctionE" title='llvm::ARMSubtarget::splitFramePushPop' data-ref="_ZNK4llvm12ARMSubtarget17splitFramePushPopERKNS_15MachineFunctionE">splitFramePushPop</a>(<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>)) {</td></tr>
<tr><th id="1712">1712</th><td>        <a class="local col1 ref" href="#311UnspilledCS1GPRs" title='UnspilledCS1GPRs' data-ref="311UnspilledCS1GPRs">UnspilledCS1GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#322Reg" title='Reg' data-ref="322Reg">Reg</a>);</td></tr>
<tr><th id="1713">1713</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1714">1714</th><td>      }</td></tr>
<tr><th id="1715">1715</th><td></td></tr>
<tr><th id="1716">1716</th><td>      <b>switch</b> (<a class="local col2 ref" href="#322Reg" title='Reg' data-ref="322Reg">Reg</a>) {</td></tr>
<tr><th id="1717">1717</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::ARM&apos;">R0</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::ARM&apos;">R1</span>:</td></tr>
<tr><th id="1718">1718</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::ARM&apos;">R2</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;R3&apos; in namespace &apos;llvm::ARM&apos;">R3</span>:</td></tr>
<tr><th id="1719">1719</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;R5&apos; in namespace &apos;llvm::ARM&apos;">R5</span>:</td></tr>
<tr><th id="1720">1720</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::ARM&apos;">R6</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span>:</td></tr>
<tr><th id="1721">1721</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>:</td></tr>
<tr><th id="1722">1722</th><td>        UnspilledCS1GPRs.push_back(Reg);</td></tr>
<tr><th id="1723">1723</th><td>        <b>break</b>;</td></tr>
<tr><th id="1724">1724</th><td>      <b>default</b>:</td></tr>
<tr><th id="1725">1725</th><td>        <a class="local col2 ref" href="#312UnspilledCS2GPRs" title='UnspilledCS2GPRs' data-ref="312UnspilledCS2GPRs">UnspilledCS2GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#322Reg" title='Reg' data-ref="322Reg">Reg</a>);</td></tr>
<tr><th id="1726">1726</th><td>        <b>break</b>;</td></tr>
<tr><th id="1727">1727</th><td>      }</td></tr>
<tr><th id="1728">1728</th><td>    }</td></tr>
<tr><th id="1729">1729</th><td>  }</td></tr>
<tr><th id="1730">1730</th><td></td></tr>
<tr><th id="1731">1731</th><td>  <em>bool</em> <dfn class="local col4 decl" id="324ForceLRSpill" title='ForceLRSpill' data-type='bool' data-ref="324ForceLRSpill">ForceLRSpill</dfn> = <b>false</b>;</td></tr>
<tr><th id="1732">1732</th><td>  <b>if</b> (!<a class="local col8 ref" href="#308LRSpilled" title='LRSpilled' data-ref="308LRSpilled">LRSpilled</a> &amp;&amp; <a class="local col5 ref" href="#315AFI" title='AFI' data-ref="315AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>()) {</td></tr>
<tr><th id="1733">1733</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="325FnSize" title='FnSize' data-type='unsigned int' data-ref="325FnSize">FnSize</dfn> = <a class="tu ref" href="#_ZL27EstimateFunctionSizeInBytesRKN4llvm15MachineFunctionERKNS_16ARMBaseInstrInfoE" title='EstimateFunctionSizeInBytes' data-use='c' data-ref="_ZL27EstimateFunctionSizeInBytesRKN4llvm15MachineFunctionERKNS_16ARMBaseInstrInfoE">EstimateFunctionSizeInBytes</a>(<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>, <a class="local col4 ref" href="#314TII" title='TII' data-ref="314TII">TII</a>);</td></tr>
<tr><th id="1734">1734</th><td>    <i>// Force LR to be spilled if the Thumb function size is &gt; 2048. This enables</i></td></tr>
<tr><th id="1735">1735</th><td><i>    // use of BL to implement far jump. If it turns out that it's not needed</i></td></tr>
<tr><th id="1736">1736</th><td><i>    // then the branch fix up path will undo it.</i></td></tr>
<tr><th id="1737">1737</th><td>    <b>if</b> (<a class="local col5 ref" href="#325FnSize" title='FnSize' data-ref="325FnSize">FnSize</a> &gt;= (<var>1</var> &lt;&lt; <var>11</var>)) {</td></tr>
<tr><th id="1738">1738</th><td>      <a class="local col6 ref" href="#306CanEliminateFrame" title='CanEliminateFrame' data-ref="306CanEliminateFrame">CanEliminateFrame</a> = <b>false</b>;</td></tr>
<tr><th id="1739">1739</th><td>      <a class="local col4 ref" href="#324ForceLRSpill" title='ForceLRSpill' data-ref="324ForceLRSpill">ForceLRSpill</a> = <b>true</b>;</td></tr>
<tr><th id="1740">1740</th><td>    }</td></tr>
<tr><th id="1741">1741</th><td>  }</td></tr>
<tr><th id="1742">1742</th><td></td></tr>
<tr><th id="1743">1743</th><td>  <i>// If any of the stack slot references may be out of range of an immediate</i></td></tr>
<tr><th id="1744">1744</th><td><i>  // offset, make sure a register (or a spill slot) is available for the</i></td></tr>
<tr><th id="1745">1745</th><td><i>  // register scavenger. Note that if we're indexing off the frame pointer, the</i></td></tr>
<tr><th id="1746">1746</th><td><i>  // effective stack size is 4 bytes larger since the FP points to the stack</i></td></tr>
<tr><th id="1747">1747</th><td><i>  // slot of the previous FP. Also, if we have variable sized objects in the</i></td></tr>
<tr><th id="1748">1748</th><td><i>  // function, stack slot references will often be negative, and some of</i></td></tr>
<tr><th id="1749">1749</th><td><i>  // our instructions are positive-offset only, so conservatively consider</i></td></tr>
<tr><th id="1750">1750</th><td><i>  // that case to want a spill slot (or register) as well. Similarly, if</i></td></tr>
<tr><th id="1751">1751</th><td><i>  // the function adjusts the stack pointer during execution and the</i></td></tr>
<tr><th id="1752">1752</th><td><i>  // adjustments aren't already part of our stack size estimate, our offset</i></td></tr>
<tr><th id="1753">1753</th><td><i>  // calculations may be off, so be conservative.</i></td></tr>
<tr><th id="1754">1754</th><td><i>  // FIXME: We could add logic to be more precise about negative offsets</i></td></tr>
<tr><th id="1755">1755</th><td><i>  //        and which instructions will need a scratch register for them. Is it</i></td></tr>
<tr><th id="1756">1756</th><td><i>  //        worth the effort and added fragility?</i></td></tr>
<tr><th id="1757">1757</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="326EstimatedStackSize" title='EstimatedStackSize' data-type='unsigned int' data-ref="326EstimatedStackSize">EstimatedStackSize</dfn> =</td></tr>
<tr><th id="1758">1758</th><td>      <a class="local col6 ref" href="#316MFI" title='MFI' data-ref="316MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17estimateStackSizeERKNS_15MachineFunctionE" title='llvm::MachineFrameInfo::estimateStackSize' data-ref="_ZNK4llvm16MachineFrameInfo17estimateStackSizeERKNS_15MachineFunctionE">estimateStackSize</a>(<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>) + <var>4</var> * (<a class="local col9 ref" href="#309NumGPRSpills" title='NumGPRSpills' data-ref="309NumGPRSpills">NumGPRSpills</a> + <a class="local col0 ref" href="#310NumFPRSpills" title='NumFPRSpills' data-ref="310NumFPRSpills">NumFPRSpills</a>);</td></tr>
<tr><th id="1759">1759</th><td></td></tr>
<tr><th id="1760">1760</th><td>  <i>// Determine biggest (positive) SP offset in MachineFrameInfo.</i></td></tr>
<tr><th id="1761">1761</th><td>  <em>int</em> <dfn class="local col7 decl" id="327MaxFixedOffset" title='MaxFixedOffset' data-type='int' data-ref="327MaxFixedOffset">MaxFixedOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="1762">1762</th><td>  <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="328I" title='I' data-type='int' data-ref="328I">I</dfn> = <a class="local col6 ref" href="#316MFI" title='MFI' data-ref="316MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv" title='llvm::MachineFrameInfo::getObjectIndexBegin' data-ref="_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv">getObjectIndexBegin</a>(); <a class="local col8 ref" href="#328I" title='I' data-ref="328I">I</a> &lt; <var>0</var>; ++<a class="local col8 ref" href="#328I" title='I' data-ref="328I">I</a>) {</td></tr>
<tr><th id="1763">1763</th><td>    <em>int</em> <dfn class="local col9 decl" id="329MaxObjectOffset" title='MaxObjectOffset' data-type='int' data-ref="329MaxObjectOffset">MaxObjectOffset</dfn> = <a class="local col6 ref" href="#316MFI" title='MFI' data-ref="316MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col8 ref" href="#328I" title='I' data-ref="328I">I</a>) + <a class="local col6 ref" href="#316MFI" title='MFI' data-ref="316MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col8 ref" href="#328I" title='I' data-ref="328I">I</a>);</td></tr>
<tr><th id="1764">1764</th><td>    <a class="local col7 ref" href="#327MaxFixedOffset" title='MaxFixedOffset' data-ref="327MaxFixedOffset">MaxFixedOffset</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col7 ref" href="#327MaxFixedOffset" title='MaxFixedOffset' data-ref="327MaxFixedOffset">MaxFixedOffset</a>, <a class="local col9 ref" href="#329MaxObjectOffset" title='MaxObjectOffset' data-ref="329MaxObjectOffset">MaxObjectOffset</a>);</td></tr>
<tr><th id="1765">1765</th><td>  }</td></tr>
<tr><th id="1766">1766</th><td></td></tr>
<tr><th id="1767">1767</th><td>  <em>bool</em> <dfn class="local col0 decl" id="330HasFP" title='HasFP' data-type='bool' data-ref="330HasFP">HasFP</dfn> = <a class="virtual member" href="#_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasFP' data-ref="_ZNK4llvm16ARMFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>);</td></tr>
<tr><th id="1768">1768</th><td>  <b>if</b> (<a class="local col0 ref" href="#330HasFP" title='HasFP' data-ref="330HasFP">HasFP</a>) {</td></tr>
<tr><th id="1769">1769</th><td>    <b>if</b> (<a class="local col5 ref" href="#315AFI" title='AFI' data-ref="315AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo13hasStackFrameEv" title='llvm::ARMFunctionInfo::hasStackFrame' data-ref="_ZNK4llvm15ARMFunctionInfo13hasStackFrameEv">hasStackFrame</a>())</td></tr>
<tr><th id="1770">1770</th><td>      <a class="local col6 ref" href="#326EstimatedStackSize" title='EstimatedStackSize' data-ref="326EstimatedStackSize">EstimatedStackSize</a> += <var>4</var>;</td></tr>
<tr><th id="1771">1771</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1772">1772</th><td>    <i>// If FP is not used, SP will be used to access arguments, so count the</i></td></tr>
<tr><th id="1773">1773</th><td><i>    // size of arguments into the estimation.</i></td></tr>
<tr><th id="1774">1774</th><td>    <a class="local col6 ref" href="#326EstimatedStackSize" title='EstimatedStackSize' data-ref="326EstimatedStackSize">EstimatedStackSize</a> += <a class="local col7 ref" href="#327MaxFixedOffset" title='MaxFixedOffset' data-ref="327MaxFixedOffset">MaxFixedOffset</a>;</td></tr>
<tr><th id="1775">1775</th><td>  }</td></tr>
<tr><th id="1776">1776</th><td>  <a class="local col6 ref" href="#326EstimatedStackSize" title='EstimatedStackSize' data-ref="326EstimatedStackSize">EstimatedStackSize</a> += <var>16</var>; <i>// For possible paddings.</i></td></tr>
<tr><th id="1777">1777</th><td></td></tr>
<tr><th id="1778">1778</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="331EstimatedRSStackSizeLimit" title='EstimatedRSStackSizeLimit' data-type='unsigned int' data-ref="331EstimatedRSStackSizeLimit">EstimatedRSStackSizeLimit</dfn> = <a class="tu ref" href="#_ZL24estimateRSStackSizeLimitRN4llvm15MachineFunctionEPKNS_19TargetFrameLoweringE" title='estimateRSStackSizeLimit' data-use='c' data-ref="_ZL24estimateRSStackSizeLimitRN4llvm15MachineFunctionEPKNS_19TargetFrameLoweringE">estimateRSStackSizeLimit</a>(<span class='refarg'><a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a></span>, <b>this</b>);</td></tr>
<tr><th id="1779">1779</th><td>  <em>int</em> <dfn class="local col2 decl" id="332MaxFPOffset" title='MaxFPOffset' data-type='int' data-ref="332MaxFPOffset">MaxFPOffset</dfn> = <a class="tu ref" href="#_ZL14getMaxFPOffsetRKN4llvm8FunctionERKNS_15ARMFunctionInfoE" title='getMaxFPOffset' data-use='c' data-ref="_ZL14getMaxFPOffsetRKN4llvm8FunctionERKNS_15ARMFunctionInfoE">getMaxFPOffset</a>(<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>(), *<a class="local col5 ref" href="#315AFI" title='AFI' data-ref="315AFI">AFI</a>);</td></tr>
<tr><th id="1780">1780</th><td>  <em>bool</em> <dfn class="local col3 decl" id="333BigFrameOffsets" title='BigFrameOffsets' data-type='bool' data-ref="333BigFrameOffsets">BigFrameOffsets</dfn> = <a class="local col6 ref" href="#326EstimatedStackSize" title='EstimatedStackSize' data-ref="326EstimatedStackSize">EstimatedStackSize</a> &gt;= <a class="local col1 ref" href="#331EstimatedRSStackSizeLimit" title='EstimatedRSStackSizeLimit' data-ref="331EstimatedRSStackSizeLimit">EstimatedRSStackSizeLimit</a> ||</td></tr>
<tr><th id="1781">1781</th><td>    <a class="local col6 ref" href="#316MFI" title='MFI' data-ref="316MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>() ||</td></tr>
<tr><th id="1782">1782</th><td>    (<a class="local col6 ref" href="#316MFI" title='MFI' data-ref="316MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12adjustsStackEv" title='llvm::MachineFrameInfo::adjustsStack' data-ref="_ZNK4llvm16MachineFrameInfo12adjustsStackEv">adjustsStack</a>() &amp;&amp; !<a class="virtual member" href="#_ZNK4llvm16ARMFrameLowering27canSimplifyCallFramePseudosERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::canSimplifyCallFramePseudos' data-ref="_ZNK4llvm16ARMFrameLowering27canSimplifyCallFramePseudosERKNS_15MachineFunctionE">canSimplifyCallFramePseudos</a>(<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>)) ||</td></tr>
<tr><th id="1783">1783</th><td>    <i>// For large argument stacks fp relative addressed may overflow.</i></td></tr>
<tr><th id="1784">1784</th><td>    (<a class="local col0 ref" href="#330HasFP" title='HasFP' data-ref="330HasFP">HasFP</a> &amp;&amp; (<a class="local col7 ref" href="#327MaxFixedOffset" title='MaxFixedOffset' data-ref="327MaxFixedOffset">MaxFixedOffset</a> - <a class="local col2 ref" href="#332MaxFPOffset" title='MaxFPOffset' data-ref="332MaxFPOffset">MaxFPOffset</a>) &gt;= (<em>int</em>)<a class="local col1 ref" href="#331EstimatedRSStackSizeLimit" title='EstimatedRSStackSizeLimit' data-ref="331EstimatedRSStackSizeLimit">EstimatedRSStackSizeLimit</a>);</td></tr>
<tr><th id="1785">1785</th><td>  <b>if</b> (<a class="local col3 ref" href="#333BigFrameOffsets" title='BigFrameOffsets' data-ref="333BigFrameOffsets">BigFrameOffsets</a> ||</td></tr>
<tr><th id="1786">1786</th><td>      !<a class="local col6 ref" href="#306CanEliminateFrame" title='CanEliminateFrame' data-ref="306CanEliminateFrame">CanEliminateFrame</a> || <a class="local col3 ref" href="#313RegInfo" title='RegInfo' data-ref="313RegInfo">RegInfo</a>-&gt;<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::cannotEliminateFrame' data-ref="_ZNK4llvm19ARMBaseRegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE">cannotEliminateFrame</a>(<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>)) {</td></tr>
<tr><th id="1787">1787</th><td>    <a class="local col5 ref" href="#315AFI" title='AFI' data-ref="315AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo16setHasStackFrameEb" title='llvm::ARMFunctionInfo::setHasStackFrame' data-ref="_ZN4llvm15ARMFunctionInfo16setHasStackFrameEb">setHasStackFrame</a>(<b>true</b>);</td></tr>
<tr><th id="1788">1788</th><td></td></tr>
<tr><th id="1789">1789</th><td>    <b>if</b> (<a class="local col0 ref" href="#330HasFP" title='HasFP' data-ref="330HasFP">HasFP</a>) {</td></tr>
<tr><th id="1790">1790</th><td>      <a class="local col4 ref" href="#304SavedRegs" title='SavedRegs' data-ref="304SavedRegs">SavedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col9 ref" href="#319FramePtr" title='FramePtr' data-ref="319FramePtr">FramePtr</a>);</td></tr>
<tr><th id="1791">1791</th><td>      <i>// If the frame pointer is required by the ABI, also spill LR so that we</i></td></tr>
<tr><th id="1792">1792</th><td><i>      // emit a complete frame record.</i></td></tr>
<tr><th id="1793">1793</th><td>      <b>if</b> (<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE" title='llvm::TargetOptions::DisableFramePointerElim' data-ref="_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE">DisableFramePointerElim</a>(<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>) &amp;&amp; !<a class="local col8 ref" href="#308LRSpilled" title='LRSpilled' data-ref="308LRSpilled">LRSpilled</a>) {</td></tr>
<tr><th id="1794">1794</th><td>        SavedRegs.set(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>);</td></tr>
<tr><th id="1795">1795</th><td>        <a class="local col8 ref" href="#308LRSpilled" title='LRSpilled' data-ref="308LRSpilled">LRSpilled</a> = <b>true</b>;</td></tr>
<tr><th id="1796">1796</th><td>        <a class="local col9 ref" href="#309NumGPRSpills" title='NumGPRSpills' data-ref="309NumGPRSpills">NumGPRSpills</a>++;</td></tr>
<tr><th id="1797">1797</th><td>        <em>auto</em> <dfn class="local col4 decl" id="334LRPos" title='LRPos' data-type='auto' data-ref="334LRPos">LRPos</dfn> = llvm::find(UnspilledCS1GPRs, ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>);</td></tr>
<tr><th id="1798">1798</th><td>        <b>if</b> (LRPos != UnspilledCS1GPRs.end())</td></tr>
<tr><th id="1799">1799</th><td>          UnspilledCS1GPRs.erase(LRPos);</td></tr>
<tr><th id="1800">1800</th><td>      }</td></tr>
<tr><th id="1801">1801</th><td>      <em>auto</em> <dfn class="local col5 decl" id="335FPPos" title='FPPos' data-type='unsigned int *' data-ref="335FPPos">FPPos</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="local col1 ref" href="#311UnspilledCS1GPRs" title='UnspilledCS1GPRs' data-ref="311UnspilledCS1GPRs">UnspilledCS1GPRs</a></span>, <a class="local col9 ref" href="#319FramePtr" title='FramePtr' data-ref="319FramePtr">FramePtr</a>);</td></tr>
<tr><th id="1802">1802</th><td>      <b>if</b> (<a class="local col5 ref" href="#335FPPos" title='FPPos' data-ref="335FPPos">FPPos</a> != <a class="local col1 ref" href="#311UnspilledCS1GPRs" title='UnspilledCS1GPRs' data-ref="311UnspilledCS1GPRs">UnspilledCS1GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>())</td></tr>
<tr><th id="1803">1803</th><td>        <a class="local col1 ref" href="#311UnspilledCS1GPRs" title='UnspilledCS1GPRs' data-ref="311UnspilledCS1GPRs">UnspilledCS1GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE">erase</a>(<a class="local col5 ref" href="#335FPPos" title='FPPos' data-ref="335FPPos">FPPos</a>);</td></tr>
<tr><th id="1804">1804</th><td>      <a class="local col9 ref" href="#309NumGPRSpills" title='NumGPRSpills' data-ref="309NumGPRSpills">NumGPRSpills</a>++;</td></tr>
<tr><th id="1805">1805</th><td>      <b>if</b> (FramePtr == ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span>)</td></tr>
<tr><th id="1806">1806</th><td>        <a class="local col7 ref" href="#307CS1Spilled" title='CS1Spilled' data-ref="307CS1Spilled">CS1Spilled</a> = <b>true</b>;</td></tr>
<tr><th id="1807">1807</th><td>    }</td></tr>
<tr><th id="1808">1808</th><td></td></tr>
<tr><th id="1809">1809</th><td>    <i>// This is true when we inserted a spill for an unused register that can now</i></td></tr>
<tr><th id="1810">1810</th><td><i>    // be used for register scavenging.</i></td></tr>
<tr><th id="1811">1811</th><td>    <em>bool</em> <dfn class="local col6 decl" id="336ExtraCSSpill" title='ExtraCSSpill' data-type='bool' data-ref="336ExtraCSSpill">ExtraCSSpill</dfn> = <b>false</b>;</td></tr>
<tr><th id="1812">1812</th><td></td></tr>
<tr><th id="1813">1813</th><td>    <b>if</b> (<a class="local col5 ref" href="#315AFI" title='AFI' data-ref="315AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>()) {</td></tr>
<tr><th id="1814">1814</th><td>      <i>// For Thumb1-only targets, we need some low registers when we save and</i></td></tr>
<tr><th id="1815">1815</th><td><i>      // restore the high registers (which aren't allocatable, but could be</i></td></tr>
<tr><th id="1816">1816</th><td><i>      // used by inline assembly) because the push/pop instructions can not</i></td></tr>
<tr><th id="1817">1817</th><td><i>      // access high registers. If necessary, we might need to push more low</i></td></tr>
<tr><th id="1818">1818</th><td><i>      // registers to ensure that there is at least one free that can be used</i></td></tr>
<tr><th id="1819">1819</th><td><i>      // for the saving &amp; restoring, and preferably we should ensure that as</i></td></tr>
<tr><th id="1820">1820</th><td><i>      // many as are needed are available so that fewer push/pop instructions</i></td></tr>
<tr><th id="1821">1821</th><td><i>      // are required.</i></td></tr>
<tr><th id="1822">1822</th><td><i></i></td></tr>
<tr><th id="1823">1823</th><td><i>      // Low registers which are not currently pushed, but could be (r4-r7).</i></td></tr>
<tr><th id="1824">1824</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="337AvailableRegs" title='AvailableRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="337AvailableRegs">AvailableRegs</dfn>;</td></tr>
<tr><th id="1825">1825</th><td></td></tr>
<tr><th id="1826">1826</th><td>      <i>// Unused argument registers (r0-r3) can be clobbered in the prologue for</i></td></tr>
<tr><th id="1827">1827</th><td><i>      // free.</i></td></tr>
<tr><th id="1828">1828</th><td>      <em>int</em> <dfn class="local col8 decl" id="338EntryRegDeficit" title='EntryRegDeficit' data-type='int' data-ref="338EntryRegDeficit">EntryRegDeficit</dfn> = <var>0</var>;</td></tr>
<tr><th id="1829">1829</th><td>      <b>for</b> (<em>unsigned</em> Reg : {ARM::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::ARM&apos;">R0</span>, ARM::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::ARM&apos;">R1</span>, ARM::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::ARM&apos;">R2</span>, ARM::<span class='error' title="no member named &apos;R3&apos; in namespace &apos;llvm::ARM&apos;">R3</span>}) {</td></tr>
<tr><th id="1830">1830</th><td>        <b>if</b> (!MF.getRegInfo().isLiveIn(Reg)) {</td></tr>
<tr><th id="1831">1831</th><td>          --EntryRegDeficit;</td></tr>
<tr><th id="1832">1832</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot; is unused argument register, EntryRegDeficit = &quot; &lt;&lt; EntryRegDeficit &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="1833">1833</th><td>                     &lt;&lt; printReg(Reg, TRI)</td></tr>
<tr><th id="1834">1834</th><td>                     &lt;&lt; <q>" is unused argument register, EntryRegDeficit = "</q></td></tr>
<tr><th id="1835">1835</th><td>                     &lt;&lt; EntryRegDeficit &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1836">1836</th><td>        }</td></tr>
<tr><th id="1837">1837</th><td>      }</td></tr>
<tr><th id="1838">1838</th><td></td></tr>
<tr><th id="1839">1839</th><td>      <i>// Unused return registers can be clobbered in the epilogue for free.</i></td></tr>
<tr><th id="1840">1840</th><td>      <em>int</em> <dfn class="local col9 decl" id="339ExitRegDeficit" title='ExitRegDeficit' data-type='int' data-ref="339ExitRegDeficit">ExitRegDeficit</dfn> = <a class="local col5 ref" href="#315AFI" title='AFI' data-ref="315AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo18getReturnRegsCountEv" title='llvm::ARMFunctionInfo::getReturnRegsCount' data-ref="_ZNK4llvm15ARMFunctionInfo18getReturnRegsCountEv">getReturnRegsCount</a>() - <var>4</var>;</td></tr>
<tr><th id="1841">1841</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; AFI-&gt;getReturnRegsCount() &lt;&lt; &quot; return regs used, ExitRegDeficit = &quot; &lt;&lt; ExitRegDeficit &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#315AFI" title='AFI' data-ref="315AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo18getReturnRegsCountEv" title='llvm::ARMFunctionInfo::getReturnRegsCount' data-ref="_ZNK4llvm15ARMFunctionInfo18getReturnRegsCountEv">getReturnRegsCount</a>()</td></tr>
<tr><th id="1842">1842</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" return regs used, ExitRegDeficit = "</q></td></tr>
<tr><th id="1843">1843</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col9 ref" href="#339ExitRegDeficit" title='ExitRegDeficit' data-ref="339ExitRegDeficit">ExitRegDeficit</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1844">1844</th><td></td></tr>
<tr><th id="1845">1845</th><td>      <em>int</em> <dfn class="local col0 decl" id="340RegDeficit" title='RegDeficit' data-type='int' data-ref="340RegDeficit">RegDeficit</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col8 ref" href="#338EntryRegDeficit" title='EntryRegDeficit' data-ref="338EntryRegDeficit">EntryRegDeficit</a>, <a class="local col9 ref" href="#339ExitRegDeficit" title='ExitRegDeficit' data-ref="339ExitRegDeficit">ExitRegDeficit</a>);</td></tr>
<tr><th id="1846">1846</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; &quot;RegDeficit = &quot; &lt;&lt; RegDeficit &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegDeficit = "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col0 ref" href="#340RegDeficit" title='RegDeficit' data-ref="340RegDeficit">RegDeficit</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1847">1847</th><td></td></tr>
<tr><th id="1848">1848</th><td>      <i>// r4-r6 can be used in the prologue if they are pushed by the first push</i></td></tr>
<tr><th id="1849">1849</th><td><i>      // instruction.</i></td></tr>
<tr><th id="1850">1850</th><td>      <b>for</b> (<em>unsigned</em> Reg : {ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>, ARM::<span class='error' title="no member named &apos;R5&apos; in namespace &apos;llvm::ARM&apos;">R5</span>, ARM::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::ARM&apos;">R6</span>}) {</td></tr>
<tr><th id="1851">1851</th><td>        <b>if</b> (SavedRegs.test(Reg)) {</td></tr>
<tr><th id="1852">1852</th><td>          --RegDeficit;</td></tr>
<tr><th id="1853">1853</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot; is saved low register, RegDeficit = &quot; &lt;&lt; RegDeficit &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; printReg(Reg, TRI)</td></tr>
<tr><th id="1854">1854</th><td>                            &lt;&lt; <q>" is saved low register, RegDeficit = "</q></td></tr>
<tr><th id="1855">1855</th><td>                            &lt;&lt; RegDeficit &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1856">1856</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1857">1857</th><td>          AvailableRegs.push_back(Reg);</td></tr>
<tr><th id="1858">1858</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot; is non-saved low register, adding to AvailableRegs\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1859">1859</th><td>              dbgs()</td></tr>
<tr><th id="1860">1860</th><td>              &lt;&lt; printReg(Reg, TRI)</td></tr>
<tr><th id="1861">1861</th><td>              &lt;&lt; <q>" is non-saved low register, adding to AvailableRegs\n"</q>);</td></tr>
<tr><th id="1862">1862</th><td>        }</td></tr>
<tr><th id="1863">1863</th><td>      }</td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td>      <i>// r7 can be used if it is not being used as the frame pointer.</i></td></tr>
<tr><th id="1866">1866</th><td>      <b>if</b> (!<a class="local col0 ref" href="#330HasFP" title='HasFP' data-ref="330HasFP">HasFP</a>) {</td></tr>
<tr><th id="1867">1867</th><td>        <b>if</b> (SavedRegs.test(ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span>)) {</td></tr>
<tr><th id="1868">1868</th><td>          --<a class="local col0 ref" href="#340RegDeficit" title='RegDeficit' data-ref="340RegDeficit">RegDeficit</a>;</td></tr>
<tr><th id="1869">1869</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; &quot;%r7 is saved low register, RegDeficit = &quot; &lt;&lt; RegDeficit &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"%r7 is saved low register, RegDeficit = "</q></td></tr>
<tr><th id="1870">1870</th><td>                            <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col0 ref" href="#340RegDeficit" title='RegDeficit' data-ref="340RegDeficit">RegDeficit</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1871">1871</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1872">1872</th><td>          AvailableRegs.push_back(ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span>);</td></tr>
<tr><th id="1873">1873</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; &quot;%r7 is non-saved low register, adding to AvailableRegs\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1874">1874</th><td>              <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="1875">1875</th><td>              <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"%r7 is non-saved low register, adding to AvailableRegs\n"</q>);</td></tr>
<tr><th id="1876">1876</th><td>        }</td></tr>
<tr><th id="1877">1877</th><td>      }</td></tr>
<tr><th id="1878">1878</th><td></td></tr>
<tr><th id="1879">1879</th><td>      <i>// Each of r8-r11 needs to be copied to a low register, then pushed.</i></td></tr>
<tr><th id="1880">1880</th><td>      <b>for</b> (<em>unsigned</em> Reg : {ARM::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::ARM&apos;">R8</span>, ARM::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::ARM&apos;">R9</span>, ARM::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::ARM&apos;">R10</span>, ARM::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::ARM&apos;">R11</span>}) {</td></tr>
<tr><th id="1881">1881</th><td>        <b>if</b> (SavedRegs.test(Reg)) {</td></tr>
<tr><th id="1882">1882</th><td>          ++RegDeficit;</td></tr>
<tr><th id="1883">1883</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot; is saved high register, RegDeficit = &quot; &lt;&lt; RegDeficit &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; printReg(Reg, TRI)</td></tr>
<tr><th id="1884">1884</th><td>                            &lt;&lt; <q>" is saved high register, RegDeficit = "</q></td></tr>
<tr><th id="1885">1885</th><td>                            &lt;&lt; RegDeficit &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1886">1886</th><td>        }</td></tr>
<tr><th id="1887">1887</th><td>      }</td></tr>
<tr><th id="1888">1888</th><td></td></tr>
<tr><th id="1889">1889</th><td>      <i>// LR can only be used by PUSH, not POP, and can't be used at all if the</i></td></tr>
<tr><th id="1890">1890</th><td><i>      // llvm.returnaddress intrinsic is used. This is only worth doing if we</i></td></tr>
<tr><th id="1891">1891</th><td><i>      // are more limited at function entry than exit.</i></td></tr>
<tr><th id="1892">1892</th><td>      <b>if</b> ((EntryRegDeficit &gt; ExitRegDeficit) &amp;&amp;</td></tr>
<tr><th id="1893">1893</th><td>          !(MF.getRegInfo().isLiveIn(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>) &amp;&amp;</td></tr>
<tr><th id="1894">1894</th><td>            MF.getFrameInfo().isReturnAddressTaken())) {</td></tr>
<tr><th id="1895">1895</th><td>        <b>if</b> (SavedRegs.test(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>)) {</td></tr>
<tr><th id="1896">1896</th><td>          --<a class="local col0 ref" href="#340RegDeficit" title='RegDeficit' data-ref="340RegDeficit">RegDeficit</a>;</td></tr>
<tr><th id="1897">1897</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; &quot;%lr is saved register, RegDeficit = &quot; &lt;&lt; RegDeficit &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"%lr is saved register, RegDeficit = "</q></td></tr>
<tr><th id="1898">1898</th><td>                            <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col0 ref" href="#340RegDeficit" title='RegDeficit' data-ref="340RegDeficit">RegDeficit</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1899">1899</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1900">1900</th><td>          AvailableRegs.push_back(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>);</td></tr>
<tr><th id="1901">1901</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; &quot;%lr is not saved, adding to AvailableRegs\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"%lr is not saved, adding to AvailableRegs\n"</q>);</td></tr>
<tr><th id="1902">1902</th><td>        }</td></tr>
<tr><th id="1903">1903</th><td>      }</td></tr>
<tr><th id="1904">1904</th><td></td></tr>
<tr><th id="1905">1905</th><td>      <i>// If there are more high registers that need pushing than low registers</i></td></tr>
<tr><th id="1906">1906</th><td><i>      // available, push some more low registers so that we can use fewer push</i></td></tr>
<tr><th id="1907">1907</th><td><i>      // instructions. This might not reduce RegDeficit all the way to zero,</i></td></tr>
<tr><th id="1908">1908</th><td><i>      // because we can only guarantee that r4-r6 are available, but r8-r11 may</i></td></tr>
<tr><th id="1909">1909</th><td><i>      // need saving.</i></td></tr>
<tr><th id="1910">1910</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; &quot;Final RegDeficit = &quot; &lt;&lt; RegDeficit &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Final RegDeficit = "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col0 ref" href="#340RegDeficit" title='RegDeficit' data-ref="340RegDeficit">RegDeficit</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1911">1911</th><td>      <b>for</b> (; <a class="local col0 ref" href="#340RegDeficit" title='RegDeficit' data-ref="340RegDeficit">RegDeficit</a> &gt; <var>0</var> &amp;&amp; !<a class="local col7 ref" href="#337AvailableRegs" title='AvailableRegs' data-ref="337AvailableRegs">AvailableRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>(); --<a class="local col0 ref" href="#340RegDeficit" title='RegDeficit' data-ref="340RegDeficit">RegDeficit</a>) {</td></tr>
<tr><th id="1912">1912</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="341Reg" title='Reg' data-type='unsigned int' data-ref="341Reg">Reg</dfn> = <a class="local col7 ref" href="#337AvailableRegs" title='AvailableRegs' data-ref="337AvailableRegs">AvailableRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="1913">1913</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; &quot;Spilling &quot; &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot; to make up reg deficit\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Spilling "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col1 ref" href="#341Reg" title='Reg' data-ref="341Reg">Reg</a>, <a class="local col8 ref" href="#318TRI" title='TRI' data-ref="318TRI">TRI</a>)</td></tr>
<tr><th id="1914">1914</th><td>                          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to make up reg deficit\n"</q>);</td></tr>
<tr><th id="1915">1915</th><td>        <a class="local col4 ref" href="#304SavedRegs" title='SavedRegs' data-ref="304SavedRegs">SavedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col1 ref" href="#341Reg" title='Reg' data-ref="341Reg">Reg</a>);</td></tr>
<tr><th id="1916">1916</th><td>        <a class="local col9 ref" href="#309NumGPRSpills" title='NumGPRSpills' data-ref="309NumGPRSpills">NumGPRSpills</a>++;</td></tr>
<tr><th id="1917">1917</th><td>        <a class="local col7 ref" href="#307CS1Spilled" title='CS1Spilled' data-ref="307CS1Spilled">CS1Spilled</a> = <b>true</b>;</td></tr>
<tr><th id="1918">1918</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MRI.isReserved(Reg) &amp;&amp; &quot;Should not be reserved&quot;) ? void (0) : __assert_fail (&quot;!MRI.isReserved(Reg) &amp;&amp; \&quot;Should not be reserved\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 1918, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col7 ref" href="#317MRI" title='MRI' data-ref="317MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col1 ref" href="#341Reg" title='Reg' data-ref="341Reg">Reg</a>) &amp;&amp; <q>"Should not be reserved"</q>);</td></tr>
<tr><th id="1919">1919</th><td>        <b>if</b> (!<a class="local col7 ref" href="#317MRI" title='MRI' data-ref="317MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj">isPhysRegUsed</a>(<a class="local col1 ref" href="#341Reg" title='Reg' data-ref="341Reg">Reg</a>))</td></tr>
<tr><th id="1920">1920</th><td>          <a class="local col6 ref" href="#336ExtraCSSpill" title='ExtraCSSpill' data-ref="336ExtraCSSpill">ExtraCSSpill</a> = <b>true</b>;</td></tr>
<tr><th id="1921">1921</th><td>        <a class="local col1 ref" href="#311UnspilledCS1GPRs" title='UnspilledCS1GPRs' data-ref="311UnspilledCS1GPRs">UnspilledCS1GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE">erase</a>(<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="local col1 ref" href="#311UnspilledCS1GPRs" title='UnspilledCS1GPRs' data-ref="311UnspilledCS1GPRs">UnspilledCS1GPRs</a></span>, <a class="local col1 ref" href="#341Reg" title='Reg' data-ref="341Reg">Reg</a>));</td></tr>
<tr><th id="1922">1922</th><td>        <b>if</b> (Reg == ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>)</td></tr>
<tr><th id="1923">1923</th><td>          <a class="local col8 ref" href="#308LRSpilled" title='LRSpilled' data-ref="308LRSpilled">LRSpilled</a> = <b>true</b>;</td></tr>
<tr><th id="1924">1924</th><td>      }</td></tr>
<tr><th id="1925">1925</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; &quot;After adding spills, RegDeficit = &quot; &lt;&lt; RegDeficit &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"After adding spills, RegDeficit = "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col0 ref" href="#340RegDeficit" title='RegDeficit' data-ref="340RegDeficit">RegDeficit</a></td></tr>
<tr><th id="1926">1926</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1927">1927</th><td>    }</td></tr>
<tr><th id="1928">1928</th><td></td></tr>
<tr><th id="1929">1929</th><td>    <i>// Avoid spilling LR in Thumb1 if there's a tail call: it's expensive to</i></td></tr>
<tr><th id="1930">1930</th><td><i>    // restore LR in that case.</i></td></tr>
<tr><th id="1931">1931</th><td>    <em>bool</em> <dfn class="local col2 decl" id="342ExpensiveLRRestore" title='ExpensiveLRRestore' data-type='bool' data-ref="342ExpensiveLRRestore">ExpensiveLRRestore</dfn> = <a class="local col5 ref" href="#315AFI" title='AFI' data-ref="315AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>() &amp;&amp; <a class="local col6 ref" href="#316MFI" title='MFI' data-ref="316MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo11hasTailCallEv" title='llvm::MachineFrameInfo::hasTailCall' data-ref="_ZNK4llvm16MachineFrameInfo11hasTailCallEv">hasTailCall</a>();</td></tr>
<tr><th id="1932">1932</th><td></td></tr>
<tr><th id="1933">1933</th><td>    <i>// If LR is not spilled, but at least one of R4, R5, R6, and R7 is spilled.</i></td></tr>
<tr><th id="1934">1934</th><td><i>    // Spill LR as well so we can fold BX_RET to the registers restore (LDM).</i></td></tr>
<tr><th id="1935">1935</th><td>    <b>if</b> (!<a class="local col8 ref" href="#308LRSpilled" title='LRSpilled' data-ref="308LRSpilled">LRSpilled</a> &amp;&amp; <a class="local col7 ref" href="#307CS1Spilled" title='CS1Spilled' data-ref="307CS1Spilled">CS1Spilled</a> &amp;&amp; !<a class="local col2 ref" href="#342ExpensiveLRRestore" title='ExpensiveLRRestore' data-ref="342ExpensiveLRRestore">ExpensiveLRRestore</a>) {</td></tr>
<tr><th id="1936">1936</th><td>      SavedRegs.set(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>);</td></tr>
<tr><th id="1937">1937</th><td>      <a class="local col9 ref" href="#309NumGPRSpills" title='NumGPRSpills' data-ref="309NumGPRSpills">NumGPRSpills</a>++;</td></tr>
<tr><th id="1938">1938</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::iterator">iterator</a> <dfn class="local col3 decl" id="343LRPos" title='LRPos' data-type='SmallVectorImpl&lt;unsigned int&gt;::iterator' data-ref="343LRPos">LRPos</dfn>;</td></tr>
<tr><th id="1939">1939</th><td>      LRPos = llvm::find(UnspilledCS1GPRs, (<em>unsigned</em>)ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>);</td></tr>
<tr><th id="1940">1940</th><td>      <b>if</b> (<a class="local col3 ref" href="#343LRPos" title='LRPos' data-ref="343LRPos">LRPos</a> != <a class="local col1 ref" href="#311UnspilledCS1GPRs" title='UnspilledCS1GPRs' data-ref="311UnspilledCS1GPRs">UnspilledCS1GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>())</td></tr>
<tr><th id="1941">1941</th><td>        <a class="local col1 ref" href="#311UnspilledCS1GPRs" title='UnspilledCS1GPRs' data-ref="311UnspilledCS1GPRs">UnspilledCS1GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE">erase</a>(<a class="local col3 ref" href="#343LRPos" title='LRPos' data-ref="343LRPos">LRPos</a>);</td></tr>
<tr><th id="1942">1942</th><td></td></tr>
<tr><th id="1943">1943</th><td>      <a class="local col4 ref" href="#324ForceLRSpill" title='ForceLRSpill' data-ref="324ForceLRSpill">ForceLRSpill</a> = <b>false</b>;</td></tr>
<tr><th id="1944">1944</th><td>      <b>if</b> (!MRI.isReserved(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>) &amp;&amp; !MRI.isPhysRegUsed(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>))</td></tr>
<tr><th id="1945">1945</th><td>        <a class="local col6 ref" href="#336ExtraCSSpill" title='ExtraCSSpill' data-ref="336ExtraCSSpill">ExtraCSSpill</a> = <b>true</b>;</td></tr>
<tr><th id="1946">1946</th><td>    }</td></tr>
<tr><th id="1947">1947</th><td></td></tr>
<tr><th id="1948">1948</th><td>    <i>// If stack and double are 8-byte aligned and we are spilling an odd number</i></td></tr>
<tr><th id="1949">1949</th><td><i>    // of GPRs, spill one extra callee save GPR so we won't have to pad between</i></td></tr>
<tr><th id="1950">1950</th><td><i>    // the integer and double callee save areas.</i></td></tr>
<tr><th id="1951">1951</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; &quot;NumGPRSpills = &quot; &lt;&lt; NumGPRSpills &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"NumGPRSpills = "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#309NumGPRSpills" title='NumGPRSpills' data-ref="309NumGPRSpills">NumGPRSpills</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1952">1952</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="344TargetAlign" title='TargetAlign' data-type='unsigned int' data-ref="344TargetAlign">TargetAlign</dfn> = <a class="member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>();</td></tr>
<tr><th id="1953">1953</th><td>    <b>if</b> (<a class="local col4 ref" href="#344TargetAlign" title='TargetAlign' data-ref="344TargetAlign">TargetAlign</a> &gt;= <var>8</var> &amp;&amp; (<a class="local col9 ref" href="#309NumGPRSpills" title='NumGPRSpills' data-ref="309NumGPRSpills">NumGPRSpills</a> &amp; <var>1</var>)) {</td></tr>
<tr><th id="1954">1954</th><td>      <b>if</b> (<a class="local col7 ref" href="#307CS1Spilled" title='CS1Spilled' data-ref="307CS1Spilled">CS1Spilled</a> &amp;&amp; !<a class="local col1 ref" href="#311UnspilledCS1GPRs" title='UnspilledCS1GPRs' data-ref="311UnspilledCS1GPRs">UnspilledCS1GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1955">1955</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="345i" title='i' data-type='unsigned int' data-ref="345i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="346e" title='e' data-type='unsigned int' data-ref="346e">e</dfn> = <a class="local col1 ref" href="#311UnspilledCS1GPRs" title='UnspilledCS1GPRs' data-ref="311UnspilledCS1GPRs">UnspilledCS1GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col5 ref" href="#345i" title='i' data-ref="345i">i</a> != <a class="local col6 ref" href="#346e" title='e' data-ref="346e">e</a>; ++<a class="local col5 ref" href="#345i" title='i' data-ref="345i">i</a>) {</td></tr>
<tr><th id="1956">1956</th><td>          <em>unsigned</em> <dfn class="local col7 decl" id="347Reg" title='Reg' data-type='unsigned int' data-ref="347Reg">Reg</dfn> = <a class="local col1 ref" href="#311UnspilledCS1GPRs" title='UnspilledCS1GPRs' data-ref="311UnspilledCS1GPRs">UnspilledCS1GPRs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#345i" title='i' data-ref="345i">i</a>]</a>;</td></tr>
<tr><th id="1957">1957</th><td>          <i>// Don't spill high register if the function is thumb.  In the case of</i></td></tr>
<tr><th id="1958">1958</th><td><i>          // Windows on ARM, accept R11 (frame pointer)</i></td></tr>
<tr><th id="1959">1959</th><td>          <b>if</b> (!AFI-&gt;isThumbFunction() ||</td></tr>
<tr><th id="1960">1960</th><td>              (STI.isTargetWindows() &amp;&amp; Reg == ARM::<span class='error' title="no member named &apos;R11&apos; in namespace &apos;llvm::ARM&apos;">R11</span>) ||</td></tr>
<tr><th id="1961">1961</th><td>              isARMLowRegister(Reg) ||</td></tr>
<tr><th id="1962">1962</th><td>              (Reg == ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span> &amp;&amp; !ExpensiveLRRestore)) {</td></tr>
<tr><th id="1963">1963</th><td>            <a class="local col4 ref" href="#304SavedRegs" title='SavedRegs' data-ref="304SavedRegs">SavedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col7 ref" href="#347Reg" title='Reg' data-ref="347Reg">Reg</a>);</td></tr>
<tr><th id="1964">1964</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; &quot;Spilling &quot; &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot; to make up alignment\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Spilling "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#347Reg" title='Reg' data-ref="347Reg">Reg</a>, <a class="local col8 ref" href="#318TRI" title='TRI' data-ref="318TRI">TRI</a>)</td></tr>
<tr><th id="1965">1965</th><td>                              <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to make up alignment\n"</q>);</td></tr>
<tr><th id="1966">1966</th><td>            <b>if</b> (!<a class="local col7 ref" href="#317MRI" title='MRI' data-ref="317MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col7 ref" href="#347Reg" title='Reg' data-ref="347Reg">Reg</a>) &amp;&amp; !<a class="local col7 ref" href="#317MRI" title='MRI' data-ref="317MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj">isPhysRegUsed</a>(<a class="local col7 ref" href="#347Reg" title='Reg' data-ref="347Reg">Reg</a>))</td></tr>
<tr><th id="1967">1967</th><td>              <a class="local col6 ref" href="#336ExtraCSSpill" title='ExtraCSSpill' data-ref="336ExtraCSSpill">ExtraCSSpill</a> = <b>true</b>;</td></tr>
<tr><th id="1968">1968</th><td>            <b>break</b>;</td></tr>
<tr><th id="1969">1969</th><td>          }</td></tr>
<tr><th id="1970">1970</th><td>        }</td></tr>
<tr><th id="1971">1971</th><td>      } <b>else</b> <b>if</b> (!<a class="local col2 ref" href="#312UnspilledCS2GPRs" title='UnspilledCS2GPRs' data-ref="312UnspilledCS2GPRs">UnspilledCS2GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; !<a class="local col5 ref" href="#315AFI" title='AFI' data-ref="315AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>()) {</td></tr>
<tr><th id="1972">1972</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="348Reg" title='Reg' data-type='unsigned int' data-ref="348Reg">Reg</dfn> = <a class="local col2 ref" href="#312UnspilledCS2GPRs" title='UnspilledCS2GPRs' data-ref="312UnspilledCS2GPRs">UnspilledCS2GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>();</td></tr>
<tr><th id="1973">1973</th><td>        <a class="local col4 ref" href="#304SavedRegs" title='SavedRegs' data-ref="304SavedRegs">SavedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col8 ref" href="#348Reg" title='Reg' data-ref="348Reg">Reg</a>);</td></tr>
<tr><th id="1974">1974</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-frame-lowering&quot;)) { dbgs() &lt;&lt; &quot;Spilling &quot; &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot; to make up alignment\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Spilling "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#348Reg" title='Reg' data-ref="348Reg">Reg</a>, <a class="local col8 ref" href="#318TRI" title='TRI' data-ref="318TRI">TRI</a>)</td></tr>
<tr><th id="1975">1975</th><td>                          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to make up alignment\n"</q>);</td></tr>
<tr><th id="1976">1976</th><td>        <b>if</b> (!<a class="local col7 ref" href="#317MRI" title='MRI' data-ref="317MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col8 ref" href="#348Reg" title='Reg' data-ref="348Reg">Reg</a>) &amp;&amp; !<a class="local col7 ref" href="#317MRI" title='MRI' data-ref="317MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj">isPhysRegUsed</a>(<a class="local col8 ref" href="#348Reg" title='Reg' data-ref="348Reg">Reg</a>))</td></tr>
<tr><th id="1977">1977</th><td>          <a class="local col6 ref" href="#336ExtraCSSpill" title='ExtraCSSpill' data-ref="336ExtraCSSpill">ExtraCSSpill</a> = <b>true</b>;</td></tr>
<tr><th id="1978">1978</th><td>      }</td></tr>
<tr><th id="1979">1979</th><td>    }</td></tr>
<tr><th id="1980">1980</th><td></td></tr>
<tr><th id="1981">1981</th><td>    <i>// Estimate if we might need to scavenge a register at some point in order</i></td></tr>
<tr><th id="1982">1982</th><td><i>    // to materialize a stack offset. If so, either spill one additional</i></td></tr>
<tr><th id="1983">1983</th><td><i>    // callee-saved register or reserve a special spill slot to facilitate</i></td></tr>
<tr><th id="1984">1984</th><td><i>    // register scavenging. Thumb1 needs a spill slot for stack pointer</i></td></tr>
<tr><th id="1985">1985</th><td><i>    // adjustments also, even when the frame itself is small.</i></td></tr>
<tr><th id="1986">1986</th><td>    <b>if</b> (<a class="local col3 ref" href="#333BigFrameOffsets" title='BigFrameOffsets' data-ref="333BigFrameOffsets">BigFrameOffsets</a> &amp;&amp; !<a class="local col6 ref" href="#336ExtraCSSpill" title='ExtraCSSpill' data-ref="336ExtraCSSpill">ExtraCSSpill</a>) {</td></tr>
<tr><th id="1987">1987</th><td>      <i>// If any non-reserved CS register isn't spilled, just spill one or two</i></td></tr>
<tr><th id="1988">1988</th><td><i>      // extra. That should take care of it!</i></td></tr>
<tr><th id="1989">1989</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="349NumExtras" title='NumExtras' data-type='unsigned int' data-ref="349NumExtras">NumExtras</dfn> = <a class="local col4 ref" href="#344TargetAlign" title='TargetAlign' data-ref="344TargetAlign">TargetAlign</a> / <var>4</var>;</td></tr>
<tr><th id="1990">1990</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="350Extras" title='Extras' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="350Extras">Extras</dfn>;</td></tr>
<tr><th id="1991">1991</th><td>      <b>while</b> (<a class="local col9 ref" href="#349NumExtras" title='NumExtras' data-ref="349NumExtras">NumExtras</a> &amp;&amp; !<a class="local col1 ref" href="#311UnspilledCS1GPRs" title='UnspilledCS1GPRs' data-ref="311UnspilledCS1GPRs">UnspilledCS1GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1992">1992</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="351Reg" title='Reg' data-type='unsigned int' data-ref="351Reg">Reg</dfn> = <a class="local col1 ref" href="#311UnspilledCS1GPRs" title='UnspilledCS1GPRs' data-ref="311UnspilledCS1GPRs">UnspilledCS1GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="1993">1993</th><td>        <a class="local col1 ref" href="#311UnspilledCS1GPRs" title='UnspilledCS1GPRs' data-ref="311UnspilledCS1GPRs">UnspilledCS1GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="1994">1994</th><td>        <b>if</b> (!MRI.isReserved(Reg) &amp;&amp;</td></tr>
<tr><th id="1995">1995</th><td>            (!AFI-&gt;isThumb1OnlyFunction() || isARMLowRegister(Reg) ||</td></tr>
<tr><th id="1996">1996</th><td>             Reg == ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>)) {</td></tr>
<tr><th id="1997">1997</th><td>          <a class="local col0 ref" href="#350Extras" title='Extras' data-ref="350Extras">Extras</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#351Reg" title='Reg' data-ref="351Reg">Reg</a>);</td></tr>
<tr><th id="1998">1998</th><td>          <a class="local col9 ref" href="#349NumExtras" title='NumExtras' data-ref="349NumExtras">NumExtras</a>--;</td></tr>
<tr><th id="1999">1999</th><td>        }</td></tr>
<tr><th id="2000">2000</th><td>      }</td></tr>
<tr><th id="2001">2001</th><td>      <i>// For non-Thumb1 functions, also check for hi-reg CS registers</i></td></tr>
<tr><th id="2002">2002</th><td>      <b>if</b> (!<a class="local col5 ref" href="#315AFI" title='AFI' data-ref="315AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>()) {</td></tr>
<tr><th id="2003">2003</th><td>        <b>while</b> (<a class="local col9 ref" href="#349NumExtras" title='NumExtras' data-ref="349NumExtras">NumExtras</a> &amp;&amp; !<a class="local col2 ref" href="#312UnspilledCS2GPRs" title='UnspilledCS2GPRs' data-ref="312UnspilledCS2GPRs">UnspilledCS2GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="2004">2004</th><td>          <em>unsigned</em> <dfn class="local col2 decl" id="352Reg" title='Reg' data-type='unsigned int' data-ref="352Reg">Reg</dfn> = <a class="local col2 ref" href="#312UnspilledCS2GPRs" title='UnspilledCS2GPRs' data-ref="312UnspilledCS2GPRs">UnspilledCS2GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="2005">2005</th><td>          <a class="local col2 ref" href="#312UnspilledCS2GPRs" title='UnspilledCS2GPRs' data-ref="312UnspilledCS2GPRs">UnspilledCS2GPRs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="2006">2006</th><td>          <b>if</b> (!<a class="local col7 ref" href="#317MRI" title='MRI' data-ref="317MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col2 ref" href="#352Reg" title='Reg' data-ref="352Reg">Reg</a>)) {</td></tr>
<tr><th id="2007">2007</th><td>            <a class="local col0 ref" href="#350Extras" title='Extras' data-ref="350Extras">Extras</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#352Reg" title='Reg' data-ref="352Reg">Reg</a>);</td></tr>
<tr><th id="2008">2008</th><td>            <a class="local col9 ref" href="#349NumExtras" title='NumExtras' data-ref="349NumExtras">NumExtras</a>--;</td></tr>
<tr><th id="2009">2009</th><td>          }</td></tr>
<tr><th id="2010">2010</th><td>        }</td></tr>
<tr><th id="2011">2011</th><td>      }</td></tr>
<tr><th id="2012">2012</th><td>      <b>if</b> (<a class="local col9 ref" href="#349NumExtras" title='NumExtras' data-ref="349NumExtras">NumExtras</a> == <var>0</var>) {</td></tr>
<tr><th id="2013">2013</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="353Reg" title='Reg' data-type='unsigned int' data-ref="353Reg">Reg</dfn> : <a class="local col0 ref" href="#350Extras" title='Extras' data-ref="350Extras">Extras</a>) {</td></tr>
<tr><th id="2014">2014</th><td>          <a class="local col4 ref" href="#304SavedRegs" title='SavedRegs' data-ref="304SavedRegs">SavedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col3 ref" href="#353Reg" title='Reg' data-ref="353Reg">Reg</a>);</td></tr>
<tr><th id="2015">2015</th><td>          <b>if</b> (!<a class="local col7 ref" href="#317MRI" title='MRI' data-ref="317MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj">isPhysRegUsed</a>(<a class="local col3 ref" href="#353Reg" title='Reg' data-ref="353Reg">Reg</a>))</td></tr>
<tr><th id="2016">2016</th><td>            <a class="local col6 ref" href="#336ExtraCSSpill" title='ExtraCSSpill' data-ref="336ExtraCSSpill">ExtraCSSpill</a> = <b>true</b>;</td></tr>
<tr><th id="2017">2017</th><td>        }</td></tr>
<tr><th id="2018">2018</th><td>      }</td></tr>
<tr><th id="2019">2019</th><td>      <b>if</b> (!<a class="local col6 ref" href="#336ExtraCSSpill" title='ExtraCSSpill' data-ref="336ExtraCSSpill">ExtraCSSpill</a> &amp;&amp; !<a class="local col5 ref" href="#315AFI" title='AFI' data-ref="315AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>()) {</td></tr>
<tr><th id="2020">2020</th><td>        <i>// note: Thumb1 functions spill to R12, not the stack.  Reserve a slot</i></td></tr>
<tr><th id="2021">2021</th><td><i>        // closest to SP or frame pointer.</i></td></tr>
<tr><th id="2022">2022</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RS &amp;&amp; &quot;Register scavenging not provided&quot;) ? void (0) : __assert_fail (&quot;RS &amp;&amp; \&quot;Register scavenging not provided\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 2022, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#305RS" title='RS' data-ref="305RS">RS</a> &amp;&amp; <q>"Register scavenging not provided"</q>);</td></tr>
<tr><th id="2023">2023</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col4 decl" id="354RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="354RC">RC</dfn> = ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>;</td></tr>
<tr><th id="2024">2024</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="355Size" title='Size' data-type='unsigned int' data-ref="355Size">Size</dfn> = <a class="local col8 ref" href="#318TRI" title='TRI' data-ref="318TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(<a class="local col4 ref" href="#354RC" title='RC' data-ref="354RC">RC</a>);</td></tr>
<tr><th id="2025">2025</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="356Align" title='Align' data-type='unsigned int' data-ref="356Align">Align</dfn> = <a class="local col8 ref" href="#318TRI" title='TRI' data-ref="318TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillAlignment' data-ref="_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE">getSpillAlignment</a>(<a class="local col4 ref" href="#354RC" title='RC' data-ref="354RC">RC</a>);</td></tr>
<tr><th id="2026">2026</th><td>        <a class="local col5 ref" href="#305RS" title='RS' data-ref="305RS">RS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger23addScavengingFrameIndexEi" title='llvm::RegScavenger::addScavengingFrameIndex' data-ref="_ZN4llvm12RegScavenger23addScavengingFrameIndexEi">addScavengingFrameIndex</a>(<a class="local col6 ref" href="#316MFI" title='MFI' data-ref="316MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateStackObjectEmjbPKNS_10AllocaInstEh" title='llvm::MachineFrameInfo::CreateStackObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateStackObjectEmjbPKNS_10AllocaInstEh">CreateStackObject</a>(<a class="local col5 ref" href="#355Size" title='Size' data-ref="355Size">Size</a>, <a class="local col6 ref" href="#356Align" title='Align' data-ref="356Align">Align</a>, <b>false</b>));</td></tr>
<tr><th id="2027">2027</th><td>      }</td></tr>
<tr><th id="2028">2028</th><td>    }</td></tr>
<tr><th id="2029">2029</th><td>  }</td></tr>
<tr><th id="2030">2030</th><td></td></tr>
<tr><th id="2031">2031</th><td>  <b>if</b> (<a class="local col4 ref" href="#324ForceLRSpill" title='ForceLRSpill' data-ref="324ForceLRSpill">ForceLRSpill</a>) {</td></tr>
<tr><th id="2032">2032</th><td>    SavedRegs.set(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>);</td></tr>
<tr><th id="2033">2033</th><td>    <a class="local col5 ref" href="#315AFI" title='AFI' data-ref="315AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo24setLRIsSpilledForFarJumpEb" title='llvm::ARMFunctionInfo::setLRIsSpilledForFarJump' data-ref="_ZN4llvm15ARMFunctionInfo24setLRIsSpilledForFarJumpEb">setLRIsSpilledForFarJump</a>(<b>true</b>);</td></tr>
<tr><th id="2034">2034</th><td>  }</td></tr>
<tr><th id="2035">2035</th><td>  AFI-&gt;setLRIsSpilled(SavedRegs.test(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>));</td></tr>
<tr><th id="2036">2036</th><td>}</td></tr>
<tr><th id="2037">2037</th><td></td></tr>
<tr><th id="2038">2038</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16ARMFrameLowering29eliminateCallFramePseudoInstrERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMFrameLowering::eliminateCallFramePseudoInstr' data-ref="_ZNK4llvm16ARMFrameLowering29eliminateCallFramePseudoInstrERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">eliminateCallFramePseudoInstr</dfn>(</td></tr>
<tr><th id="2039">2039</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="357MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="357MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="358MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="358MBB">MBB</dfn>,</td></tr>
<tr><th id="2040">2040</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="359I" title='I' data-type='MachineBasicBlock::iterator' data-ref="359I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="2041">2041</th><td>  <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col0 decl" id="360TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="360TII">TII</dfn> =</td></tr>
<tr><th id="2042">2042</th><td>      *<span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::ARMBaseInstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> ARMBaseInstrInfo *&gt;(MF.getSubtarget().getInstrInfo());</td></tr>
<tr><th id="2043">2043</th><td>  <b>if</b> (!<a class="virtual member" href="#_ZNK4llvm16ARMFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasReservedCallFrame' data-ref="_ZNK4llvm16ARMFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE">hasReservedCallFrame</a>(<a class="local col7 ref" href="#357MF" title='MF' data-ref="357MF">MF</a>)) {</td></tr>
<tr><th id="2044">2044</th><td>    <i>// If we have alloca, convert as follows:</i></td></tr>
<tr><th id="2045">2045</th><td><i>    // ADJCALLSTACKDOWN -&gt; sub, sp, sp, amount</i></td></tr>
<tr><th id="2046">2046</th><td><i>    // ADJCALLSTACKUP   -&gt; add, sp, sp, amount</i></td></tr>
<tr><th id="2047">2047</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="361Old" title='Old' data-type='llvm::MachineInstr &amp;' data-ref="361Old">Old</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#359I" title='I' data-ref="359I">I</a>;</td></tr>
<tr><th id="2048">2048</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="362dl" title='dl' data-type='llvm::DebugLoc' data-ref="362dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#361Old" title='Old' data-ref="361Old">Old</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2049">2049</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="363Amount" title='Amount' data-type='unsigned int' data-ref="363Amount">Amount</dfn> = TII.<span class='error' title="no member named &apos;getFrameSize&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">getFrameSize</span>(Old);</td></tr>
<tr><th id="2050">2050</th><td>    <b>if</b> (<a class="local col3 ref" href="#363Amount" title='Amount' data-ref="363Amount">Amount</a> != <var>0</var>) {</td></tr>
<tr><th id="2051">2051</th><td>      <i>// We need to keep the stack aligned properly.  To do this, we round the</i></td></tr>
<tr><th id="2052">2052</th><td><i>      // amount of space needed for the outgoing arguments up to the next</i></td></tr>
<tr><th id="2053">2053</th><td><i>      // alignment boundary.</i></td></tr>
<tr><th id="2054">2054</th><td>      <a class="local col3 ref" href="#363Amount" title='Amount' data-ref="363Amount">Amount</a> = <a class="member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering13alignSPAdjustEi" title='llvm::TargetFrameLowering::alignSPAdjust' data-ref="_ZNK4llvm19TargetFrameLowering13alignSPAdjustEi">alignSPAdjust</a>(<a class="local col3 ref" href="#363Amount" title='Amount' data-ref="363Amount">Amount</a>);</td></tr>
<tr><th id="2055">2055</th><td></td></tr>
<tr><th id="2056">2056</th><td>      <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col4 decl" id="364AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="364AFI">AFI</dfn> = <a class="local col7 ref" href="#357MF" title='MF' data-ref="357MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="2057">2057</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; &quot;This eliminateCallFramePseudoInstr does not support Thumb1!&quot;) ? void (0) : __assert_fail (&quot;!AFI-&gt;isThumb1OnlyFunction() &amp;&amp; \&quot;This eliminateCallFramePseudoInstr does not support Thumb1!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 2058, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#364AFI" title='AFI' data-ref="364AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>() &amp;&amp;</td></tr>
<tr><th id="2058">2058</th><td>             <q>"This eliminateCallFramePseudoInstr does not support Thumb1!"</q>);</td></tr>
<tr><th id="2059">2059</th><td>      <em>bool</em> <dfn class="local col5 decl" id="365isARM" title='isARM' data-type='bool' data-ref="365isARM">isARM</dfn> = !<a class="local col4 ref" href="#364AFI" title='AFI' data-ref="364AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>();</td></tr>
<tr><th id="2060">2060</th><td></td></tr>
<tr><th id="2061">2061</th><td>      <i>// Replace the pseudo instruction with a new instruction...</i></td></tr>
<tr><th id="2062">2062</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="366Opc" title='Opc' data-type='unsigned int' data-ref="366Opc">Opc</dfn> = <a class="local col1 ref" href="#361Old" title='Old' data-ref="361Old">Old</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2063">2063</th><td>      <em>int</em> <dfn class="local col7 decl" id="367PIdx" title='PIdx' data-type='int' data-ref="367PIdx">PIdx</dfn> = <a class="local col1 ref" href="#361Old" title='Old' data-ref="361Old">Old</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="2064">2064</th><td>      <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col8 decl" id="368Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="368Pred">Pred</dfn> =</td></tr>
<tr><th id="2065">2065</th><td>          (<a class="local col7 ref" href="#367PIdx" title='PIdx' data-ref="367PIdx">PIdx</a> == -<var>1</var>) ? <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a></td></tr>
<tr><th id="2066">2066</th><td>                       : (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>)<a class="local col1 ref" href="#361Old" title='Old' data-ref="361Old">Old</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#367PIdx" title='PIdx' data-ref="367PIdx">PIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2067">2067</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="369PredReg" title='PredReg' data-type='unsigned int' data-ref="369PredReg">PredReg</dfn> = <a class="local col0 ref" href="#360TII" title='TII' data-ref="360TII">TII</a>.<a class="ref" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo12getFramePredERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getFramePred' data-ref="_ZNK4llvm16ARMBaseInstrInfo12getFramePredERKNS_12MachineInstrE">getFramePred</a>(<a class="local col1 ref" href="#361Old" title='Old' data-ref="361Old">Old</a>);</td></tr>
<tr><th id="2068">2068</th><td>      <b>if</b> (Opc == ARM::<span class='error' title="no member named &apos;ADJCALLSTACKDOWN&apos; in namespace &apos;llvm::ARM&apos;">ADJCALLSTACKDOWN</span> || Opc == ARM::<span class='error' title="no member named &apos;tADJCALLSTACKDOWN&apos; in namespace &apos;llvm::ARM&apos;">tADJCALLSTACKDOWN</span>) {</td></tr>
<tr><th id="2069">2069</th><td>        <a class="tu ref" href="#_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj" title='emitSPUpdate' data-use='c' data-ref="_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj">emitSPUpdate</a>(<a class="local col5 ref" href="#365isARM" title='isARM' data-ref="365isARM">isARM</a>, <span class='refarg'><a class="local col8 ref" href="#358MBB" title='MBB' data-ref="358MBB">MBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#359I" title='I' data-ref="359I">I</a></span>, <a class="local col2 ref" href="#362dl" title='dl' data-ref="362dl">dl</a>, <a class="local col0 ref" href="#360TII" title='TII' data-ref="360TII">TII</a>, -<a class="local col3 ref" href="#363Amount" title='Amount' data-ref="363Amount">Amount</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::NoFlags" title='llvm::MachineInstr::MIFlag::NoFlags' data-ref="llvm::MachineInstr::MIFlag::NoFlags">NoFlags</a>,</td></tr>
<tr><th id="2070">2070</th><td>                     <a class="local col8 ref" href="#368Pred" title='Pred' data-ref="368Pred">Pred</a>, <a class="local col9 ref" href="#369PredReg" title='PredReg' data-ref="369PredReg">PredReg</a>);</td></tr>
<tr><th id="2071">2071</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2072">2072</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc == ARM::ADJCALLSTACKUP || Opc == ARM::tADJCALLSTACKUP) ? void (0) : __assert_fail (&quot;Opc == ARM::ADJCALLSTACKUP || Opc == ARM::tADJCALLSTACKUP&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 2072, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Opc == ARM::<span class='error' title="no member named &apos;ADJCALLSTACKUP&apos; in namespace &apos;llvm::ARM&apos;">ADJCALLSTACKUP</span> || Opc == ARM::<span class='error' title="no member named &apos;tADJCALLSTACKUP&apos; in namespace &apos;llvm::ARM&apos;">tADJCALLSTACKUP</span>);</td></tr>
<tr><th id="2073">2073</th><td>        <a class="tu ref" href="#_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj" title='emitSPUpdate' data-use='c' data-ref="_ZL12emitSPUpdatebRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16ARMBaseInstrInfoEijNS_5ARMCC9CondCodesEj">emitSPUpdate</a>(<a class="local col5 ref" href="#365isARM" title='isARM' data-ref="365isARM">isARM</a>, <span class='refarg'><a class="local col8 ref" href="#358MBB" title='MBB' data-ref="358MBB">MBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#359I" title='I' data-ref="359I">I</a></span>, <a class="local col2 ref" href="#362dl" title='dl' data-ref="362dl">dl</a>, <a class="local col0 ref" href="#360TII" title='TII' data-ref="360TII">TII</a>, <a class="local col3 ref" href="#363Amount" title='Amount' data-ref="363Amount">Amount</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::NoFlags" title='llvm::MachineInstr::MIFlag::NoFlags' data-ref="llvm::MachineInstr::MIFlag::NoFlags">NoFlags</a>,</td></tr>
<tr><th id="2074">2074</th><td>                     <a class="local col8 ref" href="#368Pred" title='Pred' data-ref="368Pred">Pred</a>, <a class="local col9 ref" href="#369PredReg" title='PredReg' data-ref="369PredReg">PredReg</a>);</td></tr>
<tr><th id="2075">2075</th><td>      }</td></tr>
<tr><th id="2076">2076</th><td>    }</td></tr>
<tr><th id="2077">2077</th><td>  }</td></tr>
<tr><th id="2078">2078</th><td>  <b>return</b> <a class="local col8 ref" href="#358MBB" title='MBB' data-ref="358MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#359I" title='I' data-ref="359I">I</a>);</td></tr>
<tr><th id="2079">2079</th><td>}</td></tr>
<tr><th id="2080">2080</th><td></td></tr>
<tr><th id="2081">2081</th><td><i class="doc" data-doc="_ZL18alignToARMConstantj">/// Get the minimum constant for ARM that is greater than or equal to the</i></td></tr>
<tr><th id="2082">2082</th><td><i class="doc" data-doc="_ZL18alignToARMConstantj">/// argument. In ARM, constants can have any value that can be produced by</i></td></tr>
<tr><th id="2083">2083</th><td><i class="doc" data-doc="_ZL18alignToARMConstantj">/// rotating an 8-bit value to the right by an even number of bits within a</i></td></tr>
<tr><th id="2084">2084</th><td><i class="doc" data-doc="_ZL18alignToARMConstantj">/// 32-bit word.</i></td></tr>
<tr><th id="2085">2085</th><td><em>static</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="_ZL18alignToARMConstantj" title='alignToARMConstant' data-type='uint32_t alignToARMConstant(uint32_t Value)' data-ref="_ZL18alignToARMConstantj">alignToARMConstant</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="370Value" title='Value' data-type='uint32_t' data-ref="370Value">Value</dfn>) {</td></tr>
<tr><th id="2086">2086</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="371Shifted" title='Shifted' data-type='unsigned int' data-ref="371Shifted">Shifted</dfn> = <var>0</var>;</td></tr>
<tr><th id="2087">2087</th><td></td></tr>
<tr><th id="2088">2088</th><td>  <b>if</b> (<a class="local col0 ref" href="#370Value" title='Value' data-ref="370Value">Value</a> == <var>0</var>)</td></tr>
<tr><th id="2089">2089</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2090">2090</th><td></td></tr>
<tr><th id="2091">2091</th><td>  <b>while</b> (!(<a class="local col0 ref" href="#370Value" title='Value' data-ref="370Value">Value</a> &amp; <var>0xC0000000</var>)) {</td></tr>
<tr><th id="2092">2092</th><td>      <a class="local col0 ref" href="#370Value" title='Value' data-ref="370Value">Value</a> = <a class="local col0 ref" href="#370Value" title='Value' data-ref="370Value">Value</a> &lt;&lt; <var>2</var>;</td></tr>
<tr><th id="2093">2093</th><td>      <a class="local col1 ref" href="#371Shifted" title='Shifted' data-ref="371Shifted">Shifted</a> += <var>2</var>;</td></tr>
<tr><th id="2094">2094</th><td>  }</td></tr>
<tr><th id="2095">2095</th><td></td></tr>
<tr><th id="2096">2096</th><td>  <em>bool</em> <dfn class="local col2 decl" id="372Carry" title='Carry' data-type='bool' data-ref="372Carry">Carry</dfn> = (<a class="local col0 ref" href="#370Value" title='Value' data-ref="370Value">Value</a> &amp; <var>0x00FFFFFF</var>);</td></tr>
<tr><th id="2097">2097</th><td>  <a class="local col0 ref" href="#370Value" title='Value' data-ref="370Value">Value</a> = ((<a class="local col0 ref" href="#370Value" title='Value' data-ref="370Value">Value</a> &amp; <var>0xFF000000</var>) &gt;&gt; <var>24</var>) + <a class="local col2 ref" href="#372Carry" title='Carry' data-ref="372Carry">Carry</a>;</td></tr>
<tr><th id="2098">2098</th><td></td></tr>
<tr><th id="2099">2099</th><td>  <b>if</b> (<a class="local col0 ref" href="#370Value" title='Value' data-ref="370Value">Value</a> &amp; <var>0x0000100</var>)</td></tr>
<tr><th id="2100">2100</th><td>      <a class="local col0 ref" href="#370Value" title='Value' data-ref="370Value">Value</a> = <a class="local col0 ref" href="#370Value" title='Value' data-ref="370Value">Value</a> &amp; <var>0x000001FC</var>;</td></tr>
<tr><th id="2101">2101</th><td></td></tr>
<tr><th id="2102">2102</th><td>  <b>if</b> (<a class="local col1 ref" href="#371Shifted" title='Shifted' data-ref="371Shifted">Shifted</a> &gt; <var>24</var>)</td></tr>
<tr><th id="2103">2103</th><td>      <a class="local col0 ref" href="#370Value" title='Value' data-ref="370Value">Value</a> = <a class="local col0 ref" href="#370Value" title='Value' data-ref="370Value">Value</a> &gt;&gt; (<a class="local col1 ref" href="#371Shifted" title='Shifted' data-ref="371Shifted">Shifted</a> - <var>24</var>);</td></tr>
<tr><th id="2104">2104</th><td>  <b>else</b></td></tr>
<tr><th id="2105">2105</th><td>      <a class="local col0 ref" href="#370Value" title='Value' data-ref="370Value">Value</a> = <a class="local col0 ref" href="#370Value" title='Value' data-ref="370Value">Value</a> &lt;&lt; (<var>24</var> - <a class="local col1 ref" href="#371Shifted" title='Shifted' data-ref="371Shifted">Shifted</a>);</td></tr>
<tr><th id="2106">2106</th><td></td></tr>
<tr><th id="2107">2107</th><td>  <b>return</b> <a class="local col0 ref" href="#370Value" title='Value' data-ref="370Value">Value</a>;</td></tr>
<tr><th id="2108">2108</th><td>}</td></tr>
<tr><th id="2109">2109</th><td></td></tr>
<tr><th id="2110">2110</th><td><i  data-doc="kSplitStackAvailable">// The stack limit in the TCB is set to this many bytes above the actual</i></td></tr>
<tr><th id="2111">2111</th><td><i  data-doc="kSplitStackAvailable">// stack limit.</i></td></tr>
<tr><th id="2112">2112</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="kSplitStackAvailable" title='kSplitStackAvailable' data-type='const uint64_t' data-ref="kSplitStackAvailable">kSplitStackAvailable</dfn> = <var>256</var>;</td></tr>
<tr><th id="2113">2113</th><td></td></tr>
<tr><th id="2114">2114</th><td><i>// Adjust the function prologue to enable split stacks. This currently only</i></td></tr>
<tr><th id="2115">2115</th><td><i>// supports android and linux.</i></td></tr>
<tr><th id="2116">2116</th><td><i>//</i></td></tr>
<tr><th id="2117">2117</th><td><i>// The ABI of the segmented stack prologue is a little arbitrarily chosen, but</i></td></tr>
<tr><th id="2118">2118</th><td><i>// must be well defined in order to allow for consistent implementations of the</i></td></tr>
<tr><th id="2119">2119</th><td><i>// __morestack helper function. The ABI is also not a normal ABI in that it</i></td></tr>
<tr><th id="2120">2120</th><td><i>// doesn't follow the normal calling conventions because this allows the</i></td></tr>
<tr><th id="2121">2121</th><td><i>// prologue of each function to be optimized further.</i></td></tr>
<tr><th id="2122">2122</th><td><i>//</i></td></tr>
<tr><th id="2123">2123</th><td><i>// Currently, the ABI looks like (when calling __morestack)</i></td></tr>
<tr><th id="2124">2124</th><td><i>//</i></td></tr>
<tr><th id="2125">2125</th><td><i>//  * r4 holds the minimum stack size requested for this function call</i></td></tr>
<tr><th id="2126">2126</th><td><i>//  * r5 holds the stack size of the arguments to the function</i></td></tr>
<tr><th id="2127">2127</th><td><i>//  * the beginning of the function is 3 instructions after the call to</i></td></tr>
<tr><th id="2128">2128</th><td><i>//    __morestack</i></td></tr>
<tr><th id="2129">2129</th><td><i>//</i></td></tr>
<tr><th id="2130">2130</th><td><i>// Implementations of __morestack should use r4 to allocate a new stack, r5 to</i></td></tr>
<tr><th id="2131">2131</th><td><i>// place the arguments on to the new stack, and the 3-instruction knowledge to</i></td></tr>
<tr><th id="2132">2132</th><td><i>// jump directly to the body of the function when working on the new stack.</i></td></tr>
<tr><th id="2133">2133</th><td><i>//</i></td></tr>
<tr><th id="2134">2134</th><td><i>// An old (and possibly no longer compatible) implementation of __morestack for</i></td></tr>
<tr><th id="2135">2135</th><td><i>// ARM can be found at [1].</i></td></tr>
<tr><th id="2136">2136</th><td><i>//</i></td></tr>
<tr><th id="2137">2137</th><td><i>// [1] - <a href="https://github.com/mozilla/rust/blob/86efd9/src/rt/arch/arm/morestack.S">https://github.com/mozilla/rust/blob/86efd9/src/rt/arch/arm/morestack.S</a></i></td></tr>
<tr><th id="2138">2138</th><td><em>void</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm16ARMFrameLowering24adjustForSegmentedStacksERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::ARMFrameLowering::adjustForSegmentedStacks' data-ref="_ZNK4llvm16ARMFrameLowering24adjustForSegmentedStacksERNS_15MachineFunctionERNS_17MachineBasicBlockE">adjustForSegmentedStacks</dfn>(</td></tr>
<tr><th id="2139">2139</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="373MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="373MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="374PrologueMBB" title='PrologueMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="374PrologueMBB">PrologueMBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="2140">2140</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="375Opcode" title='Opcode' data-type='unsigned int' data-ref="375Opcode">Opcode</dfn>;</td></tr>
<tr><th id="2141">2141</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="376CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="376CFIIndex">CFIIndex</dfn>;</td></tr>
<tr><th id="2142">2142</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> *<dfn class="local col7 decl" id="377ST" title='ST' data-type='const llvm::ARMSubtarget *' data-ref="377ST">ST</dfn> = &amp;<a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="2143">2143</th><td>  <em>bool</em> <dfn class="local col8 decl" id="378Thumb" title='Thumb' data-type='bool' data-ref="378Thumb">Thumb</dfn> = <a class="local col7 ref" href="#377ST" title='ST' data-ref="377ST">ST</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>();</td></tr>
<tr><th id="2144">2144</th><td></td></tr>
<tr><th id="2145">2145</th><td>  <i>// Sadly, this currently doesn't support varargs, platforms other than</i></td></tr>
<tr><th id="2146">2146</th><td><i>  // android/linux. Note that thumb1/thumb2 are support for android/linux.</i></td></tr>
<tr><th id="2147">2147</th><td>  <b>if</b> (<a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>())</td></tr>
<tr><th id="2148">2148</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Segmented stacks do not support vararg functions."</q>);</td></tr>
<tr><th id="2149">2149</th><td>  <b>if</b> (!<a class="local col7 ref" href="#377ST" title='ST' data-ref="377ST">ST</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15isTargetAndroidEv" title='llvm::ARMSubtarget::isTargetAndroid' data-ref="_ZNK4llvm12ARMSubtarget15isTargetAndroidEv">isTargetAndroid</a>() &amp;&amp; !<a class="local col7 ref" href="#377ST" title='ST' data-ref="377ST">ST</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget13isTargetLinuxEv" title='llvm::ARMSubtarget::isTargetLinux' data-ref="_ZNK4llvm12ARMSubtarget13isTargetLinuxEv">isTargetLinux</a>())</td></tr>
<tr><th id="2150">2150</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Segmented stacks not supported on this platform."</q>);</td></tr>
<tr><th id="2151">2151</th><td></td></tr>
<tr><th id="2152">2152</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="379MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="379MFI">MFI</dfn> = <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="2153">2153</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfo" title='llvm::MachineModuleInfo' data-ref="llvm::MachineModuleInfo">MachineModuleInfo</a> &amp;<dfn class="local col0 decl" id="380MMI" title='MMI' data-type='llvm::MachineModuleInfo &amp;' data-ref="380MMI">MMI</dfn> = <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>();</td></tr>
<tr><th id="2154">2154</th><td>  <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col1 decl" id="381Context" title='Context' data-type='llvm::MCContext &amp;' data-ref="381Context">Context</dfn> = <a class="local col0 ref" href="#380MMI" title='MMI' data-ref="380MMI">MMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZN4llvm17MachineModuleInfo10getContextEv" title='llvm::MachineModuleInfo::getContext' data-ref="_ZN4llvm17MachineModuleInfo10getContextEv">getContext</a>();</td></tr>
<tr><th id="2155">2155</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col2 decl" id="382MRI" title='MRI' data-type='const llvm::MCRegisterInfo *' data-ref="382MRI">MRI</dfn> = <a class="local col1 ref" href="#381Context" title='Context' data-ref="381Context">Context</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2156">2156</th><td>  <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col3 decl" id="383TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="383TII">TII</dfn> =</td></tr>
<tr><th id="2157">2157</th><td>      *<span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::ARMBaseInstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> ARMBaseInstrInfo *&gt;(MF.getSubtarget().getInstrInfo());</td></tr>
<tr><th id="2158">2158</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col4 decl" id="384ARMFI" title='ARMFI' data-type='llvm::ARMFunctionInfo *' data-ref="384ARMFI">ARMFI</dfn> = <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="2159">2159</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col5 decl" id="385DL" title='DL' data-type='llvm::DebugLoc' data-ref="385DL">DL</dfn>;</td></tr>
<tr><th id="2160">2160</th><td></td></tr>
<tr><th id="2161">2161</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="386StackSize" title='StackSize' data-type='uint64_t' data-ref="386StackSize">StackSize</dfn> = <a class="local col9 ref" href="#379MFI" title='MFI' data-ref="379MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="2162">2162</th><td></td></tr>
<tr><th id="2163">2163</th><td>  <i>// Do not generate a prologue for leaf functions with a stack of size zero.</i></td></tr>
<tr><th id="2164">2164</th><td><i>  // For non-leaf functions we have to allow for the possibility that the</i></td></tr>
<tr><th id="2165">2165</th><td><i>  // callis to a non-split function, as in PR37807. This function could also</i></td></tr>
<tr><th id="2166">2166</th><td><i>  // take the address of a non-split function. When the linker tries to adjust</i></td></tr>
<tr><th id="2167">2167</th><td><i>  // its non-existent prologue, it would fail with an error. Mark the object</i></td></tr>
<tr><th id="2168">2168</th><td><i>  // file so that such failures are not errors. See this Go language bug-report</i></td></tr>
<tr><th id="2169">2169</th><td><i>  // <a href="https://go-review.googlesource.com/c/go/+/148819/">https://go-review.googlesource.com/c/go/+/148819/</a></i></td></tr>
<tr><th id="2170">2170</th><td>  <b>if</b> (<a class="local col6 ref" href="#386StackSize" title='StackSize' data-ref="386StackSize">StackSize</a> == <var>0</var> &amp;&amp; !<a class="local col9 ref" href="#379MFI" title='MFI' data-ref="379MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo11hasTailCallEv" title='llvm::MachineFrameInfo::hasTailCall' data-ref="_ZNK4llvm16MachineFrameInfo11hasTailCallEv">hasTailCall</a>()) {</td></tr>
<tr><th id="2171">2171</th><td>    <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZN4llvm17MachineModuleInfo18setHasNosplitStackEb" title='llvm::MachineModuleInfo::setHasNosplitStack' data-ref="_ZN4llvm17MachineModuleInfo18setHasNosplitStackEb">setHasNosplitStack</a>(<b>true</b>);</td></tr>
<tr><th id="2172">2172</th><td>    <b>return</b>;</td></tr>
<tr><th id="2173">2173</th><td>  }</td></tr>
<tr><th id="2174">2174</th><td></td></tr>
<tr><th id="2175">2175</th><td>  <i>// Use R4 and R5 as scratch registers.</i></td></tr>
<tr><th id="2176">2176</th><td><i>  // We save R4 and R5 before use and restore them before leaving the function.</i></td></tr>
<tr><th id="2177">2177</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="387ScratchReg0" title='ScratchReg0' data-type='unsigned int' data-ref="387ScratchReg0">ScratchReg0</dfn> = ARM::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::ARM&apos;">R4</span>;</td></tr>
<tr><th id="2178">2178</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="388ScratchReg1" title='ScratchReg1' data-type='unsigned int' data-ref="388ScratchReg1">ScratchReg1</dfn> = ARM::<span class='error' title="no member named &apos;R5&apos; in namespace &apos;llvm::ARM&apos;">R5</span>;</td></tr>
<tr><th id="2179">2179</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="389AlignedStackSize" title='AlignedStackSize' data-type='uint64_t' data-ref="389AlignedStackSize">AlignedStackSize</dfn>;</td></tr>
<tr><th id="2180">2180</th><td></td></tr>
<tr><th id="2181">2181</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="390PrevStackMBB" title='PrevStackMBB' data-type='llvm::MachineBasicBlock *' data-ref="390PrevStackMBB">PrevStackMBB</dfn> = <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="2182">2182</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="391PostStackMBB" title='PostStackMBB' data-type='llvm::MachineBasicBlock *' data-ref="391PostStackMBB">PostStackMBB</dfn> = <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="2183">2183</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="392AllocMBB" title='AllocMBB' data-type='llvm::MachineBasicBlock *' data-ref="392AllocMBB">AllocMBB</dfn> = <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="2184">2184</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="393GetMBB" title='GetMBB' data-type='llvm::MachineBasicBlock *' data-ref="393GetMBB">GetMBB</dfn> = <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="2185">2185</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="394McrMBB" title='McrMBB' data-type='llvm::MachineBasicBlock *' data-ref="394McrMBB">McrMBB</dfn> = <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="2186">2186</th><td></td></tr>
<tr><th id="2187">2187</th><td>  <i>// Grab everything that reaches PrologueMBB to update there liveness as well.</i></td></tr>
<tr><th id="2188">2188</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col5 decl" id="395BeforePrologueRegion" title='BeforePrologueRegion' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 8&gt;' data-ref="395BeforePrologueRegion">BeforePrologueRegion</dfn>;</td></tr>
<tr><th id="2189">2189</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="396WalkList" title='WalkList' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 2&gt;' data-ref="396WalkList">WalkList</dfn>;</td></tr>
<tr><th id="2190">2190</th><td>  <a class="local col6 ref" href="#396WalkList" title='WalkList' data-ref="396WalkList">WalkList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col4 ref" href="#374PrologueMBB" title='PrologueMBB' data-ref="374PrologueMBB">PrologueMBB</a>);</td></tr>
<tr><th id="2191">2191</th><td></td></tr>
<tr><th id="2192">2192</th><td>  <b>do</b> {</td></tr>
<tr><th id="2193">2193</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="397CurMBB" title='CurMBB' data-type='llvm::MachineBasicBlock *' data-ref="397CurMBB">CurMBB</dfn> = <a class="local col6 ref" href="#396WalkList" title='WalkList' data-ref="396WalkList">WalkList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="2194">2194</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="398PredBB" title='PredBB' data-type='llvm::MachineBasicBlock *' data-ref="398PredBB">PredBB</dfn> : <a class="local col7 ref" href="#397CurMBB" title='CurMBB' data-ref="397CurMBB">CurMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="2195">2195</th><td>      <b>if</b> (<a class="local col5 ref" href="#395BeforePrologueRegion" title='BeforePrologueRegion' data-ref="395BeforePrologueRegion">BeforePrologueRegion</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col8 ref" href="#398PredBB" title='PredBB' data-ref="398PredBB">PredBB</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SmallPtrSetIterator&lt;llvm::MachineBasicBlock *&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="2196">2196</th><td>        <a class="local col6 ref" href="#396WalkList" title='WalkList' data-ref="396WalkList">WalkList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#398PredBB" title='PredBB' data-ref="398PredBB">PredBB</a>);</td></tr>
<tr><th id="2197">2197</th><td>    }</td></tr>
<tr><th id="2198">2198</th><td>  } <b>while</b> (!<a class="local col6 ref" href="#396WalkList" title='WalkList' data-ref="396WalkList">WalkList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>());</td></tr>
<tr><th id="2199">2199</th><td></td></tr>
<tr><th id="2200">2200</th><td>  <i>// The order in that list is important.</i></td></tr>
<tr><th id="2201">2201</th><td><i>  // The blocks will all be inserted before PrologueMBB using that order.</i></td></tr>
<tr><th id="2202">2202</th><td><i>  // Therefore the block that should appear first in the CFG should appear</i></td></tr>
<tr><th id="2203">2203</th><td><i>  // first in the list.</i></td></tr>
<tr><th id="2204">2204</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="399AddedBlocks" title='AddedBlocks' data-type='llvm::MachineBasicBlock *[5]' data-ref="399AddedBlocks">AddedBlocks</dfn>[] = {<a class="local col0 ref" href="#390PrevStackMBB" title='PrevStackMBB' data-ref="390PrevStackMBB">PrevStackMBB</a>, <a class="local col4 ref" href="#394McrMBB" title='McrMBB' data-ref="394McrMBB">McrMBB</a>, <a class="local col3 ref" href="#393GetMBB" title='GetMBB' data-ref="393GetMBB">GetMBB</a>, <a class="local col2 ref" href="#392AllocMBB" title='AllocMBB' data-ref="392AllocMBB">AllocMBB</a>,</td></tr>
<tr><th id="2205">2205</th><td>                                      <a class="local col1 ref" href="#391PostStackMBB" title='PostStackMBB' data-ref="391PostStackMBB">PostStackMBB</a>};</td></tr>
<tr><th id="2206">2206</th><td></td></tr>
<tr><th id="2207">2207</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="400B" title='B' data-type='llvm::MachineBasicBlock *' data-ref="400B">B</dfn> : <a class="local col9 ref" href="#399AddedBlocks" title='AddedBlocks' data-ref="399AddedBlocks">AddedBlocks</a>)</td></tr>
<tr><th id="2208">2208</th><td>    <a class="local col5 ref" href="#395BeforePrologueRegion" title='BeforePrologueRegion' data-ref="395BeforePrologueRegion">BeforePrologueRegion</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col0 ref" href="#400B" title='B' data-ref="400B">B</a>);</td></tr>
<tr><th id="2209">2209</th><td></td></tr>
<tr><th id="2210">2210</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="401LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="401LI">LI</dfn> : <a class="local col4 ref" href="#374PrologueMBB" title='PrologueMBB' data-ref="374PrologueMBB">PrologueMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>()) {</td></tr>
<tr><th id="2211">2211</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="402PredBB" title='PredBB' data-type='llvm::MachineBasicBlock *' data-ref="402PredBB">PredBB</dfn> : <a class="local col5 ref" href="#395BeforePrologueRegion" title='BeforePrologueRegion' data-ref="395BeforePrologueRegion">BeforePrologueRegion</a>)</td></tr>
<tr><th id="2212">2212</th><td>      <a class="local col2 ref" href="#402PredBB" title='PredBB' data-ref="402PredBB">PredBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInERKNS0_16RegisterMaskPairE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInERKNS0_16RegisterMaskPairE">addLiveIn</a>(<a class="local col1 ref" href="#401LI" title='LI' data-ref="401LI">LI</a>);</td></tr>
<tr><th id="2213">2213</th><td>  }</td></tr>
<tr><th id="2214">2214</th><td></td></tr>
<tr><th id="2215">2215</th><td>  <i>// Remove the newly added blocks from the list, since we know</i></td></tr>
<tr><th id="2216">2216</th><td><i>  // we do not have to do the following updates for them.</i></td></tr>
<tr><th id="2217">2217</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="403B" title='B' data-type='llvm::MachineBasicBlock *' data-ref="403B">B</dfn> : <a class="local col9 ref" href="#399AddedBlocks" title='AddedBlocks' data-ref="399AddedBlocks">AddedBlocks</a>) {</td></tr>
<tr><th id="2218">2218</th><td>    <a class="local col5 ref" href="#395BeforePrologueRegion" title='BeforePrologueRegion' data-ref="395BeforePrologueRegion">BeforePrologueRegion</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(<a class="local col3 ref" href="#403B" title='B' data-ref="403B">B</a>);</td></tr>
<tr><th id="2219">2219</th><td>    <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="local col4 ref" href="#374PrologueMBB" title='PrologueMBB' data-ref="374PrologueMBB">PrologueMBB</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col3 ref" href="#403B" title='B' data-ref="403B">B</a>);</td></tr>
<tr><th id="2220">2220</th><td>  }</td></tr>
<tr><th id="2221">2221</th><td></td></tr>
<tr><th id="2222">2222</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="404MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="404MBB">MBB</dfn> : <a class="local col5 ref" href="#395BeforePrologueRegion" title='BeforePrologueRegion' data-ref="395BeforePrologueRegion">BeforePrologueRegion</a>) {</td></tr>
<tr><th id="2223">2223</th><td>    <i>// Make sure the LiveIns are still sorted and unique.</i></td></tr>
<tr><th id="2224">2224</th><td>    <a class="local col4 ref" href="#404MBB" title='MBB' data-ref="404MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv" title='llvm::MachineBasicBlock::sortUniqueLiveIns' data-ref="_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv">sortUniqueLiveIns</a>();</td></tr>
<tr><th id="2225">2225</th><td>    <i>// Replace the edges to PrologueMBB by edges to the sequences</i></td></tr>
<tr><th id="2226">2226</th><td><i>    // we are about to add.</i></td></tr>
<tr><th id="2227">2227</th><td>    <a class="local col4 ref" href="#404MBB" title='MBB' data-ref="404MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock22ReplaceUsesOfBlockWithEPS0_S1_" title='llvm::MachineBasicBlock::ReplaceUsesOfBlockWith' data-ref="_ZN4llvm17MachineBasicBlock22ReplaceUsesOfBlockWithEPS0_S1_">ReplaceUsesOfBlockWith</a>(&amp;<a class="local col4 ref" href="#374PrologueMBB" title='PrologueMBB' data-ref="374PrologueMBB">PrologueMBB</a>, <a class="local col9 ref" href="#399AddedBlocks" title='AddedBlocks' data-ref="399AddedBlocks">AddedBlocks</a>[<var>0</var>]);</td></tr>
<tr><th id="2228">2228</th><td>  }</td></tr>
<tr><th id="2229">2229</th><td></td></tr>
<tr><th id="2230">2230</th><td>  <i>// The required stack size that is aligned to ARM constant criterion.</i></td></tr>
<tr><th id="2231">2231</th><td>  <a class="local col9 ref" href="#389AlignedStackSize" title='AlignedStackSize' data-ref="389AlignedStackSize">AlignedStackSize</a> = <a class="tu ref" href="#_ZL18alignToARMConstantj" title='alignToARMConstant' data-use='c' data-ref="_ZL18alignToARMConstantj">alignToARMConstant</a>(<a class="local col6 ref" href="#386StackSize" title='StackSize' data-ref="386StackSize">StackSize</a>);</td></tr>
<tr><th id="2232">2232</th><td></td></tr>
<tr><th id="2233">2233</th><td>  <i>// When the frame size is less than 256 we just compare the stack</i></td></tr>
<tr><th id="2234">2234</th><td><i>  // boundary directly to the value of the stack pointer, per gcc.</i></td></tr>
<tr><th id="2235">2235</th><td>  <em>bool</em> <dfn class="local col5 decl" id="405CompareStackPointer" title='CompareStackPointer' data-type='bool' data-ref="405CompareStackPointer">CompareStackPointer</dfn> = <a class="local col9 ref" href="#389AlignedStackSize" title='AlignedStackSize' data-ref="389AlignedStackSize">AlignedStackSize</a> &lt; <a class="tu ref" href="#kSplitStackAvailable" title='kSplitStackAvailable' data-use='r' data-ref="kSplitStackAvailable">kSplitStackAvailable</a>;</td></tr>
<tr><th id="2236">2236</th><td></td></tr>
<tr><th id="2237">2237</th><td>  <i>// We will use two of the callee save registers as scratch registers so we</i></td></tr>
<tr><th id="2238">2238</th><td><i>  // need to save those registers onto the stack.</i></td></tr>
<tr><th id="2239">2239</th><td><i>  // We will use SR0 to hold stack limit and SR1 to hold the stack size</i></td></tr>
<tr><th id="2240">2240</th><td><i>  // requested and arguments for __morestack().</i></td></tr>
<tr><th id="2241">2241</th><td><i>  // SR0: Scratch Register #0</i></td></tr>
<tr><th id="2242">2242</th><td><i>  // SR1: Scratch Register #1</i></td></tr>
<tr><th id="2243">2243</th><td><i>  // push {SR0, SR1}</i></td></tr>
<tr><th id="2244">2244</th><td>  <b>if</b> (<a class="local col8 ref" href="#378Thumb" title='Thumb' data-ref="378Thumb">Thumb</a>) {</td></tr>
<tr><th id="2245">2245</th><td>    BuildMI(PrevStackMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tPUSH&apos; in namespace &apos;llvm::ARM&apos;">tPUSH</span>))</td></tr>
<tr><th id="2246">2246</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="2247">2247</th><td>        .addReg(ScratchReg0)</td></tr>
<tr><th id="2248">2248</th><td>        .addReg(ScratchReg1);</td></tr>
<tr><th id="2249">2249</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2250">2250</th><td>    BuildMI(PrevStackMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMDB_UPD</span>))</td></tr>
<tr><th id="2251">2251</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, RegState::Define)</td></tr>
<tr><th id="2252">2252</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="2253">2253</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="2254">2254</th><td>        .addReg(ScratchReg0)</td></tr>
<tr><th id="2255">2255</th><td>        .addReg(ScratchReg1);</td></tr>
<tr><th id="2256">2256</th><td>  }</td></tr>
<tr><th id="2257">2257</th><td></td></tr>
<tr><th id="2258">2258</th><td>  <i>// Emit the relevant DWARF information about the change in stack pointer as</i></td></tr>
<tr><th id="2259">2259</th><td><i>  // well as where to find both r4 and r5 (the callee-save registers)</i></td></tr>
<tr><th id="2260">2260</th><td>  <a class="local col6 ref" href="#376CFIIndex" title='CFIIndex' data-ref="376CFIIndex">CFIIndex</a> =</td></tr>
<tr><th id="2261">2261</th><td>      <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::createDefCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi">createDefCfaOffset</a>(<b>nullptr</b>, -<var>8</var>));</td></tr>
<tr><th id="2262">2262</th><td>  BuildMI(PrevStackMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="2263">2263</th><td>      .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="2264">2264</th><td>  <a class="local col6 ref" href="#376CFIIndex" title='CFIIndex' data-ref="376CFIIndex">CFIIndex</a> = <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(</td></tr>
<tr><th id="2265">2265</th><td>      <b>nullptr</b>, <a class="local col2 ref" href="#382MRI" title='MRI' data-ref="382MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col8 ref" href="#388ScratchReg1" title='ScratchReg1' data-ref="388ScratchReg1">ScratchReg1</a>, <b>true</b>), -<var>4</var>));</td></tr>
<tr><th id="2266">2266</th><td>  BuildMI(PrevStackMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="2267">2267</th><td>      .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="2268">2268</th><td>  <a class="local col6 ref" href="#376CFIIndex" title='CFIIndex' data-ref="376CFIIndex">CFIIndex</a> = <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(</td></tr>
<tr><th id="2269">2269</th><td>      <b>nullptr</b>, <a class="local col2 ref" href="#382MRI" title='MRI' data-ref="382MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col7 ref" href="#387ScratchReg0" title='ScratchReg0' data-ref="387ScratchReg0">ScratchReg0</a>, <b>true</b>), -<var>8</var>));</td></tr>
<tr><th id="2270">2270</th><td>  BuildMI(PrevStackMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="2271">2271</th><td>      .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="2272">2272</th><td></td></tr>
<tr><th id="2273">2273</th><td>  <i>// mov SR1, sp</i></td></tr>
<tr><th id="2274">2274</th><td>  <b>if</b> (<a class="local col8 ref" href="#378Thumb" title='Thumb' data-ref="378Thumb">Thumb</a>) {</td></tr>
<tr><th id="2275">2275</th><td>    BuildMI(McrMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>), ScratchReg1)</td></tr>
<tr><th id="2276">2276</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="2277">2277</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2278">2278</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#405CompareStackPointer" title='CompareStackPointer' data-ref="405CompareStackPointer">CompareStackPointer</a>) {</td></tr>
<tr><th id="2279">2279</th><td>    BuildMI(McrMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;MOVr&apos; in namespace &apos;llvm::ARM&apos;">MOVr</span>), ScratchReg1)</td></tr>
<tr><th id="2280">2280</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="2281">2281</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="2282">2282</th><td>        .add(condCodeOp());</td></tr>
<tr><th id="2283">2283</th><td>  }</td></tr>
<tr><th id="2284">2284</th><td></td></tr>
<tr><th id="2285">2285</th><td>  <i>// sub SR1, sp, #StackSize</i></td></tr>
<tr><th id="2286">2286</th><td>  <b>if</b> (!<a class="local col5 ref" href="#405CompareStackPointer" title='CompareStackPointer' data-ref="405CompareStackPointer">CompareStackPointer</a> &amp;&amp; <a class="local col8 ref" href="#378Thumb" title='Thumb' data-ref="378Thumb">Thumb</a>) {</td></tr>
<tr><th id="2287">2287</th><td>    BuildMI(McrMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span>), ScratchReg1)</td></tr>
<tr><th id="2288">2288</th><td>        .add(condCodeOp())</td></tr>
<tr><th id="2289">2289</th><td>        .addReg(ScratchReg1)</td></tr>
<tr><th id="2290">2290</th><td>        .addImm(AlignedStackSize)</td></tr>
<tr><th id="2291">2291</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2292">2292</th><td>  } <b>else</b> <b>if</b> (!<a class="local col5 ref" href="#405CompareStackPointer" title='CompareStackPointer' data-ref="405CompareStackPointer">CompareStackPointer</a>) {</td></tr>
<tr><th id="2293">2293</th><td>    BuildMI(McrMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;SUBri&apos; in namespace &apos;llvm::ARM&apos;">SUBri</span>), ScratchReg1)</td></tr>
<tr><th id="2294">2294</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="2295">2295</th><td>        .addImm(AlignedStackSize)</td></tr>
<tr><th id="2296">2296</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="2297">2297</th><td>        .add(condCodeOp());</td></tr>
<tr><th id="2298">2298</th><td>  }</td></tr>
<tr><th id="2299">2299</th><td></td></tr>
<tr><th id="2300">2300</th><td>  <b>if</b> (<a class="local col8 ref" href="#378Thumb" title='Thumb' data-ref="378Thumb">Thumb</a> &amp;&amp; <a class="local col7 ref" href="#377ST" title='ST' data-ref="377ST">ST</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>()) {</td></tr>
<tr><th id="2301">2301</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="406PCLabelId" title='PCLabelId' data-type='unsigned int' data-ref="406PCLabelId">PCLabelId</dfn> = <a class="local col4 ref" href="#384ARMFI" title='ARMFI' data-ref="384ARMFI">ARMFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv" title='llvm::ARMFunctionInfo::createPICLabelUId' data-ref="_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv">createPICLabelUId</a>();</td></tr>
<tr><th id="2302">2302</th><td>    <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue">ARMConstantPoolValue</a> *<dfn class="local col7 decl" id="407NewCPV" title='NewCPV' data-type='llvm::ARMConstantPoolValue *' data-ref="407NewCPV">NewCPV</dfn> = <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolSymbol" title='llvm::ARMConstantPoolSymbol' data-ref="llvm::ARMConstantPoolSymbol">ARMConstantPoolSymbol</a>::<a class="ref" href="ARMConstantPoolValue.h.html#_ZN4llvm21ARMConstantPoolSymbol6CreateERNS_11LLVMContextENS_9StringRefEjh" title='llvm::ARMConstantPoolSymbol::Create' data-ref="_ZN4llvm21ARMConstantPoolSymbol6CreateERNS_11LLVMContextENS_9StringRefEjh">Create</a>(</td></tr>
<tr><th id="2303">2303</th><td>        <span class='refarg'><a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"__STACK_LIMIT"</q>, <a class="local col6 ref" href="#406PCLabelId" title='PCLabelId' data-ref="406PCLabelId">PCLabelId</a>, <var>0</var>);</td></tr>
<tr><th id="2304">2304</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool">MachineConstantPool</a> *<dfn class="local col8 decl" id="408MCP" title='MCP' data-type='llvm::MachineConstantPool *' data-ref="408MCP">MCP</dfn> = <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="2305">2305</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="409CPI" title='CPI' data-type='unsigned int' data-ref="409CPI">CPI</dfn> = <a class="local col8 ref" href="#408MCP" title='MCP' data-ref="408MCP">MCP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueEj">getConstantPoolIndex</a>(<a class="local col7 ref" href="#407NewCPV" title='NewCPV' data-ref="407NewCPV">NewCPV</a>, <var>4</var>);</td></tr>
<tr><th id="2306">2306</th><td></td></tr>
<tr><th id="2307">2307</th><td>    <i>// ldr SR0, [pc, offset(STACK_LIMIT)]</i></td></tr>
<tr><th id="2308">2308</th><td>    BuildMI(GetMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tLDRpci&apos; in namespace &apos;llvm::ARM&apos;">tLDRpci</span>), ScratchReg0)</td></tr>
<tr><th id="2309">2309</th><td>        .addConstantPoolIndex(CPI)</td></tr>
<tr><th id="2310">2310</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2311">2311</th><td></td></tr>
<tr><th id="2312">2312</th><td>    <i>// ldr SR0, [SR0]</i></td></tr>
<tr><th id="2313">2313</th><td>    BuildMI(GetMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tLDRi&apos; in namespace &apos;llvm::ARM&apos;">tLDRi</span>), ScratchReg0)</td></tr>
<tr><th id="2314">2314</th><td>        .addReg(ScratchReg0)</td></tr>
<tr><th id="2315">2315</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="2316">2316</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2317">2317</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2318">2318</th><td>    <i>// Get TLS base address from the coprocessor</i></td></tr>
<tr><th id="2319">2319</th><td><i>    // mrc p15, #0, SR0, c13, c0, #3</i></td></tr>
<tr><th id="2320">2320</th><td>    BuildMI(McrMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;MRC&apos; in namespace &apos;llvm::ARM&apos;">MRC</span>), ScratchReg0)</td></tr>
<tr><th id="2321">2321</th><td>        .addImm(<var>15</var>)</td></tr>
<tr><th id="2322">2322</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="2323">2323</th><td>        .addImm(<var>13</var>)</td></tr>
<tr><th id="2324">2324</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="2325">2325</th><td>        .addImm(<var>3</var>)</td></tr>
<tr><th id="2326">2326</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2327">2327</th><td></td></tr>
<tr><th id="2328">2328</th><td>    <i>// Use the last tls slot on android and a private field of the TCP on linux.</i></td></tr>
<tr><th id="2329">2329</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ST-&gt;isTargetAndroid() || ST-&gt;isTargetLinux()) ? void (0) : __assert_fail (&quot;ST-&gt;isTargetAndroid() || ST-&gt;isTargetLinux()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp&quot;, 2329, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#377ST" title='ST' data-ref="377ST">ST</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15isTargetAndroidEv" title='llvm::ARMSubtarget::isTargetAndroid' data-ref="_ZNK4llvm12ARMSubtarget15isTargetAndroidEv">isTargetAndroid</a>() || <a class="local col7 ref" href="#377ST" title='ST' data-ref="377ST">ST</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget13isTargetLinuxEv" title='llvm::ARMSubtarget::isTargetLinux' data-ref="_ZNK4llvm12ARMSubtarget13isTargetLinuxEv">isTargetLinux</a>());</td></tr>
<tr><th id="2330">2330</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="410TlsOffset" title='TlsOffset' data-type='unsigned int' data-ref="410TlsOffset">TlsOffset</dfn> = <a class="local col7 ref" href="#377ST" title='ST' data-ref="377ST">ST</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15isTargetAndroidEv" title='llvm::ARMSubtarget::isTargetAndroid' data-ref="_ZNK4llvm12ARMSubtarget15isTargetAndroidEv">isTargetAndroid</a>() ? <var>63</var> : <var>1</var>;</td></tr>
<tr><th id="2331">2331</th><td></td></tr>
<tr><th id="2332">2332</th><td>    <i>// Get the stack limit from the right offset</i></td></tr>
<tr><th id="2333">2333</th><td><i>    // ldr SR0, [sr0, #4 * TlsOffset]</i></td></tr>
<tr><th id="2334">2334</th><td>    BuildMI(GetMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>), ScratchReg0)</td></tr>
<tr><th id="2335">2335</th><td>        .addReg(ScratchReg0)</td></tr>
<tr><th id="2336">2336</th><td>        .addImm(<var>4</var> * TlsOffset)</td></tr>
<tr><th id="2337">2337</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2338">2338</th><td>  }</td></tr>
<tr><th id="2339">2339</th><td></td></tr>
<tr><th id="2340">2340</th><td>  <i>// Compare stack limit with stack size requested.</i></td></tr>
<tr><th id="2341">2341</th><td><i>  // cmp SR0, SR1</i></td></tr>
<tr><th id="2342">2342</th><td>  Opcode = Thumb ? ARM::<span class='error' title="no member named &apos;tCMPr&apos; in namespace &apos;llvm::ARM&apos;">tCMPr</span> : ARM::<span class='error' title="no member named &apos;CMPrr&apos; in namespace &apos;llvm::ARM&apos;">CMPrr</span>;</td></tr>
<tr><th id="2343">2343</th><td>  BuildMI(GetMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcode))</td></tr>
<tr><th id="2344">2344</th><td>      .addReg(ScratchReg0)</td></tr>
<tr><th id="2345">2345</th><td>      .addReg(ScratchReg1)</td></tr>
<tr><th id="2346">2346</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2347">2347</th><td></td></tr>
<tr><th id="2348">2348</th><td>  <i>// This jump is taken if StackLimit &lt; SP - stack required.</i></td></tr>
<tr><th id="2349">2349</th><td>  Opcode = Thumb ? ARM::<span class='error' title="no member named &apos;tBcc&apos; in namespace &apos;llvm::ARM&apos;">tBcc</span> : ARM::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::ARM&apos;">Bcc</span>;</td></tr>
<tr><th id="2350">2350</th><td>  BuildMI(GetMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcode)).addMBB(PostStackMBB)</td></tr>
<tr><th id="2351">2351</th><td>       .addImm(ARMCC::LO)</td></tr>
<tr><th id="2352">2352</th><td>       .addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>);</td></tr>
<tr><th id="2353">2353</th><td></td></tr>
<tr><th id="2354">2354</th><td></td></tr>
<tr><th id="2355">2355</th><td>  <i>// Calling __morestack(StackSize, Size of stack arguments).</i></td></tr>
<tr><th id="2356">2356</th><td><i>  // __morestack knows that the stack size requested is in SR0(r4)</i></td></tr>
<tr><th id="2357">2357</th><td><i>  // and amount size of stack arguments is in SR1(r5).</i></td></tr>
<tr><th id="2358">2358</th><td><i></i></td></tr>
<tr><th id="2359">2359</th><td><i>  // Pass first argument for the __morestack by Scratch Register #0.</i></td></tr>
<tr><th id="2360">2360</th><td><i>  //   The amount size of stack required</i></td></tr>
<tr><th id="2361">2361</th><td>  <b>if</b> (<a class="local col8 ref" href="#378Thumb" title='Thumb' data-ref="378Thumb">Thumb</a>) {</td></tr>
<tr><th id="2362">2362</th><td>    BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tMOVi8&apos; in namespace &apos;llvm::ARM&apos;">tMOVi8</span>), ScratchReg0)</td></tr>
<tr><th id="2363">2363</th><td>        .add(condCodeOp())</td></tr>
<tr><th id="2364">2364</th><td>        .addImm(AlignedStackSize)</td></tr>
<tr><th id="2365">2365</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2366">2366</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2367">2367</th><td>    BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;MOVi&apos; in namespace &apos;llvm::ARM&apos;">MOVi</span>), ScratchReg0)</td></tr>
<tr><th id="2368">2368</th><td>        .addImm(AlignedStackSize)</td></tr>
<tr><th id="2369">2369</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="2370">2370</th><td>        .add(condCodeOp());</td></tr>
<tr><th id="2371">2371</th><td>  }</td></tr>
<tr><th id="2372">2372</th><td>  <i>// Pass second argument for the __morestack by Scratch Register #1.</i></td></tr>
<tr><th id="2373">2373</th><td><i>  //   The amount size of stack consumed to save function arguments.</i></td></tr>
<tr><th id="2374">2374</th><td>  <b>if</b> (<a class="local col8 ref" href="#378Thumb" title='Thumb' data-ref="378Thumb">Thumb</a>) {</td></tr>
<tr><th id="2375">2375</th><td>    BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tMOVi8&apos; in namespace &apos;llvm::ARM&apos;">tMOVi8</span>), ScratchReg1)</td></tr>
<tr><th id="2376">2376</th><td>        .add(condCodeOp())</td></tr>
<tr><th id="2377">2377</th><td>        .addImm(alignToARMConstant(ARMFI-&gt;getArgumentStackSize()))</td></tr>
<tr><th id="2378">2378</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2379">2379</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2380">2380</th><td>    BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;MOVi&apos; in namespace &apos;llvm::ARM&apos;">MOVi</span>), ScratchReg1)</td></tr>
<tr><th id="2381">2381</th><td>        .addImm(alignToARMConstant(ARMFI-&gt;getArgumentStackSize()))</td></tr>
<tr><th id="2382">2382</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="2383">2383</th><td>        .add(condCodeOp());</td></tr>
<tr><th id="2384">2384</th><td>  }</td></tr>
<tr><th id="2385">2385</th><td></td></tr>
<tr><th id="2386">2386</th><td>  <i>// push {lr} - Save return address of this function.</i></td></tr>
<tr><th id="2387">2387</th><td>  <b>if</b> (<a class="local col8 ref" href="#378Thumb" title='Thumb' data-ref="378Thumb">Thumb</a>) {</td></tr>
<tr><th id="2388">2388</th><td>    BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tPUSH&apos; in namespace &apos;llvm::ARM&apos;">tPUSH</span>))</td></tr>
<tr><th id="2389">2389</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="2390">2390</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>);</td></tr>
<tr><th id="2391">2391</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2392">2392</th><td>    BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMDB_UPD</span>))</td></tr>
<tr><th id="2393">2393</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, RegState::Define)</td></tr>
<tr><th id="2394">2394</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="2395">2395</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="2396">2396</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>);</td></tr>
<tr><th id="2397">2397</th><td>  }</td></tr>
<tr><th id="2398">2398</th><td></td></tr>
<tr><th id="2399">2399</th><td>  <i>// Emit the DWARF info about the change in stack as well as where to find the</i></td></tr>
<tr><th id="2400">2400</th><td><i>  // previous link register</i></td></tr>
<tr><th id="2401">2401</th><td>  <a class="local col6 ref" href="#376CFIIndex" title='CFIIndex' data-ref="376CFIIndex">CFIIndex</a> =</td></tr>
<tr><th id="2402">2402</th><td>      <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::createDefCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi">createDefCfaOffset</a>(<b>nullptr</b>, -<var>12</var>));</td></tr>
<tr><th id="2403">2403</th><td>  BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="2404">2404</th><td>      .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="2405">2405</th><td>  CFIIndex = MF.addFrameInst(MCCFIInstruction::createOffset(</td></tr>
<tr><th id="2406">2406</th><td>        <b>nullptr</b>, MRI-&gt;getDwarfRegNum(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>, <b>true</b>), -<var>12</var>));</td></tr>
<tr><th id="2407">2407</th><td>  BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="2408">2408</th><td>      .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="2409">2409</th><td></td></tr>
<tr><th id="2410">2410</th><td>  <i>// Call __morestack().</i></td></tr>
<tr><th id="2411">2411</th><td>  <b>if</b> (<a class="local col8 ref" href="#378Thumb" title='Thumb' data-ref="378Thumb">Thumb</a>) {</td></tr>
<tr><th id="2412">2412</th><td>    BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tBL&apos; in namespace &apos;llvm::ARM&apos;">tBL</span>))</td></tr>
<tr><th id="2413">2413</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="2414">2414</th><td>        .addExternalSymbol(<q>"__morestack"</q>);</td></tr>
<tr><th id="2415">2415</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2416">2416</th><td>    BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::ARM&apos;">BL</span>))</td></tr>
<tr><th id="2417">2417</th><td>        .addExternalSymbol(<q>"__morestack"</q>);</td></tr>
<tr><th id="2418">2418</th><td>  }</td></tr>
<tr><th id="2419">2419</th><td></td></tr>
<tr><th id="2420">2420</th><td>  <i>// pop {lr} - Restore return address of this original function.</i></td></tr>
<tr><th id="2421">2421</th><td>  <b>if</b> (<a class="local col8 ref" href="#378Thumb" title='Thumb' data-ref="378Thumb">Thumb</a>) {</td></tr>
<tr><th id="2422">2422</th><td>    <b>if</b> (<a class="local col7 ref" href="#377ST" title='ST' data-ref="377ST">ST</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>()) {</td></tr>
<tr><th id="2423">2423</th><td>      BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span>))</td></tr>
<tr><th id="2424">2424</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="2425">2425</th><td>          .addReg(ScratchReg0);</td></tr>
<tr><th id="2426">2426</th><td>      BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>), ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>)</td></tr>
<tr><th id="2427">2427</th><td>          .addReg(ScratchReg0)</td></tr>
<tr><th id="2428">2428</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2429">2429</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2430">2430</th><td>      BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;t2LDR_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDR_POST</span>))</td></tr>
<tr><th id="2431">2431</th><td>          .addReg(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>, RegState::Define)</td></tr>
<tr><th id="2432">2432</th><td>          .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, RegState::Define)</td></tr>
<tr><th id="2433">2433</th><td>          .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="2434">2434</th><td>          .addImm(<var>4</var>)</td></tr>
<tr><th id="2435">2435</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2436">2436</th><td>    }</td></tr>
<tr><th id="2437">2437</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2438">2438</th><td>    BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_UPD</span>))</td></tr>
<tr><th id="2439">2439</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, RegState::Define)</td></tr>
<tr><th id="2440">2440</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="2441">2441</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="2442">2442</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>);</td></tr>
<tr><th id="2443">2443</th><td>  }</td></tr>
<tr><th id="2444">2444</th><td></td></tr>
<tr><th id="2445">2445</th><td>  <i>// Restore SR0 and SR1 in case of __morestack() was called.</i></td></tr>
<tr><th id="2446">2446</th><td><i>  // __morestack() will skip PostStackMBB block so we need to restore</i></td></tr>
<tr><th id="2447">2447</th><td><i>  // scratch registers from here.</i></td></tr>
<tr><th id="2448">2448</th><td><i>  // pop {SR0, SR1}</i></td></tr>
<tr><th id="2449">2449</th><td>  <b>if</b> (<a class="local col8 ref" href="#378Thumb" title='Thumb' data-ref="378Thumb">Thumb</a>) {</td></tr>
<tr><th id="2450">2450</th><td>    BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span>))</td></tr>
<tr><th id="2451">2451</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="2452">2452</th><td>        .addReg(ScratchReg0)</td></tr>
<tr><th id="2453">2453</th><td>        .addReg(ScratchReg1);</td></tr>
<tr><th id="2454">2454</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2455">2455</th><td>    BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_UPD</span>))</td></tr>
<tr><th id="2456">2456</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, RegState::Define)</td></tr>
<tr><th id="2457">2457</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="2458">2458</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="2459">2459</th><td>        .addReg(ScratchReg0)</td></tr>
<tr><th id="2460">2460</th><td>        .addReg(ScratchReg1);</td></tr>
<tr><th id="2461">2461</th><td>  }</td></tr>
<tr><th id="2462">2462</th><td></td></tr>
<tr><th id="2463">2463</th><td>  <i>// Update the CFA offset now that we've popped</i></td></tr>
<tr><th id="2464">2464</th><td>  <a class="local col6 ref" href="#376CFIIndex" title='CFIIndex' data-ref="376CFIIndex">CFIIndex</a> = <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::createDefCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi">createDefCfaOffset</a>(<b>nullptr</b>, <var>0</var>));</td></tr>
<tr><th id="2465">2465</th><td>  BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="2466">2466</th><td>      .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="2467">2467</th><td></td></tr>
<tr><th id="2468">2468</th><td>  <i>// Return from this function.</i></td></tr>
<tr><th id="2469">2469</th><td>  BuildMI(AllocMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ST-&gt;getReturnOpcode())).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2470">2470</th><td></td></tr>
<tr><th id="2471">2471</th><td>  <i>// Restore SR0 and SR1 in case of __morestack() was not called.</i></td></tr>
<tr><th id="2472">2472</th><td><i>  // pop {SR0, SR1}</i></td></tr>
<tr><th id="2473">2473</th><td>  <b>if</b> (<a class="local col8 ref" href="#378Thumb" title='Thumb' data-ref="378Thumb">Thumb</a>) {</td></tr>
<tr><th id="2474">2474</th><td>    BuildMI(PostStackMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span>))</td></tr>
<tr><th id="2475">2475</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="2476">2476</th><td>        .addReg(ScratchReg0)</td></tr>
<tr><th id="2477">2477</th><td>        .addReg(ScratchReg1);</td></tr>
<tr><th id="2478">2478</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2479">2479</th><td>    BuildMI(PostStackMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_UPD</span>))</td></tr>
<tr><th id="2480">2480</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, RegState::Define)</td></tr>
<tr><th id="2481">2481</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="2482">2482</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="2483">2483</th><td>        .addReg(ScratchReg0)</td></tr>
<tr><th id="2484">2484</th><td>        .addReg(ScratchReg1);</td></tr>
<tr><th id="2485">2485</th><td>  }</td></tr>
<tr><th id="2486">2486</th><td></td></tr>
<tr><th id="2487">2487</th><td>  <i>// Update the CFA offset now that we've popped</i></td></tr>
<tr><th id="2488">2488</th><td>  <a class="local col6 ref" href="#376CFIIndex" title='CFIIndex' data-ref="376CFIIndex">CFIIndex</a> = <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::createDefCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi">createDefCfaOffset</a>(<b>nullptr</b>, <var>0</var>));</td></tr>
<tr><th id="2489">2489</th><td>  BuildMI(PostStackMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="2490">2490</th><td>      .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="2491">2491</th><td></td></tr>
<tr><th id="2492">2492</th><td>  <i>// Tell debuggers that r4 and r5 are now the same as they were in the</i></td></tr>
<tr><th id="2493">2493</th><td><i>  // previous function, that they're the "Same Value".</i></td></tr>
<tr><th id="2494">2494</th><td>  <a class="local col6 ref" href="#376CFIIndex" title='CFIIndex' data-ref="376CFIIndex">CFIIndex</a> = <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction15createSameValueEPNS_8MCSymbolEj" title='llvm::MCCFIInstruction::createSameValue' data-ref="_ZN4llvm16MCCFIInstruction15createSameValueEPNS_8MCSymbolEj">createSameValue</a>(</td></tr>
<tr><th id="2495">2495</th><td>      <b>nullptr</b>, <a class="local col2 ref" href="#382MRI" title='MRI' data-ref="382MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col7 ref" href="#387ScratchReg0" title='ScratchReg0' data-ref="387ScratchReg0">ScratchReg0</a>, <b>true</b>)));</td></tr>
<tr><th id="2496">2496</th><td>  BuildMI(PostStackMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="2497">2497</th><td>      .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="2498">2498</th><td>  <a class="local col6 ref" href="#376CFIIndex" title='CFIIndex' data-ref="376CFIIndex">CFIIndex</a> = <a class="local col3 ref" href="#373MF" title='MF' data-ref="373MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction15createSameValueEPNS_8MCSymbolEj" title='llvm::MCCFIInstruction::createSameValue' data-ref="_ZN4llvm16MCCFIInstruction15createSameValueEPNS_8MCSymbolEj">createSameValue</a>(</td></tr>
<tr><th id="2499">2499</th><td>      <b>nullptr</b>, <a class="local col2 ref" href="#382MRI" title='MRI' data-ref="382MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col8 ref" href="#388ScratchReg1" title='ScratchReg1' data-ref="388ScratchReg1">ScratchReg1</a>, <b>true</b>)));</td></tr>
<tr><th id="2500">2500</th><td>  BuildMI(PostStackMBB, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="2501">2501</th><td>      .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="2502">2502</th><td></td></tr>
<tr><th id="2503">2503</th><td>  <i>// Organizing MBB lists</i></td></tr>
<tr><th id="2504">2504</th><td>  <a class="local col1 ref" href="#391PostStackMBB" title='PostStackMBB' data-ref="391PostStackMBB">PostStackMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(&amp;<a class="local col4 ref" href="#374PrologueMBB" title='PrologueMBB' data-ref="374PrologueMBB">PrologueMBB</a>);</td></tr>
<tr><th id="2505">2505</th><td></td></tr>
<tr><th id="2506">2506</th><td>  <a class="local col2 ref" href="#392AllocMBB" title='AllocMBB' data-ref="392AllocMBB">AllocMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col1 ref" href="#391PostStackMBB" title='PostStackMBB' data-ref="391PostStackMBB">PostStackMBB</a>);</td></tr>
<tr><th id="2507">2507</th><td></td></tr>
<tr><th id="2508">2508</th><td>  <a class="local col3 ref" href="#393GetMBB" title='GetMBB' data-ref="393GetMBB">GetMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col1 ref" href="#391PostStackMBB" title='PostStackMBB' data-ref="391PostStackMBB">PostStackMBB</a>);</td></tr>
<tr><th id="2509">2509</th><td>  <a class="local col3 ref" href="#393GetMBB" title='GetMBB' data-ref="393GetMBB">GetMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col2 ref" href="#392AllocMBB" title='AllocMBB' data-ref="392AllocMBB">AllocMBB</a>);</td></tr>
<tr><th id="2510">2510</th><td></td></tr>
<tr><th id="2511">2511</th><td>  <a class="local col4 ref" href="#394McrMBB" title='McrMBB' data-ref="394McrMBB">McrMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col3 ref" href="#393GetMBB" title='GetMBB' data-ref="393GetMBB">GetMBB</a>);</td></tr>
<tr><th id="2512">2512</th><td></td></tr>
<tr><th id="2513">2513</th><td>  <a class="local col0 ref" href="#390PrevStackMBB" title='PrevStackMBB' data-ref="390PrevStackMBB">PrevStackMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col4 ref" href="#394McrMBB" title='McrMBB' data-ref="394McrMBB">McrMBB</a>);</td></tr>
<tr><th id="2514">2514</th><td></td></tr>
<tr><th id="2515">2515</th><td><u>#<span data-ppcond="2515">ifdef</span> <span class="macro" data-ref="_M/EXPENSIVE_CHECKS">EXPENSIVE_CHECKS</span></u></td></tr>
<tr><th id="2516">2516</th><td>  MF.verify();</td></tr>
<tr><th id="2517">2517</th><td><u>#<span data-ppcond="2515">endif</span></u></td></tr>
<tr><th id="2518">2518</th><td>}</td></tr>
<tr><th id="2519">2519</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
