************************************************************************
* auCdl Netlist:
* 
* Library Name:  filter_verif
* Top Cell Name: filter_top
* View Name:     schematic
* Netlisted on:  Mar  5 18:19:56 2022
************************************************************************

*.BIPOLAR
*.RESI = 2000 
*.RESVAL
*.CAPVAL
*.DIOPERI
*.DIOAREA
*.EQUATION
*.LDD
*.SCALE METER
.PARAM

*.GLOBAL vdd5!
+        gnd!

*.PIN vdd5!
*+    gnd!

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    invrhdv5
* View Name:    schematic
************************************************************************

.SUBCKT invrhdv5 in out inh_ground_gnd inh_power_vdd5
*.PININFO in:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMN1 out in inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(GT_PDW) AS=sx*(GT_PDW) PD=2*sx+(GT_PDW) PS=2*sx+(GT_PDW) 
+ NRD=lc/(GT_PDW) NRS=lc/(GT_PDW)
MMP1 out in inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*sx+(GT_PUW) PS=2*sx+(GT_PUW) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    DLY4_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT DLY4_5VX1 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_2 net35 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xin_1 A net47 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=700.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
MM6 net31 net47 inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=1.17u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM10 net051 net039 inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=2.915u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=1.28571 NRS=1.28571
MM5 net055 net47 net31 inh_ground_gnd NE5 W=420.0n L=1.17u M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM9 net35 net039 net051 inh_ground_gnd NE5 W=420.0n L=1.815u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=1.28571 NRS=1.28571
MM4 net039 net47 net055 inh_ground_gnd NE5 W=420.0n L=1.145u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM3 net039 net47 net086 inh_power_vdd5 PE5 W=420.0n L=900n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM7 net082 net039 inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=2.4u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM2 net086 net47 net084 inh_power_vdd5 PE5 W=420.0n L=900n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM8 net35 net039 net082 inh_power_vdd5 PE5 W=420.0n L=2.4u M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM1 net084 net47 inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=900n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    DLY2_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT DLY2_5VX1 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_2 net35 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xin_1 A net47 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=700.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
MM4 net31 net47 inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=890.0n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM8 net035 net039 inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=1.26u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM7 net35 net039 net035 inh_ground_gnd NE5 W=420.0n L=1.26u M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM3 net039 net47 net31 inh_ground_gnd NE5 W=420.0n L=890.0n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM5 net080 net039 inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=1.42u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM2 net039 net47 net084 inh_power_vdd5 PE5 W=420.0n L=925.00n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM6 net35 net039 net080 inh_power_vdd5 PE5 W=420.0n L=1.26u M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM1 net084 net47 inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=890.0n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    BU_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT BU_5VX1 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 A net9 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.045u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
Xin_2 net9 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=660.0n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    BU_5VX0
* View Name:    cmos_sch
************************************************************************

.SUBCKT BU_5VX0 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 A net9 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.12u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
Xin_2 net9 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=940.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    DLY1_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT DLY1_5VX1 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_2 net35 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xin_1 A net47 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=670.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
MM2 net31 net47 inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=940.0n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM4 net35 net31 inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=1.24u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM3 net35 net31 inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=940.0n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM1 net31 net47 inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=1.24u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    BU_5VX2
* View Name:    cmos_sch
************************************************************************

.SUBCKT BU_5VX2 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 A net9 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=540.00n
Xin_2 net9 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=2.82u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=1.32u
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    BU_5VX12
* View Name:    cmos_sch
************************************************************************

.SUBCKT BU_5VX12 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 A net9 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=8.82u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=3.01u
Xin_2 net9 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=17.64u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=8.0u
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    DLY8_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT DLY8_5VX1 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_2 net051 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xin_1 A net47 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=670.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
MM4 net31 net47 inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=2.25u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM8 net035 net039 inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=1.85u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM12 net043 net35 inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=1.78u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM16 net047 net055 inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=1.04u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM15 net051 net055 net047 inh_ground_gnd NE5 W=420.0n L=1.04u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM11 net055 net35 net043 inh_ground_gnd NE5 W=420.0n L=1.78u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM7 net35 net039 net035 inh_ground_gnd NE5 W=420.0n L=1.85u M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM3 net039 net47 net31 inh_ground_gnd NE5 W=420.0n L=2.25u M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM5 net080 net039 inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=2.425u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM13 net082 net055 inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=1.34u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM10 net055 net35 net078 inh_power_vdd5 PE5 W=420.0n L=1.57u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM14 net051 net055 net082 inh_power_vdd5 PE5 W=420.0n L=1.34u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM9 net078 net35 inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=1.57u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM2 net039 net47 net084 inh_power_vdd5 PE5 W=420.0n L=1.78u M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM6 net35 net039 net080 inh_power_vdd5 PE5 W=420.0n L=2.425u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM1 net084 net47 inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=1.78u M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
.ENDS

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    nor2hdv5
* View Name:    schematic
************************************************************************

.SUBCKT nor2hdv5 a b out inh_ground_gnd inh_power_vdd5
*.PININFO a:I b:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMN1 out b inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=-1.0 
+ AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMN2 out a inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=-1.0 
+ AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMP1 out a net32 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=-1.0 AS=-1.0 
+ PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMP2 net32 b inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=-1.0 
+ AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    NO2I1_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT NO2I1_5VX1 AN B Q inh_ground_gnd inh_power_vdd5
*.PININFO AN:I B:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 AN net12 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=720.0n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
Xno2_1 net12 B Q inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    DFRQ_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT DFRQ_5VX1 C D Q inh_ground_gnd inh_power_vdd5
*.PININFO C:I D:I Q:O inh_ground_gnd:B inh_power_vdd5:B
MM18 MQIB CIB net124 inh_ground_gnd NE5 W=700n L=500n M=1.0 AD=3.36e-13 
+ AS=3.36e-13 PD=2.36e-06 PS=2.36e-06 NRD=0.385714 NRS=0.385714
MM17 MQI MQIB inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM15 net124 D inh_ground_gnd inh_ground_gnd NE5 W=700n L=500n M=1.0 
+ AD=3.36e-13 AS=3.36e-13 PD=2.36e-06 PS=2.36e-06 NRD=0.385714 NRS=0.385714
MM46 SQIB CI net132 inh_ground_gnd NE5 W=720.0n L=500n M=1.0 AD=3.456e-13 
+ AS=3.456e-13 PD=2.4e-06 PS=2.4e-06 NRD=0.375 NRS=0.375
MM19 MQIB CI net120 inh_ground_gnd NE5 W=420.0n L=500n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM51 SQIB CIB net140 inh_ground_gnd NE5 W=420.0n L=500n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM50 net140 net142 inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM49 net142 SQIB inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM47 net132 MQI inh_ground_gnd inh_ground_gnd NE5 W=720.0n L=500n M=1.0 
+ AD=3.456e-13 AS=3.456e-13 PD=2.4e-06 PS=2.4e-06 NRD=0.375 NRS=0.375
MM61 net120 MQI inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM24 MQIB CI net162 inh_power_vdd5 PE5 W=1.1u L=500n M=1.0 AD=5.28e-13 
+ AS=5.28e-13 PD=3.16e-06 PS=3.16e-06 NRD=0.245455 NRS=0.245455
MM56 MQI MQIB inh_power_vdd5 inh_power_vdd5 PE5 W=720.0n L=500n M=1.0 
+ AD=3.456e-13 AS=3.456e-13 PD=2.4e-06 PS=2.4e-06 NRD=0.375 NRS=0.375
MM30 net170 MQI inh_power_vdd5 inh_power_vdd5 PE5 W=1.15u L=500n M=1.0 
+ AD=5.52e-13 AS=5.52e-13 PD=3.26e-06 PS=3.26e-06 NRD=0.234783 NRS=0.234783
MM23 net162 D inh_power_vdd5 inh_power_vdd5 PE5 W=1.1u L=500n M=1.0 
+ AD=5.28e-13 AS=5.28e-13 PD=3.16e-06 PS=3.16e-06 NRD=0.245455 NRS=0.245455
MM59 net142 SQIB inh_power_vdd5 inh_power_vdd5 PE5 W=720.0n L=500n M=1.0 
+ AD=3.456e-13 AS=3.456e-13 PD=2.4e-06 PS=2.4e-06 NRD=0.375 NRS=0.375
MM36 net166 net142 inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM35 SQIB CI net166 inh_power_vdd5 PE5 W=420.0n L=500n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM34 MQIB CIB net174 inh_power_vdd5 PE5 W=420.0n L=500n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM33 SQIB CIB net170 inh_power_vdd5 PE5 W=1.15u L=500n M=1.0 AD=5.52e-13 
+ AS=5.52e-13 PD=3.26e-06 PS=3.26e-06 NRD=0.234783 NRS=0.234783
MM28 net174 MQI inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
Xin_3 SQIB Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xin_2 CIB CI inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=720.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
Xin_1 C CIB inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=720.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    IN_5VX3
* View Name:    cmos_sch
************************************************************************

.SUBCKT IN_5VX3 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 A Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n GT_PUW=4.23u 
+ lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=1.98u
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    IN_5VX2
* View Name:    cmos_sch
************************************************************************

.SUBCKT IN_5VX2 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 A Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n GT_PUW=2.82u 
+ lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=1.32u
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    IN_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT IN_5VX1 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 A Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n GT_PUW=1.41u 
+ lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=500.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    BU_5VX16
* View Name:    cmos_sch
************************************************************************

.SUBCKT BU_5VX16 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 A net9 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=11.76u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=4.0u
Xin_2 net9 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=22.05u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=10.64u
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    IN_5VX4
* View Name:    cmos_sch
************************************************************************

.SUBCKT IN_5VX4 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 A Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n GT_PUW=5.8u 
+ lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=2.67u
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    IN_5VX16
* View Name:    cmos_sch
************************************************************************

.SUBCKT IN_5VX16 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_2 net6 net5 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=5.88u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=2.49u
Xin_1 A net6 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=2.87u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=1.32u
Xin_3 net5 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=23.52u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=10.8u
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    BU_5VX3
* View Name:    cmos_sch
************************************************************************

.SUBCKT BU_5VX3 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 A net9 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=2.25u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xin_2 net9 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=4.33u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=2.01u
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    BU_5VX6
* View Name:    cmos_sch
************************************************************************

.SUBCKT BU_5VX6 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 A net9 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=4.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=1.46u
Xin_2 net9 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=8.74u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=4.0u
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    NO2_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT NO2_5VX1 A B Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xno2_1 A B Q inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    nor3hdv5
* View Name:    schematic
************************************************************************

.SUBCKT nor3hdv5 a b c out inh_ground_gnd inh_power_vdd5
*.PININFO a:I b:I c:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMP3 net37 c inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=-1.0 
+ AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMP1 out a net32 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=-1.0 AS=-1.0 
+ PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMP2 net32 b net37 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=-1.0 AS=-1.0 
+ PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMN1 out a inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=-1.0 
+ AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMN3 out c inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=-1.0 
+ AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMN2 out b inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=-1.0 
+ AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    NO3_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT NO3_5VX1 A B C Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xno3_1 A B C Q inh_ground_gnd inh_power_vdd5 / nor3hdv5 GT_PDL=500.00n 
+ GT_PDW=890.00n GT_PUL=500.00n GT_PUW=1.41u
.ENDS

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    nand2hdv5
* View Name:    schematic
************************************************************************

.SUBCKT nand2hdv5 a b out inh_ground_gnd inh_power_vdd5
*.PININFO a:I b:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMN1 out a net25 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*sx+(GT_PDW) PS=2*sx+(GT_PDW) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMN2 net25 b inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(GT_PDW) AS=sx*(GT_PDW) PD=2*sx+(GT_PDW) PS=2*sx+(GT_PDW) 
+ NRD=lc/(GT_PDW) NRS=lc/(GT_PDW)
MMP1 out a inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*sx+(GT_PUW) PS=2*sx+(GT_PUW) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
MMP2 out b inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*sx+(GT_PUW) PS=2*sx+(GT_PUW) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    NA2I1_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT NA2I1_5VX1 AN B Q inh_ground_gnd inh_power_vdd5
*.PININFO AN:I B:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xna2_1 net4 B Q inh_ground_gnd inh_power_vdd5 / nand2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.1u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.0n
Xin_1 AN net4 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=720.0n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    o2na2hdv5
* View Name:    schematic
************************************************************************

.SUBCKT o2na2hdv5 a b c out inh_ground_gnd inh_power_vdd5
*.PININFO a:I b:I c:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMN2 net7 b inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(GT_PDW) AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) 
+ NRD=lc/(GT_PDW) NRS=lc/(GT_PDW)
MMN1 net7 a inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(GT_PDW) AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) 
+ NRD=lc/(GT_PDW) NRS=lc/(GT_PDW)
MMN3 out c net7 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMP1 out a net17 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=sx*(GT_PUW) 
+ AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) NRD=lc/(GT_PUW) 
+ NRS=lc/(GT_PUW)
MMP3 out c inh_power_vdd5 inh_power_vdd5 PE5 W=0.67*GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(0.67*GT_PUW) AS=sx*(0.67*GT_PUW) PD=2*(sx+(0.67*GT_PUW)) 
+ PS=2*(sx+(0.67*GT_PUW)) NRD=lc/(0.67*GT_PUW) NRS=lc/(0.67*GT_PUW)
MMP2 net17 b inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    EN2_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT EN2_5VX1 A B Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xo2na2_1 B A net4 Q inh_ground_gnd inh_power_vdd5 / o2na2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
Xna2_1 A B net4 inh_ground_gnd inh_power_vdd5 / nand2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    NA22_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT NA22_5VX1 A B C Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xna2_2 net05 C Q inh_ground_gnd inh_power_vdd5 / nand2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.47u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xna2_1 A B net05 inh_ground_gnd inh_power_vdd5 / nand2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.47u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    DFRQ_5VX4
* View Name:    cmos_sch
************************************************************************

.SUBCKT DFRQ_5VX4 C D Q inh_ground_gnd inh_power_vdd5
*.PININFO C:I D:I Q:O inh_ground_gnd:B inh_power_vdd5:B
MM18 MQIB CIB net124 inh_ground_gnd NE5 W=700n L=500n M=1.0 AD=3.36e-13 
+ AS=3.36e-13 PD=2.36e-06 PS=2.36e-06 NRD=0.385714 NRS=0.385714
MM17 MQI MQIB inh_ground_gnd inh_ground_gnd NE5 W=890.0n L=500n M=1.0 
+ AD=4.272e-13 AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
MM15 net124 D inh_ground_gnd inh_ground_gnd NE5 W=700n L=500n M=1.0 
+ AD=3.36e-13 AS=3.36e-13 PD=2.36e-06 PS=2.36e-06 NRD=0.385714 NRS=0.385714
MM46 SQIB CI net132 inh_ground_gnd NE5 W=720.0n L=500n M=1.0 AD=3.456e-13 
+ AS=3.456e-13 PD=2.4e-06 PS=2.4e-06 NRD=0.375 NRS=0.375
MM19 MQIB CI net120 inh_ground_gnd NE5 W=420.0n L=500n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM51 SQIB CIB net140 inh_ground_gnd NE5 W=420.0n L=500n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM50 net140 net142 inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM49 net142 SQIB inh_ground_gnd inh_ground_gnd NE5 W=890.0n L=500n M=1.0 
+ AD=4.272e-13 AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
MM47 net132 MQI inh_ground_gnd inh_ground_gnd NE5 W=720.0n L=500n M=1.0 
+ AD=3.456e-13 AS=3.456e-13 PD=2.4e-06 PS=2.4e-06 NRD=0.375 NRS=0.375
MM61 net120 MQI inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM24 MQIB CI net162 inh_power_vdd5 PE5 W=1.1u L=500n M=1.0 AD=5.28e-13 
+ AS=5.28e-13 PD=3.16e-06 PS=3.16e-06 NRD=0.245455 NRS=0.245455
MM56 MQI MQIB inh_power_vdd5 inh_power_vdd5 PE5 W=1.41u L=500n M=1.0 
+ AD=6.768e-13 AS=6.768e-13 PD=3.78e-06 PS=3.78e-06 NRD=0.191489 NRS=0.191489
MM30 net170 MQI inh_power_vdd5 inh_power_vdd5 PE5 W=1.15u L=500n M=1.0 
+ AD=5.52e-13 AS=5.52e-13 PD=3.26e-06 PS=3.26e-06 NRD=0.234783 NRS=0.234783
MM23 net162 D inh_power_vdd5 inh_power_vdd5 PE5 W=1.1u L=500n M=1.0 
+ AD=5.28e-13 AS=5.28e-13 PD=3.16e-06 PS=3.16e-06 NRD=0.245455 NRS=0.245455
MM59 net142 SQIB inh_power_vdd5 inh_power_vdd5 PE5 W=1.41u L=500n M=1.0 
+ AD=6.768e-13 AS=6.768e-13 PD=3.78e-06 PS=3.78e-06 NRD=0.191489 NRS=0.191489
MM36 net166 net142 inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM35 SQIB CI net166 inh_power_vdd5 PE5 W=420.0n L=500n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM34 MQIB CIB net174 inh_power_vdd5 PE5 W=420.0n L=500n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM33 SQIB CIB net170 inh_power_vdd5 PE5 W=1.15u L=500n M=1.0 AD=5.52e-13 
+ AS=5.52e-13 PD=3.26e-06 PS=3.26e-06 NRD=0.234783 NRS=0.234783
MM28 net174 MQI inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
Xin_3 SQIB Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=5.88u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=2.67u
Xin_2 CIB CI inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=720.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
Xin_1 C CIB inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=720.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    HA_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT HA_5VX1 A B CO S inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I CO:O S:O inh_ground_gnd:B inh_power_vdd5:B
Mmn3 net53 B inh_ground_gnd inh_ground_gnd NE5 W=890.0n L=500n M=1.0 
+ AD=4.272e-13 AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
Mmn2 net53 A inh_ground_gnd inh_ground_gnd NE5 W=890.0n L=500n M=1.0 
+ AD=4.272e-13 AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
Mmn1 net49 net64 net53 inh_ground_gnd NE5 W=590.0n L=500n M=1.0 AD=2.832e-13 
+ AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
Xna2_1 A B net64 inh_ground_gnd inh_power_vdd5 / nand2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.11u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Mmp1 net49 net64 inh_power_vdd5 inh_power_vdd5 PE5 W=890.0n L=500n M=1.0 
+ AD=4.272e-13 AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
Mmp2 net49 B net41 inh_power_vdd5 PE5 W=890.0n L=500n M=1.0 AD=4.272e-13 
+ AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
Mmp3 net41 A inh_power_vdd5 inh_power_vdd5 PE5 W=890.0n L=500n M=1.0 
+ AD=4.272e-13 AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
Xin_2 net49 S inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xin_1 net64 CO inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.11u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=550.00n
.ENDS

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    a2no2_0hdv5
* View Name:    schematic
************************************************************************

.SUBCKT a2no2_0hdv5 a b c out inh_ground_gnd inh_power_vdd5
*.PININFO a:I b:I c:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMN2 net41 b inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=-1.0 
+ AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMN1 out a net41 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=-1.0 AS=-1.0 
+ PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMN3 out c inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=4.8e-07*(GT_PDW) AS=4.8e-07*(GT_PDW) PD=2*(4.8e-07+(GT_PDW)) 
+ PS=2.0*(4.8e-07+(GT_PDW)) NRD=2.7e-07/(GT_PDW) NRS=2.7e-07/(GT_PDW)
MMP1 net54 a inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*sx+(GT_PUW) PS=2*sx+(GT_PUW) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
MMP2 net54 b inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=-1.0 
+ AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMP3 out c net54 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=-1.0 AS=-1.0 
+ PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    EO2_5VX0
* View Name:    cmos_sch
************************************************************************

.SUBCKT EO2_5VX0 A B Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xa2no2_1 A B net10 Q inh_ground_gnd inh_power_vdd5 / a2no2_0hdv5 lc=2.7e-07 
+ sx=4.8e-07 GT_PUL=500.00n GT_PUW=1.3u GT_PDL=500.00n GT_PDW=420.00n
Xno2_1 A B net10 inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=900.00n GT_PDL=500.00n GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    a22no2hdv5
* View Name:    schematic
************************************************************************

.SUBCKT a22no2hdv5 a b c d out inh_ground_gnd inh_power_vdd5
*.PININFO a:I b:I c:I d:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMN1 out a net21 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMN2 net21 b inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(GT_PDW) AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) 
+ NRD=lc/(GT_PDW) NRS=lc/(GT_PDW)
MMN3 out c net22 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMN4 net22 d inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(GT_PDW) AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) 
+ NRD=lc/(GT_PDW) NRS=lc/(GT_PDW)
MMP1 net11 a inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
MMP2 net11 b inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
MMP4 out d net11 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=sx*(GT_PUW) 
+ AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) NRD=lc/(GT_PUW) 
+ NRS=lc/(GT_PUW)
MMP3 out c net11 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=sx*(GT_PUW) 
+ AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) NRD=lc/(GT_PUW) 
+ NRS=lc/(GT_PUW)
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    AN22_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT AN22_5VX1 A B C D Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I D:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xa22no2_1 A B C D Q inh_ground_gnd inh_power_vdd5 / a22no2hdv5 GT_PUL=500.000n 
+ GT_PUW=1.47u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    out_mux
* View Name:    schematic
************************************************************************

.SUBCKT out_mux In[0]<35> In[0]<34> In[0]<33> In[0]<32> In[0]<31> In[0]<30> 
+ In[0]<29> In[0]<28> In[0]<27> In[0]<26> In[0]<25> In[0]<24> In[0]<23> 
+ In[0]<22> In[0]<21> In[0]<20> In[0]<19> In[0]<18> In[0]<17> In[0]<16> 
+ In[0]<15> In[0]<14> In[0]<13> In[0]<12> In[0]<11> In[0]<10> In[0]<9> 
+ In[0]<8> In[0]<7> In[0]<6> In[0]<5> In[0]<4> In[0]<3> In[0]<2> In[0]<1> 
+ In[0]<0> In[1]<35> In[1]<34> In[1]<33> In[1]<32> In[1]<31> In[1]<30> 
+ In[1]<29> In[1]<28> In[1]<27> In[1]<26> In[1]<25> In[1]<24> In[1]<23> 
+ In[1]<22> In[1]<21> In[1]<20> In[1]<19> In[1]<18> In[1]<17> In[1]<16> 
+ In[1]<15> In[1]<14> In[1]<13> In[1]<12> In[1]<11> In[1]<10> In[1]<9> 
+ In[1]<8> In[1]<7> In[1]<6> In[1]<5> In[1]<4> In[1]<3> In[1]<2> In[1]<1> 
+ In[1]<0> In[2]<35> In[2]<34> In[2]<33> In[2]<32> In[2]<31> In[2]<30> 
+ In[2]<29> In[2]<28> In[2]<27> In[2]<26> In[2]<25> In[2]<24> In[2]<23> 
+ In[2]<22> In[2]<21> In[2]<20> In[2]<19> In[2]<18> In[2]<17> In[2]<16> 
+ In[2]<15> In[2]<14> In[2]<13> In[2]<12> In[2]<11> In[2]<10> In[2]<9> 
+ In[2]<8> In[2]<7> In[2]<6> In[2]<5> In[2]<4> In[2]<3> In[2]<2> In[2]<1> 
+ In[2]<0> Out<10> Out<9> Out<8> Out<7> Out<6> Out<5> Out<4> Out<3> Out<2> 
+ Out<1> Out<0> clk clk_div_3 clk_div_3__L5_N80 clk_div_3__L5_N81 
+ clk_div_3__L5_N82 clk_div_3__L5_N91 clk_div_3__L5_N92 clk_div_3__L5_N94 
+ clk_div_3__L5_N96 clk_div_3__L5_N97 clk_div_3__L5_N148 clk_div_3__L5_N149 
+ clk_div_3__L5_N151 clk_div_3__L5_N153 clk_div_3__L5_N155 clk_div_3__L5_N156 
+ clk_div_3__L5_N157 clk_div_3__L5_N181 clk_div_3__L5_N186 clk_div_3__L5_N211 
+ clk_div_3__L5_N216 clk_div_3__L5_N222 clk_div_3__L5_N225 p p1 p2 p3 p4 p5 p6 
+ reset inh_ground_gnd inh_power_vdd5
*.PININFO In[0]<35>:I In[0]<34>:I In[0]<33>:I In[0]<32>:I In[0]<31>:I 
*.PININFO In[0]<30>:I In[0]<29>:I In[0]<28>:I In[0]<27>:I In[0]<26>:I 
*.PININFO In[0]<25>:I In[0]<24>:I In[0]<23>:I In[0]<22>:I In[0]<21>:I 
*.PININFO In[0]<20>:I In[0]<19>:I In[0]<18>:I In[0]<17>:I In[0]<16>:I 
*.PININFO In[0]<15>:I In[0]<14>:I In[0]<13>:I In[0]<12>:I In[0]<11>:I 
*.PININFO In[0]<10>:I In[0]<9>:I In[0]<8>:I In[0]<7>:I In[0]<6>:I In[0]<5>:I 
*.PININFO In[0]<4>:I In[0]<3>:I In[0]<2>:I In[0]<1>:I In[0]<0>:I In[1]<35>:I 
*.PININFO In[1]<34>:I In[1]<33>:I In[1]<32>:I In[1]<31>:I In[1]<30>:I 
*.PININFO In[1]<29>:I In[1]<28>:I In[1]<27>:I In[1]<26>:I In[1]<25>:I 
*.PININFO In[1]<24>:I In[1]<23>:I In[1]<22>:I In[1]<21>:I In[1]<20>:I 
*.PININFO In[1]<19>:I In[1]<18>:I In[1]<17>:I In[1]<16>:I In[1]<15>:I 
*.PININFO In[1]<14>:I In[1]<13>:I In[1]<12>:I In[1]<11>:I In[1]<10>:I 
*.PININFO In[1]<9>:I In[1]<8>:I In[1]<7>:I In[1]<6>:I In[1]<5>:I In[1]<4>:I 
*.PININFO In[1]<3>:I In[1]<2>:I In[1]<1>:I In[1]<0>:I In[2]<35>:I In[2]<34>:I 
*.PININFO In[2]<33>:I In[2]<32>:I In[2]<31>:I In[2]<30>:I In[2]<29>:I 
*.PININFO In[2]<28>:I In[2]<27>:I In[2]<26>:I In[2]<25>:I In[2]<24>:I 
*.PININFO In[2]<23>:I In[2]<22>:I In[2]<21>:I In[2]<20>:I In[2]<19>:I 
*.PININFO In[2]<18>:I In[2]<17>:I In[2]<16>:I In[2]<15>:I In[2]<14>:I 
*.PININFO In[2]<13>:I In[2]<12>:I In[2]<11>:I In[2]<10>:I In[2]<9>:I 
*.PININFO In[2]<8>:I In[2]<7>:I In[2]<6>:I In[2]<5>:I In[2]<4>:I In[2]<3>:I 
*.PININFO In[2]<2>:I In[2]<1>:I In[2]<0>:I clk:I clk_div_3:I 
*.PININFO clk_div_3__L5_N80:I clk_div_3__L5_N81:I clk_div_3__L5_N82:I 
*.PININFO clk_div_3__L5_N91:I clk_div_3__L5_N92:I clk_div_3__L5_N94:I 
*.PININFO clk_div_3__L5_N96:I clk_div_3__L5_N97:I clk_div_3__L5_N148:I 
*.PININFO clk_div_3__L5_N149:I clk_div_3__L5_N151:I clk_div_3__L5_N153:I 
*.PININFO clk_div_3__L5_N155:I clk_div_3__L5_N156:I clk_div_3__L5_N157:I 
*.PININFO clk_div_3__L5_N181:I clk_div_3__L5_N186:I clk_div_3__L5_N211:I 
*.PININFO clk_div_3__L5_N216:I clk_div_3__L5_N222:I clk_div_3__L5_N225:I p:I 
*.PININFO p1:I p2:I p3:I p4:I p5:I p6:I reset:I Out<10>:O Out<9>:O Out<8>:O 
*.PININFO Out<7>:O Out<6>:O Out<5>:O Out<4>:O Out<3>:O Out<2>:O Out<1>:O 
*.PININFO Out<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg1285 flop_div3_1[2]<29> p3 n_43 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1283 flop_div3_1[2]<26> p3 n_45 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1280 flop_div3_1[1]<34> p n_48 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1279 flop_div3_1[1]<29> p n_49 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1278 flop_div3_1[2]<34> reset n_50 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1276 flop_div3_1[2]<32> p3 n_52 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1274 flop_div3_1[2]<28> p3 n_54 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1272 flop_div3_1[2]<27> p3 n_56 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg276 n_271 n_0 n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1362 FE_PHN1143_cnt_1_ p3 n_273 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1256 flop_div3_1[0]<26> p1 n_72 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1284 FE_PHN2276_flop_div3_1_0__27_ p5 n_44 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1358 In[1]<32> p n_7 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1356 In[1]<33> p n_9 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1330 In[1]<34> p n_34 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1350 In[1]<31> p n_15 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1261 flop_div3_1[1]<30> p n_67 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1270 flop_div3_1[1]<33> p n_58 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1269 flop_div3_1[2]<25> p3 FE_PHN772_n_59 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1268 flop_div3_1[1]<28> p n_60 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1266 flop_div3_1[1]<31> p n_62 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1265 flop_div3_1[1]<32> p n_63 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1255 flop_div3_1[2]<30> p3 n_73 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1253 flop_div3_1[2]<24> p3 n_75 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1273 flop_div3_1[2]<23> p1 n_55 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1267 FE_PHN1550_flop_div3_1_1__27_ p n_61 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1271 FE_PHN1542_flop_div3_1_1__26_ p n_57 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1286 flop_div3_1[1]<25> p2 n_42 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1263 flop_div3_1[1]<24> p2 n_65 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1262 flop_div3_1[1]<23> p2 n_66 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1359 In[1]<26> p2 n_6 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1343 In[1]<25> p2 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1355 In[2]<29> p3 n_10 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1337 In[2]<28> p3 n_27 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1357 In[2]<23> p1 n_8 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1340 In[2]<24> p1 n_24 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1349 In[2]<27> p3 n_16 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1347 In[2]<32> p3 n_18 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1277 FE_PHN387_flop_div3_1_2__33_ p3 n_51 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1339 In[2]<26> p3 FE_PHN3601_n_25 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1327 In[2]<25> p3 n_37 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1338 In[2]<31> p3 n_26 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1333 In[2]<30> p3 n_31 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1275 FE_PHN3665_flop_div3_1_2__31_ p3 n_53 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1361 In[1]<27> p n_4 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1345 In[1]<30> p n_19 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1342 In[1]<28> p n_22 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1329 In[1]<29> p n_35 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1354 In[1]<23> p2 n_11 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1325 In[1]<24> p2 n_39 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1336 In[0]<33> p5 n_28 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1360 In[0]<27> p5 n_5 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1353 In[0]<24> p5 n_12 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1352 In[0]<32> p5 n_13 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1334 In[0]<31> p5 n_30 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1351 In[0]<26> p5 n_14 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1348 In[0]<34> p6 n_17 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1344 In[0]<29> p5 n_20 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1341 In[0]<30> p5 FE_PHN2975_n_23 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1326 In[0]<28> p5 n_38 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1328 In[0]<25> p5 n_36 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1335 In[0]<23> p5 n_29 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1332 In[2]<34> p3 n_32 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1331 In[2]<33> p3 n_33 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1252 FE_PHN353_flop_div3_1_0__23_ p1 n_76 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1254 FE_PHN3150_flop_div3_1_0__24_ p1 n_74 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1258 FE_PHN3341_flop_div3_1_0__25_ p1 n_70 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1282 FE_PHN1389_flop_div3_1_0__31_ p1 n_46 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1287 FE_PHN1390_flop_div3_1_0__32_ p1 n_41 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1257 FE_PHN2271_flop_div3_1_0__30_ p1 n_71 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1260 FE_PHN1393_flop_div3_1_0__33_ p1 n_68 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1264 FE_PHN2255_flop_div3_1_0__34_ p1 n_64 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1259 FE_PHN2267_flop_div3_1_0__29_ p1 n_69 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1281 FE_PHN2270_flop_div3_1_0__28_ p1 n_47 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
XFE_PHC1143_cnt_1_ cnt<1> FE_PHN1143_cnt_1_ inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC713_cnt_0_ cnt<0> FE_PHN713_cnt_0_ inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC2276_flop_div3_1_0__27_ FE_PHN2639_flop_div3_1_0__27_ 
+ FE_PHN2276_flop_div3_1_0__27_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2639_flop_div3_1_0__27_ FE_PHN2813_flop_div3_1_0__27_ 
+ FE_PHN2639_flop_div3_1_0__27_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2371_n_75 FE_PHN2618_n_75 FE_PHN2371_n_75 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2372_n_55 FE_PHN2617_n_55 FE_PHN2372_n_55 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC3459_n_8 FE_PHN3788_n_8 FE_PHN3459_n_8 inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC2182_flop_div3_1_0__33_ FE_PHN2182_flop_div3_1_0__33_ 
+ flop_div3_1[0]<33> inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3221_n_5 FE_PHN3118_n_5 FE_PHN3221_n_5 inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC2999_n_12 FE_PHN2888_n_12 FE_PHN2999_n_12 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2313_n_12 FE_PHN2759_n_12 FE_PHN2313_n_12 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC3527_n_13 FE_PHN3503_n_13 FE_PHN3527_n_13 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC3123_n_14 FE_PHN2906_n_14 FE_PHN3123_n_14 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC3015_n_14 FE_PHN3227_n_14 FE_PHN3015_n_14 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC3489_n_23 FE_PHN3489_n_23 FE_PHN3479_n_23 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC3128_n_38 FE_PHN3213_n_38 FE_PHN3074_n_38 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC3526_n_36 FE_PHN3506_n_36 FE_PHN3526_n_36 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2309_n_29 FE_PHN2662_n_29 FE_PHN2309_n_29 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2662_n_29 FE_PHN2854_n_29 FE_PHN2662_n_29 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2854_n_29 FE_PHN3581_n_29 FE_PHN2854_n_29 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2271_flop_div3_1_0__30_ flop_div3_1[0]<30> 
+ FE_PHN2271_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2255_flop_div3_1_0__34_ FE_PHN2638_flop_div3_1_0__34_ 
+ FE_PHN2255_flop_div3_1_0__34_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2638_flop_div3_1_0__34_ FE_PHN2809_flop_div3_1_0__34_ 
+ FE_PHN2638_flop_div3_1_0__34_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2267_flop_div3_1_0__29_ FE_PHN2716_flop_div3_1_0__29_ 
+ FE_PHN2267_flop_div3_1_0__29_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2270_flop_div3_1_0__28_ FE_PHN3415_flop_div3_1_0__28_ 
+ FE_PHN2270_flop_div3_1_0__28_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2099_n_52 n_52 FE_PHN2099_n_52 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2071_cnt_0_ FE_PHN713_cnt_0_ FE_PHN2071_cnt_0_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3352_n_72 FE_PHN3378_n_72 FE_PHN3352_n_72 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3296_n_72 FE_PHN3352_n_72 FE_PHN2949_n_72 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3191_n_72 FE_PHN3257_n_72 FE_PHN3191_n_72 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3187_n_8 n_8 FE_PHN3187_n_8 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3444_n_8 FE_PHN3414_n_8 FE_PHN3444_n_8 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3414_n_8 FE_PHN3444_n_8 FE_PHN3235_n_8 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3293_n_8 FE_PHN3353_n_8 FE_PHN3293_n_8 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3099_n_8 FE_PHN3293_n_8 FE_PHN3099_n_8 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3353_n_8 FE_PHN3459_n_8 FE_PHN3353_n_8 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3381_n_16 n_16 FE_PHN3381_n_16 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3601_n_25 FE_PHN3601_n_25 FE_PHN3021_n_25 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3607_n_31 n_31 FE_PHN3794_n_31 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2945_n_5 n_5 FE_PHN2945_n_5 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3248_n_13 n_13 FE_PHN3248_n_13 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3463_n_13 FE_PHN3518_n_13 FE_PHN3463_n_13 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC2942_n_13 FE_PHN3463_n_13 FE_PHN2942_n_13 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC2971_n_30 FE_PHN3307_n_30 FE_PHN2971_n_30 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3307_n_30 FE_PHN3194_n_30 FE_PHN3307_n_30 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3227_n_14 FE_PHN3123_n_14 FE_PHN3227_n_14 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3537_n_17 FE_PHN3547_n_17 FE_PHN3537_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3530_n_17 FE_PHN3537_n_17 FE_PHN3530_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3450_n_17 FE_PHN3516_n_17 FE_PHN3450_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3429_n_17 FE_PHN3505_n_17 FE_PHN3429_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3384_n_17 FE_PHN3494_n_17 FE_PHN3366_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3306_n_17 FE_PHN3366_n_17 FE_PHN3306_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3561_n_17 FE_PHN3482_n_17 FE_PHN3561_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3553_n_17 FE_PHN3561_n_17 FE_PHN3553_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3558_n_17 FE_PHN3553_n_17 FE_PHN3558_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3547_n_17 FE_PHN3558_n_17 FE_PHN3547_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3344_n_20 FE_PHN3443_n_20 FE_PHN3344_n_20 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3305_n_20 FE_PHN3344_n_20 FE_PHN3305_n_20 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3179_n_20 FE_PHN3305_n_20 FE_PHN3179_n_20 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3390_n_20 FE_PHN3416_n_20 FE_PHN3390_n_20 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC2975_n_23 FE_PHN3254_n_23 n_23 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3465_n_23 FE_PHN3479_n_23 FE_PHN3465_n_23 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3446_n_23 FE_PHN3465_n_23 FE_PHN3446_n_23 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3424_n_23 FE_PHN3446_n_23 FE_PHN3424_n_23 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3382_n_23 FE_PHN3424_n_23 FE_PHN3382_n_23 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3301_n_23 FE_PHN3382_n_23 FE_PHN2745_n_23 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3545_flop_div3_1_0__30_ FE_PHN3560_flop_div3_1_0__30_ 
+ FE_PHN3545_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3554_flop_div3_1_0__30_ FE_PHN3545_flop_div3_1_0__30_ 
+ FE_PHN3554_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3538_flop_div3_1_0__30_ FE_PHN3554_flop_div3_1_0__30_ 
+ FE_PHN3538_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3528_flop_div3_1_0__30_ FE_PHN3538_flop_div3_1_0__30_ 
+ FE_PHN3528_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3515_flop_div3_1_0__30_ FE_PHN3528_flop_div3_1_0__30_ 
+ FE_PHN3515_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3507_flop_div3_1_0__30_ FE_PHN3515_flop_div3_1_0__30_ 
+ FE_PHN3507_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3495_flop_div3_1_0__30_ FE_PHN3507_flop_div3_1_0__30_ 
+ FE_PHN3495_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3480_flop_div3_1_0__30_ FE_PHN3495_flop_div3_1_0__30_ 
+ FE_PHN3480_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3466_flop_div3_1_0__30_ FE_PHN3480_flop_div3_1_0__30_ 
+ FE_PHN3466_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3560_flop_div3_1_0__30_ FE_PHN3564_flop_div3_1_0__30_ 
+ FE_PHN3560_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3422_flop_div3_1_0__30_ FE_PHN3445_flop_div3_1_0__30_ 
+ FE_PHN3422_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3556_flop_div3_1_0__30_ FE_PHN3422_flop_div3_1_0__30_ 
+ FE_PHN3556_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3391_flop_div3_1_0__30_ FE_PHN3556_flop_div3_1_0__30_ 
+ FE_PHN3391_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3351_flop_div3_1_0__30_ FE_PHN3391_flop_div3_1_0__30_ 
+ FE_PHN3351_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3311_flop_div3_1_0__30_ FE_PHN3351_flop_div3_1_0__30_ 
+ FE_PHN3311_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3250_flop_div3_1_0__30_ FE_PHN3311_flop_div3_1_0__30_ 
+ FE_PHN3250_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3154_flop_div3_1_0__30_ FE_PHN3250_flop_div3_1_0__30_ 
+ FE_PHN3049_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2921_flop_div3_1_0__30_ FE_PHN3049_flop_div3_1_0__30_ 
+ FE_PHN2710_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3445_flop_div3_1_0__30_ FE_PHN3466_flop_div3_1_0__30_ 
+ FE_PHN3445_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3388_flop_div3_1_0__28_ FE_PHN3292_flop_div3_1_0__28_ 
+ FE_PHN3388_flop_div3_1_0__28_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3354_flop_div3_1_0__28_ FE_PHN3388_flop_div3_1_0__28_ 
+ FE_PHN3354_flop_div3_1_0__28_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3292_flop_div3_1_0__28_ FE_PHN3354_flop_div3_1_0__28_ 
+ FE_PHN3050_flop_div3_1_0__28_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3178_flop_div3_1_0__28_ FE_PHN3050_flop_div3_1_0__28_ 
+ FE_PHN3178_flop_div3_1_0__28_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2918_flop_div3_1_0__28_ FE_PHN3238_flop_div3_1_0__28_ 
+ flop_div3_1[0]<28> inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2947_n_38 n_38 FE_PHN2947_n_38 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2955_n_36 n_36 FE_PHN2955_n_36 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3497_n_36 FE_PHN3514_n_36 FE_PHN3497_n_36 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3484_n_36 FE_PHN3497_n_36 FE_PHN3484_n_36 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3447_n_36 FE_PHN3468_n_36 FE_PHN3447_n_36 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3425_n_36 FE_PHN3447_n_36 FE_PHN3425_n_36 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3396_n_36 FE_PHN3425_n_36 FE_PHN3396_n_36 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3359_n_36 FE_PHN3396_n_36 FE_PHN3359_n_36 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3310_n_36 FE_PHN3359_n_36 FE_PHN3310_n_36 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3265_n_36 FE_PHN3310_n_36 FE_PHN3265_n_36 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3156_n_36 FE_PHN3265_n_36 FE_PHN3077_n_36 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3468_n_36 FE_PHN3484_n_36 FE_PHN3468_n_36 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC2965_n_74 n_74 FE_PHN2965_n_74 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2969_n_70 FE_PHN3249_n_70 FE_PHN2969_n_70 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3196_n_70 FE_PHN3309_n_70 FE_PHN3196_n_70 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3386_flop_div3_1_0__25_ FE_PHN3413_flop_div3_1_0__25_ 
+ FE_PHN3341_flop_div3_1_0__25_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3415_flop_div3_1_0__28_ FE_PHN3460_flop_div3_1_0__28_ 
+ FE_PHN3415_flop_div3_1_0__28_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1675_n_1 n_1 FE_PHN1675_n_1 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1626_n_49 n_49 FE_PHN1626_n_49 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1521_n_48 FE_PHN1074_n_48 FE_PHN1521_n_48 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3378_n_72 FE_PHN3408_n_72 FE_PHN3378_n_72 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC1632_n_67 n_67 FE_PHN1632_n_67 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1631_n_58 n_58 FE_PHN1631_n_58 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1639_n_60 n_60 FE_PHN1639_n_60 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1627_n_62 n_62 FE_PHN1627_n_62 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1611_n_63 n_63 FE_PHN1611_n_63 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1550_flop_div3_1_1__27_ flop_div3_1[1]<27> 
+ FE_PHN1550_flop_div3_1_1__27_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1542_flop_div3_1_1__26_ flop_div3_1[1]<26> 
+ FE_PHN1542_flop_div3_1_1__26_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1681_n_42 n_42 FE_PHN1681_n_42 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1624_n_65 n_65 FE_PHN1624_n_65 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1621_n_66 n_66 FE_PHN1621_n_66 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3032_n_24 FE_PHN3418_n_24 FE_PHN3032_n_24 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3375_n_24 n_24 FE_PHN3375_n_24 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3026_n_16 FE_PHN3600_n_16 FE_PHN3026_n_16 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3021_n_25 FE_PHN3021_n_25 n_25 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3035_n_37 n_37 FE_PHN3035_n_37 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2759_n_12 n_12 FE_PHN2888_n_12 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2888_n_12 FE_PHN2999_n_12 FE_PHN2759_n_12 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC2906_n_14 n_14 FE_PHN2906_n_14 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2746_n_14 FE_PHN3015_n_14 FE_PHN2746_n_14 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC2745_n_23 n_23 FE_PHN3301_n_23 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2710_flop_div3_1_0__30_ FE_PHN2710_flop_div3_1_0__30_ 
+ flop_div3_1[0]<30> inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3514_n_36 FE_PHN3526_n_36 FE_PHN3514_n_36 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3581_n_29 n_29 FE_PHN3581_n_29 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3150_flop_div3_1_0__24_ FE_PHN3209_flop_div3_1_0__24_ 
+ FE_PHN3150_flop_div3_1_0__24_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3413_flop_div3_1_0__25_ FE_PHN3439_flop_div3_1_0__25_ 
+ FE_PHN3413_flop_div3_1_0__25_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3462_flop_div3_1_0__25_ FE_PHN3386_flop_div3_1_0__25_ 
+ FE_PHN3462_flop_div3_1_0__25_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2705_flop_div3_1_0__33_ flop_div3_1[0]<33> 
+ FE_PHN2884_flop_div3_1_0__33_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2884_flop_div3_1_0__33_ FE_PHN2884_flop_div3_1_0__33_ 
+ FE_PHN2705_flop_div3_1_0__33_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2716_flop_div3_1_0__29_ flop_div3_1[0]<29> 
+ FE_PHN2819_flop_div3_1_0__29_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3046_flop_div3_1_0__29_ FE_PHN2819_flop_div3_1_0__29_ 
+ FE_PHN3046_flop_div3_1_0__29_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2740_flop_div3_1_0__28_ flop_div3_1[0]<28> 
+ FE_PHN2740_flop_div3_1_0__28_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3476_flop_div3_1_0__28_ FE_PHN3440_flop_div3_1_0__28_ 
+ FE_PHN3567_flop_div3_1_0__28_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3567_flop_div3_1_0__28_ FE_PHN3567_flop_div3_1_0__28_ 
+ FE_PHN3476_flop_div3_1_0__28_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3460_flop_div3_1_0__28_ FE_PHN3476_flop_div3_1_0__28_ 
+ FE_PHN3460_flop_div3_1_0__28_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2949_n_72 n_72 FE_PHN3296_n_72 inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3235_n_8 FE_PHN3187_n_8 FE_PHN3414_n_8 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC3389_n_8 FE_PHN3235_n_8 FE_PHN3389_n_8 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC2943_n_28 n_28 FE_PHN2943_n_28 inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3078_n_5 FE_PHN2945_n_5 FE_PHN3118_n_5 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC2953_n_20 n_20 FE_PHN2953_n_20 inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3443_n_20 FE_PHN3458_n_20 FE_PHN3443_n_20 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX3
XFE_PHC3340_n_23 FE_PHN3301_n_23 FE_PHN3340_n_23 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX3
XFE_PHC3479_n_23 FE_PHN3340_n_23 FE_PHN3489_n_23 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX3
XFE_PHC3049_flop_div3_1_0__30_ FE_PHN2921_flop_div3_1_0__30_ 
+ FE_PHN3154_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3050_flop_div3_1_0__28_ FE_PHN2918_flop_div3_1_0__28_ 
+ FE_PHN3292_flop_div3_1_0__28_ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3074_n_38 FE_PHN2947_n_38 FE_PHN3128_n_38 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX3
XFE_PHC3077_n_36 FE_PHN2955_n_36 FE_PHN3156_n_36 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX3
XFE_PHC3506_n_36 FE_PHN3156_n_36 FE_PHN3506_n_36 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX3
XFE_PHC3060_flop_div3_1_0__24_ flop_div3_1[0]<24> 
+ FE_PHN3060_flop_div3_1_0__24_ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3440_flop_div3_1_0__28_ FE_PHN2740_flop_div3_1_0__28_ 
+ FE_PHN3440_flop_div3_1_0__28_ inh_ground_gnd inh_power_vdd5 / BU_5VX3
Xcnt_reg[1] clk n_3 cnt<1> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[2][29] clk_div_3__L5_N97 FE_PHN3626_n_43 flop_div3_2[2]<29> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[2][26] clk_div_3 FE_PHN826_n_45 flop_div3_2[2]<26> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[1][29] clk_div_3__L5_N211 FE_PHN1075_n_49 flop_div3_2[1]<29> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[1][34] clk_div_3__L5_N225 FE_PHN1521_n_48 flop_div3_2[1]<34> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[2][34] clk_div_3__L5_N91 FE_PHN842_n_50 flop_div3_2[2]<34> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[2][32] clk_div_3__L5_N94 FE_PHN798_n_52 flop_div3_2[2]<32> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[2][28] clk_div_3__L5_N97 FE_PHN967_n_54 flop_div3_2[2]<28> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[2][27] clk_div_3__L5_N97 FE_PHN995_n_56 flop_div3_2[2]<27> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xcnt_reg[0] clk n_2 cnt<0> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[0][26] clk_div_3__L5_N156 FE_PHN3191_n_72 flop_div3_2[0]<26> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[0][27] clk_div_3__L5_N153 n_44 flop_div3_2[0]<27> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[1][32] clk_div_3__L5_N225 FE_PHN1177_n_7 flop_div3_1[1]<32> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[1][33] clk_div_3__L5_N222 FE_PHN1175_n_9 flop_div3_1[1]<33> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[1][34] clk_div_3__L5_N222 FE_PHN1179_n_34 flop_div3_1[1]<34> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[1][31] clk_div_3__L5_N211 FE_PHN1178_n_15 flop_div3_1[1]<31> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[1][30] clk_div_3__L5_N211 FE_PHN1051_n_67 flop_div3_2[1]<30> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[1][33] clk_div_3__L5_N225 FE_PHN1016_n_58 flop_div3_2[1]<33> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[2][25] clk_div_3__L5_N80 n_59 flop_div3_2[2]<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[1][28] clk_div_3__L5_N216 FE_PHN1060_n_60 flop_div3_2[1]<28> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[1][31] clk_div_3__L5_N225 FE_PHN1105_n_62 flop_div3_2[1]<31> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[1][32] clk_div_3__L5_N225 FE_PHN1107_n_63 flop_div3_2[1]<32> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[2][30] clk_div_3__L5_N97 FE_PHN886_n_73 flop_div3_2[2]<30> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[2][24] clk_div_3__L5_N80 FE_PHN2371_n_75 flop_div3_2[2]<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[2][23] clk_div_3__L5_N81 FE_PHN2372_n_55 flop_div3_2[2]<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[1][27] clk_div_3__L5_N216 FE_PHN1034_n_61 flop_div3_2[1]<27> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[1][26] clk_div_3__L5_N216 FE_PHN1096_n_57 flop_div3_2[1]<26> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[1][25] clk_div_3__L5_N216 FE_PHN883_n_42 flop_div3_2[1]<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[1][24] clk_div_3__L5_N216 FE_PHN1084_n_65 flop_div3_2[1]<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[1][23] clk_div_3__L5_N186 FE_PHN1052_n_66 flop_div3_2[1]<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[1][26] clk_div_3__L5_N181 n_6 flop_div3_1[1]<26> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[1][25] clk_div_3__L5_N181 n_21 flop_div3_1[1]<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[2][29] clk_div_3__L5_N97 FE_PHN2991_n_10 flop_div3_1[2]<29> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[2][28] clk_div_3__L5_N97 FE_PHN2992_n_27 flop_div3_1[2]<28> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[2][23] clk_div_3__L5_N82 FE_PHN3099_n_8 flop_div3_1[2]<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[2][24] clk_div_3__L5_N82 FE_PHN3032_n_24 flop_div3_1[2]<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[2][27] clk_div_3 FE_PHN3026_n_16 flop_div3_1[2]<27> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[2][32] clk_div_3__L5_N91 FE_PHN2996_n_18 flop_div3_1[2]<32> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[2][33] clk_div_3__L5_N91 FE_PHN2090_n_51 flop_div3_2[2]<33> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[2][26] clk_div_3__L5_N80 FE_PHN3798_n_25 flop_div3_1[2]<26> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[2][25] clk_div_3__L5_N80 FE_PHN3035_n_37 flop_div3_1[2]<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[2][31] clk_div_3__L5_N94 FE_PHN2994_n_26 flop_div3_1[2]<31> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[2][30] clk_div_3__L5_N94 FE_PHN2993_n_31 flop_div3_1[2]<30> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[2][31] clk_div_3__L5_N94 FE_PHN785_n_53 flop_div3_2[2]<31> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[1][27] clk_div_3__L5_N216 n_4 flop_div3_1[1]<27> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[1][30] clk_div_3__L5_N211 n_19 flop_div3_1[1]<30> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[1][28] clk_div_3__L5_N211 n_22 flop_div3_1[1]<28> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[1][29] clk_div_3__L5_N211 n_35 flop_div3_1[1]<29> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[1][23] clk_div_3__L5_N186 n_11 flop_div3_1[1]<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[1][24] clk_div_3__L5_N186 n_39 flop_div3_1[1]<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[0][34] clk_div_3__L5_N148 FE_PHN3306_n_17 flop_div3_1[0]<34> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[0][33] clk_div_3__L5_N148 FE_PHN2943_n_28 
+ FE_PHN2182_flop_div3_1_0__33_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[0][27] clk_div_3__L5_N157 FE_PHN3078_n_5 flop_div3_1[0]<27> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[0][24] clk_div_3__L5_N157 FE_PHN2313_n_12 flop_div3_1[0]<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[0][32] clk_div_3__L5_N149 FE_PHN2942_n_13 flop_div3_1[0]<32> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[0][31] clk_div_3__L5_N149 FE_PHN2971_n_30 flop_div3_1[0]<31> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[0][26] clk_div_3__L5_N155 FE_PHN2746_n_14 flop_div3_1[0]<26> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[0][29] clk_div_3__L5_N151 FE_PHN3390_n_20 flop_div3_1[0]<29> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[0][30] clk_div_3__L5_N151 FE_PHN2745_n_23 
+ FE_PHN2921_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[0][28] clk_div_3__L5_N151 FE_PHN3074_n_38 
+ FE_PHN2918_flop_div3_1_0__28_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[0][25] clk_div_3__L5_N157 FE_PHN3077_n_36 flop_div3_1[0]<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[0][23] clk_div_3__L5_N157 FE_PHN2309_n_29 flop_div3_1[0]<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[2][34] clk_div_3__L5_N91 FE_PHN3007_n_32 flop_div3_1[2]<34> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_1_reg[2][33] clk_div_3__L5_N91 FE_PHN3008_n_33 flop_div3_1[2]<33> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[0][23] clk_div_3__L5_N155 FE_PHN1912_n_76 flop_div3_2[0]<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[0][24] clk_div_3__L5_N155 FE_PHN2965_n_74 flop_div3_2[0]<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[0][25] clk_div_3__L5_N155 FE_PHN2969_n_70 flop_div3_2[0]<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[0][31] clk_div_3__L5_N96 FE_PHN2205_n_46 flop_div3_2[0]<31> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[0][32] clk_div_3__L5_N96 n_41 flop_div3_2[0]<32> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[0][30] clk_div_3__L5_N96 n_71 flop_div3_2[0]<30> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[0][33] clk_div_3__L5_N92 n_68 flop_div3_2[0]<33> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[0][34] clk_div_3__L5_N92 n_64 flop_div3_2[0]<34> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[0][29] clk_div_3 n_69 flop_div3_2[0]<29> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_2_reg[0][28] clk_div_3 n_47 flop_div3_2[0]<28> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XFE_PHC2813_flop_div3_1_0__27_ flop_div3_1[0]<27> 
+ FE_PHN2813_flop_div3_1_0__27_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2991_n_10 n_10 FE_PHN2991_n_10 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2992_n_27 n_27 FE_PHN2992_n_27 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2996_n_18 n_18 FE_PHN2996_n_18 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2994_n_26 n_26 FE_PHN2994_n_26 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2993_n_31 FE_PHN3607_n_31 FE_PHN2993_n_31 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC3118_n_5 FE_PHN3221_n_5 FE_PHN3078_n_5 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC3458_n_20 FE_PHN2953_n_20 FE_PHN3458_n_20 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC3213_n_38 FE_PHN3128_n_38 FE_PHN3213_n_38 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC3007_n_32 n_32 FE_PHN3007_n_32 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC3008_n_33 n_33 FE_PHN3008_n_33 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC3439_flop_div3_1_0__25_ FE_PHN3586_flop_div3_1_0__25_ 
+ FE_PHN3439_flop_div3_1_0__25_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC3586_flop_div3_1_0__25_ FE_PHN3462_flop_div3_1_0__25_ 
+ FE_PHN3586_flop_div3_1_0__25_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1389_flop_div3_1_0__31_ flop_div3_1[0]<31> 
+ FE_PHN1389_flop_div3_1_0__31_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2205_n_46 n_46 FE_PHN2205_n_46 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1390_flop_div3_1_0__32_ FE_PHN2153_flop_div3_1_0__32_ 
+ FE_PHN1390_flop_div3_1_0__32_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2153_flop_div3_1_0__32_ flop_div3_1[0]<32> 
+ FE_PHN2153_flop_div3_1_0__32_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1393_flop_div3_1_0__33_ FE_PHN2705_flop_div3_1_0__33_ 
+ FE_PHN1393_flop_div3_1_0__33_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2809_flop_div3_1_0__34_ flop_div3_1[0]<34> 
+ FE_PHN2809_flop_div3_1_0__34_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2819_flop_div3_1_0__29_ FE_PHN3046_flop_div3_1_0__29_ 
+ FE_PHN2716_flop_div3_1_0__29_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC3257_n_72 FE_PHN2949_n_72 FE_PHN3257_n_72 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3441_n_13 FE_PHN3248_n_13 FE_PHN3441_n_13 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3477_n_13 FE_PHN3441_n_13 FE_PHN3477_n_13 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3492_n_13 FE_PHN3477_n_13 FE_PHN3492_n_13 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3503_n_13 FE_PHN3492_n_13 FE_PHN3503_n_13 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3194_n_30 n_30 FE_PHN3194_n_30 inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3518_n_13 FE_PHN3527_n_13 FE_PHN3518_n_13 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3516_n_17 FE_PHN3530_n_17 FE_PHN3516_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3505_n_17 FE_PHN3450_n_17 FE_PHN3505_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3494_n_17 FE_PHN3429_n_17 FE_PHN3494_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3247_n_17 n_17 FE_PHN3247_n_17 inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3366_n_17 FE_PHN3247_n_17 FE_PHN3384_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3469_n_17 FE_PHN3384_n_17 FE_PHN3469_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3482_n_17 FE_PHN3469_n_17 FE_PHN3482_n_17 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3241_n_20 FE_PHN3179_n_20 FE_PHN3241_n_20 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3416_n_20 FE_PHN3241_n_20 FE_PHN3416_n_20 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3193_n_23 FE_PHN2975_n_23 FE_PHN3193_n_23 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3254_n_23 FE_PHN3193_n_23 FE_PHN3254_n_23 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3238_flop_div3_1_0__28_ FE_PHN3178_flop_div3_1_0__28_ 
+ FE_PHN3238_flop_div3_1_0__28_ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3309_n_70 n_70 FE_PHN3309_n_70 inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3341_flop_div3_1_0__25_ flop_div3_1[0]<25> 
+ FE_PHN3386_flop_div3_1_0__25_ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3249_n_70 FE_PHN3196_n_70 FE_PHN3249_n_70 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC1026_n_43 n_43 FE_PHN1026_n_43 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC826_n_45 n_45 FE_PHN826_n_45 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1075_n_49 FE_PHN1626_n_49 FE_PHN1075_n_49 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC1074_n_48 n_48 FE_PHN1074_n_48 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC842_n_50 FE_PHN2051_n_50 FE_PHN842_n_50 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC798_n_52 FE_PHN2099_n_52 FE_PHN798_n_52 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC967_n_54 n_54 FE_PHN3644_n_54 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC995_n_56 n_56 FE_PHN995_n_56 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC3408_n_72 FE_PHN3296_n_72 FE_PHN3408_n_72 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC1177_n_7 n_7 FE_PHN1177_n_7 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1175_n_9 n_9 FE_PHN1175_n_9 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1179_n_34 n_34 FE_PHN1179_n_34 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1178_n_15 n_15 FE_PHN1178_n_15 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1051_n_67 FE_PHN1632_n_67 FE_PHN1051_n_67 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC1016_n_58 FE_PHN1631_n_58 FE_PHN1016_n_58 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC772_n_59 FE_PHN772_n_59 n_59 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1060_n_60 FE_PHN1639_n_60 FE_PHN1060_n_60 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC1105_n_62 FE_PHN1627_n_62 FE_PHN1105_n_62 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC1107_n_63 FE_PHN1611_n_63 FE_PHN1107_n_63 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC886_n_73 FE_PHN3609_n_73 FE_PHN886_n_73 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2618_n_75 n_75 FE_PHN2618_n_75 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2617_n_55 n_55 FE_PHN2617_n_55 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1034_n_61 n_61 FE_PHN1034_n_61 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1096_n_57 n_57 FE_PHN1096_n_57 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC883_n_42 FE_PHN1681_n_42 FE_PHN883_n_42 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1084_n_65 FE_PHN1624_n_65 FE_PHN1084_n_65 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC1052_n_66 FE_PHN1621_n_66 FE_PHN1052_n_66 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC387_flop_div3_1_2__33_ flop_div3_1[2]<33> FE_PHN387_flop_div3_1_2__33_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC785_n_53 FE_PHN2086_n_53 FE_PHN785_n_53 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC353_flop_div3_1_0__23_ flop_div3_1[0]<23> FE_PHN353_flop_div3_1_0__23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC3209_flop_div3_1_0__24_ FE_PHN3060_flop_div3_1_0__24_ 
+ FE_PHN3209_flop_div3_1_0__24_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC3626_n_43 FE_PHN1026_n_43 FE_PHN3626_n_43 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2051_n_50 n_50 FE_PHN2051_n_50 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3644_n_54 FE_PHN3644_n_54 FE_PHN967_n_54 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3609_n_73 n_73 FE_PHN3609_n_73 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3788_n_8 FE_PHN3389_n_8 FE_PHN3788_n_8 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3418_n_24 FE_PHN3375_n_24 FE_PHN3418_n_24 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3423_n_16 FE_PHN3381_n_16 FE_PHN3423_n_16 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3600_n_16 FE_PHN3423_n_16 FE_PHN3600_n_16 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2090_n_51 n_51 FE_PHN2090_n_51 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3798_n_25 n_25 FE_PHN3798_n_25 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3794_n_31 FE_PHN3794_n_31 FE_PHN3607_n_31 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2086_n_53 n_53 FE_PHN2086_n_53 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3665_flop_div3_1_2__31_ flop_div3_1[2]<31> 
+ FE_PHN3665_flop_div3_1_2__31_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3564_flop_div3_1_0__30_ FE_PHN3154_flop_div3_1_0__30_ 
+ FE_PHN3564_flop_div3_1_0__30_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1912_n_76 n_76 FE_PHN1912_n_76 inh_ground_gnd inh_power_vdd5 / BU_5VX1
Xg278 n_274 n_273 n_0 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg1346 p4 n_271 n_274 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg1324 FE_PHN1143_cnt_1_ FE_PHN713_cnt_0_ p3 n_40 inh_ground_gnd 
+ inh_power_vdd5 / NO3_5VX1
Xg1363 FE_PHN2071_cnt_0_ n_271 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg275 n_0 FE_PHN1675_n_1 n_3 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg277 FE_PHN1143_cnt_1_ n_271 n_1 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg1208 n_274 n_82 n_83 n_90 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg1202 n_274 n_89 n_91 n_98 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg1196 n_274 n_93 n_99 n_106 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg1190 n_274 n_105 n_107 n_114 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg1184 n_274 n_109 n_115 n_122 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg1178 n_274 n_119 n_123 n_130 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg1172 n_274 n_127 n_131 n_138 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg1166 n_274 n_135 n_139 n_146 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg1160 n_274 n_143 n_147 n_154 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg1154 n_274 n_153 n_158 n_159 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg1151 n_274 n_157 n_160 n_161 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xflop_reg[0] clk n_90 Out<0> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX4
Xflop_reg[1] clk n_98 Out<1> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX4
Xflop_reg[2] clk n_106 Out<2> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX4
Xflop_reg[3] clk n_114 Out<3> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX4
Xflop_reg[4] clk n_122 Out<4> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX4
Xflop_reg[5] clk n_130 Out<5> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX4
Xflop_reg[6] clk n_138 Out<6> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX4
Xflop_reg[7] clk n_146 Out<7> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX4
Xflop_reg[8] clk n_154 Out<8> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX4
Xflop_reg[9] clk n_159 Out<9> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX4
Xflop_reg[10] clk n_161 Out<10> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX4
Xg1214 flop_div3_2[2]<23> flop_div3_2[2]<24> n_79 n_80 inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg1211 n_79 flop_div3_2[2]<25> n_84 n_85 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1215 flop_div3_2[0]<23> flop_div3_2[0]<24> n_77 n_78 inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg1210 n_77 flop_div3_2[0]<25> n_86 n_87 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1199 n_94 flop_div3_2[0]<27> n_100 n_101 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1204 n_86 flop_div3_2[0]<26> n_94 n_95 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1203 n_84 flop_div3_2[2]<26> n_96 n_97 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1192 n_102 flop_div3_2[2]<28> n_110 n_111 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1198 n_96 flop_div3_2[2]<27> n_102 n_103 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1191 n_100 flop_div3_2[0]<28> n_112 n_113 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1181 n_116 flop_div3_2[0]<30> n_124 n_125 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1187 n_112 flop_div3_2[0]<29> n_116 n_117 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1185 n_110 flop_div3_2[2]<29> n_120 n_121 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1179 n_120 flop_div3_2[2]<30> n_128 n_129 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1169 n_132 flop_div3_2[0]<32> n_140 n_141 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1175 n_124 flop_div3_2[0]<31> n_132 n_133 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1173 n_128 flop_div3_2[2]<31> n_136 n_137 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1167 n_136 flop_div3_2[2]<32> n_144 n_145 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1163 n_140 flop_div3_2[0]<33> n_148 n_149 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1162 n_144 flop_div3_2[2]<33> n_150 n_151 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1213 flop_div3_2[1]<23> flop_div3_2[1]<24> n_81 n_82 inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg1209 n_81 flop_div3_2[1]<25> n_88 n_89 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1205 n_88 flop_div3_2[1]<26> n_92 n_93 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1193 n_104 flop_div3_2[1]<28> n_108 n_109 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1186 n_108 flop_div3_2[1]<29> n_118 n_119 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1180 n_118 flop_div3_2[1]<30> n_126 n_127 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1174 n_126 flop_div3_2[1]<31> n_134 n_135 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1168 n_134 flop_div3_2[1]<32> n_142 n_143 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1161 n_142 flop_div3_2[1]<33> n_152 n_153 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1197 n_92 flop_div3_2[1]<27> n_104 n_105 inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg1158 n_148 flop_div3_2[0]<34> n_155 inh_ground_gnd inh_power_vdd5 / EO2_5VX0
Xg1157 n_150 flop_div3_2[2]<34> n_156 inh_ground_gnd inh_power_vdd5 / EO2_5VX0
Xg1156 n_152 flop_div3_2[1]<34> n_157 inh_ground_gnd inh_power_vdd5 / EO2_5VX0
Xg1212 n_40 n_78 n_273 n_80 n_83 inh_ground_gnd inh_power_vdd5 / AN22_5VX1
Xg1206 n_40 n_87 n_273 n_85 n_91 inh_ground_gnd inh_power_vdd5 / AN22_5VX1
Xg1200 n_40 n_95 n_273 n_97 n_99 inh_ground_gnd inh_power_vdd5 / AN22_5VX1
Xg1194 n_40 n_101 n_273 n_103 n_107 inh_ground_gnd inh_power_vdd5 / AN22_5VX1
Xg1188 n_40 n_113 n_273 n_111 n_115 inh_ground_gnd inh_power_vdd5 / AN22_5VX1
Xg1182 n_40 n_117 n_273 n_121 n_123 inh_ground_gnd inh_power_vdd5 / AN22_5VX1
Xg1176 n_40 n_125 n_273 n_129 n_131 inh_ground_gnd inh_power_vdd5 / AN22_5VX1
Xg1170 n_40 n_133 n_273 n_137 n_139 inh_ground_gnd inh_power_vdd5 / AN22_5VX1
Xg1164 n_40 n_141 n_273 n_145 n_147 inh_ground_gnd inh_power_vdd5 / AN22_5VX1
Xg1153 n_40 n_155 n_273 n_156 n_160 inh_ground_gnd inh_power_vdd5 / AN22_5VX1
Xg1155 n_40 n_149 n_273 n_151 n_158 inh_ground_gnd inh_power_vdd5 / AN22_5VX1
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    AO22_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT AO22_5VX1 A B C D Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I D:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xa22no2_1 A B C D net14 inh_ground_gnd inh_power_vdd5 / a22no2hdv5 
+ GT_PUL=500.00n GT_PUW=760.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n 
+ GT_PDW=480.0n
Xin_1 net14 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.000n 
+ GT_PUW=1.46u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    NO2_5VX2
* View Name:    cmos_sch
************************************************************************

.SUBCKT NO2_5VX2 A B Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xno2_1<0> A B Q inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u GT_PDL=500.00n GT_PDW=890.00n
Xno2_1<1> A B Q inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    AND2_5VX2
* View Name:    cmos_sch
************************************************************************

.SUBCKT AND2_5VX2 A B Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1<0> net10 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xin_1<1> net10 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xna2_1 A B net10 inh_ground_gnd inh_power_vdd5 / nand2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.1u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    NO3I2_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT NO3I2_5VX1 AN BN C Q inh_ground_gnd inh_power_vdd5
*.PININFO AN:I BN:I C:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xna3_1 AN BN net7 inh_ground_gnd inh_power_vdd5 / nand2hdv5 GT_PUL=500.00n 
+ GT_PUW=670.0n lc=8.000000093488779e-07 sx=1.500000053056283e-06 
+ GT_PDL=500.00n GT_PDW=420.0n
Xno2_1 net7 C Q inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u GT_PDL=500.00n GT_PDW=890.0n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    Z1toZ3_2
* View Name:    schematic
************************************************************************

.SUBCKT Z1toZ3_2 In<10> In<9> In<8> In<7> In<6> In<5> In<4> In<3> In<2> In<1> 
+ In<0> Out[0]<10> Out[0]<9> Out[0]<8> Out[0]<7> Out[0]<6> Out[0]<5> Out[0]<4> 
+ Out[0]<3> Out[0]<2> Out[0]<1> Out[0]<0> Out[1]<10> Out[1]<9> Out[1]<8> 
+ Out[1]<7> Out[1]<6> Out[1]<5> Out[1]<4> Out[1]<3> Out[1]<2> Out[1]<1> 
+ Out[1]<0> Out[2]<10> Out[2]<9> Out[2]<8> Out[2]<7> Out[2]<6> Out[2]<5> 
+ Out[2]<4> Out[2]<3> Out[2]<2> Out[2]<1> Out[2]<0> clk clk__L3_N3 clk__L3_N5 
+ clk__L3_N6 clk__L3_N7 clk__L3_N8 clk__L3_N9 p p1 p2 reset inh_ground_gnd 
+ inh_power_vdd5
*.PININFO In<10>:I In<9>:I In<8>:I In<7>:I In<6>:I In<5>:I In<4>:I In<3>:I 
*.PININFO In<2>:I In<1>:I In<0>:I clk:I clk__L3_N3:I clk__L3_N5:I clk__L3_N6:I 
*.PININFO clk__L3_N7:I clk__L3_N8:I clk__L3_N9:I p:I p1:I p2:I reset:I 
*.PININFO Out[0]<10>:O Out[0]<9>:O Out[0]<8>:O Out[0]<7>:O Out[0]<6>:O 
*.PININFO Out[0]<5>:O Out[0]<4>:O Out[0]<3>:O Out[0]<2>:O Out[0]<1>:O 
*.PININFO Out[0]<0>:O Out[1]<10>:O Out[1]<9>:O Out[1]<8>:O Out[1]<7>:O 
*.PININFO Out[1]<6>:O Out[1]<5>:O Out[1]<4>:O Out[1]<3>:O Out[1]<2>:O 
*.PININFO Out[1]<1>:O Out[1]<0>:O Out[2]<10>:O Out[2]<9>:O Out[2]<8>:O 
*.PININFO Out[2]<7>:O Out[2]<6>:O Out[2]<5>:O Out[2]<4>:O Out[2]<3>:O 
*.PININFO Out[2]<2>:O Out[2]<1>:O Out[2]<0>:O inh_ground_gnd:B inh_power_vdd5:B
XFE_PHC756_flop_0__4_ flop[0]<4> FE_PHN756_flop_0__4_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC764_flop_0__3_ flop[0]<3> FE_PHN764_flop_0__3_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC760_flop_0__9_ flop[0]<9> FE_PHN760_flop_0__9_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC749_flop_0__0_ flop[0]<0> FE_PHN749_flop_0__0_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC761_flop_0__2_ flop[0]<2> FE_PHN761_flop_0__2_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC762_flop_0__1_ flop[0]<1> FE_PHN762_flop_0__1_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC737_flop_0__10_ flop[0]<10> FE_PHN737_flop_0__10_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC739_flop_0__8_ flop[0]<8> FE_PHN739_flop_0__8_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC745_flop_0__7_ flop[0]<7> FE_PHN745_flop_0__7_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC740_flop_0__5_ flop[0]<5> FE_PHN740_flop_0__5_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC769_flop_0__6_ flop[0]<6> FE_PHN769_flop_0__6_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
Xflop_div3_reg[1][4] clk__L3_N6 FE_PHN1249_n_27 Out[1]<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][3] clk__L3_N9 FE_PHN1268_n_28 Out[1]<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][10] clk__L3_N8 FE_PHN1269_n_30 Out[0]<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][9] clk__L3_N7 FE_PHN1286_n_34 Out[0]<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][0] clk__L3_N9 FE_PHN1292_n_35 Out[0]<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][8] clk__L3_N7 FE_PHN1260_n_36 Out[0]<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][7] clk__L3_N7 FE_PHN1283_n_37 Out[0]<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][6] clk__L3_N6 FE_PHN1276_n_38 Out[0]<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][5] clk__L3_N6 FE_PHN1299_n_39 Out[0]<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][4] clk__L3_N6 FE_PHN1262_n_40 Out[0]<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][3] clk__L3_N3 FE_PHN1272_n_43 Out[0]<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][2] clk__L3_N3 FE_PHN1293_n_45 Out[0]<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][1] clk__L3_N9 FE_PHN1264_n_47 Out[0]<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][9] clk__L3_N5 FE_PHN1279_n_49 Out[2]<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][8] clk__L3_N8 FE_PHN1278_n_50 Out[2]<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][7] clk__L3_N8 FE_PHN1303_n_51 Out[2]<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][6] clk__L3_N7 FE_PHN1302_n_52 Out[2]<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][5] clk__L3_N6 FE_PHN1288_n_53 Out[2]<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][4] clk__L3_N6 FE_PHN1290_n_54 Out[2]<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][3] clk__L3_N6 FE_PHN1297_n_55 Out[2]<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][10] clk__L3_N5 FE_PHN1275_n_56 Out[2]<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][2] clk__L3_N3 FE_PHN1259_n_57 Out[2]<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][0] clk__L3_N9 FE_PHN1306_n_58 Out[2]<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][1] clk__L3_N3 FE_PHN1246_n_59 Out[2]<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][9] clk__L3_N5 FE_PHN1291_n_41 Out[1]<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[1][0] clk__L3_N9 n_23 flop[1]<0> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][1] clk__L3_N3 n_9 flop[0]<1> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_div3_reg[1][0] clk__L3_N9 n_33 Out[1]<0> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xcnt_reg[1] clk__L3_N7 FE_PHN1605_n_13 cnt<1> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][4] clk n_21 flop[1]<4> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[0][4] clk n_8 flop[0]<4> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[0][0] clk__L3_N9 n_11 flop[0]<0> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][3] clk n_12 flop[0]<3> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[1][3] clk n_17 flop[1]<3> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[0][2] clk n_2 flop[0]<2> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[1][9] clk__L3_N8 n_26 flop[1]<9> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][6] clk__L3_N7 n_1 flop[0]<6> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][5] clk__L3_N6 n_3 flop[0]<5> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][8] clk__L3_N7 n_4 flop[0]<8> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][10] clk__L3_N8 n_5 flop[0]<10> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][7] clk__L3_N8 n_7 flop[0]<7> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][9] clk__L3_N5 n_10 flop[0]<9> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xcnt_reg[0] clk__L3_N8 n_14 cnt<0> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][2] clk__L3_N3 FE_PHN1252_n_29 Out[1]<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[1][1] clk__L3_N9 n_18 flop[1]<1> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_div3_reg[1][1] clk__L3_N9 FE_PHN1285_n_31 Out[1]<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[1][2] clk__L3_N3 n_19 flop[1]<2> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_div3_reg[1][10] clk__L3_N5 FE_PHN1257_n_32 Out[1]<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[1][10] clk__L3_N5 n_20 flop[1]<10> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_div3_reg[1][8] clk__L3_N8 FE_PHN1247_n_42 Out[1]<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][7] clk__L3_N7 FE_PHN1280_n_44 Out[1]<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[1][6] clk__L3_N7 n_22 flop[1]<6> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_div3_reg[1][5] clk__L3_N6 FE_PHN1261_n_48 Out[1]<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][6] clk__L3_N6 FE_PHN1296_n_46 Out[1]<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[1][8] clk__L3_N8 n_16 flop[1]<8> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][7] clk__L3_N8 n_25 flop[1]<7> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][5] clk__L3_N6 n_24 flop[1]<5> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xg1132 In<1> p n_9 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1107 FE_PHN749_flop_0__0_ p n_23 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1109 FE_PHN756_flop_0__4_ p2 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1133 In<4> p2 n_8 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1130 In<0> p2 n_11 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1129 In<3> p2 n_12 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1113 FE_PHN764_flop_0__3_ p2 n_17 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1139 In<2> p1 n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1104 FE_PHN760_flop_0__9_ reset n_26 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1140 In<6> reset n_1 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1137 In<5> reset n_3 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1136 In<8> reset n_4 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1135 In<10> reset n_5 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1134 In<7> reset n_7 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1131 In<9> reset n_10 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1111 FE_PHN761_flop_0__2_ p1 n_19 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1112 FE_PHN762_flop_0__1_ p1 n_18 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1110 FE_PHN737_flop_0__10_ reset n_20 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1108 FE_PHN769_flop_0__6_ reset n_22 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1114 FE_PHN739_flop_0__8_ reset n_16 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1105 FE_PHN745_flop_0__7_ reset n_25 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1106 FE_PHN740_flop_0__5_ reset n_24 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
XFE_PHC1620_n_27 n_27 FE_PHN1620_n_27 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1665_n_28 n_28 FE_PHN1665_n_28 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1666_n_35 n_35 FE_PHN1666_n_35 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1669_n_36 n_36 FE_PHN1669_n_36 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1723_n_37 n_37 FE_PHN1723_n_37 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1645_n_38 n_38 FE_PHN1645_n_38 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1640_n_40 n_40 FE_PHN1640_n_40 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1657_n_47 n_47 FE_PHN1657_n_47 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1673_n_49 n_49 FE_PHN1673_n_49 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1659_n_52 n_52 FE_PHN1659_n_52 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1694_n_53 n_53 FE_PHN1694_n_53 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1706_n_54 n_54 FE_PHN1706_n_54 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1689_n_56 FE_PHN1689_n_56 n_56 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1696_n_59 n_59 FE_PHN1696_n_59 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1670_n_33 FE_PHN1265_n_33 FE_PHN1670_n_33 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC1605_n_13 n_13 FE_PHN1605_n_13 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1707_n_29 n_29 FE_PHN1707_n_29 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1685_n_32 FE_PHN1685_n_32 n_32 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1691_n_42 n_42 FE_PHN1691_n_42 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1726_n_44 n_44 FE_PHN1726_n_44 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1667_n_48 n_48 FE_PHN1667_n_48 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1721_n_46 n_46 FE_PHN1721_n_46 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1249_n_27 FE_PHN1620_n_27 FE_PHN1249_n_27 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1268_n_28 FE_PHN1665_n_28 FE_PHN1268_n_28 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1269_n_30 FE_PHN2408_n_30 FE_PHN1269_n_30 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1286_n_34 FE_PHN2433_n_34 FE_PHN1286_n_34 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1292_n_35 FE_PHN1666_n_35 FE_PHN1292_n_35 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1260_n_36 FE_PHN1669_n_36 FE_PHN1260_n_36 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1283_n_37 FE_PHN1723_n_37 FE_PHN1283_n_37 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1276_n_38 FE_PHN1645_n_38 FE_PHN1276_n_38 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1299_n_39 FE_PHN2419_n_39 FE_PHN1299_n_39 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1262_n_40 FE_PHN1640_n_40 FE_PHN1262_n_40 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1272_n_43 FE_PHN2465_n_43 FE_PHN1272_n_43 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1293_n_45 FE_PHN2427_n_45 FE_PHN1293_n_45 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1264_n_47 FE_PHN1657_n_47 FE_PHN1264_n_47 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1279_n_49 FE_PHN1673_n_49 FE_PHN1279_n_49 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1278_n_50 FE_PHN2418_n_50 FE_PHN1278_n_50 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1303_n_51 FE_PHN2390_n_51 FE_PHN1303_n_51 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1302_n_52 FE_PHN1659_n_52 FE_PHN1302_n_52 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1288_n_53 FE_PHN1694_n_53 FE_PHN1288_n_53 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1290_n_54 FE_PHN1706_n_54 FE_PHN1290_n_54 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1297_n_55 FE_PHN2405_n_55 FE_PHN1297_n_55 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1275_n_56 n_56 FE_PHN1275_n_56 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC1259_n_57 FE_PHN2410_n_57 FE_PHN1259_n_57 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1306_n_58 n_58 FE_PHN1306_n_58 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC1246_n_59 FE_PHN1696_n_59 FE_PHN1246_n_59 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1291_n_41 n_41 FE_PHN1291_n_41 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC1265_n_33 FE_PHN1670_n_33 n_33 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC688_cnt_0_ cnt<0> FE_PHN688_cnt_0_ inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC707_cnt_1_ cnt<1> FE_PHN707_cnt_1_ inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC1252_n_29 FE_PHN1707_n_29 FE_PHN1252_n_29 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1285_n_31 n_31 FE_PHN1285_n_31 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC1257_n_32 n_32 FE_PHN1257_n_32 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC1247_n_42 FE_PHN1691_n_42 FE_PHN1247_n_42 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1280_n_44 FE_PHN1726_n_44 FE_PHN1280_n_44 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1261_n_48 FE_PHN1667_n_48 FE_PHN1261_n_48 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1296_n_46 FE_PHN1721_n_46 FE_PHN1296_n_46 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
Xg1101 n_14 FE_PHN756_flop_0__4_ n_15 Out[1]<4> n_27 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1100 n_14 FE_PHN764_flop_0__3_ n_15 Out[1]<3> n_28 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1098 n_14 In<10> n_15 Out[0]<10> n_30 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1094 n_14 In<9> n_15 Out[0]<9> n_34 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1093 n_14 In<0> n_15 Out[0]<0> n_35 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1092 n_14 In<8> n_15 Out[0]<8> n_36 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1091 n_14 In<7> n_15 Out[0]<7> n_37 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1090 n_14 In<6> n_15 Out[0]<6> n_38 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1089 n_14 In<5> n_15 Out[0]<5> n_39 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1088 n_14 In<4> n_15 Out[0]<4> n_40 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1085 n_14 In<3> n_15 Out[0]<3> n_43 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1083 n_14 In<2> n_15 Out[0]<2> n_45 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1081 n_14 In<1> n_15 Out[0]<1> n_47 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1046 n_14 flop[1]<9> n_15 Out[2]<9> n_49 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1045 n_14 flop[1]<8> n_15 Out[2]<8> n_50 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1044 n_14 flop[1]<7> n_15 Out[2]<7> n_51 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1043 n_14 flop[1]<6> n_15 Out[2]<6> n_52 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1042 n_14 flop[1]<5> n_15 Out[2]<5> n_53 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1041 n_14 flop[1]<4> n_15 Out[2]<4> n_54 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1040 n_14 flop[1]<3> n_15 Out[2]<3> n_55 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1039 n_14 flop[1]<10> n_15 Out[2]<10> FE_PHN1689_n_56 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1038 n_14 flop[1]<2> n_15 Out[2]<2> n_57 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1037 n_14 flop[1]<0> n_15 Out[2]<0> FE_PHN1656_n_58 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1036 n_14 flop[1]<1> n_15 Out[2]<1> n_59 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1087 n_14 FE_PHN760_flop_0__9_ n_15 Out[1]<9> FE_PHN1772_n_41 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1095 n_14 FE_PHN749_flop_0__0_ n_15 Out[1]<0> FE_PHN1265_n_33 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1099 n_14 FE_PHN761_flop_0__2_ n_15 Out[1]<2> n_29 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1097 n_14 FE_PHN762_flop_0__1_ n_15 Out[1]<1> FE_PHN1765_n_31 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1096 n_14 FE_PHN737_flop_0__10_ n_15 Out[1]<10> FE_PHN1685_n_32 
+ inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1086 n_14 FE_PHN739_flop_0__8_ n_15 Out[1]<8> n_42 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1084 n_14 FE_PHN745_flop_0__7_ n_15 Out[1]<7> n_44 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1080 n_14 FE_PHN740_flop_0__5_ n_15 Out[1]<5> n_48 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1082 n_14 FE_PHN769_flop_0__6_ n_15 Out[1]<6> n_46 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
XFE_PHC2408_n_30 FE_PHN1834_n_30 FE_PHN2408_n_30 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2433_n_34 FE_PHN1785_n_34 FE_PHN2433_n_34 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2419_n_39 FE_PHN1805_n_39 FE_PHN2419_n_39 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2465_n_43 FE_PHN1794_n_43 FE_PHN2465_n_43 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2427_n_45 FE_PHN1787_n_45 FE_PHN2427_n_45 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2418_n_50 FE_PHN1970_n_50 FE_PHN2418_n_50 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2390_n_51 FE_PHN1966_n_51 FE_PHN2390_n_51 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2405_n_55 FE_PHN1798_n_55 FE_PHN2405_n_55 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2410_n_57 FE_PHN1745_n_57 FE_PHN2410_n_57 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2492_n_58 FE_PHN1656_n_58 FE_PHN2492_n_58 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2404_n_41 FE_PHN1772_n_41 FE_PHN2404_n_41 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2392_n_31 FE_PHN1765_n_31 FE_PHN2392_n_31 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC1834_n_30 n_30 FE_PHN1834_n_30 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1785_n_34 n_34 FE_PHN1785_n_34 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1805_n_39 n_39 FE_PHN1805_n_39 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1794_n_43 n_43 FE_PHN1794_n_43 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1787_n_45 n_45 FE_PHN1787_n_45 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1970_n_50 n_50 FE_PHN1970_n_50 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1966_n_51 n_51 FE_PHN1966_n_51 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1798_n_55 n_55 FE_PHN1798_n_55 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1745_n_57 n_57 FE_PHN1745_n_57 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1656_n_58 FE_PHN2492_n_58 n_58 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1772_n_41 FE_PHN2404_n_41 n_41 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1765_n_31 FE_PHN2392_n_31 n_31 inh_ground_gnd inh_power_vdd5 / BU_5VX0
Xg1138 FE_PHN688_cnt_0_ FE_PHN707_cnt_1_ n_6 inh_ground_gnd inh_power_vdd5 / 
+ NO2_5VX1
Xg1126 reset n_6 n_15 inh_ground_gnd inh_power_vdd5 / NO2_5VX2
Xg1127 n_0 n_6 n_14 inh_ground_gnd inh_power_vdd5 / AND2_5VX2
Xg1141 reset n_0 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg1128 FE_PHN688_cnt_0_ n_0 FE_PHN707_cnt_1_ n_13 inh_ground_gnd 
+ inh_power_vdd5 / NO3I2_5VX1
.ENDS

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    a2no2hdv5
* View Name:    schematic
************************************************************************

.SUBCKT a2no2hdv5 a b c out inh_ground_gnd inh_power_vdd5
*.PININFO a:I b:I c:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMN2 net41 b inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=-1.0 
+ AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMN1 out a net41 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=-1.0 AS=-1.0 
+ PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMN3 out c inh_ground_gnd inh_ground_gnd NE5 W=0.88*GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(0.88*GT_PDW) AS=sx*(0.88*GT_PDW) PD=2*sx+(0.88*GT_PDW) 
+ PS=2*sx+(0.88*GT_PDW) NRD=lc/(0.88*GT_PDW) NRS=lc/(0.88*GT_PDW)
MMP1 net54 a inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*sx+(GT_PUW) PS=2*sx+(GT_PUW) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
MMP2 net54 b inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=-1.0 
+ AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMP3 out c net54 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=-1.0 AS=-1.0 
+ PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    EN3_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT EN3_5VX1 A B C Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xno2_1 B C net19 inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u GT_PDL=500.00n GT_PDW=420.00n
Xa2no2_1 B C net19 net29 inh_ground_gnd inh_power_vdd5 / a2no2hdv5 
+ GT_PUL=500.00n GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n 
+ GT_PDW=520.00n
Xo2na2_1 net29 A net16 Q inh_ground_gnd inh_power_vdd5 / o2na2hdv5 
+ GT_PUL=500.00n GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n 
+ GT_PDW=420.00n
Xna2_1 net29 A net16 inh_ground_gnd inh_power_vdd5 / nand2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    CAG_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT CAG_5VX1 A B CI CO inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I CI:I CO:O inh_ground_gnd:B inh_power_vdd5:B
Xin_2 net35 CO inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
MM1 net35 CI net54 inh_ground_gnd NE5 W=420.0n L=500n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM4 net54 B inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM9 net35 B net51 inh_ground_gnd NE5 W=420.0n L=500n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM2 net54 A inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM7 net51 A inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM24 net35 B net52 inh_power_vdd5 PE5 W=700n L=500n M=1.0 AD=3.36e-13 
+ AS=3.36e-13 PD=2.36e-06 PS=2.36e-06 NRD=0.385714 NRS=0.385714
MM23 net52 A inh_power_vdd5 inh_power_vdd5 PE5 W=700n L=500n M=1.0 AD=3.36e-13 
+ AS=3.36e-13 PD=2.36e-06 PS=2.36e-06 NRD=0.385714 NRS=0.385714
MM18 net59 B inh_power_vdd5 inh_power_vdd5 PE5 W=700n L=500n M=1.0 AD=3.36e-13 
+ AS=3.36e-13 PD=2.36e-06 PS=2.36e-06 NRD=0.385714 NRS=0.385714
MM17 net35 CI net59 inh_power_vdd5 PE5 W=700n L=500n M=1.0 AD=3.36e-13 
+ AS=3.36e-13 PD=2.36e-06 PS=2.36e-06 NRD=0.385714 NRS=0.385714
MM16 net59 A inh_power_vdd5 inh_power_vdd5 PE5 W=700n L=500n M=1.0 AD=3.36e-13 
+ AS=3.36e-13 PD=2.36e-06 PS=2.36e-06 NRD=0.385714 NRS=0.385714
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    ON21_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT ON21_5VX1 A B C Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xo2na2_1 A B C Q inh_ground_gnd inh_power_vdd5 / o2na2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    EO2_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT EO2_5VX1 A B Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xa2no2_1 A B net10 Q inh_ground_gnd inh_power_vdd5 / a2no2_0hdv5 lc=2.7e-07 
+ sx=4.8e-07 GT_PUL=500.00n GT_PUW=1.41u GT_PDL=500.00n GT_PDW=520.00n
Xno2_1 A B net10 inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u GT_PDL=500.00n GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    FA_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT FA_5VX1 A B CI CO S inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I CI:I CO:O S:O inh_ground_gnd:B inh_power_vdd5:B
MM8 net175 A inh_ground_gnd inh_ground_gnd NE5 W=550.0n L=500n M=1.0 
+ AD=2.64e-13 AS=2.64e-13 PD=2.06e-06 PS=2.06e-06 NRD=0.490909 NRS=0.490909
MM10 net179 A inh_ground_gnd inh_ground_gnd NE5 W=590.0n L=500n M=1.0 
+ AD=2.832e-13 AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
MM6 net175 CI inh_ground_gnd inh_ground_gnd NE5 W=550.0n L=500n M=1.0 
+ AD=2.64e-13 AS=2.64e-13 PD=2.06e-06 PS=2.06e-06 NRD=0.490909 NRS=0.490909
MM11 net171 B net179 inh_ground_gnd NE5 W=590.0n L=500n M=1.0 AD=2.832e-13 
+ AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
MM1 net167 B net151 inh_ground_gnd NE5 W=590.0n L=500n M=1.0 AD=2.832e-13 
+ AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
MM4 net163 A inh_ground_gnd inh_ground_gnd NE5 W=590.0n L=500n M=1.0 
+ AD=2.832e-13 AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
MM9 net159 net167 net175 inh_ground_gnd NE5 W=480.0n L=500n M=1.0 AD=2.304e-13 
+ AS=2.304e-13 PD=1.92e-06 PS=1.92e-06 NRD=0.5625 NRS=0.5625
MM3 net167 CI net163 inh_ground_gnd NE5 W=590.0n L=500n M=1.0 AD=2.832e-13 
+ AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
MM2 net151 A inh_ground_gnd inh_ground_gnd NE5 W=590.0n L=500n M=1.0 
+ AD=2.832e-13 AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
MM12 net159 CI net171 inh_ground_gnd NE5 W=590.0n L=500n M=1.0 AD=2.832e-13 
+ AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
MM7 net175 B inh_ground_gnd inh_ground_gnd NE5 W=480.0n L=500n M=1.0 
+ AD=2.304e-13 AS=2.304e-13 PD=1.92e-06 PS=1.92e-06 NRD=0.5625 NRS=0.5625
MM5 net163 B inh_ground_gnd inh_ground_gnd NE5 W=590.0n L=500n M=1.0 
+ AD=2.832e-13 AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
Xin_2 net159 S inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xin_1 net167 CO inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.11u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=590.00n
MM19 net167 CI net99 inh_power_vdd5 PE5 W=1u L=500n M=1.0 AD=4.8e-13 
+ AS=4.8e-13 PD=2.96e-06 PS=2.96e-06 NRD=0.27 NRS=0.27
MM27 net125 A inh_power_vdd5 inh_power_vdd5 PE5 W=1.03u L=500n M=1.0 
+ AD=4.944e-13 AS=4.944e-13 PD=3.02e-06 PS=3.02e-06 NRD=0.262136 NRS=0.262136
MM26 net159 CI net129 inh_power_vdd5 PE5 W=1.03u L=500n M=1.0 AD=4.944e-13 
+ AS=4.944e-13 PD=3.02e-06 PS=3.02e-06 NRD=0.262136 NRS=0.262136
MM25 net129 B net125 inh_power_vdd5 PE5 W=1.03u L=500n M=1.0 AD=4.944e-13 
+ AS=4.944e-13 PD=3.02e-06 PS=3.02e-06 NRD=0.262136 NRS=0.262136
MM24 net159 net167 net107 inh_power_vdd5 PE5 W=1.03u L=500n M=1.0 AD=4.944e-13 
+ AS=4.944e-13 PD=3.02e-06 PS=3.02e-06 NRD=0.262136 NRS=0.262136
MM23 net107 B inh_power_vdd5 inh_power_vdd5 PE5 W=1.03u L=500n M=1.0 
+ AD=4.944e-13 AS=4.944e-13 PD=3.02e-06 PS=3.02e-06 NRD=0.262136 NRS=0.262136
MM22 net107 A inh_power_vdd5 inh_power_vdd5 PE5 W=1.03u L=500n M=1.0 
+ AD=4.944e-13 AS=4.944e-13 PD=3.02e-06 PS=3.02e-06 NRD=0.262136 NRS=0.262136
MM21 net107 CI inh_power_vdd5 inh_power_vdd5 PE5 W=1.03u L=500n M=1.0 
+ AD=4.944e-13 AS=4.944e-13 PD=3.02e-06 PS=3.02e-06 NRD=0.262136 NRS=0.262136
MM20 net99 B inh_power_vdd5 inh_power_vdd5 PE5 W=1u L=500n M=1.0 AD=4.8e-13 
+ AS=4.8e-13 PD=2.96e-06 PS=2.96e-06 NRD=0.27 NRS=0.27
MM18 net99 A inh_power_vdd5 inh_power_vdd5 PE5 W=1u L=500n M=1.0 AD=4.8e-13 
+ AS=4.8e-13 PD=2.96e-06 PS=2.96e-06 NRD=0.27 NRS=0.27
MM17 net167 B net97 inh_power_vdd5 PE5 W=1u L=500n M=1.0 AD=4.8e-13 AS=4.8e-13 
+ PD=2.96e-06 PS=2.96e-06 NRD=0.27 NRS=0.27
MM16 net97 A inh_power_vdd5 inh_power_vdd5 PE5 W=1u L=500n M=1.0 AD=4.8e-13 
+ AS=4.8e-13 PD=2.96e-06 PS=2.96e-06 NRD=0.27 NRS=0.27
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    EN2_5VX0
* View Name:    cmos_sch
************************************************************************

.SUBCKT EN2_5VX0 A B Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xna2_1 A B net4 inh_ground_gnd inh_power_vdd5 / nand2hdv5 GT_PUL=500.00n 
+ GT_PUW=900.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
Xo2na2_1 B A net4 Q inh_ground_gnd inh_power_vdd5 / o2na2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.3u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    OR2_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT OR2_5VX1 A B Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 net10 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.000n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xno2_1 A B net10 inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=720.00n GT_PDL=500.00n GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1488_3
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1488_3 A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg829 n_11 A<10> n_5 n_92 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg822 n_27 n_41 n_63 Z<11> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg823 n_42 n_39 n_61 Z<10> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg824 n_40 n_37 n_59 Z<9> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg825 n_38 n_35 n_57 Z<8> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg826 n_36 n_33 n_55 Z<7> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg827 n_34 n_28 n_53 Z<6> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg828 n_51 n_29 n_25 Z<5> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg793 n_5 A<10> n_11 n_23 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg761 n_27 n_41 n_63 n_65 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg763 n_42 n_39 n_61 n_63 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg765 n_40 n_37 n_59 n_61 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg767 n_38 n_35 n_57 n_59 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg769 n_36 n_33 n_55 n_57 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg771 n_34 n_28 n_53 n_55 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg773 n_29 n_25 n_51 n_53 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg754 n_72 n_8 n_11 Z<21> inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg798 A<4> n_6 n_19 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2 n_21 n_72 Z<14> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg811 A<10> A<9> n_8 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg796 n_11 n_8 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg820 A<9> n_5 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg821 A<7> n_5 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg819 A<4> n_6 n_2 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg806 A<10> A<9> n_11 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg758 n_67 n_69 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg757 n_68 Z<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg774 n_50 Z<4> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg788 n_31 Z<3> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg818 A<8> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg816 A<3> n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg791 n_1 A<7> n_21 n_26 n_27 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg756 n_23 A<9> n_69 n_72 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg759 n_26 n_92 n_65 n_67 n_68 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg792 A<0> n_6 A<2> n_25 n_24 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg775 n_24 n_9 n_30 n_51 n_50 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg789 A<1> A<0> n_18 n_30 n_31 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg783 n_0 A<6> n_15 n_41 n_42 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg784 n_10 A<5> n_17 n_39 n_40 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg785 n_12 A<4> n_14 n_37 n_38 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg786 n_7 A<3> n_16 n_35 n_36 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg787 n_2 A<2> n_13 n_33 n_34 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg790 A<1> A<3> n_19 n_28 n_29 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg799 A<2> A<1> n_18 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg802 A<9> A<8> n_15 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg800 A<8> A<7> n_17 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg803 A<7> A<6> n_14 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg801 A<6> A<5> n_16 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg804 A<5> A<4> n_13 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg808 A<1> A<2> n_9 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg807 A<7> A<6> n_10 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg805 A<6> A<5> n_12 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg812 A<5> A<4> n_7 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb2_4
* View Name:    schematic
************************************************************************

.SUBCKT multb2_4 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O 
*.PININFO Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O 
*.PININFO Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O 
*.PININFO Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xmul_133_32 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> Out1<20> UNCONNECTED341 UNCONNECTED340 UNCONNECTED339 
+ UNCONNECTED338 UNCONNECTED337 UNCONNECTED336 Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ UNCONNECTED335 UNCONNECTED334 UNCONNECTED333 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1488_3
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    NA2_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT NA2_5VX1 A B Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xna2_1 A B Q inh_ground_gnd inh_power_vdd5 / nand2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.1u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.0n
.ENDS

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    o2na2_0hdv5
* View Name:    schematic
************************************************************************

.SUBCKT o2na2_0hdv5 a b c out inh_ground_gnd inh_power_vdd5
*.PININFO a:I b:I c:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMN2 net7 b inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(GT_PDW) AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) 
+ NRD=lc/(GT_PDW) NRS=lc/(GT_PDW)
MMN1 net7 a inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(GT_PDW) AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) 
+ NRD=lc/(GT_PDW) NRS=lc/(GT_PDW)
MMN3 out c net7 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMP1 out a net17 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=sx*(GT_PUW) 
+ AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) NRD=lc/(GT_PUW) 
+ NRS=lc/(GT_PUW)
MMP3 out c inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
MMP2 net17 b inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    OA21_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT OA21_5VX1 A B C Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 net15 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xo2na2_1 A B C net15 inh_ground_gnd inh_power_vdd5 / o2na2_0hdv5 
+ GT_PUL=500.00n GT_PUW=720.0n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n 
+ GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    AN21_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT AN21_5VX1 A B C Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xa2no2_1 A B C Q inh_ground_gnd inh_power_vdd5 / a2no2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    AND2_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT AND2_5VX1 A B Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 net10 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xna2_1 A B net10 inh_ground_gnd inh_power_vdd5 / nand2hdv5 GT_PUL=500.00n 
+ GT_PUW=700.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=580.00n
.ENDS

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    a2no3hdv5
* View Name:    schematic
************************************************************************

.SUBCKT a2no3hdv5 a b c d out inh_ground_gnd inh_power_vdd5
*.PININFO a:I b:I c:I d:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMN4 out d inh_ground_gnd inh_ground_gnd NE5 W=0.8*GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(0.8*GT_PDW) AS=sx*(0.8*GT_PDW) PD=2*(sx+(0.8*GT_PDW)) 
+ PS=2*(sx+(0.8*GT_PDW)) NRD=lc/(0.8*GT_PDW) NRS=lc/(0.8*GT_PDW)
MMN3 out c inh_ground_gnd inh_ground_gnd NE5 W=0.8*GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(0.8*GT_PDW) AS=sx*(0.8*GT_PDW) PD=2*(sx+(0.8*GT_PDW)) 
+ PS=2*(sx+(0.8*GT_PDW)) NRD=lc/(0.8*GT_PDW) NRS=lc/(0.8*GT_PDW)
MMN1 out a net19 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMN2 net19 b inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(GT_PDW) AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) 
+ NRD=lc/(GT_PDW) NRS=lc/(GT_PDW)
MMP1 net10 a inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
MMP4 out d net22 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=sx*(GT_PUW) 
+ AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) NRD=lc/(GT_PUW) 
+ NRS=lc/(GT_PUW)
MMP2 net10 b inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
MMP3 net22 c net10 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=sx*(GT_PUW) 
+ AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) NRD=lc/(GT_PUW) 
+ NRS=lc/(GT_PUW)
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    AN211_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT AN211_5VX1 A B C D Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I D:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xa2no3_1 A B C D Q inh_ground_gnd inh_power_vdd5 / a2no3hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    o2na3_0hdv5
* View Name:    schematic
************************************************************************

.SUBCKT o2na3_0hdv5 a b c d out inh_ground_gnd inh_power_vdd5
*.PININFO a:I b:I c:I d:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMN2 out b net10 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMN1 out a net10 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMN3 net10 c net25 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMN4 net25 d inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(GT_PDW) AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) 
+ NRD=lc/(GT_PDW) NRS=lc/(GT_PDW)
MMP4 out d inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
MMP2 net24 b inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
MMP1 out a net24 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=sx*(GT_PUW) 
+ AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) NRD=lc/(GT_PUW) 
+ NRS=lc/(GT_PUW)
MMP3 out c inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    OA211_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT OA211_5VX1 A B C D Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I D:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xon2na3_1 A B C D net13 inh_ground_gnd inh_power_vdd5 / o2na3_0hdv5 
+ GT_PUL=500.00n GT_PUW=720.0n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n 
+ GT_PDW=420.00n
Xin_1 net13 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.48u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb0_5
* View Name:    schematic
************************************************************************

.SUBCKT multb0_5 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg894 n_32 n_28 n_34 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg896 n_29 n_12 n_32 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg914 In1<5> In1<2> n_12 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg922 In1<4> In1<1> n_4 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg913 In1<10> In1<7> n_13 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg912 FE_PHN3523_Delay05_out1_7_ In1<4> n_14 inh_ground_gnd inh_power_vdd5 / 
+ NO2_5VX1
Xg916 FE_PHN3524_Delay05_out1_8_ In1<5> n_10 inh_ground_gnd inh_power_vdd5 / 
+ NO2_5VX1
Xg897 n_29 n_7 n_31 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg918 In1<5> In1<2> n_8 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg919 In1<4> In1<1> n_7 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg911 FE_PHN3523_Delay05_out1_7_ In1<4> n_15 inh_ground_gnd inh_power_vdd5 / 
+ NA2_5VX1
Xg915 In1<10> FE_PHN3523_Delay05_out1_7_ n_11 inh_ground_gnd inh_power_vdd5 / 
+ NA2_5VX1
Xg917 FE_PHN3524_Delay05_out1_8_ In1<5> n_9 inh_ground_gnd inh_power_vdd5 / 
+ NA2_5VX1
XFE_PHC3523_Delay05_out1_7_ In1<7> FE_PHN3523_Delay05_out1_7_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3524_Delay05_out1_8_ In1<8> FE_PHN3524_Delay05_out1_8_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
Xg888 n_37 n_10 n_9 n_40 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg891 n_33 n_14 n_15 n_37 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg902 In1<8> In1<10> n_25 n_26 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg903 In1<0> In1<3> n_24 Out1<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg908 n_5 n_6 n_18 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg907 n_14 n_15 n_19 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg906 n_10 n_9 n_20 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg904 n_13 n_11 n_22 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg920 In1<3> n_2 n_6 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg899 n_4 n_24 n_29 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg910 FE_PHN3524_Delay05_out1_8_ FE_PHN3523_Delay05_out1_7_ In1<10> n_16 
+ inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg900 n_7 n_8 n_12 n_28 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg925 In1<10> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg880 n_48 Out1<13> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg879 n_49 Out1<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg901 n_25 n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg886 FE_PHN3559_n_41 Out1<9> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg923 FE_PHN3522_Delay05_out1_9_ n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg924 In1<6> n_2 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg921 In1<6> In1<3> n_5 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
Xg895 n_28 n_6 n_5 n_32 n_33 inh_ground_gnd inh_power_vdd5 / AN211_5VX1
Xg882 n_45 n_26 Out1<11> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg890 n_34 n_18 Out1<6> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg893 n_31 n_21 Out1<5> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg898 n_17 n_24 Out1<4> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg892 n_33 n_19 Out1<7> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg889 n_37 n_20 Out1<8> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg885 n_42 n_22 Out1<10> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg905 n_8 n_12 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg909 n_7 n_4 n_17 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
XFE_PHC3529_Delay05_out1_9_ FE_PHN3529_Delay05_out1_9_ 
+ FE_PHN3522_Delay05_out1_9_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC3559_n_41 n_41 FE_PHN3559_n_41 inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3522_Delay05_out1_9_ In1<9> FE_PHN3529_Delay05_out1_9_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
Xg881 n_3 n_1 n_46 n_48 n_49 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg887 n_2 n_3 n_40 n_42 n_41 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg883 n_16 n_42 n_11 n_27 n_46 inh_ground_gnd inh_power_vdd5 / OA211_5VX1
Xg884 n_42 n_13 n_11 n_45 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1488_4
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1488_4 A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg797 A<4> n_4 n_20 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg755 n_73 n_21 Z<14> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg754 n_73 n_7 n_12 Z<21> inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg806 A<9> n_3 n_12 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg811 A<10> n_5 n_7 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg796 n_12 n_7 n_21 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg761 n_29 n_43 n_65 n_67 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg763 n_44 n_41 n_63 n_65 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg765 n_42 n_39 n_61 n_63 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg767 n_40 n_37 n_59 n_61 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg769 n_38 n_35 n_57 n_59 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg771 n_36 n_30 n_55 n_57 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg773 n_31 n_24 n_53 n_55 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg756 n_26 n_5 n_70 n_73 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg821 n_29 n_43 n_65 Z<11> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg822 n_44 n_41 n_63 Z<10> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg823 n_42 n_39 n_61 Z<9> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg824 n_40 n_37 n_59 Z<8> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg825 n_38 n_35 n_57 Z<7> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg826 n_36 n_30 n_55 Z<6> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg827 n_53 n_31 n_24 Z<5> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg820 n_26 n_5 n_70 Z<13> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg774 n_52 Z<4> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg788 n_33 Z<3> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg805 n_12 n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg758 n_69 Z<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg795 n_21 n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg817 A<10> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg816 A<3> n_4 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg815 A<9> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg794 A<0> n_4 A<2> n_24 n_23 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg775 n_23 n_9 n_32 n_53 n_52 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg789 A<1> A<0> n_19 n_32 n_33 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg793 n_3 A<8> n_11 n_26 n_25 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg759 n_28 n_25 n_67 n_70 n_69 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg791 n_0 A<7> n_22 n_28 n_29 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg787 n_1 A<2> n_14 n_35 n_36 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg785 n_13 A<4> n_15 n_39 n_40 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg783 n_8 A<6> n_16 n_43 n_44 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg786 n_6 A<3> n_17 n_37 n_38 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg784 n_10 A<5> n_18 n_41 n_42 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg790 A<1> A<3> n_20 n_30 n_31 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg798 A<2> A<1> n_19 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg803 A<5> A<4> n_14 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg802 A<7> A<6> n_15 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg801 A<9> A<8> n_16 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg800 A<6> A<5> n_17 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg799 A<8> A<7> n_18 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg808 A<1> A<2> n_9 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg804 A<6> A<5> n_13 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg809 A<8> A<7> n_8 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg812 A<5> A<4> n_6 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg807 A<7> A<6> n_10 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg819 A<8> n_5 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg2 A<4> n_4 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb2_5
* View Name:    schematic
************************************************************************

.SUBCKT multb2_5 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O 
*.PININFO Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O 
*.PININFO Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O 
*.PININFO Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xmul_133_32 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> Out1<20> UNCONNECTED350 UNCONNECTED349 UNCONNECTED348 
+ UNCONNECTED347 UNCONNECTED346 UNCONNECTED345 Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ UNCONNECTED344 UNCONNECTED343 UNCONNECTED342 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1488_4
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    EO3_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT EO3_5VX1 A B C Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I Q:O inh_ground_gnd:B inh_power_vdd5:B
XI3 net34 A net24 Q inh_ground_gnd inh_power_vdd5 / a2no2_0hdv5 lc=2.7e-07 
+ sx=4.8e-07 GT_PUL=500.00n GT_PUW=1.41u GT_PDL=500.00n GT_PDW=520.00n
XI2 B C net21 net34 inh_ground_gnd inh_power_vdd5 / a2no2_0hdv5 lc=2.7e-07 
+ sx=4.8e-07 GT_PUL=500.00n GT_PUW=1.41u GT_PDL=500.00n GT_PDW=520.00n
XI4 B C net21 inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.3u GT_PDL=500.00n GT_PDW=420.00n
XI5 A net34 net24 inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.3u GT_PDL=500.00n GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1450_3
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1450_3 A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg576 n_3 n_4 n_8 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg579 A<9> A<8> n_5 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg577 n_2 n_5 n_7 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg571 n_7 A<5> n_15 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg550 n_49 n_8 Z<15> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg552 n_47 n_7 Z<14> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg580 A<10> A<9> n_4 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg581 A<10> A<9> n_3 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg582 A<9> A<8> n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2 n_44 A<8> A<10> Z<13> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg572 n_3 n_1 n_4 n_14 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg551 n_47 n_2 n_5 n_49 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg573 A<8> A<9> A<5> n_13 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg553 A<8> A<10> n_45 n_47 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg583 A<6> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg555 n_44 n_45 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg556 n_14 A<7> n_41 n_44 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg557 n_16 n_13 n_39 n_41 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg569 A<8> A<4> A<7> n_17 n_18 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg558 n_15 n_17 n_37 n_39 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg559 n_18 n_25 n_35 n_37 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg565 A<6> A<7> A<3> n_25 n_26 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg560 n_26 n_19 n_33 n_35 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg568 A<5> A<6> A<2> n_19 n_20 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg561 n_20 n_23 n_31 n_33 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg566 A<1> A<4> A<5> n_23 n_24 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg562 n_24 n_11 n_29 n_31 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg564 A<2> A<3> n_21 n_27 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg567 A<1> A<2> n_9 n_21 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg563 n_12 A<3> n_27 n_29 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg574 A<0> A<4> n_11 n_12 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg575 A<0> A<1> n_9 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg570 A<6> n_8 n_16 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb4_4
* View Name:    schematic
************************************************************************

.SUBCKT multb4_4 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O 
*.PININFO Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O 
*.PININFO Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O 
*.PININFO Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xmul_150_32 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> UNCONNECTED358 UNCONNECTED357 UNCONNECTED356 UNCONNECTED355 
+ UNCONNECTED354 UNCONNECTED353 Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ UNCONNECTED352 UNCONNECTED351 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1450_3
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1469_1
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1469_1 A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg828 n_11 A<10> n_5 n_92 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg821 n_27 n_41 n_63 Z<12> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg822 n_42 n_39 n_61 Z<11> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg823 n_40 n_37 n_59 Z<10> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg824 n_38 n_35 n_57 Z<9> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg825 n_36 n_33 n_55 Z<8> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg826 n_34 n_28 n_53 Z<7> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg827 n_51 n_29 n_25 Z<6> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg792 n_5 A<10> n_11 n_23 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg760 n_27 n_41 n_63 n_65 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg762 n_42 n_39 n_61 n_63 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg764 n_40 n_37 n_59 n_61 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg766 n_38 n_35 n_57 n_59 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg768 n_36 n_33 n_55 n_57 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg770 n_34 n_28 n_53 n_55 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg772 n_29 n_25 n_51 n_53 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg753 n_72 n_8 n_11 Z<21> inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg797 A<4> n_6 n_19 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2 n_21 n_72 Z<15> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg810 A<10> A<9> n_8 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg795 n_11 n_8 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg819 A<9> n_5 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg820 A<7> n_5 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg818 A<4> n_6 n_2 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg805 A<10> A<9> n_11 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg757 n_67 n_69 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg756 n_68 Z<13> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg773 n_50 Z<5> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg787 n_31 Z<4> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg817 A<8> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg815 A<3> n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg790 n_1 A<7> n_21 n_26 n_27 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg755 n_23 A<9> n_69 n_72 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg758 n_26 n_92 n_65 n_67 n_68 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg791 A<0> n_6 A<2> n_25 n_24 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg774 n_24 n_9 n_30 n_51 n_50 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg788 A<1> A<0> n_18 n_30 n_31 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg782 n_0 A<6> n_15 n_41 n_42 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg783 n_10 A<5> n_17 n_39 n_40 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg784 n_12 A<4> n_14 n_37 n_38 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg785 n_7 A<3> n_16 n_35 n_36 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg786 n_2 A<2> n_13 n_33 n_34 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg789 A<1> A<3> n_19 n_28 n_29 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg798 A<2> A<1> n_18 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg801 A<9> A<8> n_15 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg799 A<8> A<7> n_17 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg802 A<7> A<6> n_14 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg800 A<6> A<5> n_16 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg803 A<5> A<4> n_13 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg807 A<1> A<2> n_9 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg806 A<7> A<6> n_10 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg804 A<6> A<5> n_12 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg811 A<5> A<4> n_7 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb6_2
* View Name:    schematic
************************************************************************

.SUBCKT multb6_2 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O 
*.PININFO Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O 
*.PININFO Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O 
*.PININFO Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xmul_167_32 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> Out1<19> UNCONNECTED374 UNCONNECTED373 UNCONNECTED372 
+ UNCONNECTED371 UNCONNECTED370 Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> UNCONNECTED369 
+ UNCONNECTED368 UNCONNECTED367 multb6_mul_temp<0> inh_ground_gnd 
+ inh_power_vdd5 / mult_signed_const_1469_1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_signed_2
* View Name:    schematic
************************************************************************

.SUBCKT add_signed_2 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> 
+ A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> B<21> 
+ B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> B<8> 
+ B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> 
+ Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> 
+ Z<1> Z<0> p p1 inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I p:I p1:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg506 n_42 n_0 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg529 B<20> A<14> n_0 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg508 n_40 n_0 Z<20> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg507 B<20> A<14> n_40 n_42 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
XFE_PHC2933_n_21 n_21 FE_PHN2933_n_21 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2928_sumb10_1_out1_11_ B<11> FE_PHN2928_sumb10_1_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3070_n_23 n_23 FE_PHN3070_n_23 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3066_sumb10_1_out1_12_ B<12> FE_PHN3066_sumb10_1_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3504_FIR_out_2__13_ FE_PHN3054_FIR_out_2__13_ FE_PHN3504_FIR_out_2__13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3062_FIR_out_2__15_ FE_PHN2909_FIR_out_2__15_ FE_PHN3062_FIR_out_2__15_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2909_FIR_out_2__15_ FE_PHN3151_FIR_out_2__15_ Z<15> inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2929_n_11 n_11 FE_PHN2929_n_11 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3478_FIR_out_2__13_ FE_PHN3493_FIR_out_2__13_ FE_PHN3478_FIR_out_2__13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3464_FIR_out_2__13_ FE_PHN3478_FIR_out_2__13_ FE_PHN3464_FIR_out_2__13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3442_FIR_out_2__13_ FE_PHN3464_FIR_out_2__13_ FE_PHN3442_FIR_out_2__13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3419_FIR_out_2__13_ FE_PHN3442_FIR_out_2__13_ FE_PHN3419_FIR_out_2__13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3385_FIR_out_2__13_ FE_PHN3419_FIR_out_2__13_ FE_PHN3385_FIR_out_2__13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3348_FIR_out_2__13_ FE_PHN3385_FIR_out_2__13_ FE_PHN3348_FIR_out_2__13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3245_FIR_out_2__13_ FE_PHN3348_FIR_out_2__13_ FE_PHN3245_FIR_out_2__13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3157_FIR_out_2__13_ FE_PHN3245_FIR_out_2__13_ FE_PHN3157_FIR_out_2__13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2917_FIR_out_2__13_ FE_PHN3157_FIR_out_2__13_ Z<13> inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3493_FIR_out_2__13_ FE_PHN3504_FIR_out_2__13_ FE_PHN3493_FIR_out_2__13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
Xg522 B<6> A<6> FE_PHN2929_n_11 n_13 Z<6> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg521 B<7> A<7> n_13 n_15 FE_PHN513_FIR_out_2__7_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg519 B<9> A<9> n_17 n_19 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg518 B<10> A<10> n_19 n_21 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg520 B<8> A<8> n_15 n_17 FE_PHN510_FIR_out_2__8_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg516 FE_PHN3066_sumb10_1_out1_12_ A<12> FE_PHN3070_n_23 n_25 Z<12> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg517 FE_PHN2928_sumb10_1_out1_11_ A<11> FE_PHN2933_n_21 n_23 Z<11> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg514 B<14> p n_27 n_29 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg515 B<13> A<13> n_25 n_27 FE_PHN2917_FIR_out_2__13_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg512 B<16> p1 n_31 n_33 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg511 B<17> p1 n_33 n_35 Z<17> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg510 B<18> p n_35 n_37 Z<18> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg509 B<19> p n_37 n_40 Z<19> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg513 B<15> p n_29 n_31 FE_PHN2909_FIR_out_2__15_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg527 n_1 A<1> B<1> n_3 Z<1> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg526 n_3 A<2> B<2> n_5 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg525 n_5 A<3> B<3> n_7 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg524 n_7 A<4> B<4> n_9 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg523 n_9 A<5> B<5> n_11 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg528 B<0> A<0> n_1 Z<0> inh_ground_gnd inh_power_vdd5 / HA_5VX1
XFE_PHC3216_FIR_out_2__15_ FE_PHN3216_FIR_out_2__15_ FE_PHN3151_FIR_out_2__15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3054_FIR_out_2__13_ FE_PHN2917_FIR_out_2__13_ FE_PHN3671_FIR_out_2__13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3151_FIR_out_2__15_ FE_PHN3062_FIR_out_2__15_ FE_PHN3216_FIR_out_2__15_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3671_FIR_out_2__13_ FE_PHN3671_FIR_out_2__13_ FE_PHN3054_FIR_out_2__13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC513_FIR_out_2__7_ FE_PHN513_FIR_out_2__7_ Z<7> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC510_FIR_out_2__8_ FE_PHN510_FIR_out_2__8_ Z<8> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb12_2
* View Name:    schematic
************************************************************************

.SUBCKT sumb12_2 In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> 
+ In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> 
+ In1<4> In1<3> In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> 
+ In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> 
+ In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> p p1 inh_ground_gnd inh_power_vdd5
*.PININFO In1<21>:I In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I 
*.PININFO In1<15>:I In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I 
*.PININFO In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I 
*.PININFO In1<1>:I In1<0>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I 
*.PININFO In2<16>:I In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I 
*.PININFO In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I 
*.PININFO In2<3>:I In2<2>:I In2<1>:I In2<0>:I p:I p1:I Out1<21>:O Out1<20>:O 
*.PININFO Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O 
*.PININFO Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O 
*.PININFO Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O 
*.PININFO Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xadd_185_21 UNCONNECTED_HIER_Z824 UNCONNECTED_HIER_Z823 UNCONNECTED_HIER_Z822 
+ UNCONNECTED_HIER_Z821 UNCONNECTED_HIER_Z820 UNCONNECTED_HIER_Z819 
+ UNCONNECTED_HIER_Z818 In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> 
+ In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ UNCONNECTED_HIER_Z825 In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> p p1 inh_ground_gnd inh_power_vdd5 / add_signed_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb0_4
* View Name:    schematic
************************************************************************

.SUBCKT multb0_4 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg872 n_37 n_10 n_9 n_40 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg875 n_33 n_14 n_15 n_37 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg881 n_29 n_7 n_31 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg902 In1<5> In1<2> n_8 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg903 In1<4> In1<1> n_7 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg901 In1<8> In1<5> n_9 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg899 In1<10> In1<7> n_11 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg895 In1<7> In1<4> n_15 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg878 n_32 n_28 n_34 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg880 n_29 n_12 n_32 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg898 In1<5> In1<2> n_12 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg906 In1<4> In1<1> n_4 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg900 In1<8> In1<5> n_10 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg897 In1<10> In1<7> n_13 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg896 In1<7> In1<4> n_14 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg909 In1<10> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg864 n_48 Out1<13> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg863 n_49 Out1<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg885 n_25 n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg870 n_41 Out1<9> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg908 In1<6> n_2 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg907 In1<9> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg886 In1<10> In1<8> n_25 n_26 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg887 In1<0> In1<3> n_24 Out1<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg892 n_5 n_6 n_18 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg890 n_10 n_9 n_20 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg891 n_14 n_15 n_19 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg888 n_13 n_11 n_22 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg904 In1<3> n_2 n_6 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg883 n_4 n_24 n_29 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg894 In1<8> In1<7> In1<10> n_16 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg884 n_7 n_8 n_12 n_28 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg905 In1<6> In1<3> n_5 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
Xg879 n_28 n_6 n_5 n_32 n_33 inh_ground_gnd inh_power_vdd5 / AN211_5VX1
Xg866 n_45 n_26 Out1<11> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg874 n_34 n_18 Out1<6> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg877 n_31 n_21 Out1<5> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg882 n_17 n_24 Out1<4> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg873 n_37 n_20 Out1<8> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg876 n_33 n_19 Out1<7> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg869 n_42 n_22 Out1<10> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg889 n_8 n_12 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg893 n_7 n_4 n_17 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg865 n_1 n_3 n_46 n_48 n_49 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg871 n_2 n_3 n_40 n_42 n_41 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg868 n_42 n_13 n_11 n_45 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg867 n_16 n_42 n_11 n_27 n_46 inh_ground_gnd inh_power_vdd5 / OA211_5VX1
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    DFRQ_5VX2
* View Name:    cmos_sch
************************************************************************

.SUBCKT DFRQ_5VX2 C D Q inh_ground_gnd inh_power_vdd5
*.PININFO C:I D:I Q:O inh_ground_gnd:B inh_power_vdd5:B
MM18 MQIB CIB net124 inh_ground_gnd NE5 W=700n L=500n M=1.0 AD=3.36e-13 
+ AS=3.36e-13 PD=2.36e-06 PS=2.36e-06 NRD=0.385714 NRS=0.385714
MM17 MQI MQIB inh_ground_gnd inh_ground_gnd NE5 W=660.0n L=500n M=1.0 
+ AD=3.168e-13 AS=3.168e-13 PD=2.28e-06 PS=2.28e-06 NRD=0.409091 NRS=0.409091
MM15 net124 D inh_ground_gnd inh_ground_gnd NE5 W=700n L=500n M=1.0 
+ AD=3.36e-13 AS=3.36e-13 PD=2.36e-06 PS=2.36e-06 NRD=0.385714 NRS=0.385714
MM46 SQIB CI net132 inh_ground_gnd NE5 W=720.0n L=500n M=1.0 AD=3.456e-13 
+ AS=3.456e-13 PD=2.4e-06 PS=2.4e-06 NRD=0.375 NRS=0.375
MM19 MQIB CI net120 inh_ground_gnd NE5 W=420.0n L=500n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM51 SQIB CIB net140 inh_ground_gnd NE5 W=420.0n L=500n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM50 net140 net142 inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM49 net142 SQIB inh_ground_gnd inh_ground_gnd NE5 W=660.0n L=500n M=1.0 
+ AD=3.168e-13 AS=3.168e-13 PD=2.28e-06 PS=2.28e-06 NRD=0.409091 NRS=0.409091
MM47 net132 MQI inh_ground_gnd inh_ground_gnd NE5 W=720.0n L=500n M=1.0 
+ AD=3.456e-13 AS=3.456e-13 PD=2.4e-06 PS=2.4e-06 NRD=0.375 NRS=0.375
MM61 net120 MQI inh_ground_gnd inh_ground_gnd NE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM24 MQIB CI net162 inh_power_vdd5 PE5 W=1.1u L=500n M=1.0 AD=5.28e-13 
+ AS=5.28e-13 PD=3.16e-06 PS=3.16e-06 NRD=0.245455 NRS=0.245455
MM56 MQI MQIB inh_power_vdd5 inh_power_vdd5 PE5 W=1u L=500n M=1.0 AD=4.8e-13 
+ AS=4.8e-13 PD=2.96e-06 PS=2.96e-06 NRD=0.27 NRS=0.27
MM30 net170 MQI inh_power_vdd5 inh_power_vdd5 PE5 W=1.15u L=500n M=1.0 
+ AD=5.52e-13 AS=5.52e-13 PD=3.26e-06 PS=3.26e-06 NRD=0.234783 NRS=0.234783
MM23 net162 D inh_power_vdd5 inh_power_vdd5 PE5 W=1.1u L=500n M=1.0 
+ AD=5.28e-13 AS=5.28e-13 PD=3.16e-06 PS=3.16e-06 NRD=0.245455 NRS=0.245455
MM59 net142 SQIB inh_power_vdd5 inh_power_vdd5 PE5 W=1u L=500n M=1.0 
+ AD=4.8e-13 AS=4.8e-13 PD=2.96e-06 PS=2.96e-06 NRD=0.27 NRS=0.27
MM36 net166 net142 inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM35 SQIB CI net166 inh_power_vdd5 PE5 W=420.0n L=500n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM34 MQIB CIB net174 inh_power_vdd5 PE5 W=420.0n L=500n M=1.0 AD=2.016e-13 
+ AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
MM33 SQIB CIB net170 inh_power_vdd5 PE5 W=1.15u L=500n M=1.0 AD=5.52e-13 
+ AS=5.52e-13 PD=3.26e-06 PS=3.26e-06 NRD=0.234783 NRS=0.234783
MM28 net174 MQI inh_power_vdd5 inh_power_vdd5 PE5 W=420.0n L=500n M=1.0 
+ AD=2.016e-13 AS=2.016e-13 PD=1.8e-06 PS=1.8e-06 NRD=0.642857 NRS=0.642857
Xin_3<0> SQIB Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xin_3<1> SQIB Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xin_2 CIB CI inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=720.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
Xin_1 C CIB inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=720.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1450_4
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1450_4 A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg576 n_3 n_4 n_8 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg579 A<9> A<8> n_5 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg577 n_2 n_5 n_7 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg571 n_7 A<5> n_15 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg550 n_49 n_8 Z<15> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg552 n_47 n_7 Z<14> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg580 A<10> A<9> n_4 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg581 A<10> A<9> n_3 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg582 A<9> A<8> n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2 n_44 A<8> A<10> Z<13> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg572 n_3 n_1 n_4 n_14 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg551 n_47 n_2 n_5 n_49 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg573 A<8> A<9> A<5> n_13 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg553 A<8> A<10> n_45 n_47 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg583 A<6> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg555 n_44 n_45 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg556 n_14 A<7> n_41 n_44 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg557 n_16 n_13 n_39 n_41 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg569 A<8> A<4> A<7> n_17 n_18 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg558 n_15 n_17 n_37 n_39 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg559 n_18 n_25 n_35 n_37 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg565 A<6> A<7> A<3> n_25 n_26 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg560 n_26 n_19 n_33 n_35 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg568 A<5> A<6> A<2> n_19 n_20 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg561 n_20 n_23 n_31 n_33 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg566 A<4> A<1> A<5> n_23 n_24 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg562 n_24 n_11 n_29 n_31 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg564 A<2> A<3> n_21 n_27 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg567 A<1> A<2> n_9 n_21 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg563 n_12 A<3> n_27 n_29 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg574 A<4> A<0> n_11 n_12 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg575 A<0> A<1> n_9 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg570 A<6> n_8 n_16 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb4_5
* View Name:    schematic
************************************************************************

.SUBCKT multb4_5 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O 
*.PININFO Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O 
*.PININFO Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O 
*.PININFO Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xmul_150_32 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> UNCONNECTED366 UNCONNECTED365 UNCONNECTED364 UNCONNECTED363 
+ UNCONNECTED362 UNCONNECTED361 Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ UNCONNECTED360 UNCONNECTED359 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1450_4
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_260_12
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_260_12 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> 
+ A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> 
+ Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> 
+ Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg423 n_33 n_1 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg441 B<17> A<16> n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg425 n_31 n_1 Z<17> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg424 B<17> A<16> n_31 n_33 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg439 n_2 A<3> B<3> n_4 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg438 n_4 A<4> B<4> n_6 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg437 B<5> A<5> n_6 n_8 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg436 B<6> A<6> n_8 n_10 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg435 B<7> A<7> n_10 n_12 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg434 B<8> A<8> n_12 n_14 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg432 B<10> A<10> n_16 n_18 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg431 B<11> A<11> n_18 n_20 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg430 B<12> A<12> n_20 n_22 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg429 B<13> A<13> n_22 n_24 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg428 B<14> A<14> n_24 n_26 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg427 B<15> A<15> n_26 n_28 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg426 B<16> A<16> n_28 n_31 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg433 B<9> A<9> n_14 n_16 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg440 B<2> A<2> n_2 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb6_2
* View Name:    schematic
************************************************************************

.SUBCKT sumb6_2 In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> 
+ In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I In1<14>:I 
*.PININFO In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I 
*.PININFO In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I 
*.PININFO In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_146_30 UNCONNECTED_HIER_Z859 UNCONNECTED_HIER_Z858 UNCONNECTED_HIER_Z857 
+ UNCONNECTED_HIER_Z856 UNCONNECTED_HIER_Z855 In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> UNCONNECTED_HIER_Z854 UNCONNECTED_HIER_Z853 UNCONNECTED_HIER_Z865 
+ UNCONNECTED_HIER_Z864 UNCONNECTED_HIER_Z863 UNCONNECTED_HIER_Z862 In2<17> 
+ In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> 
+ In2<6> In2<5> In2<4> In2<3> In2<2> UNCONNECTED_HIER_Z861 
+ UNCONNECTED_HIER_Z860 Out1<21> UNCONNECTED392 UNCONNECTED391 UNCONNECTED390 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ UNCONNECTED389 UNCONNECTED388 inh_ground_gnd inh_power_vdd5 / 
+ add_unsigned_260_12
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_260_11
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_260_11 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> 
+ A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> 
+ Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> 
+ Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg426 n_33 n_1 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg444 B<16> A<16> n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg428 n_31 n_1 Z<16> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg427 B<16> A<16> n_31 n_33 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg442 n_2 A<2> B<2> n_4 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg441 B<3> A<3> n_4 n_6 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg440 n_6 A<4> B<4> n_8 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg439 B<5> A<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg438 B<6> A<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg437 B<7> A<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg435 B<9> A<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg434 B<10> A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg433 B<11> A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg432 B<12> A<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg431 B<13> A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg430 B<14> A<14> n_26 n_28 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg429 B<15> A<15> n_28 n_31 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg436 B<8> A<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg443 B<1> A<1> n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb4_2
* View Name:    schematic
************************************************************************

.SUBCKT sumb4_2 In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> 
+ In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I 
*.PININFO In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I 
*.PININFO In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I 
*.PININFO In1<0>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_133_29 UNCONNECTED_HIER_Z846 UNCONNECTED_HIER_Z845 UNCONNECTED_HIER_Z844 
+ UNCONNECTED_HIER_Z843 UNCONNECTED_HIER_Z842 In1<15> In1<14> In1<13> In1<12> 
+ In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> UNCONNECTED_HIER_Z841 UNCONNECTED_HIER_Z852 
+ UNCONNECTED_HIER_Z851 UNCONNECTED_HIER_Z850 UNCONNECTED_HIER_Z849 
+ UNCONNECTED_HIER_Z848 In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> 
+ In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> 
+ UNCONNECTED_HIER_Z847 Out1<21> UNCONNECTED387 UNCONNECTED386 UNCONNECTED385 
+ UNCONNECTED384 Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> UNCONNECTED383 inh_ground_gnd inh_power_vdd5 / add_unsigned_260_11
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_260_4752
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_260_4752 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> 
+ A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> 
+ Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> 
+ Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg415 n_31 n_1 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg432 A<15> B<14> n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg417 n_29 n_1 Z<15> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg416 A<15> B<14> n_29 n_31 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg430 B<2> A<2> n_2 n_4 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg429 A<3> B<3> n_4 n_6 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg428 n_6 B<4> A<4> n_8 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg427 A<5> B<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg426 A<6> B<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg424 A<8> B<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg423 A<9> B<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg422 A<10> B<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg421 A<11> B<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg420 A<12> B<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg419 A<13> B<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg418 A<14> B<14> n_26 n_29 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg425 A<7> B<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg431 B<1> A<1> n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb2_2
* View Name:    schematic
************************************************************************

.SUBCKT sumb2_2 In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> 
+ In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I 
*.PININFO In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I 
*.PININFO In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I 
*.PININFO In1<0>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_120_29 UNCONNECTED_HIER_Z832 UNCONNECTED_HIER_Z831 UNCONNECTED_HIER_Z830 
+ UNCONNECTED_HIER_Z829 UNCONNECTED_HIER_Z828 UNCONNECTED_HIER_Z827 In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> UNCONNECTED_HIER_Z826 UNCONNECTED_HIER_Z840 
+ UNCONNECTED_HIER_Z839 UNCONNECTED_HIER_Z838 UNCONNECTED_HIER_Z837 
+ UNCONNECTED_HIER_Z836 UNCONNECTED_HIER_Z835 UNCONNECTED_HIER_Z834 In2<14> 
+ In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> 
+ In2<3> In2<2> In2<1> UNCONNECTED_HIER_Z833 Out1<21> UNCONNECTED382 
+ UNCONNECTED381 UNCONNECTED380 UNCONNECTED379 UNCONNECTED378 Out1<15> 
+ Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> 
+ Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> UNCONNECTED377 inh_ground_gnd 
+ inh_power_vdd5 / add_unsigned_260_4752
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_260_14
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_260_14 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> 
+ A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> 
+ Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> 
+ Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg471 n_39 n_1 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg492 B<19> A<15> n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg473 n_37 n_1 Z<19> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg472 B<19> A<15> n_37 n_39 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg490 n_2 A<2> B<2> n_4 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg489 n_4 A<3> B<3> n_6 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg488 n_6 A<4> B<4> n_8 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg487 B<5> A<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg485 B<7> A<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg484 B<8> A<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg483 B<9> A<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg482 B<10> A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg486 B<6> A<6> n_10 n_12 FE_PHN2926_sumb10_1_out1_6_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg480 B<12> A<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg479 B<13> A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg478 B<14> A<14> n_26 n_28 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg477 B<15> A<15> n_28 n_30 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg476 B<16> A<15> n_30 n_32 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg475 B<17> A<15> n_32 n_34 Z<17> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg474 B<18> A<15> n_34 n_37 Z<18> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg481 B<11> A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
XFE_PHC2926_sumb10_1_out1_6_ FE_PHN2926_sumb10_1_out1_6_ Z<6> inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
Xg491 B<1> A<1> n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb10_2
* View Name:    schematic
************************************************************************

.SUBCKT sumb10_2 In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> 
+ In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I 
*.PININFO In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I 
*.PININFO In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I 
*.PININFO In1<0>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_172_29 UNCONNECTED_HIER_Z814 UNCONNECTED_HIER_Z813 UNCONNECTED_HIER_Z812 
+ UNCONNECTED_HIER_Z811 UNCONNECTED_HIER_Z810 UNCONNECTED_HIER_Z809 In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> UNCONNECTED_HIER_Z808 UNCONNECTED_HIER_Z817 
+ UNCONNECTED_HIER_Z816 In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> 
+ In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> 
+ In2<3> In2<2> In2<1> UNCONNECTED_HIER_Z815 Out1<21> UNCONNECTED376 Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> UNCONNECTED375 inh_ground_gnd inh_power_vdd5 / add_unsigned_260_14
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_260_13
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_260_13 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> 
+ A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> 
+ Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> 
+ Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg456 n_37 n_1 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg476 B<18> A<16> n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg458 n_35 n_1 Z<18> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg457 B<18> A<16> n_35 n_37 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg473 n_4 A<3> B<3> n_6 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg472 n_6 A<4> B<4> n_8 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg471 B<5> A<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg470 B<6> A<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg469 B<7> A<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg468 B<8> A<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg467 B<9> A<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg474 n_2 A<2> B<2> n_4 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg465 B<11> A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg464 B<12> A<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg463 B<13> A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg462 B<14> A<14> n_26 n_28 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg461 B<15> A<15> n_28 n_30 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg460 B<16> A<16> n_30 n_32 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg459 B<17> A<16> n_32 n_35 Z<17> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg466 B<10> A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg475 B<1> A<1> n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb8_2
* View Name:    schematic
************************************************************************

.SUBCKT sumb8_2 In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> 
+ In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I 
*.PININFO In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I 
*.PININFO In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I 
*.PININFO In1<0>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_159_29 UNCONNECTED_HIER_Z871 UNCONNECTED_HIER_Z870 UNCONNECTED_HIER_Z869 
+ UNCONNECTED_HIER_Z868 UNCONNECTED_HIER_Z867 In1<15> In1<14> In1<13> In1<12> 
+ In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> UNCONNECTED_HIER_Z866 UNCONNECTED_HIER_Z875 
+ UNCONNECTED_HIER_Z874 UNCONNECTED_HIER_Z873 In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> UNCONNECTED_HIER_Z872 Out1<21> UNCONNECTED395 
+ UNCONNECTED394 Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> 
+ Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> 
+ Out1<3> Out1<2> Out1<1> UNCONNECTED393 inh_ground_gnd inh_power_vdd5 / 
+ add_unsigned_260_13
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    FIR_section_2
* View Name:    schematic
************************************************************************

.SUBCKT FIR_section_2 In[0]<10> In[0]<9> In[0]<8> In[0]<7> In[0]<6> In[0]<5> 
+ In[0]<4> In[0]<3> In[0]<2> In[0]<1> In[0]<0> In[1]<10> In[1]<9> In[1]<8> 
+ In[1]<7> In[1]<6> In[1]<5> In[1]<4> In[1]<3> In[1]<2> In[1]<1> In[1]<0> 
+ In[2]<10> In[2]<9> In[2]<8> In[2]<7> In[2]<6> In[2]<5> In[2]<4> In[2]<3> 
+ In[2]<2> In[2]<1> In[2]<0> Out<21> Out<20> Out<19> Out<18> Out<17> Out<16> 
+ Out<15> Out<14> Out<13> Out<12> Out<11> Out<10> Out<9> Out<8> Out<7> Out<6> 
+ Out<5> Out<4> Out<3> Out<2> Out<1> Out<0> clk clk_div_3__L5_N21 
+ clk_div_3__L5_N22 clk_div_3__L5_N23 clk_div_3__L5_N24 clk_div_3__L5_N30 
+ clk_div_3__L5_N31 clk_div_3__L5_N39 clk_div_3__L5_N40 clk_div_3__L5_N127 
+ clk_div_3__L5_N128 clk_div_3__L5_N129 clk_div_3__L5_N130 clk_div_3__L5_N131 
+ clk_div_3__L5_N133 clk_div_3__L5_N134 clk_div_3__L5_N135 clk_div_3__L5_N137 
+ clk_div_3__L5_N138 clk_div_3__L5_N139 clk_div_3__L5_N140 clk_div_3__L5_N143 
+ clk_div_3__L5_N146 clk_div_3__L5_N147 p p1 p2 p3 reset inh_ground_gnd 
+ inh_power_vdd5
*.PININFO In[0]<10>:I In[0]<9>:I In[0]<8>:I In[0]<7>:I In[0]<6>:I In[0]<5>:I 
*.PININFO In[0]<4>:I In[0]<3>:I In[0]<2>:I In[0]<1>:I In[0]<0>:I In[1]<10>:I 
*.PININFO In[1]<9>:I In[1]<8>:I In[1]<7>:I In[1]<6>:I In[1]<5>:I In[1]<4>:I 
*.PININFO In[1]<3>:I In[1]<2>:I In[1]<1>:I In[1]<0>:I In[2]<10>:I In[2]<9>:I 
*.PININFO In[2]<8>:I In[2]<7>:I In[2]<6>:I In[2]<5>:I In[2]<4>:I In[2]<3>:I 
*.PININFO In[2]<2>:I In[2]<1>:I In[2]<0>:I clk:I clk_div_3__L5_N21:I 
*.PININFO clk_div_3__L5_N22:I clk_div_3__L5_N23:I clk_div_3__L5_N24:I 
*.PININFO clk_div_3__L5_N30:I clk_div_3__L5_N31:I clk_div_3__L5_N39:I 
*.PININFO clk_div_3__L5_N40:I clk_div_3__L5_N127:I clk_div_3__L5_N128:I 
*.PININFO clk_div_3__L5_N129:I clk_div_3__L5_N130:I clk_div_3__L5_N131:I 
*.PININFO clk_div_3__L5_N133:I clk_div_3__L5_N134:I clk_div_3__L5_N135:I 
*.PININFO clk_div_3__L5_N137:I clk_div_3__L5_N138:I clk_div_3__L5_N139:I 
*.PININFO clk_div_3__L5_N140:I clk_div_3__L5_N143:I clk_div_3__L5_N146:I 
*.PININFO clk_div_3__L5_N147:I p:I p1:I p2:I p3:I reset:I Out<21>:O Out<20>:O 
*.PININFO Out<19>:O Out<18>:O Out<17>:O Out<16>:O Out<15>:O Out<14>:O 
*.PININFO Out<13>:O Out<12>:O Out<11>:O Out<10>:O Out<9>:O Out<8>:O Out<7>:O 
*.PININFO Out<6>:O Out<5>:O Out<4>:O Out<3>:O Out<2>:O Out<1>:O Out<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
XFE_PHC3014_Delay23_out1_5_ Delay23_out1<5> FE_PHN3014_Delay23_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC247_Delay12_out1_7_ FE_PHN1489_Delay12_out1_7_ 
+ FE_PHN247_Delay12_out1_7_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1489_Delay12_out1_7_ Delay12_out1<7> FE_PHN1489_Delay12_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC255_Delay21_out1_2_ FE_PHN2093_Delay21_out1_2_ 
+ FE_PHN255_Delay21_out1_2_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2093_Delay21_out1_2_ Delay21_out1<2> FE_PHN2093_Delay21_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC258_Delay21_out1_1_ FE_PHN2028_Delay21_out1_1_ 
+ FE_PHN258_Delay21_out1_1_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2028_Delay21_out1_1_ Delay21_out1<1> FE_PHN2028_Delay21_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC259_Delay12_out1_8_ FE_PHN1506_Delay12_out1_8_ 
+ FE_PHN259_Delay12_out1_8_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1506_Delay12_out1_8_ Delay12_out1<8> FE_PHN1506_Delay12_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC261_Delay12_out1_5_ FE_PHN1984_Delay12_out1_5_ 
+ FE_PHN261_Delay12_out1_5_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1984_Delay12_out1_5_ Delay12_out1<5> FE_PHN1984_Delay12_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC264_Delay12_out1_6_ FE_PHN1516_Delay12_out1_6_ 
+ FE_PHN264_Delay12_out1_6_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1516_Delay12_out1_6_ Delay12_out1<6> FE_PHN1516_Delay12_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1861_Delay12_out1_4_ Delay12_out1<4> FE_PHN1861_Delay12_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC271_Delay12_out1_4_ FE_PHN1861_Delay12_out1_4_ 
+ FE_PHN271_Delay12_out1_4_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC268_Delay21_out1_3_ FE_PHN2123_Delay21_out1_3_ 
+ FE_PHN268_Delay21_out1_3_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2123_Delay21_out1_3_ Delay21_out1<3> FE_PHN2123_Delay21_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC299_Delay01_out1_6_ FE_PHN2045_Delay01_out1_6_ 
+ FE_PHN299_Delay01_out1_6_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC312_Delay01_out1_9_ FE_PHN1584_Delay01_out1_9_ 
+ FE_PHN312_Delay01_out1_9_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1584_Delay01_out1_9_ Delay01_out1<9> FE_PHN1584_Delay01_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2045_Delay01_out1_6_ Delay01_out1<6> FE_PHN2045_Delay01_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1332_Delay05_out1_1_ FE_PHN2184_Delay05_out1_1_ 
+ FE_PHN1332_Delay05_out1_1_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC275_multb4_1_out1_20_ FE_PHN1517_multb4_1_out1_20_ 
+ FE_PHN275_multb4_1_out1_20_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1517_multb4_1_out1_20_ multb4_1_out1<20> FE_PHN1517_multb4_1_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC285_multb0_1_out1_21_ FE_PHN1768_multb0_1_out1_21_ 
+ FE_PHN285_multb0_1_out1_21_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1768_multb0_1_out1_21_ multb0_1_out1<21> FE_PHN1768_multb0_1_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC291_Delay21_out1_9_ FE_PHN2073_Delay21_out1_9_ 
+ FE_PHN291_Delay21_out1_9_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2073_Delay21_out1_9_ Delay21_out1<9> FE_PHN2073_Delay21_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC292_Delay21_out1_10_ FE_PHN2082_Delay21_out1_10_ 
+ FE_PHN292_Delay21_out1_10_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2082_Delay21_out1_10_ Delay21_out1<10> FE_PHN2082_Delay21_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC300_Delay21_out1_8_ FE_PHN2022_Delay21_out1_8_ 
+ FE_PHN300_Delay21_out1_8_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2022_Delay21_out1_8_ Delay21_out1<8> FE_PHN2022_Delay21_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC301_Delay21_out1_7_ FE_PHN2120_Delay21_out1_7_ 
+ FE_PHN301_Delay21_out1_7_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2120_Delay21_out1_7_ Delay21_out1<7> FE_PHN2120_Delay21_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC304_Delay21_out1_5_ FE_PHN2118_Delay21_out1_5_ 
+ FE_PHN304_Delay21_out1_5_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2118_Delay21_out1_5_ Delay21_out1<5> FE_PHN2118_Delay21_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC306_Delay21_out1_4_ FE_PHN2144_Delay21_out1_4_ 
+ FE_PHN306_Delay21_out1_4_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2144_Delay21_out1_4_ Delay21_out1<4> FE_PHN2144_Delay21_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC308_Delay21_out1_6_ FE_PHN2119_Delay21_out1_6_ 
+ FE_PHN308_Delay21_out1_6_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2119_Delay21_out1_6_ Delay21_out1<6> FE_PHN2119_Delay21_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2609_Delay14_out1_2_ FE_PHN2864_Delay14_out1_2_ 
+ FE_PHN2609_Delay14_out1_2_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2844_Delay14_out1_3_ Delay14_out1<3> FE_PHN2844_Delay14_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2184_Delay05_out1_1_ FE_PHN2675_Delay05_out1_1_ 
+ FE_PHN2184_Delay05_out1_1_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3135_Delay05_out1_4_ FE_PHN3135_Delay05_out1_4_ 
+ FE_PHN3073_Delay05_out1_4_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2864_Delay14_out1_2_ Delay14_out1<2> FE_PHN2864_Delay14_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2678_Delay14_out1_3_ FE_PHN2844_Delay14_out1_3_ 
+ FE_PHN2678_Delay14_out1_3_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC1782_Delay02_out1_4_ FE_PHN420_Delay02_out1_4_ 
+ FE_PHN1782_Delay02_out1_4_ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1807_Delay22_out1_3_ FE_PHN1807_Delay22_out1_3_ Delay22_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3535_Delay05_out1_8_ Delay05_out1<8> FE_PHN3535_Delay05_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1761_Delay11_out1_3_ Delay11_out1<3> FE_PHN1761_Delay11_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1878_Delay02_out1_8_ Delay02_out1<8> FE_PHN1878_Delay02_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1813_Delay13_out1_6_ Delay13_out1<6> FE_PHN1813_Delay13_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC2015_Delay13_out1_4_ Delay13_out1<4> FE_PHN3649_Delay13_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1954_Delay13_out1_5_ Delay13_out1<5> FE_PHN1954_Delay13_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1784_Delay13_out1_8_ Delay13_out1<8> FE_PHN1784_Delay13_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC2044_Delay04_out1_1_ Delay04_out1<1> FE_PHN2044_Delay04_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1743_Delay04_out1_2_ FE_PHN2526_Delay04_out1_2_ 
+ FE_PHN1743_Delay04_out1_2_ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC2526_Delay04_out1_2_ Delay04_out1<2> FE_PHN2526_Delay04_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC2023_Delay04_out1_5_ Delay04_out1<5> FE_PHN2023_Delay04_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1993_Delay04_out1_8_ Delay04_out1<8> FE_PHN3706_Delay04_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1976_Delay04_out1_7_ Delay04_out1<7> FE_PHN1976_Delay04_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3426_Delay05_out1_5_ Delay05_out1<5> FE_PHN3426_Delay05_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1820_n_38 n_38 FE_PHN1820_n_38 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1814_n_42 FE_PHN2499_n_42 FE_PHN1814_n_42 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC1795_n_45 FE_PHN2444_n_45 FE_PHN1795_n_45 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC1848_n_46 n_46 FE_PHN1848_n_46 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1711_Delay02_out1_3_ FE_PHN414_Delay02_out1_3_ 
+ FE_PHN1711_Delay02_out1_3_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2901_Delay05_out1_1_ FE_PHN1332_Delay05_out1_1_ 
+ FE_PHN2901_Delay05_out1_1_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3081_Delay14_out1_5_ Delay14_out1<5> FE_PHN3081_Delay14_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3082_Delay05_out1_6_ Delay05_out1<6> FE_PHN3082_Delay05_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1818_n_86 FE_PHN2480_n_86 FE_PHN1818_n_86 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC1937_n_77 n_77 FE_PHN1937_n_77 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1719_Delay22_out1_2_ Delay22_out1<2> FE_PHN1719_Delay22_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1889_Delay22_out1_7_ Delay22_out1<7> FE_PHN1889_Delay22_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1791_n_68 n_68 FE_PHN1791_n_68 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1809_n_113 FE_PHN2448_n_113 FE_PHN1809_n_113 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC1801_n_120 FE_PHN2482_n_120 FE_PHN1801_n_120 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2927_Delay05_out1_2_ FE_PHN3067_Delay05_out1_2_ Delay05_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1815_n_126 n_126 FE_PHN1815_n_126 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2911_multb0_2_out1_21_ FE_PHN3172_multb0_2_out1_21_ 
+ FE_PHN2911_multb0_2_out1_21_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3076_multb0_2_out1_21_ multb0_2_out1<21> FE_PHN3076_multb0_2_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2934_Delay05_out1_4_ FE_PHN3073_Delay05_out1_4_ 
+ FE_PHN2934_Delay05_out1_4_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2939_Delay14_out1_4_ FE_PHN3086_Delay14_out1_4_ 
+ FE_PHN2939_Delay14_out1_4_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3434_Delay14_out1_4_ FE_PHN3174_Delay14_out1_4_ 
+ FE_PHN3434_Delay14_out1_4_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3174_Delay14_out1_4_ FE_PHN3434_Delay14_out1_4_ 
+ FE_PHN3086_Delay14_out1_4_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3080_Delay05_out1_5_ FE_PHN3426_Delay05_out1_5_ 
+ FE_PHN3080_Delay05_out1_5_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC820_n_37 n_37 FE_PHN820_n_37 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC959_n_38 FE_PHN1820_n_38 FE_PHN959_n_38 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC977_n_65 n_65 FE_PHN977_n_65 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1087_n_39 FE_PHN1871_n_39 FE_PHN1087_n_39 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC420_Delay02_out1_4_ FE_PHN2453_Delay02_out1_4_ Delay02_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC414_Delay02_out1_3_ FE_PHN2471_Delay02_out1_3_ Delay02_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC942_n_48 FE_PHN2016_n_48 FE_PHN942_n_48 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1042_n_50 FE_PHN2092_n_50 FE_PHN1042_n_50 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC57_Delay05_out1_0_ Delay05_out1<0> FE_PHN57_Delay05_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC66_Delay14_out1_0_ Delay14_out1<0> FE_PHN66_Delay14_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC70_Delay23_out1_0_ Delay23_out1<0> FE_PHN70_Delay23_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC102_Delay12_out1_0_ Delay12_out1<0> FE_PHN102_Delay12_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC106_Delay03_out1_0_ Delay03_out1<0> FE_PHN106_Delay03_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC122_Delay03_out1_1_ Delay03_out1<1> FE_PHN122_Delay03_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC129_Delay01_out1_1_ Delay01_out1<1> FE_PHN129_Delay01_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC132_Delay12_out1_1_ Delay12_out1<1> FE_PHN132_Delay12_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC134_Delay03_out1_10_ Delay03_out1<10> FE_PHN134_Delay03_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC138_Delay03_out1_2_ Delay03_out1<2> FE_PHN138_Delay03_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC162_Delay12_out1_2_ Delay12_out1<2> FE_PHN162_Delay12_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC165_Delay12_out1_3_ Delay12_out1<3> FE_PHN165_Delay12_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC169_Delay03_out1_9_ Delay03_out1<9> FE_PHN169_Delay03_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC170_Delay03_out1_8_ Delay03_out1<8> FE_PHN170_Delay03_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC181_Delay21_out1_0_ Delay21_out1<0> FE_PHN181_Delay21_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC192_Delay03_out1_7_ Delay03_out1<7> FE_PHN192_Delay03_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC199_Delay03_out1_6_ Delay03_out1<6> FE_PHN199_Delay03_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC200_Delay03_out1_5_ Delay03_out1<5> FE_PHN200_Delay03_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC211_Delay03_out1_4_ Delay03_out1<4> FE_PHN211_Delay03_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC212_Delay03_out1_3_ Delay03_out1<3> FE_PHN212_Delay03_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC215_Delay01_out1_3_ Delay01_out1<3> FE_PHN215_Delay01_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC231_Delay01_out1_4_ Delay01_out1<4> FE_PHN231_Delay01_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC239_Delay12_out1_9_ Delay12_out1<9> FE_PHN239_Delay12_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC243_Delay01_out1_2_ Delay01_out1<2> FE_PHN243_Delay01_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC315_Delay01_out1_8_ Delay01_out1<8> FE_PHN315_Delay01_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC318_Delay01_out1_5_ Delay01_out1<5> FE_PHN318_Delay01_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC322_Delay01_out1_7_ Delay01_out1<7> FE_PHN322_Delay01_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2151_Delay14_out1_1_ Delay14_out1<1> FE_PHN2151_Delay14_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2163_Delay23_out1_1_ Delay23_out1<1> FE_PHN2163_Delay23_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2168_Delay23_out1_2_ Delay23_out1<2> FE_PHN2168_Delay23_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2169_Delay23_out1_3_ Delay23_out1<3> FE_PHN2169_Delay23_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2847_Delay23_out1_4_ Delay23_out1<4> FE_PHN2847_Delay23_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC172_sumb2_1_out1_0_ sumb2_1_out1<0> FE_PHN172_sumb2_1_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC860_n_35 n_35 FE_PHN860_n_35 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1054_n_36 n_36 FE_PHN1054_n_36 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC447_Delay11_out1_4_ Delay11_out1<4> FE_PHN447_Delay11_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC424_Delay11_out1_7_ Delay11_out1<7> FE_PHN424_Delay11_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC486_Delay11_out1_10_ Delay11_out1<10> FE_PHN486_Delay11_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1062_n_66 FE_PHN1994_n_66 FE_PHN1062_n_66 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC1104_n_67 FE_PHN1961_n_67 FE_PHN1104_n_67 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC890_n_72 FE_PHN1996_n_72 FE_PHN890_n_72 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1115_n_71 FE_PHN1980_n_71 FE_PHN1115_n_71 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC894_n_75 FE_PHN3603_n_75 FE_PHN894_n_75 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC957_n_77 FE_PHN2416_n_77 FE_PHN957_n_77 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC915_n_98 FE_PHN2043_n_98 FE_PHN915_n_98 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC923_n_80 FE_PHN2036_n_80 FE_PHN923_n_80 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC409_Delay22_out1_2_ FE_PHN2497_Delay22_out1_2_ 
+ FE_PHN409_Delay22_out1_2_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC982_n_97 n_97 FE_PHN982_n_97 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC980_n_83 FE_PHN1957_n_83 FE_PHN980_n_83 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1048_n_74 FE_PHN1921_n_74 FE_PHN1048_n_74 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC926_n_79 n_79 FE_PHN926_n_79 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1064_n_69 n_69 FE_PHN1064_n_69 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC994_n_76 n_76 FE_PHN994_n_76 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC405_Delay13_out1_9_ Delay13_out1<9> FE_PHN405_Delay13_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC863_n_115 n_115 FE_PHN863_n_115 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1114_n_73 n_73 FE_PHN1114_n_73 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1061_n_70 n_70 FE_PHN1061_n_70 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC427_Delay22_out1_8_ Delay22_out1<8> FE_PHN427_Delay22_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1037_n_78 n_78 FE_PHN1037_n_78 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1111_n_82 n_82 FE_PHN1111_n_82 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC954_n_111 FE_PHN2124_n_111 FE_PHN954_n_111 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC811_n_100 n_100 FE_PHN811_n_100 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC884_n_117 FE_PHN2133_n_117 FE_PHN884_n_117 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC985_n_116 n_116 FE_PHN985_n_116 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC402_Delay13_out1_7_ Delay13_out1<7> FE_PHN402_Delay13_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC850_n_114 n_114 FE_PHN850_n_114 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC865_n_110 n_110 FE_PHN865_n_110 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1023_n_99 n_99 FE_PHN1023_n_99 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1049_n_119 n_119 FE_PHN1049_n_119 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC442_Delay04_out1_10_ Delay04_out1<10> FE_PHN442_Delay04_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC851_n_121 n_121 FE_PHN851_n_121 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC792_n_131 n_131 FE_PHN792_n_131 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC400_Delay04_out1_1_ FE_PHN2044_Delay04_out1_1_ 
+ FE_PHN400_Delay04_out1_1_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC406_Delay04_out1_0_ FE_PHN3631_Delay04_out1_0_ 
+ FE_PHN406_Delay04_out1_0_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC3121_Delay05_out1_2_ FE_PHN3121_Delay05_out1_2_ 
+ FE_PHN3067_Delay05_out1_2_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC390_Delay04_out1_2_ FE_PHN1743_Delay04_out1_2_ 
+ FE_PHN390_Delay04_out1_2_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC419_Delay04_out1_9_ Delay04_out1<9> FE_PHN419_Delay04_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC888_n_122 n_122 FE_PHN888_n_122 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC852_n_128 n_128 FE_PHN852_n_128 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC808_n_125 n_125 FE_PHN808_n_125 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC817_n_124 n_124 FE_PHN817_n_124 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2807_Delay05_out1_3_ Delay05_out1<3> FE_PHN2807_Delay05_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1518_Delay11_out1_10_ FE_PHN1518_Delay11_out1_10_ Delay11_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1580_Delay11_out1_6_ Delay11_out1<6> FE_PHN1580_Delay11_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1567_Delay11_out1_9_ Delay11_out1<9> FE_PHN1567_Delay11_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1871_n_39 n_39 FE_PHN1871_n_39 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2721_Delay05_out1_2_ Delay05_out1<2> FE_PHN2721_Delay05_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1565_Delay11_out1_5_ Delay11_out1<5> FE_PHN1565_Delay11_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1725_n_52 n_52 FE_PHN1725_n_52 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1727_n_40 n_40 FE_PHN1727_n_40 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1559_Delay02_out1_9_ Delay02_out1<9> FE_PHN1559_Delay02_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1590_Delay22_out1_9_ Delay22_out1<9> FE_PHN1590_Delay22_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1553_Delay02_out1_10_ Delay02_out1<10> FE_PHN1553_Delay02_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1722_n_118 n_118 FE_PHN1722_n_118 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1562_Delay13_out1_10_ Delay13_out1<10> FE_PHN1562_Delay13_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1586_Delay22_out1_10_ Delay22_out1<10> FE_PHN1586_Delay22_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1790_Delay02_out1_7_ Delay02_out1<7> FE_PHN1790_Delay02_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1714_n_130 n_130 FE_PHN1714_n_130 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2734_multb0_2_out1_21_ FE_PHN2911_multb0_2_out1_21_ 
+ FE_PHN2734_multb0_2_out1_21_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2675_Delay05_out1_1_ Delay05_out1<1> FE_PHN2675_Delay05_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2717_Delay05_out1_3_ FE_PHN2807_Delay05_out1_3_ 
+ FE_PHN2717_Delay05_out1_3_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3067_Delay05_out1_2_ FE_PHN2927_Delay05_out1_2_ 
+ FE_PHN3121_Delay05_out1_2_ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3172_multb0_2_out1_21_ FE_PHN3076_multb0_2_out1_21_ 
+ FE_PHN3172_multb0_2_out1_21_ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3073_Delay05_out1_4_ Delay05_out1<4> FE_PHN3135_Delay05_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3086_Delay14_out1_4_ Delay14_out1<4> FE_PHN3174_Delay14_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
Xu_multb2_1 FE_PHN292_Delay21_out1_10_ FE_PHN291_Delay21_out1_9_ 
+ FE_PHN300_Delay21_out1_8_ FE_PHN301_Delay21_out1_7_ 
+ FE_PHN308_Delay21_out1_6_ FE_PHN304_Delay21_out1_5_ 
+ FE_PHN306_Delay21_out1_4_ FE_PHN268_Delay21_out1_3_ 
+ FE_PHN255_Delay21_out1_2_ FE_PHN258_Delay21_out1_1_ 
+ FE_PHN181_Delay21_out1_0_ vdd5! vdd5! vdd5! vdd5! vdd5! vdd5! vdd5! 
+ UNCONNECTED_HIER_Z898 vdd5! UNCONNECTED_HIER_Z897 vdd5! 
+ UNCONNECTED_HIER_Z896 multb2_1_out1<20> UNCONNECTED425 UNCONNECTED424 
+ UNCONNECTED423 UNCONNECTED422 UNCONNECTED421 UNCONNECTED420 
+ multb2_1_out1<13> multb2_1_out1<12> multb2_1_out1<11> multb2_1_out1<10> 
+ multb2_1_out1<9> multb2_1_out1<8> multb2_1_out1<7> multb2_1_out1<6> 
+ multb2_1_out1<5> multb2_1_out1<4> multb2_1_out1<3> multb2_1_out1<2> 
+ UNCONNECTED419 UNCONNECTED418 inh_ground_gnd inh_power_vdd5 / multb2_4
Xu_multb0_2 FE_PHN2734_multb0_2_out1_21_ Delay05_out1<9> 
+ FE_PHN3535_Delay05_out1_8_ Delay05_out1<7> FE_PHN3082_Delay05_out1_6_ 
+ FE_PHN3080_Delay05_out1_5_ FE_PHN2934_Delay05_out1_4_ 
+ FE_PHN2717_Delay05_out1_3_ FE_PHN2721_Delay05_out1_2_ 
+ FE_PHN1332_Delay05_out1_1_ FE_PHN57_Delay05_out1_0_ UNCONNECTED_HIER_Z895 
+ UNCONNECTED_HIER_Z894 UNCONNECTED_HIER_Z893 UNCONNECTED_HIER_Z892 
+ UNCONNECTED_HIER_Z891 UNCONNECTED_HIER_Z890 UNCONNECTED_HIER_Z889 
+ UNCONNECTED_HIER_Z888 vdd5! UNCONNECTED_HIER_Z887 UNCONNECTED_HIER_Z886 
+ vdd5! UNCONNECTED417 UNCONNECTED416 UNCONNECTED415 UNCONNECTED414 
+ UNCONNECTED413 UNCONNECTED412 UNCONNECTED411 UNCONNECTED410 
+ multb0_2_out1<13> multb0_2_out1<12> multb0_2_out1<11> multb0_2_out1<10> 
+ multb0_2_out1<9> multb0_2_out1<8> multb0_2_out1<7> multb0_2_out1<6> 
+ multb0_2_out1<5> multb0_2_out1<4> multb0_2_out1<3> UNCONNECTED409 
+ UNCONNECTED408 UNCONNECTED407 inh_ground_gnd inh_power_vdd5 / multb0_5
Xu_multb2_2 Delay14_out1<10> Delay14_out1<9> Delay14_out1<8> Delay14_out1<7> 
+ Delay14_out1<6> FE_PHN3081_Delay14_out1_5_ FE_PHN2939_Delay14_out1_4_ 
+ FE_PHN2678_Delay14_out1_3_ FE_PHN2609_Delay14_out1_2_ 
+ FE_PHN2151_Delay14_out1_1_ FE_PHN66_Delay14_out1_0_ vdd5! vdd5! vdd5! vdd5! 
+ vdd5! vdd5! vdd5! UNCONNECTED_HIER_Z901 vdd5! UNCONNECTED_HIER_Z900 vdd5! 
+ UNCONNECTED_HIER_Z899 multb2_2_out1<20> UNCONNECTED433 UNCONNECTED432 
+ UNCONNECTED431 UNCONNECTED430 UNCONNECTED429 UNCONNECTED428 
+ multb2_2_out1<13> multb2_2_out1<12> multb2_2_out1<11> multb2_2_out1<10> 
+ multb2_2_out1<9> multb2_2_out1<8> multb2_2_out1<7> multb2_2_out1<6> 
+ multb2_2_out1<5> multb2_2_out1<4> multb2_2_out1<3> multb2_2_out1<2> 
+ UNCONNECTED427 UNCONNECTED426 inh_ground_gnd inh_power_vdd5 / multb2_5
Xu_multb4_1 FE_PHN275_multb4_1_out1_20_ FE_PHN239_Delay12_out1_9_ 
+ FE_PHN259_Delay12_out1_8_ FE_PHN247_Delay12_out1_7_ 
+ FE_PHN264_Delay12_out1_6_ FE_PHN261_Delay12_out1_5_ 
+ FE_PHN271_Delay12_out1_4_ FE_PHN165_Delay12_out1_3_ 
+ FE_PHN162_Delay12_out1_2_ FE_PHN132_Delay12_out1_1_ 
+ FE_PHN102_Delay12_out1_0_ UNCONNECTED_HIER_Z910 UNCONNECTED_HIER_Z909 
+ UNCONNECTED_HIER_Z908 UNCONNECTED_HIER_Z907 UNCONNECTED_HIER_Z906 
+ UNCONNECTED_HIER_Z905 vdd5! UNCONNECTED_HIER_Z904 UNCONNECTED_HIER_Z903 
+ vdd5! vdd5! UNCONNECTED_HIER_Z902 UNCONNECTED440 UNCONNECTED439 
+ UNCONNECTED438 UNCONNECTED437 UNCONNECTED436 UNCONNECTED435 
+ multb4_1_out1<14> multb4_1_out1<13> multb4_1_out1<12> multb4_1_out1<11> 
+ multb4_1_out1<10> multb4_1_out1<9> multb4_1_out1<8> multb4_1_out1<7> 
+ multb4_1_out1<6> multb4_1_out1<5> multb4_1_out1<4> multb4_1_out1<3> 
+ multb4_1_out1<2> multb4_1_out1<1> UNCONNECTED434 inh_ground_gnd 
+ inh_power_vdd5 / multb4_4
Xu_multb6 FE_PHN134_Delay03_out1_10_ FE_PHN169_Delay03_out1_9_ 
+ FE_PHN170_Delay03_out1_8_ FE_PHN192_Delay03_out1_7_ 
+ FE_PHN199_Delay03_out1_6_ FE_PHN200_Delay03_out1_5_ 
+ FE_PHN211_Delay03_out1_4_ FE_PHN212_Delay03_out1_3_ 
+ FE_PHN138_Delay03_out1_2_ FE_PHN122_Delay03_out1_1_ 
+ FE_PHN106_Delay03_out1_0_ vdd5! vdd5! vdd5! vdd5! vdd5! vdd5! 
+ UNCONNECTED_HIER_Z923 vdd5! UNCONNECTED_HIER_Z922 vdd5! 
+ UNCONNECTED_HIER_Z921 UNCONNECTED_HIER_Z920 multb6_out1<19> UNCONNECTED454 
+ UNCONNECTED453 UNCONNECTED452 UNCONNECTED451 UNCONNECTED450 multb6_out1<13> 
+ multb6_out1<12> multb6_out1<11> multb6_out1<10> multb6_out1<9> 
+ multb6_out1<8> multb6_out1<7> multb6_out1<6> multb6_out1<5> multb6_out1<4> 
+ multb6_out1<3> multb6_out1<2> UNCONNECTED449 UNCONNECTED448 inh_ground_gnd 
+ inh_power_vdd5 / multb6_2
Xu_sumb12_1 UNCONNECTED_HIER_Z940 UNCONNECTED_HIER_Z939 UNCONNECTED_HIER_Z938 
+ UNCONNECTED_HIER_Z937 UNCONNECTED_HIER_Z936 UNCONNECTED_HIER_Z935 
+ UNCONNECTED_HIER_Z934 multb0_2_out1<21> multb0_2_out1<13> multb0_2_out1<12> 
+ multb0_2_out1<11> multb0_2_out1<10> multb0_2_out1<9> multb0_2_out1<8> 
+ multb0_2_out1<7> multb0_2_out1<6> multb0_2_out1<5> multb0_2_out1<4> 
+ multb0_2_out1<3> FE_PHN2721_Delay05_out1_2_ FE_PHN2901_Delay05_out1_1_ 
+ FE_PHN57_Delay05_out1_0_ UNCONNECTED_HIER_Z933 sumb10_1_out1<21> 
+ sumb10_1_out1<19> sumb10_1_out1<18> sumb10_1_out1<17> sumb10_1_out1<16> 
+ sumb10_1_out1<15> sumb10_1_out1<14> sumb10_1_out1<13> sumb10_1_out1<12> 
+ sumb10_1_out1<11> sumb10_1_out1<10> sumb10_1_out1<9> sumb10_1_out1<8> 
+ sumb10_1_out1<7> sumb10_1_out1<6> sumb10_1_out1<5> sumb10_1_out1<4> 
+ sumb10_1_out1<3> sumb10_1_out1<2> sumb10_1_out1<1> FE_PHN172_sumb2_1_out1_0_ 
+ Out<21> Out<20> Out<19> Out<18> Out<17> Out<16> Out<15> Out<14> Out<13> 
+ Out<12> Out<11> Out<10> Out<9> Out<8> Out<7> Out<6> Out<5> Out<4> Out<3> 
+ Out<2> Out<1> Out<0> FE_PHN2734_multb0_2_out1_21_ 
+ FE_PHN2911_multb0_2_out1_21_ inh_ground_gnd inh_power_vdd5 / sumb12_2
Xu_multb0_1 FE_PHN285_multb0_1_out1_21_ FE_PHN312_Delay01_out1_9_ 
+ FE_PHN315_Delay01_out1_8_ FE_PHN322_Delay01_out1_7_ 
+ FE_PHN299_Delay01_out1_6_ FE_PHN318_Delay01_out1_5_ 
+ FE_PHN231_Delay01_out1_4_ FE_PHN215_Delay01_out1_3_ 
+ FE_PHN243_Delay01_out1_2_ FE_PHN129_Delay01_out1_1_ 
+ FE_PHN172_sumb2_1_out1_0_ UNCONNECTED_HIER_Z885 UNCONNECTED_HIER_Z884 
+ UNCONNECTED_HIER_Z883 UNCONNECTED_HIER_Z882 UNCONNECTED_HIER_Z881 
+ UNCONNECTED_HIER_Z880 UNCONNECTED_HIER_Z879 UNCONNECTED_HIER_Z878 vdd5! 
+ UNCONNECTED_HIER_Z877 UNCONNECTED_HIER_Z876 vdd5! UNCONNECTED406 
+ UNCONNECTED405 UNCONNECTED404 UNCONNECTED403 UNCONNECTED402 UNCONNECTED401 
+ UNCONNECTED400 UNCONNECTED399 multb0_1_out1<13> multb0_1_out1<12> 
+ multb0_1_out1<11> multb0_1_out1<10> multb0_1_out1<9> multb0_1_out1<8> 
+ multb0_1_out1<7> multb0_1_out1<6> multb0_1_out1<5> multb0_1_out1<4> 
+ multb0_1_out1<3> UNCONNECTED398 UNCONNECTED397 UNCONNECTED396 inh_ground_gnd 
+ inh_power_vdd5 / multb0_4
XDelay04_out1_reg[4] clk_div_3__L5_N139 n_112 FE_PHN3573_Delay04_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX2
XDelay04_out1_reg[3] clk_div_3__L5_N139 n_109 Delay04_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX2
Xg265 In[1]<0> p3 n_4 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg277 In[0]<0> p3 n_14 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg262 In[1]<10> reset n_10 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg263 In[1]<2> p2 n_3 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg203 FE_PHN1580_Delay11_out1_6_ reset n_37 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg218 Delay11_out1<2> p2 n_38 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg144 FE_PHN258_Delay21_out1_1_ p3 n_56 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg201 FE_PHN1567_Delay11_out1_9_ reset n_65 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg213 Delay11_out1<8> reset n_39 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg235 FE_PHN318_Delay01_out1_5_ p3 n_33 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg236 FE_PHN322_Delay01_out1_7_ p3 n_47 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg244 FE_PHN243_Delay01_out1_2_ p3 n_41 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg242 FE_PHN231_Delay01_out1_4_ p3 n_42 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg241 FE_PHN299_Delay01_out1_6_ p3 n_43 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg240 FE_PHN172_sumb2_1_out1_0_ p n_44 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg155 FE_PHN300_Delay21_out1_8_ reset n_53 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg145 FE_PHN301_Delay21_out1_7_ p n_55 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg238 FE_PHN129_Delay01_out1_1_ p3 n_45 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg237 FE_PHN215_Delay01_out1_3_ p3 FE_PHN2493_n_46 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg214 Delay11_out1<1> p3 n_48 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg221 Delay11_out1<0> p3 n_50 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg234 FE_PHN312_Delay01_out1_9_ reset n_49 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg148 FE_PHN181_Delay21_out1_0_ p3 n_54 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg143 FE_PHN268_Delay21_out1_3_ p3 n_57 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg259 In[1]<9> reset n_0 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg261 In[1]<6> reset n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg266 In[1]<5> reset n_5 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg268 In[0]<7> reset n_7 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg269 In[0]<6> reset n_8 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg270 In[0]<4> p3 n_11 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg273 In[0]<5> reset n_12 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg275 In[0]<9> reset n_13 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg271 In[0]<3> p3 n_16 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg274 In[0]<8> reset n_23 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg272 In[0]<10> reset n_24 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg256 In[1]<7> reset n_25 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg260 In[1]<4> p3 n_26 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg264 In[1]<1> p3 n_27 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg257 In[1]<8> reset n_31 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg258 In[1]<3> p3 n_32 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg267 In[0]<2> p2 n_6 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg276 In[0]<1> p2 n_22 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg210 In[2]<2> p3 n_9 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg215 In[2]<3> p3 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg204 In[2]<0> p3 n_1 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg209 In[2]<10> reset n_15 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg222 In[2]<6> reset n_17 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg205 In[2]<7> reset n_18 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg208 In[2]<1> p2 n_19 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg207 In[2]<9> reset n_20 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg219 In[2]<5> reset n_28 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg220 In[2]<4> p3 n_29 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg202 In[2]<8> reset n_30 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg239 FE_PHN285_multb0_1_out1_21_ reset n_34 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg206 FE_PHN1565_Delay11_out1_5_ reset n_35 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg211 FE_PHN2518_Delay11_out1_3_ p3 n_36 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg216 FE_PHN447_Delay11_out1_4_ p3 n_52 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg212 FE_PHN424_Delay11_out1_7_ reset n_40 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg217 FE_PHN486_Delay11_out1_10_ reset n_51 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg82 Delay22_out1<4> p3 n_66 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg81 Delay22_out1<0> p3 n_72 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg86 Delay22_out1<1> p3 n_67 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg79 Delay22_out1<6> p n_71 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg152 FE_PHN239_Delay12_out1_9_ reset n_86 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg150 FE_PHN102_Delay12_out1_0_ p n_88 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg189 Delay02_out1<0> p n_75 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg187 Delay02_out1<6> p3 n_77 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg243 FE_PHN315_Delay01_out1_8_ p n_59 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg147 FE_PHN264_Delay12_out1_6_ p n_90 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg138 FE_PHN247_Delay12_out1_7_ p n_96 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg142 FE_PHN165_Delay12_out1_3_ p3 n_91 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg137 FE_PHN162_Delay12_out1_2_ p3 n_93 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg182 Delay02_out1<2> p3 n_98 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg184 FE_PHN3694_Delay02_out1_1_ p3 n_80 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg75 FE_PHN409_Delay22_out1_2_ p3 n_95 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg78 FE_PHN3627_Delay22_out1_3_ p3 n_97 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg180 FE_PHN3618_Delay02_out1_5_ p3 n_83 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg77 FE_PHN3683_Delay22_out1_5_ p3 n_74 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg185 FE_PHN1559_Delay02_out1_9_ reset n_79 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg90 FE_PHN1590_Delay22_out1_9_ reset n_69 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg188 FE_PHN1553_Delay02_out1_10_ reset n_76 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg70 FE_PHN405_Delay13_out1_9_ reset n_118 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg83 FE_PHN1562_Delay13_out1_10_ reset n_115 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg76 FE_PHN1586_Delay22_out1_10_ reset n_73 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg87 FE_PHN1889_Delay22_out1_7_ p n_70 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg85 FE_PHN427_Delay22_out1_8_ reset n_68 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg135 FE_PHN291_Delay21_out1_9_ reset n_58 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg141 FE_PHN255_Delay21_out1_2_ p3 n_60 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg140 FE_PHN306_Delay21_out1_4_ p3 n_61 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg156 FE_PHN292_Delay21_out1_10_ reset n_62 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg153 FE_PHN308_Delay21_out1_6_ p3 n_63 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg146 FE_PHN304_Delay21_out1_5_ p3 n_64 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg151 FE_PHN271_Delay12_out1_4_ p3 n_87 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg183 Delay02_out1<3> p3 n_81 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg179 Delay02_out1<4> p3 n_84 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg149 FE_PHN259_Delay12_out1_8_ p n_89 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg139 FE_PHN275_multb4_1_out1_20_ reset n_92 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg136 FE_PHN132_Delay12_out1_1_ p n_94 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg186 FE_PHN1790_Delay02_out1_7_ p n_78 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg181 FE_PHN3682_Delay02_out1_8_ p n_82 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg74 Delay13_out1<2> p n_111 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg84 Delay13_out1<1> p n_100 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg80 Delay13_out1<0> p n_117 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg114 FE_PHN106_Delay03_out1_0_ p n_101 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg120 FE_PHN138_Delay03_out1_2_ p n_106 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg115 FE_PHN199_Delay03_out1_6_ p n_102 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg116 FE_PHN192_Delay03_out1_7_ p n_103 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg118 FE_PHN169_Delay03_out1_9_ p n_105 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg121 FE_PHN134_Delay03_out1_10_ p n_108 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg113 FE_PHN170_Delay03_out1_8_ p n_113 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg73 FE_PHN3622_Delay13_out1_6_ p1 n_116 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg69 FE_PHN402_Delay13_out1_7_ p n_120 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg123 FE_PHN211_Delay03_out1_4_ p1 n_112 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg88 FE_PHN2015_Delay13_out1_4_ p1 n_114 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg72 FE_PHN3741_Delay13_out1_3_ p1 n_110 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg89 FE_PHN3672_Delay13_out1_5_ p1 n_99 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg71 FE_PHN2524_Delay13_out1_8_ p n_119 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg56 FE_PHN442_Delay04_out1_10_ p n_130 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg54 Delay04_out1<4> p1 n_121 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg55 FE_PHN3570_Delay04_out1_3_ p1 n_131 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg48 FE_PHN400_Delay04_out1_1_ p n_127 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg57 FE_PHN406_Delay04_out1_0_ p n_129 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg52 FE_PHN390_Delay04_out1_2_ p n_123 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg49 FE_PHN419_Delay04_out1_9_ p n_126 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg53 FE_PHN3678_Delay04_out1_5_ p1 n_122 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg47 FE_PHN3578_Delay04_out1_6_ p1 n_128 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg50 FE_PHN1993_Delay04_out1_8_ p1 n_125 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg51 FE_PHN3742_Delay04_out1_7_ p1 n_124 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg117 FE_PHN122_Delay03_out1_1_ p n_104 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg122 FE_PHN200_Delay03_out1_5_ p1 n_107 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg154 FE_PHN261_Delay12_out1_5_ p1 n_85 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg119 FE_PHN212_Delay03_out1_3_ p1 n_109 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
XDelay11_out1_reg[0] clk_div_3__L5_N40 n_4 Delay11_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[0] clk_div_3__L5_N40 n_14 sumb2_1_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[10] clk_div_3__L5_N127 n_10 FE_PHN1518_Delay11_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[2] clk_div_3__L5_N24 n_3 FE_PHN3707_Delay11_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[6] clk FE_PHN820_n_37 Delay12_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[2] clk_div_3__L5_N24 FE_PHN959_n_38 Delay12_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[1] clk_div_3__L5_N24 n_56 FE_PHN3666_Delay22_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[9] clk_div_3__L5_N127 FE_PHN977_n_65 Delay12_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[8] clk_div_3__L5_N129 FE_PHN1087_n_39 Delay12_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[5] clk_div_3__L5_N134 FE_PHN1908_n_33 Delay02_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[7] clk_div_3__L5_N134 FE_PHN1956_n_47 Delay02_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[2] clk_div_3__L5_N31 FE_PHN1941_n_41 Delay02_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[4] clk_div_3__L5_N21 FE_PHN1814_n_42 
+ FE_PHN420_Delay02_out1_4_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[6] clk_div_3__L5_N21 FE_PHN2406_n_43 Delay02_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[8] clk_div_3__L5_N131 n_53 Delay22_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[7] clk_div_3__L5_N131 n_55 Delay22_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[0] clk_div_3__L5_N147 FE_PHN1979_n_44 Delay02_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[1] clk_div_3__L5_N31 FE_PHN1795_n_45 Delay02_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[3] clk_div_3__L5_N21 FE_PHN1848_n_46 
+ FE_PHN414_Delay02_out1_3_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[1] clk_div_3__L5_N30 FE_PHN942_n_48 Delay12_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[0] clk_div_3__L5_N30 FE_PHN1042_n_50 Delay12_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[9] clk_div_3__L5_N128 FE_PHN2466_n_49 Delay02_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[0] clk_div_3__L5_N31 FE_PHN2049_n_54 Delay22_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[3] clk_div_3__L5_N21 n_57 FE_PHN1807_Delay22_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[9] clk_div_3__L5_N127 n_0 Delay11_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[6] clk_div_3__L5_N22 n_2 Delay11_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[5] clk n_5 Delay11_out1<5> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
XDelay01_out1_reg[7] clk n_7 Delay01_out1<7> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
XDelay01_out1_reg[6] clk_div_3__L5_N22 n_8 Delay01_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[4] clk_div_3__L5_N23 n_11 Delay01_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[5] clk_div_3__L5_N22 n_12 Delay01_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[9] clk_div_3__L5_N129 n_13 Delay01_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[3] clk_div_3__L5_N23 n_16 Delay01_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[8] clk n_23 Delay01_out1<8> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
XDelay01_out1_reg[10] clk_div_3__L5_N129 n_24 multb0_1_out1<21> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[7] clk n_25 Delay11_out1<7> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
XDelay11_out1_reg[4] clk_div_3__L5_N23 n_26 Delay11_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[1] clk_div_3__L5_N31 n_27 Delay11_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[8] clk_div_3__L5_N129 n_31 Delay11_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[3] clk_div_3__L5_N23 n_32 Delay11_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[2] clk_div_3__L5_N24 n_6 Delay01_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[1] clk_div_3__L5_N24 n_22 Delay01_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[2] clk_div_3__L5_N23 n_9 Delay21_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[3] clk_div_3__L5_N23 n_21 Delay21_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[0] clk_div_3__L5_N24 n_1 Delay21_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[10] clk_div_3__L5_N127 n_15 Delay21_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[6] clk_div_3__L5_N22 n_17 Delay21_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[7] clk n_18 Delay21_out1<7> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
XDelay21_out1_reg[1] clk_div_3__L5_N24 n_19 Delay21_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[9] clk_div_3__L5_N127 n_20 Delay21_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[5] clk_div_3__L5_N22 n_28 Delay21_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[4] clk_div_3__L5_N22 n_29 Delay21_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[8] clk_div_3__L5_N129 n_30 Delay21_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[10] clk_div_3__L5_N130 n_34 Delay02_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[5] clk_div_3__L5_N131 FE_PHN860_n_35 Delay12_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[3] clk_div_3__L5_N21 FE_PHN1054_n_36 Delay12_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[4] clk_div_3__L5_N131 FE_PHN1725_n_52 Delay12_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[7] clk_div_3__L5_N131 FE_PHN1727_n_40 Delay12_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[10] clk_div_3__L5_N128 n_51 multb4_1_out1<20> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[4] clk_div_3__L5_N138 FE_PHN1062_n_66 Delay23_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[1] clk_div_3__L5_N31 FE_PHN1104_n_67 Delay23_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[0] clk_div_3__L5_N31 FE_PHN890_n_72 Delay23_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[6] clk_div_3__L5_N134 FE_PHN1115_n_71 Delay23_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[9] clk_div_3__L5_N130 FE_PHN1818_n_86 Delay13_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[0] clk_div_3__L5_N39 FE_PHN1892_n_88 Delay13_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[0] clk_div_3__L5_N39 FE_PHN894_n_75 Delay03_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[6] clk_div_3__L5_N134 FE_PHN957_n_77 Delay03_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[8] clk_div_3__L5_N133 FE_PHN1917_n_59 Delay02_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[6] clk_div_3__L5_N137 n_90 Delay13_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[7] clk_div_3__L5_N137 n_96 Delay13_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[2] clk_div_3__L5_N30 FE_PHN2033_n_93 Delay13_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[2] clk_div_3__L5_N30 FE_PHN915_n_98 Delay03_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[1] clk_div_3__L5_N30 FE_PHN923_n_80 Delay03_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[2] clk_div_3__L5_N138 n_95 Delay23_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[3] clk_div_3__L5_N138 FE_PHN982_n_97 Delay23_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[5] clk_div_3__L5_N134 FE_PHN980_n_83 Delay03_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[5] clk_div_3__L5_N134 FE_PHN1048_n_74 Delay23_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[9] clk_div_3__L5_N128 FE_PHN926_n_79 Delay03_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[9] clk_div_3__L5_N128 FE_PHN1064_n_69 Delay23_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[10] clk_div_3__L5_N130 FE_PHN994_n_76 Delay03_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[10] clk_div_3__L5_N130 FE_PHN863_n_115 Delay14_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[9] clk_div_3__L5_N135 FE_PHN1722_n_118 Delay14_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[10] clk_div_3__L5_N130 FE_PHN1114_n_73 multb4_2_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[7] clk_div_3__L5_N133 FE_PHN1061_n_70 Delay23_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[8] clk_div_3__L5_N133 FE_PHN2462_n_68 Delay23_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[9] clk_div_3__L5_N128 n_58 Delay22_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[2] clk_div_3__L5_N21 n_60 Delay22_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[4] clk_div_3__L5_N21 n_61 Delay22_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[10] clk_div_3__L5_N128 n_62 Delay22_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[6] clk_div_3__L5_N131 n_63 Delay22_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[5] clk_div_3__L5_N134 n_64 Delay22_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[4] clk_div_3__L5_N138 n_87 Delay13_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[3] clk_div_3__L5_N138 n_81 Delay03_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[4] clk_div_3__L5_N138 n_84 Delay03_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[8] clk_div_3__L5_N133 n_89 Delay13_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[10] clk_div_3__L5_N130 n_92 Delay13_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[8] clk_div_3__L5_N133 FE_PHN1111_n_82 Delay03_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[7] clk_div_3__L5_N133 FE_PHN1037_n_78 Delay03_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[2] clk_div_3__L5_N146 FE_PHN954_n_111 Delay14_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[1] clk_div_3__L5_N147 FE_PHN811_n_100 Delay14_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[0] clk_div_3__L5_N147 FE_PHN884_n_117 Delay14_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[0] clk_div_3__L5_N147 FE_PHN2053_n_101 Delay04_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[2] clk_div_3__L5_N147 FE_PHN2065_n_106 Delay04_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[6] clk_div_3__L5_N137 FE_PHN1950_n_102 Delay04_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[7] clk_div_3__L5_N135 FE_PHN1962_n_103 Delay04_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[9] clk_div_3__L5_N135 FE_PHN1972_n_105 Delay04_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[10] clk_div_3__L5_N135 FE_PHN2511_n_108 Delay04_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[8] clk_div_3__L5_N137 FE_PHN1809_n_113 Delay04_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[6] clk_div_3__L5_N137 FE_PHN985_n_116 Delay14_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[7] clk_div_3__L5_N137 FE_PHN1801_n_120 Delay14_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[4] clk_div_3__L5_N139 FE_PHN850_n_114 Delay14_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[3] clk_div_3__L5_N139 FE_PHN865_n_110 Delay14_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[5] clk_div_3__L5_N139 FE_PHN1023_n_99 Delay14_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[8] clk_div_3__L5_N135 FE_PHN1049_n_119 Delay14_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[10] clk_div_3__L5_N135 FE_PHN1714_n_130 multb0_2_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[4] clk_div_3__L5_N143 FE_PHN851_n_121 Delay05_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[3] clk_div_3__L5_N143 FE_PHN792_n_131 Delay05_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[1] clk_div_3__L5_N143 n_127 Delay05_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[0] clk_div_3__L5_N143 n_129 Delay05_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[2] clk_div_3__L5_N143 n_123 FE_PHN2927_Delay05_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[9] clk_div_3__L5_N140 FE_PHN2452_n_126 Delay05_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[5] clk_div_3__L5_N140 FE_PHN888_n_122 Delay05_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[6] clk_div_3__L5_N140 FE_PHN852_n_128 Delay05_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[8] clk_div_3__L5_N140 FE_PHN808_n_125 Delay05_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[7] clk_div_3__L5_N140 FE_PHN817_n_124 Delay05_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[1] clk_div_3__L5_N147 n_104 Delay04_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[5] clk_div_3__L5_N139 n_107 Delay04_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[5] clk_div_3__L5_N139 n_85 Delay13_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XFE_PHC3707_Delay11_out1_2_ FE_PHN3707_Delay11_out1_2_ Delay11_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3666_Delay22_out1_1_ FE_PHN3666_Delay22_out1_1_ Delay22_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1908_n_33 n_33 FE_PHN1908_n_33 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1956_n_47 n_47 FE_PHN1956_n_47 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1941_n_41 n_41 FE_PHN1941_n_41 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2499_n_42 n_42 FE_PHN2499_n_42 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2453_Delay02_out1_4_ FE_PHN1782_Delay02_out1_4_ 
+ FE_PHN2453_Delay02_out1_4_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2406_n_43 n_43 FE_PHN2406_n_43 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1979_n_44 n_44 FE_PHN1979_n_44 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2444_n_45 n_45 FE_PHN2444_n_45 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2493_n_46 FE_PHN2493_n_46 n_46 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2471_Delay02_out1_3_ FE_PHN1711_Delay02_out1_3_ 
+ FE_PHN2471_Delay02_out1_3_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3695_n_48 FE_PHN3695_n_48 FE_PHN2016_n_48 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3744_n_50 n_50 FE_PHN3744_n_50 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2092_n_50 FE_PHN3744_n_50 FE_PHN2092_n_50 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2016_n_48 n_48 FE_PHN3695_n_48 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2466_n_49 n_49 FE_PHN2466_n_49 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2049_n_54 n_54 FE_PHN2049_n_54 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2518_Delay11_out1_3_ FE_PHN1761_Delay11_out1_3_ 
+ FE_PHN2518_Delay11_out1_3_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1994_n_66 n_66 FE_PHN1994_n_66 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1961_n_67 n_67 FE_PHN1961_n_67 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3729_n_72 FE_PHN3729_n_72 FE_PHN1996_n_72 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC1996_n_72 n_72 FE_PHN3729_n_72 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1980_n_71 n_71 FE_PHN1980_n_71 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2480_n_86 n_86 FE_PHN2480_n_86 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1892_n_88 n_88 FE_PHN1892_n_88 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3603_n_75 n_75 FE_PHN3603_n_75 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2416_n_77 FE_PHN1937_n_77 FE_PHN2416_n_77 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC1917_n_59 n_59 FE_PHN1917_n_59 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1978_n_91 n_91 FE_PHN1978_n_91 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2033_n_93 n_93 FE_PHN2033_n_93 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2043_n_98 n_98 FE_PHN3728_n_98 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3728_n_98 FE_PHN3728_n_98 FE_PHN2043_n_98 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2036_n_80 n_80 FE_PHN2036_n_80 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3694_Delay02_out1_1_ Delay02_out1<1> FE_PHN3694_Delay02_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2497_Delay22_out1_2_ FE_PHN1719_Delay22_out1_2_ 
+ FE_PHN2497_Delay22_out1_2_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3627_Delay22_out1_3_ Delay22_out1<3> FE_PHN3627_Delay22_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1957_n_83 n_83 FE_PHN1957_n_83 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3618_Delay02_out1_5_ Delay02_out1<5> FE_PHN3618_Delay02_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1921_n_74 n_74 FE_PHN1921_n_74 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3683_Delay22_out1_5_ Delay22_out1<5> FE_PHN3683_Delay22_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2462_n_68 FE_PHN1791_n_68 FE_PHN2462_n_68 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3682_Delay02_out1_8_ FE_PHN1878_Delay02_out1_8_ 
+ FE_PHN3682_Delay02_out1_8_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2124_n_111 n_111 FE_PHN2124_n_111 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2133_n_117 n_117 FE_PHN2133_n_117 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2053_n_101 n_101 FE_PHN2053_n_101 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2065_n_106 n_106 FE_PHN2065_n_106 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC1950_n_102 n_102 FE_PHN1950_n_102 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC1962_n_103 n_103 FE_PHN1962_n_103 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC1972_n_105 n_105 FE_PHN1972_n_105 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC1829_n_108 n_108 FE_PHN1829_n_108 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2511_n_108 FE_PHN1829_n_108 FE_PHN2511_n_108 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2448_n_113 n_113 FE_PHN2448_n_113 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3622_Delay13_out1_6_ FE_PHN1813_Delay13_out1_6_ 
+ FE_PHN3622_Delay13_out1_6_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2482_n_120 n_120 FE_PHN2482_n_120 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3573_Delay04_out1_4_ FE_PHN3573_Delay04_out1_4_ Delay04_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3649_Delay13_out1_4_ FE_PHN3649_Delay13_out1_4_ 
+ FE_PHN2015_Delay13_out1_4_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3741_Delay13_out1_3_ Delay13_out1<3> FE_PHN3741_Delay13_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3672_Delay13_out1_5_ FE_PHN1954_Delay13_out1_5_ 
+ FE_PHN3672_Delay13_out1_5_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2524_Delay13_out1_8_ FE_PHN1784_Delay13_out1_8_ 
+ FE_PHN2524_Delay13_out1_8_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3570_Delay04_out1_3_ Delay04_out1<3> FE_PHN3570_Delay04_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3631_Delay04_out1_0_ Delay04_out1<0> FE_PHN3631_Delay04_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2452_n_126 FE_PHN1815_n_126 FE_PHN2452_n_126 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3678_Delay04_out1_5_ FE_PHN2023_Delay04_out1_5_ 
+ FE_PHN3678_Delay04_out1_5_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3578_Delay04_out1_6_ Delay04_out1<6> FE_PHN3578_Delay04_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3706_Delay04_out1_8_ FE_PHN3706_Delay04_out1_8_ 
+ FE_PHN1993_Delay04_out1_8_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3742_Delay04_out1_7_ FE_PHN1976_Delay04_out1_7_ 
+ FE_PHN3742_Delay04_out1_7_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
Xu_multb4_2 multb4_2_out1<20> Delay23_out1<9> Delay23_out1<8> Delay23_out1<7> 
+ Delay23_out1<6> FE_PHN3014_Delay23_out1_5_ FE_PHN2847_Delay23_out1_4_ 
+ FE_PHN2169_Delay23_out1_3_ FE_PHN2168_Delay23_out1_2_ 
+ FE_PHN2163_Delay23_out1_1_ FE_PHN70_Delay23_out1_0_ UNCONNECTED_HIER_Z919 
+ UNCONNECTED_HIER_Z918 UNCONNECTED_HIER_Z917 UNCONNECTED_HIER_Z916 
+ UNCONNECTED_HIER_Z915 UNCONNECTED_HIER_Z914 vdd5! UNCONNECTED_HIER_Z913 
+ UNCONNECTED_HIER_Z912 vdd5! vdd5! UNCONNECTED_HIER_Z911 UNCONNECTED447 
+ UNCONNECTED446 UNCONNECTED445 UNCONNECTED444 UNCONNECTED443 UNCONNECTED442 
+ multb4_2_out1<14> multb4_2_out1<13> multb4_2_out1<12> multb4_2_out1<11> 
+ multb4_2_out1<10> multb4_2_out1<9> multb4_2_out1<8> multb4_2_out1<7> 
+ multb4_2_out1<6> multb4_2_out1<5> multb4_2_out1<4> multb4_2_out1<3> 
+ multb4_2_out1<2> multb4_2_out1<1> UNCONNECTED441 inh_ground_gnd 
+ inh_power_vdd5 / multb4_5
XDelay13_out1_reg[3] clk_div_3__L5_N138 FE_PHN1978_n_91 Delay13_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX4
XDelay13_out1_reg[1] clk_div_3__L5_N30 n_94 Delay13_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX4
Xu_sumb6_1 UNCONNECTED_HIER_Z976 UNCONNECTED_HIER_Z975 UNCONNECTED_HIER_Z974 
+ UNCONNECTED_HIER_Z973 UNCONNECTED_HIER_Z972 multb6_out1<19> multb6_out1<13> 
+ multb6_out1<12> multb6_out1<11> multb6_out1<10> multb6_out1<9> 
+ multb6_out1<8> multb6_out1<7> multb6_out1<6> multb6_out1<5> multb6_out1<4> 
+ multb6_out1<3> multb6_out1<2> FE_PHN122_Delay03_out1_1_ 
+ FE_PHN106_Delay03_out1_0_ UNCONNECTED_HIER_Z971 UNCONNECTED_HIER_Z970 
+ UNCONNECTED_HIER_Z969 UNCONNECTED_HIER_Z968 sumb4_1_out1<21> 
+ sumb4_1_out1<16> sumb4_1_out1<15> sumb4_1_out1<14> sumb4_1_out1<13> 
+ sumb4_1_out1<12> sumb4_1_out1<11> sumb4_1_out1<10> sumb4_1_out1<9> 
+ sumb4_1_out1<8> sumb4_1_out1<7> sumb4_1_out1<6> sumb4_1_out1<5> 
+ sumb4_1_out1<4> sumb4_1_out1<3> sumb4_1_out1<2> UNCONNECTED_HIER_Z967 
+ UNCONNECTED_HIER_Z966 sumb6_1_out1<21> UNCONNECTED472 UNCONNECTED471 
+ UNCONNECTED470 sumb6_1_out1<17> sumb6_1_out1<16> sumb6_1_out1<15> 
+ sumb6_1_out1<14> sumb6_1_out1<13> sumb6_1_out1<12> sumb6_1_out1<11> 
+ sumb6_1_out1<10> sumb6_1_out1<9> sumb6_1_out1<8> sumb6_1_out1<7> 
+ sumb6_1_out1<6> sumb6_1_out1<5> sumb6_1_out1<4> sumb6_1_out1<3> 
+ sumb6_1_out1<2> UNCONNECTED469 UNCONNECTED468 inh_ground_gnd inh_power_vdd5 
+ / sumb6_2
Xu_sumb4_1 UNCONNECTED_HIER_Z965 UNCONNECTED_HIER_Z964 UNCONNECTED_HIER_Z963 
+ UNCONNECTED_HIER_Z962 UNCONNECTED_HIER_Z961 FE_PHN275_multb4_1_out1_20_ 
+ multb4_1_out1<14> multb4_1_out1<13> multb4_1_out1<12> multb4_1_out1<11> 
+ multb4_1_out1<10> multb4_1_out1<9> multb4_1_out1<8> multb4_1_out1<7> 
+ multb4_1_out1<6> multb4_1_out1<5> multb4_1_out1<4> multb4_1_out1<3> 
+ multb4_1_out1<2> multb4_1_out1<1> FE_PHN102_Delay12_out1_0_ 
+ UNCONNECTED_HIER_Z960 UNCONNECTED_HIER_Z959 UNCONNECTED_HIER_Z958 
+ UNCONNECTED_HIER_Z957 UNCONNECTED_HIER_Z956 sumb2_1_out1<21> 
+ sumb2_1_out1<15> sumb2_1_out1<14> sumb2_1_out1<13> sumb2_1_out1<12> 
+ sumb2_1_out1<11> sumb2_1_out1<10> sumb2_1_out1<9> sumb2_1_out1<8> 
+ sumb2_1_out1<7> sumb2_1_out1<6> sumb2_1_out1<5> sumb2_1_out1<4> 
+ sumb2_1_out1<3> sumb2_1_out1<2> sumb2_1_out1<1> UNCONNECTED_HIER_Z955 
+ sumb4_1_out1<21> UNCONNECTED467 UNCONNECTED466 UNCONNECTED465 UNCONNECTED464 
+ sumb4_1_out1<16> sumb4_1_out1<15> sumb4_1_out1<14> sumb4_1_out1<13> 
+ sumb4_1_out1<12> sumb4_1_out1<11> sumb4_1_out1<10> sumb4_1_out1<9> 
+ sumb4_1_out1<8> sumb4_1_out1<7> sumb4_1_out1<6> sumb4_1_out1<5> 
+ sumb4_1_out1<4> sumb4_1_out1<3> sumb4_1_out1<2> sumb4_1_out1<1> 
+ UNCONNECTED463 inh_ground_gnd inh_power_vdd5 / sumb4_2
Xu_sumb2_1 UNCONNECTED_HIER_Z954 UNCONNECTED_HIER_Z953 UNCONNECTED_HIER_Z952 
+ UNCONNECTED_HIER_Z951 UNCONNECTED_HIER_Z950 UNCONNECTED_HIER_Z949 
+ multb2_1_out1<20> multb2_1_out1<13> multb2_1_out1<12> multb2_1_out1<11> 
+ multb2_1_out1<10> multb2_1_out1<9> multb2_1_out1<8> multb2_1_out1<7> 
+ multb2_1_out1<6> multb2_1_out1<5> multb2_1_out1<4> multb2_1_out1<3> 
+ multb2_1_out1<2> FE_PHN258_Delay21_out1_1_ FE_PHN181_Delay21_out1_0_ 
+ UNCONNECTED_HIER_Z948 UNCONNECTED_HIER_Z947 UNCONNECTED_HIER_Z946 
+ UNCONNECTED_HIER_Z945 UNCONNECTED_HIER_Z944 UNCONNECTED_HIER_Z943 
+ UNCONNECTED_HIER_Z942 FE_PHN285_multb0_1_out1_21_ multb0_1_out1<13> 
+ multb0_1_out1<12> multb0_1_out1<11> multb0_1_out1<10> multb0_1_out1<9> 
+ multb0_1_out1<8> multb0_1_out1<7> multb0_1_out1<6> multb0_1_out1<5> 
+ multb0_1_out1<4> multb0_1_out1<3> FE_PHN243_Delay01_out1_2_ 
+ FE_PHN129_Delay01_out1_1_ UNCONNECTED_HIER_Z941 sumb2_1_out1<21> 
+ UNCONNECTED462 UNCONNECTED461 UNCONNECTED460 UNCONNECTED459 UNCONNECTED458 
+ sumb2_1_out1<15> sumb2_1_out1<14> sumb2_1_out1<13> sumb2_1_out1<12> 
+ sumb2_1_out1<11> sumb2_1_out1<10> sumb2_1_out1<9> sumb2_1_out1<8> 
+ sumb2_1_out1<7> sumb2_1_out1<6> sumb2_1_out1<5> sumb2_1_out1<4> 
+ sumb2_1_out1<3> sumb2_1_out1<2> sumb2_1_out1<1> UNCONNECTED457 
+ inh_ground_gnd inh_power_vdd5 / sumb2_2
Xu_sumb10_1 UNCONNECTED_HIER_Z932 UNCONNECTED_HIER_Z931 UNCONNECTED_HIER_Z930 
+ UNCONNECTED_HIER_Z929 UNCONNECTED_HIER_Z928 UNCONNECTED_HIER_Z927 
+ multb2_2_out1<20> multb2_2_out1<13> multb2_2_out1<12> multb2_2_out1<11> 
+ multb2_2_out1<10> multb2_2_out1<9> multb2_2_out1<8> multb2_2_out1<7> 
+ multb2_2_out1<6> multb2_2_out1<5> multb2_2_out1<4> multb2_2_out1<3> 
+ multb2_2_out1<2> FE_PHN2151_Delay14_out1_1_ FE_PHN66_Delay14_out1_0_ 
+ UNCONNECTED_HIER_Z926 UNCONNECTED_HIER_Z925 sumb8_1_out1<21> 
+ sumb8_1_out1<18> sumb8_1_out1<17> sumb8_1_out1<16> sumb8_1_out1<15> 
+ sumb8_1_out1<14> sumb8_1_out1<13> sumb8_1_out1<12> sumb8_1_out1<11> 
+ sumb8_1_out1<10> sumb8_1_out1<9> sumb8_1_out1<8> sumb8_1_out1<7> 
+ sumb8_1_out1<6> sumb8_1_out1<5> sumb8_1_out1<4> sumb8_1_out1<3> 
+ sumb8_1_out1<2> sumb8_1_out1<1> UNCONNECTED_HIER_Z924 sumb10_1_out1<21> 
+ UNCONNECTED456 sumb10_1_out1<19> sumb10_1_out1<18> sumb10_1_out1<17> 
+ sumb10_1_out1<16> sumb10_1_out1<15> sumb10_1_out1<14> sumb10_1_out1<13> 
+ sumb10_1_out1<12> sumb10_1_out1<11> sumb10_1_out1<10> sumb10_1_out1<9> 
+ sumb10_1_out1<8> sumb10_1_out1<7> sumb10_1_out1<6> sumb10_1_out1<5> 
+ sumb10_1_out1<4> sumb10_1_out1<3> sumb10_1_out1<2> sumb10_1_out1<1> 
+ UNCONNECTED455 inh_ground_gnd inh_power_vdd5 / sumb10_2
Xu_sumb8_1 UNCONNECTED_HIER_Z985 UNCONNECTED_HIER_Z984 UNCONNECTED_HIER_Z983 
+ UNCONNECTED_HIER_Z982 UNCONNECTED_HIER_Z981 multb4_2_out1<20> 
+ multb4_2_out1<14> multb4_2_out1<13> multb4_2_out1<12> multb4_2_out1<11> 
+ multb4_2_out1<10> multb4_2_out1<9> multb4_2_out1<8> multb4_2_out1<7> 
+ multb4_2_out1<6> multb4_2_out1<5> multb4_2_out1<4> multb4_2_out1<3> 
+ multb4_2_out1<2> multb4_2_out1<1> FE_PHN70_Delay23_out1_0_ 
+ UNCONNECTED_HIER_Z980 UNCONNECTED_HIER_Z979 UNCONNECTED_HIER_Z978 
+ sumb6_1_out1<21> sumb6_1_out1<17> sumb6_1_out1<16> sumb6_1_out1<15> 
+ sumb6_1_out1<14> sumb6_1_out1<13> sumb6_1_out1<12> sumb6_1_out1<11> 
+ sumb6_1_out1<10> sumb6_1_out1<9> sumb6_1_out1<8> sumb6_1_out1<7> 
+ sumb6_1_out1<6> sumb6_1_out1<5> sumb6_1_out1<4> sumb6_1_out1<3> 
+ sumb6_1_out1<2> sumb4_1_out1<1> UNCONNECTED_HIER_Z977 sumb8_1_out1<21> 
+ UNCONNECTED475 UNCONNECTED474 sumb8_1_out1<18> sumb8_1_out1<17> 
+ sumb8_1_out1<16> sumb8_1_out1<15> sumb8_1_out1<14> sumb8_1_out1<13> 
+ sumb8_1_out1<12> sumb8_1_out1<11> sumb8_1_out1<10> sumb8_1_out1<9> 
+ sumb8_1_out1<8> sumb8_1_out1<7> sumb8_1_out1<6> sumb8_1_out1<5> 
+ sumb8_1_out1<4> sumb8_1_out1<3> sumb8_1_out1<2> sumb8_1_out1<1> 
+ UNCONNECTED473 inh_ground_gnd inh_power_vdd5 / sumb8_2
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    BU_5VX4
* View Name:    cmos_sch
************************************************************************

.SUBCKT BU_5VX4 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 A net9 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=2.85u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=1.04u
Xin_2 net9 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=5.7u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=2.64u
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    Z1toZ3
* View Name:    schematic
************************************************************************

.SUBCKT Z1toZ3 In<10> In<9> In<8> In<7> In<6> In<5> In<4> In<3> In<2> In<1> 
+ In<0> Out[0]<10> Out[0]<9> Out[0]<8> Out[0]<7> Out[0]<6> Out[0]<5> Out[0]<4> 
+ Out[0]<3> Out[0]<2> Out[0]<1> Out[0]<0> Out[1]<10> Out[1]<9> Out[1]<8> 
+ Out[1]<7> Out[1]<6> Out[1]<5> Out[1]<4> Out[1]<3> Out[1]<2> Out[1]<1> 
+ Out[1]<0> Out[2]<10> Out[2]<9> Out[2]<8> Out[2]<7> Out[2]<6> Out[2]<5> 
+ Out[2]<4> Out[2]<3> Out[2]<2> Out[2]<1> Out[2]<0> clk clk__L3_N4 clk__L3_N10 
+ clk__L3_N11 clk__L3_N12 clk__L3_N13 p p1 reset inh_ground_gnd inh_power_vdd5
*.PININFO In<10>:I In<9>:I In<8>:I In<7>:I In<6>:I In<5>:I In<4>:I In<3>:I 
*.PININFO In<2>:I In<1>:I In<0>:I clk:I clk__L3_N4:I clk__L3_N10:I 
*.PININFO clk__L3_N11:I clk__L3_N12:I clk__L3_N13:I p:I p1:I reset:I 
*.PININFO Out[0]<10>:O Out[0]<9>:O Out[0]<8>:O Out[0]<7>:O Out[0]<6>:O 
*.PININFO Out[0]<5>:O Out[0]<4>:O Out[0]<3>:O Out[0]<2>:O Out[0]<1>:O 
*.PININFO Out[0]<0>:O Out[1]<10>:O Out[1]<9>:O Out[1]<8>:O Out[1]<7>:O 
*.PININFO Out[1]<6>:O Out[1]<5>:O Out[1]<4>:O Out[1]<3>:O Out[1]<2>:O 
*.PININFO Out[1]<1>:O Out[1]<0>:O Out[2]<10>:O Out[2]<9>:O Out[2]<8>:O 
*.PININFO Out[2]<7>:O Out[2]<6>:O Out[2]<5>:O Out[2]<4>:O Out[2]<3>:O 
*.PININFO Out[2]<2>:O Out[2]<1>:O Out[2]<0>:O inh_ground_gnd:B inh_power_vdd5:B
XFE_PHC1213_n_27 n_27 FE_PHN1213_n_27 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1240_n_30 n_30 FE_PHN1240_n_30 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1236_n_34 n_34 FE_PHN1236_n_34 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1218_n_35 n_35 FE_PHN1218_n_35 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1239_n_36 n_36 FE_PHN1239_n_36 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1232_n_37 n_37 FE_PHN1232_n_37 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1228_n_38 n_38 FE_PHN1228_n_38 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1231_n_39 n_39 FE_PHN1231_n_39 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1208_n_40 n_40 FE_PHN1208_n_40 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1209_n_43 n_43 FE_PHN1209_n_43 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1223_n_45 n_45 FE_PHN1223_n_45 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1222_n_47 n_47 FE_PHN1222_n_47 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1211_n_49 n_49 FE_PHN1211_n_49 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1230_n_50 n_50 FE_PHN1230_n_50 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1227_n_51 n_51 FE_PHN1227_n_51 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1226_n_52 n_52 FE_PHN1226_n_52 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1212_n_53 n_53 FE_PHN1212_n_53 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1237_n_54 n_54 FE_PHN1237_n_54 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1214_n_55 n_55 FE_PHN1214_n_55 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1224_n_56 n_56 FE_PHN1224_n_56 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1233_n_57 n_57 FE_PHN1233_n_57 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1217_n_58 n_58 FE_PHN1217_n_58 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1215_n_59 n_59 FE_PHN1215_n_59 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1221_n_41 n_41 FE_PHN1221_n_41 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1238_n_32 n_32 FE_PHN1238_n_32 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1220_n_42 n_42 FE_PHN1220_n_42 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1234_n_44 n_44 FE_PHN1234_n_44 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1225_n_46 FE_PHN1225_n_46 n_46 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1216_n_48 n_48 FE_PHN1216_n_48 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1219_n_28 n_28 FE_PHN1219_n_28 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1210_n_29 n_29 FE_PHN1210_n_29 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1229_n_31 n_31 FE_PHN1229_n_31 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1235_n_33 n_33 FE_PHN1235_n_33 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC753_flop_0__4_ flop[0]<4> FE_PHN753_flop_0__4_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC755_flop_0__9_ flop[0]<9> FE_PHN755_flop_0__9_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC752_flop_0__10_ flop[0]<10> FE_PHN752_flop_0__10_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC759_flop_0__8_ flop[0]<8> FE_PHN759_flop_0__8_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC746_flop_0__7_ flop[0]<7> FE_PHN746_flop_0__7_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC748_flop_0__6_ flop[0]<6> FE_PHN748_flop_0__6_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC747_flop_0__5_ flop[0]<5> FE_PHN747_flop_0__5_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC763_flop_0__3_ flop[0]<3> FE_PHN763_flop_0__3_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC741_flop_0__2_ flop[0]<2> FE_PHN741_flop_0__2_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC751_flop_0__0_ flop[0]<0> FE_PHN751_flop_0__0_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC773_flop_0__1_ flop[0]<1> FE_PHN773_flop_0__1_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
Xflop_div3_reg[1][4] clk__L3_N11 FE_PHN1213_n_27 Out[1]<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xcnt_reg[1] clk__L3_N12 FE_PHN1603_n_13 cnt<1> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_div3_reg[0][10] clk__L3_N4 FE_PHN1240_n_30 Out[0]<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][9] clk FE_PHN1236_n_34 Out[0]<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][0] clk__L3_N13 FE_PHN1218_n_35 Out[0]<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][8] clk__L3_N4 FE_PHN1239_n_36 Out[0]<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][7] clk__L3_N12 FE_PHN1232_n_37 Out[0]<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][6] clk__L3_N12 FE_PHN1228_n_38 Out[0]<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][5] clk__L3_N11 FE_PHN1231_n_39 Out[0]<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][4] clk__L3_N11 FE_PHN1208_n_40 Out[0]<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][3] clk__L3_N10 FE_PHN1209_n_43 Out[0]<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][2] clk__L3_N10 FE_PHN1223_n_45 Out[0]<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][1] clk__L3_N10 FE_PHN1222_n_47 Out[0]<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][9] clk FE_PHN1211_n_49 Out[2]<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][8] clk__L3_N4 FE_PHN1230_n_50 Out[2]<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][7] clk__L3_N4 FE_PHN1227_n_51 Out[2]<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][6] clk__L3_N12 FE_PHN1226_n_52 Out[2]<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][5] clk__L3_N11 FE_PHN1212_n_53 Out[2]<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][4] clk__L3_N11 FE_PHN1237_n_54 Out[2]<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][3] clk__L3_N11 FE_PHN1214_n_55 Out[2]<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][10] clk FE_PHN1224_n_56 Out[2]<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][2] clk__L3_N10 FE_PHN1233_n_57 Out[2]<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][0] clk__L3_N13 FE_PHN1217_n_58 Out[2]<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][1] clk__L3_N10 FE_PHN1215_n_59 Out[2]<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][9] clk FE_PHN1221_n_41 Out[1]<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][10] clk FE_PHN1238_n_32 Out[1]<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][8] clk__L3_N4 FE_PHN1220_n_42 Out[1]<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][7] clk__L3_N4 FE_PHN1234_n_44 Out[1]<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][6] clk__L3_N12 n_46 Out[1]<6> inh_ground_gnd inh_power_vdd5 
+ / DFRQ_5VX1
Xflop_div3_reg[1][5] clk__L3_N12 FE_PHN1216_n_48 Out[1]<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][3] clk__L3_N10 FE_PHN1219_n_28 Out[1]<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][2] clk__L3_N10 FE_PHN1210_n_29 Out[1]<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][1] clk__L3_N13 FE_PHN1229_n_31 Out[1]<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][0] clk__L3_N13 FE_PHN1235_n_33 Out[1]<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[0][6] clk__L3_N12 n_1 flop[0]<6> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][5] clk__L3_N12 n_3 flop[0]<5> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][4] clk__L3_N11 n_21 flop[1]<4> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][2] clk__L3_N10 n_2 flop[0]<2> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][7] clk__L3_N12 n_7 flop[0]<7> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][4] clk__L3_N11 n_8 flop[0]<4> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][3] clk__L3_N10 n_12 flop[0]<3> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][9] clk n_26 flop[1]<9> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[0][8] clk__L3_N4 n_4 flop[0]<8> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][10] clk n_5 flop[0]<10> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[0][9] clk n_10 flop[0]<9> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[1][8] clk__L3_N4 n_16 flop[1]<8> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][10] clk n_20 flop[1]<10> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[1][7] clk__L3_N4 n_25 flop[1]<7> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][6] clk__L3_N12 n_22 flop[1]<6> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][5] clk__L3_N11 n_24 flop[1]<5> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][3] clk__L3_N11 n_17 flop[1]<3> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][2] clk__L3_N10 n_19 flop[1]<2> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][1] clk__L3_N10 n_18 flop[1]<1> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][0] clk__L3_N13 n_23 flop[1]<0> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][1] clk__L3_N10 n_9 flop[0]<1> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][0] clk__L3_N13 n_11 flop[0]<0> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xcnt_reg[0] clk__L3_N12 n_14 cnt<0> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XFE_PHC685_cnt_0_ cnt<0> FE_PHN685_cnt_0_ inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC706_cnt_1_ cnt<1> FE_PHN706_cnt_1_ inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
Xg1138 FE_PHN685_cnt_0_ FE_PHN706_cnt_1_ n_6 inh_ground_gnd inh_power_vdd5 / 
+ NO2_5VX1
Xg1126 p n_6 n_15 inh_ground_gnd inh_power_vdd5 / NO2_5VX2
Xg1127 n_0 n_6 n_14 inh_ground_gnd inh_power_vdd5 / AND2_5VX2
Xg1141 p n_0 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg1140 FE_PHN2485_Del_Input_0__6_ p n_1 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1137 FE_PHN3762_Del_Input_0__5_ p n_3 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1109 FE_PHN753_flop_0__4_ p n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1139 In<2> p n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1134 In<7> p n_7 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1133 In<4> p n_8 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1129 In<3> p n_12 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1104 FE_PHN755_flop_0__9_ p1 n_26 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1136 In<8> p1 n_4 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1135 In<10> p1 n_5 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1131 In<9> p1 n_10 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1114 FE_PHN759_flop_0__8_ p1 n_16 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1110 FE_PHN752_flop_0__10_ p1 n_20 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1105 FE_PHN746_flop_0__7_ p n_25 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1108 FE_PHN748_flop_0__6_ p n_22 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1106 FE_PHN747_flop_0__5_ p n_24 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1113 FE_PHN763_flop_0__3_ p n_17 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1111 FE_PHN741_flop_0__2_ p n_19 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1112 FE_PHN773_flop_0__1_ reset n_18 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1107 FE_PHN751_flop_0__0_ reset n_23 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1132 In<1> reset n_9 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1130 In<0> reset n_11 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
XFE_PHC3762_Del_Input_0__5_ In<5> FE_PHN3762_Del_Input_0__5_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX4
XFE_PHC2485_Del_Input_0__6_ In<6> FE_PHN2485_Del_Input_0__6_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
Xg1101 n_14 FE_PHN753_flop_0__4_ n_15 Out[1]<4> n_27 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1098 n_14 In<10> n_15 Out[0]<10> n_30 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1094 n_14 In<9> n_15 Out[0]<9> n_34 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1093 n_14 In<0> n_15 Out[0]<0> n_35 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1092 n_14 In<8> n_15 Out[0]<8> n_36 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1091 n_14 In<7> n_15 Out[0]<7> n_37 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1090 n_14 In<6> n_15 Out[0]<6> n_38 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1089 n_14 In<5> n_15 Out[0]<5> n_39 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1088 n_14 In<4> n_15 Out[0]<4> n_40 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1085 n_14 In<3> n_15 Out[0]<3> n_43 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1083 n_14 In<2> n_15 Out[0]<2> n_45 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1081 n_14 In<1> n_15 Out[0]<1> n_47 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1046 n_14 flop[1]<9> n_15 Out[2]<9> n_49 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1045 n_14 flop[1]<8> n_15 Out[2]<8> n_50 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1044 n_14 flop[1]<7> n_15 Out[2]<7> n_51 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1043 n_14 flop[1]<6> n_15 Out[2]<6> n_52 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1042 n_14 flop[1]<5> n_15 Out[2]<5> n_53 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1041 n_14 flop[1]<4> n_15 Out[2]<4> n_54 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1040 n_14 flop[1]<3> n_15 Out[2]<3> n_55 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1039 n_14 flop[1]<10> n_15 Out[2]<10> n_56 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1038 n_14 flop[1]<2> n_15 Out[2]<2> n_57 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1037 n_14 flop[1]<0> n_15 Out[2]<0> n_58 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1036 n_14 flop[1]<1> n_15 Out[2]<1> n_59 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1087 n_14 FE_PHN755_flop_0__9_ n_15 Out[1]<9> n_41 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1096 n_14 FE_PHN752_flop_0__10_ n_15 Out[1]<10> n_32 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1086 n_14 FE_PHN759_flop_0__8_ n_15 Out[1]<8> n_42 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1084 n_14 FE_PHN746_flop_0__7_ n_15 Out[1]<7> n_44 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1082 n_14 FE_PHN748_flop_0__6_ n_15 Out[1]<6> FE_PHN1225_n_46 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1080 n_14 FE_PHN747_flop_0__5_ n_15 Out[1]<5> n_48 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1100 n_14 FE_PHN763_flop_0__3_ n_15 Out[1]<3> n_28 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1099 n_14 FE_PHN741_flop_0__2_ n_15 Out[1]<2> n_29 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1097 n_14 FE_PHN773_flop_0__1_ n_15 Out[1]<1> n_31 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1095 n_14 FE_PHN751_flop_0__0_ n_15 Out[1]<0> n_33 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
XFE_PHC1603_n_13 n_13 FE_PHN1603_n_13 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
Xg1128 FE_PHN685_cnt_0_ n_0 FE_PHN706_cnt_1_ n_13 inh_ground_gnd 
+ inh_power_vdd5 / NO3I2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb0_1
* View Name:    schematic
************************************************************************

.SUBCKT multb0_1 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg888 n_37 n_10 n_9 n_40 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg891 n_33 n_14 n_15 n_37 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg897 n_29 n_7 n_31 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg918 In1<5> In1<2> n_8 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg919 In1<4> In1<1> n_7 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg917 In1<8> In1<5> n_9 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg915 In1<10> In1<7> n_11 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg911 In1<7> In1<4> n_15 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg894 n_32 n_28 n_34 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg896 n_29 n_12 n_32 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg914 In1<5> In1<2> n_12 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg922 In1<4> In1<1> n_4 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg916 In1<8> In1<5> n_10 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg913 In1<10> In1<7> n_13 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg912 In1<7> In1<4> n_14 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg925 In1<10> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg880 n_48 Out1<13> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg879 n_49 Out1<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg901 n_25 n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg886 n_41 Out1<9> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg924 In1<6> n_2 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg923 In1<9> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg902 In1<8> In1<10> n_25 n_26 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg903 In1<0> In1<3> n_24 Out1<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg908 n_5 n_6 n_18 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg906 n_10 n_9 n_20 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg907 n_14 n_15 n_19 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg904 n_13 n_11 n_22 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg920 In1<3> n_2 n_6 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg899 n_4 n_24 n_29 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg910 In1<8> In1<7> In1<10> n_16 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg900 n_7 n_8 n_12 n_28 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg921 In1<6> In1<3> n_5 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
Xg895 n_28 n_6 n_5 n_32 n_33 inh_ground_gnd inh_power_vdd5 / AN211_5VX1
Xg882 n_45 n_26 Out1<11> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg890 n_34 n_18 Out1<6> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg893 n_31 n_21 Out1<5> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg898 n_17 n_24 Out1<4> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg889 n_37 n_20 Out1<8> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg892 n_33 n_19 Out1<7> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg885 n_42 n_22 Out1<10> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg905 n_8 n_12 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg909 n_7 n_4 n_17 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg881 n_3 n_1 n_46 n_48 n_49 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg887 n_2 n_3 n_40 n_42 n_41 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg884 n_42 n_13 n_11 n_45 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg883 n_16 n_42 n_11 n_27 n_46 inh_ground_gnd inh_power_vdd5 / OA211_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1488
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1488 A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg797 A<4> n_4 n_20 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg755 n_73 n_21 Z<14> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg754 n_73 n_7 n_12 Z<21> inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg806 A<9> n_3 n_12 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg811 A<10> n_5 n_7 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg796 n_12 n_7 n_21 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg761 n_29 n_43 n_65 n_67 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg763 n_44 n_41 n_63 n_65 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg765 n_42 n_39 n_61 n_63 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg767 n_40 n_37 n_59 n_61 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg769 n_38 n_35 n_57 n_59 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg771 n_36 n_30 n_55 n_57 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg773 n_31 n_24 n_53 n_55 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg756 n_26 n_5 n_70 n_73 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg821 n_29 n_43 n_65 Z<11> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg822 n_44 n_41 n_63 Z<10> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg823 n_42 n_39 n_61 Z<9> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg824 n_40 n_37 n_59 Z<8> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg825 n_38 n_35 n_57 Z<7> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg826 n_36 n_30 n_55 Z<6> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg827 n_53 n_31 n_24 Z<5> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg820 n_26 n_5 n_70 Z<13> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg774 n_52 Z<4> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg788 n_33 Z<3> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg805 n_12 n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg758 n_69 Z<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg795 n_21 n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg817 A<10> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg816 A<3> n_4 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg815 A<9> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg794 A<0> n_4 A<2> n_24 n_23 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg775 n_23 n_9 n_32 n_53 n_52 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg789 A<1> A<0> n_19 n_32 n_33 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg793 n_3 A<8> n_11 n_26 n_25 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg759 n_28 n_25 n_67 n_70 n_69 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg791 n_0 A<7> n_22 n_28 n_29 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg787 n_1 A<2> n_14 n_35 n_36 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg785 n_13 A<4> n_15 n_39 n_40 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg783 n_8 A<6> n_16 n_43 n_44 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg786 n_6 A<3> n_17 n_37 n_38 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg784 n_10 A<5> n_18 n_41 n_42 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg790 A<1> A<3> n_20 n_30 n_31 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg798 A<2> A<1> n_19 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg803 A<5> A<4> n_14 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg802 A<7> A<6> n_15 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg801 A<9> A<8> n_16 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg800 A<6> A<5> n_17 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg799 A<8> A<7> n_18 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg808 A<1> A<2> n_9 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg804 A<6> A<5> n_13 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg809 A<8> A<7> n_8 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg812 A<5> A<4> n_6 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg807 A<7> A<6> n_10 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg819 A<8> n_5 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg2 A<4> n_4 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb2_1
* View Name:    schematic
************************************************************************

.SUBCKT multb2_1 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O 
*.PININFO Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O 
*.PININFO Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O 
*.PININFO Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xmul_133_32 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> Out1<20> UNCONNECTED64 UNCONNECTED63 UNCONNECTED62 
+ UNCONNECTED61 UNCONNECTED60 UNCONNECTED59 Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ UNCONNECTED58 UNCONNECTED57 UNCONNECTED56 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1488
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1469_2
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1469_2 A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg828 n_11 A<10> n_5 n_92 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg821 n_27 n_41 n_63 Z<12> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg822 n_42 n_39 n_61 Z<11> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg823 n_40 n_37 n_59 Z<10> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg824 n_38 n_35 n_57 Z<9> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg825 n_36 n_33 n_55 Z<8> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg826 n_34 n_28 n_53 Z<7> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg827 n_51 n_29 n_25 Z<6> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg792 n_5 A<10> n_11 n_23 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg760 n_27 n_41 n_63 n_65 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg762 n_42 n_39 n_61 n_63 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg764 n_40 n_37 n_59 n_61 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg766 n_38 n_35 n_57 n_59 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg768 n_36 n_33 n_55 n_57 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg770 n_34 n_28 n_53 n_55 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg772 n_29 n_25 n_51 n_53 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg753 n_72 n_8 n_11 Z<21> inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg797 A<4> n_6 n_19 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2 n_21 n_72 Z<15> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg810 A<10> A<9> n_8 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg795 n_11 n_8 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg819 A<9> n_5 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg820 A<7> n_5 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg818 A<4> n_6 n_2 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg805 A<10> A<9> n_11 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg757 n_67 n_69 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg756 n_68 Z<13> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg773 n_50 Z<5> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg787 n_31 Z<4> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg817 A<8> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg815 A<3> n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg790 n_1 A<7> n_21 n_26 n_27 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg755 n_23 A<9> n_69 n_72 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg758 n_26 n_92 n_65 n_67 n_68 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg791 A<0> n_6 A<2> n_25 n_24 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg774 n_24 n_9 n_30 n_51 n_50 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg788 A<1> A<0> n_18 n_30 n_31 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg782 n_0 A<6> n_15 n_41 n_42 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg783 n_10 A<5> n_17 n_39 n_40 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg784 n_12 A<4> n_14 n_37 n_38 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg785 n_7 A<3> n_16 n_35 n_36 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg786 n_2 A<2> n_13 n_33 n_34 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg789 A<1> A<3> n_19 n_28 n_29 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg798 A<2> A<1> n_18 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg801 A<9> A<8> n_15 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg799 A<8> A<7> n_17 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg802 A<7> A<6> n_14 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg800 A<6> A<5> n_16 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg803 A<5> A<4> n_13 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg807 A<1> A<2> n_9 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg806 A<7> A<6> n_10 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg804 A<6> A<5> n_12 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg811 A<5> A<4> n_7 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb6
* View Name:    schematic
************************************************************************

.SUBCKT multb6 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> 
+ In2<3> In2<2> In2<1> In2<0> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> 
+ Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> 
+ Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O 
*.PININFO Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O 
*.PININFO Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O 
*.PININFO Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xmul_167_32 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> Out1<19> UNCONNECTED88 UNCONNECTED87 UNCONNECTED86 
+ UNCONNECTED85 UNCONNECTED84 Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> UNCONNECTED83 
+ UNCONNECTED82 UNCONNECTED81 multb6_mul_temp<0> inh_ground_gnd inh_power_vdd5 
+ / mult_signed_const_1469_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1450
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1450 A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg576 n_3 n_4 n_8 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg579 A<9> A<8> n_5 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg577 n_2 n_5 n_7 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg571 n_7 A<5> n_15 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg550 n_49 n_8 Z<15> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg552 n_47 n_7 Z<14> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg580 A<10> A<9> n_4 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg581 A<10> A<9> n_3 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg582 A<9> A<8> n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2 n_44 A<8> A<10> Z<13> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg572 n_3 n_1 n_4 n_14 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg551 n_47 n_2 n_5 n_49 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg573 A<8> A<9> A<5> n_13 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg553 A<8> A<10> n_45 n_47 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg583 A<6> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg555 n_44 n_45 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg556 n_14 A<7> n_41 n_44 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg557 n_16 n_13 n_39 n_41 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg569 A<8> A<4> A<7> n_17 n_18 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg558 n_15 n_17 n_37 n_39 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg559 n_18 n_25 n_35 n_37 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg565 A<6> A<7> A<3> n_25 n_26 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg560 n_26 n_19 n_33 n_35 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg568 A<5> A<6> A<2> n_19 n_20 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg561 n_20 n_23 n_31 n_33 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg566 A<4> A<1> A<5> n_23 n_24 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg562 n_24 n_11 n_29 n_31 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg564 A<2> A<3> n_21 n_27 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg567 A<1> A<2> n_9 n_21 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg563 n_12 A<3> n_27 n_29 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg574 A<4> A<0> n_11 n_12 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg575 A<0> A<1> n_9 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg570 A<6> n_8 n_16 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb4_1
* View Name:    schematic
************************************************************************

.SUBCKT multb4_1 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O 
*.PININFO Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O 
*.PININFO Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O 
*.PININFO Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xmul_150_32 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> UNCONNECTED80 UNCONNECTED79 UNCONNECTED78 UNCONNECTED77 
+ UNCONNECTED76 UNCONNECTED75 Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ UNCONNECTED74 UNCONNECTED73 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1450
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1450_5
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1450_5 A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg576 n_3 n_4 n_8 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg579 A<9> A<8> n_5 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg577 n_2 n_5 n_7 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg571 n_7 A<5> n_15 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg550 n_49 n_8 Z<15> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg552 n_47 n_7 Z<14> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg580 A<10> A<9> n_4 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg581 A<10> A<9> n_3 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg582 A<9> A<8> n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2 n_44 A<8> A<10> Z<13> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg572 n_3 n_1 n_4 n_14 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg551 n_47 n_2 n_5 n_49 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg573 A<8> A<9> A<5> n_13 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg553 A<8> A<10> n_45 n_47 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg583 A<6> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg555 n_44 n_45 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg556 n_14 A<7> n_41 n_44 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg557 n_16 n_13 n_39 n_41 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg569 A<8> A<4> A<7> n_17 n_18 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg558 n_15 n_17 n_37 n_39 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg559 n_18 n_25 n_35 n_37 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg565 A<6> A<7> A<3> n_25 n_26 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg560 n_26 n_19 n_33 n_35 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg568 A<5> A<6> A<2> n_19 n_20 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg561 n_20 n_23 n_31 n_33 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg566 A<1> A<4> A<5> n_23 n_24 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg562 n_24 n_11 n_29 n_31 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg564 A<2> A<3> n_21 n_27 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg567 A<1> A<2> n_9 n_21 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg563 n_12 A<3> n_27 n_29 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg574 A<0> A<4> n_11 n_12 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg575 A<0> A<1> n_9 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg570 A<6> n_8 n_16 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb4
* View Name:    schematic
************************************************************************

.SUBCKT multb4 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> 
+ In2<3> In2<2> In2<1> In2<0> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O 
*.PININFO Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O 
*.PININFO Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O 
*.PININFO Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xmul_150_32 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> UNCONNECTED72 UNCONNECTED71 UNCONNECTED70 UNCONNECTED69 
+ UNCONNECTED68 UNCONNECTED67 Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ UNCONNECTED66 UNCONNECTED65 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1450_5
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb0
* View Name:    schematic
************************************************************************

.SUBCKT multb0 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> 
+ In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg872 n_37 n_10 n_9 n_40 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg875 n_33 n_14 n_15 n_37 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg881 n_29 n_7 n_31 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg902 In1<5> In1<2> n_8 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg903 In1<4> In1<1> n_7 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg901 In1<8> In1<5> n_9 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg899 In1<10> In1<7> n_11 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg895 In1<7> In1<4> n_15 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg878 n_32 n_28 n_34 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg880 n_29 n_12 n_32 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg898 In1<5> In1<2> n_12 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg906 In1<4> In1<1> n_4 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg900 In1<8> In1<5> n_10 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg897 In1<10> In1<7> n_13 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg896 In1<7> In1<4> n_14 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg909 In1<10> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg864 n_48 Out1<13> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg863 n_49 Out1<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg885 n_25 n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg870 n_41 Out1<9> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg908 In1<6> n_2 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg907 In1<9> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg886 In1<10> In1<8> n_25 n_26 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg887 In1<0> In1<3> n_24 Out1<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg892 n_5 n_6 n_18 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg890 n_10 n_9 n_20 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg891 n_14 n_15 n_19 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg888 n_13 n_11 n_22 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg904 In1<3> n_2 n_6 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg883 n_4 n_24 n_29 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg894 In1<8> In1<7> In1<10> n_16 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg884 n_7 n_8 n_12 n_28 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg905 In1<6> In1<3> n_5 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
Xg879 n_28 n_6 n_5 n_32 n_33 inh_ground_gnd inh_power_vdd5 / AN211_5VX1
Xg866 n_45 n_26 Out1<11> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg874 n_34 n_18 Out1<6> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg877 n_31 n_21 Out1<5> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg882 n_17 n_24 Out1<4> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg873 n_37 n_20 Out1<8> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg876 n_33 n_19 Out1<7> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg869 n_42 n_22 Out1<10> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg889 n_8 n_12 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg893 n_7 n_4 n_17 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg865 n_1 n_3 n_46 n_48 n_49 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg871 n_2 n_3 n_40 n_42 n_41 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg868 n_42 n_13 n_11 n_45 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg867 n_16 n_42 n_11 n_27 n_46 inh_ground_gnd inh_power_vdd5 / OA211_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1488_5
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1488_5 A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg829 n_11 A<10> n_5 n_92 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg822 n_27 n_41 n_63 Z<11> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg823 n_42 n_39 n_61 Z<10> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg824 n_40 n_37 n_59 Z<9> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg825 n_38 n_35 n_57 Z<8> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg826 n_36 n_33 n_55 Z<7> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg827 n_34 n_28 n_53 Z<6> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg828 n_51 n_29 n_25 Z<5> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg793 n_5 A<10> n_11 n_23 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg761 n_27 n_41 n_63 n_65 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg763 n_42 n_39 n_61 n_63 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg765 n_40 n_37 n_59 n_61 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg767 n_38 n_35 n_57 n_59 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg769 n_36 n_33 n_55 n_57 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg771 n_34 n_28 n_53 n_55 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg773 n_29 n_25 n_51 n_53 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg754 n_72 n_8 n_11 Z<21> inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg798 A<4> n_6 n_19 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2 n_21 n_72 Z<14> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg811 A<10> A<9> n_8 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg796 n_11 n_8 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg820 A<9> n_5 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg821 A<7> n_5 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg819 A<4> n_6 n_2 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg806 A<10> A<9> n_11 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg758 n_67 n_69 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg757 n_68 Z<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg774 n_50 Z<4> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg788 n_31 Z<3> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg818 A<8> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg816 A<3> n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg791 n_1 A<7> n_21 n_26 n_27 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg756 n_23 A<9> n_69 n_72 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg759 n_26 n_92 n_65 n_67 n_68 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg792 A<0> n_6 A<2> n_25 n_24 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg775 n_24 n_9 n_30 n_51 n_50 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg789 A<1> A<0> n_18 n_30 n_31 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg783 n_0 A<6> n_15 n_41 n_42 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg784 n_10 A<5> n_17 n_39 n_40 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg785 n_12 A<4> n_14 n_37 n_38 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg786 n_7 A<3> n_16 n_35 n_36 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg787 n_2 A<2> n_13 n_33 n_34 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg790 A<1> A<3> n_19 n_28 n_29 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg799 A<2> A<1> n_18 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg802 A<9> A<8> n_15 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg800 A<8> A<7> n_17 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg803 A<7> A<6> n_14 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg801 A<6> A<5> n_16 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg804 A<5> A<4> n_13 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg808 A<1> A<2> n_9 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg807 A<7> A<6> n_10 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg805 A<6> A<5> n_12 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg812 A<5> A<4> n_7 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb2
* View Name:    schematic
************************************************************************

.SUBCKT multb2 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> 
+ In2<3> In2<2> In2<1> In2<0> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O 
*.PININFO Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O 
*.PININFO Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O 
*.PININFO Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xmul_133_32 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> Out1<20> UNCONNECTED55 UNCONNECTED54 UNCONNECTED53 
+ UNCONNECTED52 UNCONNECTED51 UNCONNECTED50 Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ UNCONNECTED49 UNCONNECTED48 UNCONNECTED47 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1488_5
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_260_2
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_260_2 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> 
+ A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> 
+ Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> 
+ Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg423 n_33 n_1 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg441 B<17> A<16> n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg425 n_31 n_1 Z<17> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg424 B<17> A<16> n_31 n_33 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg439 n_2 A<3> B<3> n_4 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg438 n_4 A<4> B<4> n_6 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg437 B<5> A<5> n_6 n_8 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg436 B<6> A<6> n_8 n_10 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg435 B<7> A<7> n_10 n_12 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg434 B<8> A<8> n_12 n_14 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg432 B<10> A<10> n_16 n_18 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg431 B<11> A<11> n_18 n_20 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg430 B<12> A<12> n_20 n_22 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg429 B<13> A<13> n_22 n_24 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg428 B<14> A<14> n_24 n_26 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg427 B<15> A<15> n_26 n_28 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg426 B<16> A<16> n_28 n_31 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg433 B<9> A<9> n_14 n_16 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg440 B<2> A<2> n_2 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb6
* View Name:    schematic
************************************************************************

.SUBCKT sumb6 In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> 
+ In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I In1<14>:I 
*.PININFO In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I 
*.PININFO In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I 
*.PININFO In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_146_30 UNCONNECTED_HIER_Z503 UNCONNECTED_HIER_Z502 UNCONNECTED_HIER_Z501 
+ UNCONNECTED_HIER_Z500 UNCONNECTED_HIER_Z499 In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> UNCONNECTED_HIER_Z498 UNCONNECTED_HIER_Z497 UNCONNECTED_HIER_Z509 
+ UNCONNECTED_HIER_Z508 UNCONNECTED_HIER_Z507 UNCONNECTED_HIER_Z506 In2<17> 
+ In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> 
+ In2<6> In2<5> In2<4> In2<3> In2<2> UNCONNECTED_HIER_Z505 
+ UNCONNECTED_HIER_Z504 Out1<21> UNCONNECTED106 UNCONNECTED105 UNCONNECTED104 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ UNCONNECTED103 UNCONNECTED102 inh_ground_gnd inh_power_vdd5 / 
+ add_unsigned_260_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_260_1
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_260_1 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> 
+ A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> 
+ Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> 
+ Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg426 n_33 n_1 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg444 B<16> A<16> n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg428 n_31 n_1 Z<16> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg427 B<16> A<16> n_31 n_33 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg442 n_2 A<2> B<2> n_4 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg441 B<3> A<3> n_4 n_6 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg440 n_6 A<4> B<4> n_8 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg439 B<5> A<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg438 B<6> A<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg437 B<7> A<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg435 B<9> A<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg434 B<10> A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg433 B<11> A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg432 B<12> A<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg431 B<13> A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg430 B<14> A<14> n_26 n_28 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg429 B<15> A<15> n_28 n_31 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg436 B<8> A<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg443 B<1> A<1> n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb4
* View Name:    schematic
************************************************************************

.SUBCKT sumb4 In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> 
+ In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I 
*.PININFO In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I 
*.PININFO In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I 
*.PININFO In1<0>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_133_29 UNCONNECTED_HIER_Z490 UNCONNECTED_HIER_Z489 UNCONNECTED_HIER_Z488 
+ UNCONNECTED_HIER_Z487 UNCONNECTED_HIER_Z486 In1<15> In1<14> In1<13> In1<12> 
+ In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> UNCONNECTED_HIER_Z485 UNCONNECTED_HIER_Z496 
+ UNCONNECTED_HIER_Z495 UNCONNECTED_HIER_Z494 UNCONNECTED_HIER_Z493 
+ UNCONNECTED_HIER_Z492 In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> 
+ In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> 
+ UNCONNECTED_HIER_Z491 Out1<21> UNCONNECTED101 UNCONNECTED100 UNCONNECTED99 
+ UNCONNECTED98 Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ UNCONNECTED97 inh_ground_gnd inh_power_vdd5 / add_unsigned_260_1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_260
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_260 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> 
+ A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> B<21> 
+ B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> B<8> 
+ B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> 
+ Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> 
+ Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg415 n_31 n_1 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg432 A<15> B<14> n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg417 n_29 n_1 Z<15> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg416 A<15> B<14> n_29 n_31 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg430 B<2> A<2> n_2 n_4 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg429 A<3> B<3> n_4 n_6 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg428 n_6 B<4> A<4> n_8 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg427 A<5> B<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg426 A<6> B<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg424 A<8> B<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg423 A<9> B<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg422 A<10> B<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg421 A<11> B<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg420 A<12> B<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg419 A<13> B<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg418 A<14> B<14> n_26 n_29 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg425 A<7> B<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg431 B<1> A<1> n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb2
* View Name:    schematic
************************************************************************

.SUBCKT sumb2 In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> 
+ In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I 
*.PININFO In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I 
*.PININFO In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I 
*.PININFO In1<0>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_120_29 UNCONNECTED_HIER_Z476 UNCONNECTED_HIER_Z475 UNCONNECTED_HIER_Z474 
+ UNCONNECTED_HIER_Z473 UNCONNECTED_HIER_Z472 UNCONNECTED_HIER_Z471 In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> UNCONNECTED_HIER_Z470 UNCONNECTED_HIER_Z484 
+ UNCONNECTED_HIER_Z483 UNCONNECTED_HIER_Z482 UNCONNECTED_HIER_Z481 
+ UNCONNECTED_HIER_Z480 UNCONNECTED_HIER_Z479 UNCONNECTED_HIER_Z478 In2<14> 
+ In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> 
+ In2<3> In2<2> In2<1> UNCONNECTED_HIER_Z477 Out1<21> UNCONNECTED96 
+ UNCONNECTED95 UNCONNECTED94 UNCONNECTED93 UNCONNECTED92 Out1<15> Out1<14> 
+ Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> 
+ Out1<4> Out1<3> Out1<2> Out1<1> UNCONNECTED91 inh_ground_gnd inh_power_vdd5 
+ / add_unsigned_260
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_signed
* View Name:    schematic
************************************************************************

.SUBCKT add_signed A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> 
+ A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> B<21> B<20> 
+ B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> B<8> B<7> 
+ B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> 
+ Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> 
+ Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg506 n_42 n_0 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg529 B<20> A<14> n_0 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg508 n_40 n_0 Z<20> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg507 B<20> A<14> n_40 n_42 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg527 n_1 A<1> B<1> n_3 Z<1> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg526 n_3 A<2> B<2> n_5 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg525 n_5 A<3> B<3> n_7 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg524 n_7 A<4> B<4> n_9 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg523 n_9 A<5> B<5> n_11 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg521 B<7> A<7> n_13 n_15 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg520 B<8> A<8> n_15 n_17 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg519 B<9> A<9> n_17 n_19 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg518 B<10> A<10> n_19 n_21 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg517 B<11> A<11> n_21 n_23 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg522 B<6> A<6> n_11 n_13 FE_PHN523_FIR_out_0__6_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg515 B<13> A<13> n_25 n_27 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg514 B<14> A<14> n_27 n_29 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg513 B<15> A<14> n_29 n_31 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg512 B<16> A<14> n_31 n_33 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg511 B<17> A<14> n_33 n_35 Z<17> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg510 B<18> A<14> n_35 n_37 Z<18> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg509 B<19> A<14> n_37 n_40 Z<19> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg516 B<12> A<12> n_23 n_25 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
XFE_PHC523_FIR_out_0__6_ FE_PHN523_FIR_out_0__6_ Z<6> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
Xg528 B<0> A<0> n_1 Z<0> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb12
* View Name:    schematic
************************************************************************

.SUBCKT sumb12 In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> 
+ In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<21>:I In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I 
*.PININFO In1<15>:I In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I 
*.PININFO In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I 
*.PININFO In1<1>:I In1<0>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I 
*.PININFO In2<16>:I In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I 
*.PININFO In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I 
*.PININFO In2<3>:I In2<2>:I In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O 
*.PININFO Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O 
*.PININFO Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O 
*.PININFO Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O 
*.PININFO Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xadd_185_21 UNCONNECTED_HIER_Z468 UNCONNECTED_HIER_Z467 UNCONNECTED_HIER_Z466 
+ UNCONNECTED_HIER_Z465 UNCONNECTED_HIER_Z464 UNCONNECTED_HIER_Z463 
+ UNCONNECTED_HIER_Z462 In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> 
+ In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ UNCONNECTED_HIER_Z469 In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5 / add_signed
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_260_4
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_260_4 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> 
+ A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> 
+ Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> 
+ Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg471 n_39 n_1 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg492 B<19> A<15> n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg473 n_37 n_1 Z<19> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg472 B<19> A<15> n_37 n_39 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg490 n_2 A<2> B<2> n_4 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg488 n_6 A<4> B<4> n_8 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg487 B<5> A<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg486 B<6> A<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg485 B<7> A<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg484 B<8> A<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg483 B<9> A<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg482 B<10> A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg489 n_4 A<3> B<3> n_6 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg480 B<12> A<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg479 B<13> A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg478 B<14> A<14> n_26 n_28 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg477 B<15> A<15> n_28 n_30 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg476 B<16> A<15> n_30 n_32 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg475 B<17> A<15> n_32 n_34 Z<17> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg474 B<18> A<15> n_34 n_37 Z<18> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg481 B<11> A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg491 B<1> A<1> n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb10
* View Name:    schematic
************************************************************************

.SUBCKT sumb10 In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> 
+ In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I 
*.PININFO In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I 
*.PININFO In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I 
*.PININFO In1<0>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_172_29 UNCONNECTED_HIER_Z458 UNCONNECTED_HIER_Z457 UNCONNECTED_HIER_Z456 
+ UNCONNECTED_HIER_Z455 UNCONNECTED_HIER_Z454 UNCONNECTED_HIER_Z453 In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> UNCONNECTED_HIER_Z452 UNCONNECTED_HIER_Z461 
+ UNCONNECTED_HIER_Z460 In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> 
+ In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> 
+ In2<3> In2<2> In2<1> UNCONNECTED_HIER_Z459 Out1<21> UNCONNECTED90 Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> UNCONNECTED89 inh_ground_gnd inh_power_vdd5 / add_unsigned_260_4
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_260_3
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_260_3 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> 
+ A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> 
+ Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> 
+ Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg456 n_37 n_1 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg476 B<18> A<16> n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg458 n_35 n_1 Z<18> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg457 B<18> A<16> n_35 n_37 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg473 n_4 A<3> B<3> n_6 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg472 n_6 A<4> B<4> n_8 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg471 B<5> A<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg470 B<6> A<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg469 B<7> A<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg468 B<8> A<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg467 B<9> A<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg474 n_2 A<2> B<2> n_4 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg465 B<11> A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg464 B<12> A<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg463 B<13> A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg462 B<14> A<14> n_26 n_28 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg461 B<15> A<15> n_28 n_30 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg460 B<16> A<16> n_30 n_32 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg459 B<17> A<16> n_32 n_35 Z<17> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg466 B<10> A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg475 B<1> A<1> n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb8
* View Name:    schematic
************************************************************************

.SUBCKT sumb8 In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> 
+ In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I 
*.PININFO In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I 
*.PININFO In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I 
*.PININFO In1<0>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_159_29 UNCONNECTED_HIER_Z515 UNCONNECTED_HIER_Z514 UNCONNECTED_HIER_Z513 
+ UNCONNECTED_HIER_Z512 UNCONNECTED_HIER_Z511 In1<15> In1<14> In1<13> In1<12> 
+ In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> UNCONNECTED_HIER_Z510 UNCONNECTED_HIER_Z519 
+ UNCONNECTED_HIER_Z518 UNCONNECTED_HIER_Z517 In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> UNCONNECTED_HIER_Z516 Out1<21> UNCONNECTED109 
+ UNCONNECTED108 Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> 
+ Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> 
+ Out1<3> Out1<2> Out1<1> UNCONNECTED107 inh_ground_gnd inh_power_vdd5 / 
+ add_unsigned_260_3
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    FIR_section
* View Name:    schematic
************************************************************************

.SUBCKT FIR_section In[0]<10> In[0]<9> In[0]<8> In[0]<7> In[0]<6> In[0]<5> 
+ In[0]<4> In[0]<3> In[0]<2> In[0]<1> In[0]<0> In[1]<10> In[1]<9> In[1]<8> 
+ In[1]<7> In[1]<6> In[1]<5> In[1]<4> In[1]<3> In[1]<2> In[1]<1> In[1]<0> 
+ In[2]<10> In[2]<9> In[2]<8> In[2]<7> In[2]<6> In[2]<5> In[2]<4> In[2]<3> 
+ In[2]<2> In[2]<1> In[2]<0> Out<21> Out<20> Out<19> Out<18> Out<17> Out<16> 
+ Out<15> Out<14> Out<13> Out<12> Out<11> Out<10> Out<9> Out<8> Out<7> Out<6> 
+ Out<5> Out<4> Out<3> Out<2> Out<1> Out<0> clk clk_div_3__L5_N5 
+ clk_div_3__L5_N6 clk_div_3__L5_N8 clk_div_3__L5_N9 clk_div_3__L5_N19 
+ clk_div_3__L5_N25 clk_div_3__L5_N26 clk_div_3__L5_N27 clk_div_3__L5_N28 
+ clk_div_3__L5_N29 clk_div_3__L5_N32 clk_div_3__L5_N33 clk_div_3__L5_N34 
+ clk_div_3__L5_N35 clk_div_3__L5_N36 clk_div_3__L5_N37 clk_div_3__L5_N38 
+ clk_div_3__L5_N41 clk_div_3__L5_N43 clk_div_3__L5_N44 clk_div_3__L5_N46 
+ clk_div_3__L5_N48 p p1 p2 p3 p4 reset inh_ground_gnd inh_power_vdd5
*.PININFO In[0]<10>:I In[0]<9>:I In[0]<8>:I In[0]<7>:I In[0]<6>:I In[0]<5>:I 
*.PININFO In[0]<4>:I In[0]<3>:I In[0]<2>:I In[0]<1>:I In[0]<0>:I In[1]<10>:I 
*.PININFO In[1]<9>:I In[1]<8>:I In[1]<7>:I In[1]<6>:I In[1]<5>:I In[1]<4>:I 
*.PININFO In[1]<3>:I In[1]<2>:I In[1]<1>:I In[1]<0>:I In[2]<10>:I In[2]<9>:I 
*.PININFO In[2]<8>:I In[2]<7>:I In[2]<6>:I In[2]<5>:I In[2]<4>:I In[2]<3>:I 
*.PININFO In[2]<2>:I In[2]<1>:I In[2]<0>:I clk:I clk_div_3__L5_N5:I 
*.PININFO clk_div_3__L5_N6:I clk_div_3__L5_N8:I clk_div_3__L5_N9:I 
*.PININFO clk_div_3__L5_N19:I clk_div_3__L5_N25:I clk_div_3__L5_N26:I 
*.PININFO clk_div_3__L5_N27:I clk_div_3__L5_N28:I clk_div_3__L5_N29:I 
*.PININFO clk_div_3__L5_N32:I clk_div_3__L5_N33:I clk_div_3__L5_N34:I 
*.PININFO clk_div_3__L5_N35:I clk_div_3__L5_N36:I clk_div_3__L5_N37:I 
*.PININFO clk_div_3__L5_N38:I clk_div_3__L5_N41:I clk_div_3__L5_N43:I 
*.PININFO clk_div_3__L5_N44:I clk_div_3__L5_N46:I clk_div_3__L5_N48:I p:I p1:I 
*.PININFO p2:I p3:I p4:I reset:I Out<21>:O Out<20>:O Out<19>:O Out<18>:O 
*.PININFO Out<17>:O Out<16>:O Out<15>:O Out<14>:O Out<13>:O Out<12>:O 
*.PININFO Out<11>:O Out<10>:O Out<9>:O Out<8>:O Out<7>:O Out<6>:O Out<5>:O 
*.PININFO Out<4>:O Out<3>:O Out<2>:O Out<1>:O Out<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xu_multb0_2 multb0_2_out1<21> Delay05_out1<9> Delay05_out1<8> Delay05_out1<7> 
+ Delay05_out1<6> Delay05_out1<5> Delay05_out1<4> Delay05_out1<3> 
+ Delay05_out1<2> Delay05_out1<1> FE_PHN58_Delay05_out1_0_ 
+ UNCONNECTED_HIER_Z539 UNCONNECTED_HIER_Z538 UNCONNECTED_HIER_Z537 
+ UNCONNECTED_HIER_Z536 UNCONNECTED_HIER_Z535 UNCONNECTED_HIER_Z534 
+ UNCONNECTED_HIER_Z533 UNCONNECTED_HIER_Z532 vdd5! UNCONNECTED_HIER_Z531 
+ UNCONNECTED_HIER_Z530 vdd5! UNCONNECTED131 UNCONNECTED130 UNCONNECTED129 
+ UNCONNECTED128 UNCONNECTED127 UNCONNECTED126 UNCONNECTED125 UNCONNECTED124 
+ multb0_2_out1<13> multb0_2_out1<12> multb0_2_out1<11> multb0_2_out1<10> 
+ multb0_2_out1<9> multb0_2_out1<8> multb0_2_out1<7> multb0_2_out1<6> 
+ multb0_2_out1<5> multb0_2_out1<4> multb0_2_out1<3> UNCONNECTED123 
+ UNCONNECTED122 UNCONNECTED121 inh_ground_gnd inh_power_vdd5 / multb0_1
Xu_multb2_2 Delay14_out1<10> Delay14_out1<9> Delay14_out1<8> Delay14_out1<7> 
+ Delay14_out1<6> Delay14_out1<5> Delay14_out1<4> Delay14_out1<3> 
+ Delay14_out1<2> Delay14_out1<1> FE_PHN77_Delay14_out1_0_ vdd5! vdd5! vdd5! 
+ vdd5! vdd5! vdd5! vdd5! UNCONNECTED_HIER_Z545 vdd5! UNCONNECTED_HIER_Z544 
+ vdd5! UNCONNECTED_HIER_Z543 multb2_2_out1<20> UNCONNECTED147 UNCONNECTED146 
+ UNCONNECTED145 UNCONNECTED144 UNCONNECTED143 UNCONNECTED142 
+ multb2_2_out1<13> multb2_2_out1<12> multb2_2_out1<11> multb2_2_out1<10> 
+ multb2_2_out1<9> multb2_2_out1<8> multb2_2_out1<7> multb2_2_out1<6> 
+ multb2_2_out1<5> multb2_2_out1<4> multb2_2_out1<3> multb2_2_out1<2> 
+ UNCONNECTED141 UNCONNECTED140 inh_ground_gnd inh_power_vdd5 / multb2_1
Xu_multb6 FE_PHN119_Delay03_out1_10_ FE_PHN161_Delay03_out1_9_ 
+ FE_PHN158_Delay03_out1_8_ FE_PHN185_Delay03_out1_7_ 
+ FE_PHN193_Delay03_out1_6_ FE_PHN204_Delay03_out1_5_ 
+ FE_PHN219_Delay03_out1_4_ FE_PHN230_Delay03_out1_3_ 
+ FE_PHN173_Delay03_out1_2_ FE_PHN157_Delay03_out1_1_ 
+ FE_PHN141_Delay03_out1_0_ vdd5! vdd5! vdd5! vdd5! vdd5! vdd5! 
+ UNCONNECTED_HIER_Z567 vdd5! UNCONNECTED_HIER_Z566 vdd5! 
+ UNCONNECTED_HIER_Z565 UNCONNECTED_HIER_Z564 multb6_out1<19> UNCONNECTED168 
+ UNCONNECTED167 UNCONNECTED166 UNCONNECTED165 UNCONNECTED164 multb6_out1<13> 
+ multb6_out1<12> multb6_out1<11> multb6_out1<10> multb6_out1<9> 
+ multb6_out1<8> multb6_out1<7> multb6_out1<6> multb6_out1<5> multb6_out1<4> 
+ multb6_out1<3> multb6_out1<2> UNCONNECTED163 UNCONNECTED162 inh_ground_gnd 
+ inh_power_vdd5 / multb6
XDelay12_out1_reg[4] clk_div_3__L5_N38 FE_PHN892_n_65 Delay12_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[2] clk_div_3__L5_N29 FE_PHN906_n_63 Delay12_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[7] clk_div_3__L5_N28 FE_PHN856_n_36 Delay12_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[5] clk_div_3__L5_N36 FE_PHN1464_n_33 Delay02_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[5] clk_div_3__L5_N36 FE_PHN1460_n_50 Delay22_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[0] clk_div_3__L5_N9 FE_PHN1866_n_34 Delay02_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[6] clk_div_3__L5_N37 FE_PHN1420_n_35 Delay02_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[4] clk_div_3__L5_N37 FE_PHN1463_n_46 Delay22_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[5] clk_div_3__L5_N19 FE_PHN882_n_38 Delay12_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[6] clk_div_3__L5_N19 FE_PHN836_n_55 Delay12_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[0] clk FE_PHN1948_n_42 Delay22_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[1] clk_div_3__L5_N43 FE_PHN1478_n_43 Delay22_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[9] clk_div_3__L5_N26 FE_PHN1448_n_44 Delay22_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[2] clk_div_3__L5_N43 FE_PHN1416_n_45 Delay22_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[1] clk_div_3__L5_N43 FE_PHN918_n_91 Delay23_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[3] clk_div_3__L5_N41 n_47 Delay02_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[2] clk FE_PHN1433_n_48 Delay02_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[8] clk_div_3__L5_N35 FE_PHN1415_n_49 Delay22_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[9] clk_div_3__L5_N25 FE_PHN1440_n_51 Delay02_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[10] clk_div_3__L5_N25 FE_PHN1459_n_56 Delay22_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[6] clk_div_3__L5_N27 FE_PHN1449_n_52 Delay22_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[7] clk_div_3__L5_N27 FE_PHN1462_n_57 Delay22_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[8] clk_div_3__L5_N27 FE_PHN1065_n_37 Delay12_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[10] clk_div_3__L5_N26 n_0 Delay21_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[2] clk_div_3__L5_N29 n_1 Delay21_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[7] clk_div_3__L5_N28 n_14 Delay21_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[3] clk_div_3__L5_N38 n_15 Delay21_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[6] clk_div_3__L5_N19 n_23 Delay21_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[1] clk_div_3__L5_N43 n_24 Delay21_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[4] clk_div_3__L5_N38 n_27 Delay21_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[9] clk_div_3__L5_N27 n_28 Delay21_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[5] clk_div_3__L5_N38 n_30 Delay21_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[8] clk_div_3__L5_N28 n_31 Delay21_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[0] clk n_32 Delay21_out1<0> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
XDelay01_out1_reg[3] clk_div_3__L5_N29 n_22 Delay01_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[4] clk_div_3__L5_N38 n_2 Delay01_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[9] clk_div_3__L5_N26 n_3 Delay01_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[5] clk_div_3__L5_N38 n_4 Delay01_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[10] clk_div_3__L5_N27 n_5 multb0_1_out1<21> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[1] clk n_6 Delay01_out1<1> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
XDelay01_out1_reg[7] clk_div_3__L5_N28 n_13 Delay01_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[6] clk_div_3__L5_N19 n_18 Delay01_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[8] clk_div_3__L5_N28 n_20 Delay01_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[2] clk_div_3__L5_N43 n_21 Delay01_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[0] clk_div_3__L5_N6 n_29 sumb2_1_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[2] clk_div_3__L5_N29 n_26 Delay11_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[8] clk_div_3__L5_N27 n_7 Delay11_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[4] clk_div_3__L5_N38 n_8 Delay11_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[3] clk_div_3__L5_N29 n_9 Delay11_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[0] clk_div_3__L5_N6 n_10 Delay11_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[7] clk_div_3__L5_N28 n_11 Delay11_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[9] clk_div_3__L5_N26 n_12 Delay11_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[10] clk_div_3__L5_N26 n_16 Delay11_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[5] clk_div_3__L5_N19 n_17 Delay11_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[1] clk_div_3__L5_N6 n_19 Delay11_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[6] clk_div_3__L5_N19 n_25 Delay11_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[3] clk_div_3__L5_N37 FE_PHN1715_n_54 Delay12_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[3] clk_div_3__L5_N37 FE_PHN1428_n_62 Delay22_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[6] clk_div_3__L5_N36 FE_PHN1796_n_67 Delay03_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[9] clk_div_3__L5_N26 FE_PHN971_n_39 Delay12_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[10] clk_div_3__L5_N26 FE_PHN1050_n_41 multb4_1_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[1] clk_div_3__L5_N5 FE_PHN1012_n_69 Delay03_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[2] clk_div_3__L5_N5 FE_PHN1969_n_94 Delay13_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[10] clk_div_3__L5_N32 FE_PHN1106_n_70 Delay03_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[3] clk_div_3__L5_N41 FE_PHN830_n_71 Delay03_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[7] clk_div_3__L5_N35 FE_PHN1003_n_72 Delay03_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[8] clk_div_3__L5_N35 FE_PHN1443_n_59 Delay02_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[7] clk_div_3__L5_N36 FE_PHN1458_n_58 Delay02_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[10] clk_div_3__L5_N25 FE_PHN1485_n_60 Delay02_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[4] clk_div_3__L5_N41 FE_PHN1442_n_61 
+ FE_PHN376_Delay02_out1_4_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[1] clk_div_3__L5_N6 FE_PHN1822_n_64 Delay02_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[1] clk_div_3__L5_N6 FE_PHN979_n_40 Delay12_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[0] clk_div_3__L5_N6 FE_PHN1005_n_53 Delay12_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[9] clk_div_3__L5_N25 FE_PHN931_n_73 Delay03_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[8] clk_div_3__L5_N35 FE_PHN935_n_74 Delay03_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[2] clk n_75 Delay03_out1<2> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
XDelay23_out1_reg[0] clk FE_PHN866_n_95 Delay23_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[0] clk_div_3__L5_N9 FE_PHN1019_n_76 Delay03_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[0] clk_div_3__L5_N9 FE_PHN2523_n_77 Delay13_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[7] clk_div_3__L5_N34 FE_PHN1479_n_78 Delay13_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[6] clk_div_3__L5_N34 n_81 Delay13_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[9] clk_div_3__L5_N32 FE_PHN2540_n_79 Delay13_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[8] clk_div_3__L5_N33 FE_PHN1481_n_80 Delay13_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[4] clk_div_3__L5_N44 FE_PHN1482_n_82 Delay13_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[5] clk_div_3__L5_N44 FE_PHN1483_n_85 Delay13_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[1] clk_div_3__L5_N9 FE_PHN2038_n_83 Delay13_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[10] clk_div_3__L5_N32 FE_PHN2013_n_84 Delay13_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[8] clk_div_3__L5_N35 FE_PHN1055_n_88 Delay23_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[7] clk_div_3__L5_N35 FE_PHN1021_n_89 Delay23_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[9] clk_div_3__L5_N25 FE_PHN939_n_90 Delay23_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[10] clk_div_3__L5_N25 FE_PHN1067_n_86 multb4_2_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[6] clk_div_3__L5_N36 FE_PHN930_n_93 Delay23_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[3] clk_div_3__L5_N46 FE_PHN2008_n_96 Delay13_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[5] clk_div_3__L5_N36 FE_PHN824_n_68 Delay03_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[4] clk_div_3__L5_N41 n_66 Delay03_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[10] clk_div_3__L5_N33 FE_PHN1035_n_123 multb0_2_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[9] clk_div_3__L5_N33 FE_PHN1806_n_128 Delay05_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[2] clk_div_3__L5_N41 n_92 Delay23_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[3] clk_div_3__L5_N41 FE_PHN799_n_98 Delay23_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[8] clk_div_3__L5_N48 FE_PHN908_n_124 Delay05_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[5] clk_div_3__L5_N44 FE_PHN1123_n_127 Delay05_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[5] clk_div_3__L5_N44 FE_PHN1989_n_101 Delay04_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[7] clk_div_3__L5_N34 FE_PHN2081_n_102 Delay04_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[2] clk_div_3__L5_N8 FE_PHN1982_n_103 Delay04_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[6] clk_div_3__L5_N34 FE_PHN2077_n_108 Delay04_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[8] clk_div_3__L5_N34 FE_PHN2490_n_120 Delay04_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[7] clk_div_3__L5_N34 FE_PHN848_n_113 Delay14_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[1] clk_div_3__L5_N5 FE_PHN958_n_110 Delay14_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[2] clk_div_3__L5_N5 FE_PHN867_n_115 Delay14_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[2] clk_div_3__L5_N5 FE_PHN929_n_121 Delay05_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[3] clk_div_3__L5_N46 FE_PHN2109_n_99 Delay04_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[0] clk_div_3__L5_N9 FE_PHN1995_n_107 Delay04_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[0] clk_div_3__L5_N9 FE_PHN1045_n_109 Delay14_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[3] clk_div_3__L5_N46 FE_PHN904_n_112 Delay14_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[6] clk_div_3__L5_N44 FE_PHN950_n_117 Delay14_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[5] clk_div_3__L5_N44 FE_PHN998_n_118 Delay14_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[4] clk_div_3__L5_N44 FE_PHN978_n_119 Delay14_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[4] clk_div_3__L5_N37 FE_PHN801_n_97 Delay23_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[5] clk_div_3__L5_N37 FE_PHN891_n_87 Delay23_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[0] clk_div_3__L5_N8 FE_PHN1095_n_122 Delay05_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[1] clk_div_3__L5_N8 FE_PHN1102_n_130 Delay05_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[3] clk_div_3__L5_N46 FE_PHN970_n_125 Delay05_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[4] clk_div_3__L5_N46 FE_PHN910_n_129 Delay05_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[7] clk_div_3__L5_N48 FE_PHN1690_n_131 Delay05_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[6] clk_div_3__L5_N48 FE_PHN1816_n_126 Delay05_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[8] clk_div_3__L5_N33 FE_PHN835_n_111 Delay14_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[9] clk_div_3__L5_N33 FE_PHN1967_n_105 Delay04_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[10] clk_div_3__L5_N32 FE_PHN1812_n_100 
+ FE_PHN3621_Delay04_out1_10_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[10] clk_div_3__L5_N32 FE_PHN889_n_116 Delay14_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[9] clk_div_3__L5_N32 FE_PHN1046_n_114 Delay14_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[1] clk_div_3__L5_N5 n_104 Delay04_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[4] clk_div_3__L5_N46 n_106 Delay04_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xg212 FE_PHN1574_Delay11_out1_4_ reset n_65 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg213 FE_PHN1571_Delay11_out1_2_ p2 n_63 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg220 Delay11_out1<7> reset n_36 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg242 FE_PHN553_Delay01_out1_5_ p2 n_33 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg148 FE_PHN311_Delay21_out1_5_ reset n_50 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg238 FE_PHN207_sumb2_1_out1_0_ p n_34 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg234 FE_PHN305_Delay01_out1_6_ reset n_35 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg141 FE_PHN317_Delay21_out1_4_ reset n_46 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg211 Delay11_out1<5> reset n_38 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg207 FE_PHN1563_Delay11_out1_6_ reset n_55 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg155 FE_PHN237_Delay21_out1_0_ p1 n_42 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg153 FE_PHN286_Delay21_out1_1_ p1 n_43 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg147 FE_PHN282_Delay21_out1_9_ p4 n_44 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg145 FE_PHN272_Delay21_out1_2_ p1 n_45 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg75 FE_PHN1577_Delay22_out1_1_ p1 n_91 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg244 FE_PHN246_Delay01_out1_3_ p1 FE_PHN1802_n_47 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg243 FE_PHN552_Delay01_out1_2_ p1 n_48 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg146 FE_PHN290_Delay21_out1_8_ p4 n_49 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg143 FE_PHN296_Delay21_out1_10_ p4 n_56 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg241 FE_PHN298_Delay01_out1_9_ p4 n_51 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg150 FE_PHN314_Delay21_out1_6_ reset n_52 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg154 FE_PHN309_Delay21_out1_7_ p4 n_57 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg215 FE_PHN1572_Delay11_out1_8_ reset n_37 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg217 In[2]<10> p4 n_0 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg218 In[2]<2> p2 n_1 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg202 In[2]<7> p2 n_14 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg219 In[2]<3> p2 n_15 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg203 In[2]<6> p2 n_23 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg201 In[2]<1> p2 n_24 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg208 In[2]<4> p2 n_27 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg209 In[2]<9> p4 n_28 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg210 In[2]<5> p2 n_30 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg222 In[2]<8> reset n_31 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg214 In[2]<0> p n_32 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg277 In[0]<3> p2 n_22 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg275 In[0]<4> p2 n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg272 In[0]<9> p4 n_3 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg270 In[0]<5> reset n_4 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg268 In[0]<10> p4 n_5 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg267 In[0]<1> p1 n_6 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg274 In[0]<7> reset n_13 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg271 In[0]<6> reset n_18 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg269 In[0]<8> reset n_20 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg273 In[0]<2> p1 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg276 In[0]<0> p n_29 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg261 In[1]<2> p2 n_26 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg264 In[1]<8> p4 n_7 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg263 In[1]<4> p2 n_8 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg262 In[1]<3> p2 n_9 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg260 In[1]<0> p n_10 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg258 In[1]<7> reset n_11 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg256 In[1]<9> p4 n_12 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg257 In[1]<10> p4 n_16 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg259 In[1]<5> p2 n_17 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg266 In[1]<1> p n_19 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg265 In[1]<6> reset n_25 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg144 FE_PHN269_Delay21_out1_3_ reset n_62 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg206 FE_PHN475_Delay11_out1_3_ p2 n_54 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg188 FE_PHN469_Delay02_out1_6_ reset n_67 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg221 FE_PHN1543_Delay11_out1_9_ p4 n_39 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg204 FE_PHN1526_Delay11_out1_10_ p4 n_41 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg186 Delay02_out1<1> p1 n_69 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg152 FE_PHN180_Delay12_out1_2_ p1 n_94 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg185 Delay02_out1<10> p4 n_70 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg184 Delay02_out1<3> p2 n_71 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg183 Delay02_out1<7> p2 n_72 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg237 FE_PHN551_Delay01_out1_8_ p4 n_59 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg236 FE_PHN549_Delay01_out1_7_ p2 n_58 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg239 FE_PHN284_multb0_1_out1_21_ p4 n_60 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg240 FE_PHN277_Delay01_out1_4_ p2 n_61 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg235 FE_PHN175_Delay01_out1_1_ p1 n_64 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg205 FE_PHN1551_Delay11_out1_1_ p n_40 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg216 FE_PHN1541_Delay11_out1_0_ p n_53 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg182 Delay02_out1<9> p4 n_73 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg181 Delay02_out1<8> p4 n_74 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg180 Delay02_out1<2> p1 FE_PHN1020_n_75 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg83 Delay22_out1<0> p1 n_95 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg179 Delay02_out1<0> p n_76 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg151 FE_PHN152_Delay12_out1_0_ p n_77 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg149 FE_PHN270_Delay12_out1_7_ p2 n_78 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg139 FE_PHN251_Delay12_out1_6_ p2 FE_PHN1486_n_81 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg142 FE_PHN216_Delay12_out1_9_ p4 n_79 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg140 FE_PHN263_Delay12_out1_8_ p4 n_80 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg138 FE_PHN267_Delay12_out1_4_ p2 n_82 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg135 FE_PHN252_Delay12_out1_5_ p2 n_85 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg137 FE_PHN174_Delay12_out1_1_ p1 n_83 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg136 FE_PHN229_multb4_1_out1_20_ p4 n_84 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg84 Delay22_out1<8> p4 n_88 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg80 Delay22_out1<7> p4 n_89 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg78 Delay22_out1<9> p4 n_90 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg86 FE_PHN1566_Delay22_out1_10_ p4 n_86 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg76 Delay22_out1<6> p4 n_93 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg156 FE_PHN194_Delay12_out1_3_ p1 n_96 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg187 FE_PHN1660_Delay02_out1_5_ p2 n_68 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg189 Delay02_out1<4> p2 n_66 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg55 Delay04_out1<10> p3 n_123 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg50 FE_PHN404_Delay04_out1_9_ p3 FE_PHN2403_n_128 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg74 FE_PHN1585_Delay22_out1_2_ p1 FE_PHN877_n_92 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg71 FE_PHN1604_Delay22_out1_3_ p2 n_98 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg54 Delay04_out1<8> p1 n_124 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg51 Delay04_out1<5> p1 n_127 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg120 FE_PHN204_Delay03_out1_5_ p2 n_101 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg119 FE_PHN185_Delay03_out1_7_ p1 n_102 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg118 FE_PHN173_Delay03_out1_2_ p1 n_103 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg113 FE_PHN193_Delay03_out1_6_ p2 n_108 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg123 FE_PHN158_Delay03_out1_8_ p1 n_120 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg82 Delay13_out1<7> p1 n_113 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg89 Delay13_out1<1> p1 n_110 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg79 Delay13_out1<2> p1 n_115 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg57 Delay04_out1<2> p n_121 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg122 FE_PHN230_Delay03_out1_3_ p n_99 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg114 FE_PHN141_Delay03_out1_0_ p n_107 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg90 Delay13_out1<0> p n_109 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg87 Delay13_out1<3> p n_112 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg72 Delay13_out1<6> p2 n_117 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg69 Delay13_out1<5> p2 n_118 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg70 Delay13_out1<4> p2 n_119 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg73 FE_PHN1641_Delay22_out1_4_ p2 n_97 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg85 FE_PHN2439_Delay22_out1_5_ reset n_87 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg56 Delay04_out1<0> p n_122 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg48 FE_PHN1592_Delay04_out1_1_ p n_130 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg53 Delay04_out1<3> p n_125 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg49 Delay04_out1<4> p1 n_129 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg47 FE_PHN396_Delay04_out1_7_ p1 n_131 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg52 FE_PHN435_Delay04_out1_6_ p1 n_126 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg88 Delay13_out1<8> p4 n_111 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg116 FE_PHN161_Delay03_out1_9_ p4 n_105 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg121 FE_PHN119_Delay03_out1_10_ p4 n_100 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg77 Delay13_out1<10> p4 n_116 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg81 Delay13_out1<9> p4 n_114 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg117 FE_PHN157_Delay03_out1_1_ p1 n_104 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg115 FE_PHN219_Delay03_out1_4_ p2 n_106 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
XFE_PHC1574_Delay11_out1_4_ Delay11_out1<4> FE_PHN1574_Delay11_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1571_Delay11_out1_2_ Delay11_out1<2> FE_PHN1571_Delay11_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1734_n_36 n_36 FE_PHN1734_n_36 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1750_n_38 n_38 FE_PHN1750_n_38 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1563_Delay11_out1_6_ Delay11_out1<6> FE_PHN1563_Delay11_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1577_Delay22_out1_1_ Delay22_out1<1> FE_PHN1577_Delay22_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1802_n_47 FE_PHN1802_n_47 n_47 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2385_n_56 n_56 FE_PHN2385_n_56 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1572_Delay11_out1_8_ Delay11_out1<8> FE_PHN1572_Delay11_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1715_n_54 n_54 FE_PHN1715_n_54 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1543_Delay11_out1_9_ Delay11_out1<9> FE_PHN1543_Delay11_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1526_Delay11_out1_10_ Delay11_out1<10> FE_PHN1526_Delay11_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1762_n_69 n_69 FE_PHN1762_n_69 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1758_n_70 n_70 FE_PHN1758_n_70 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1817_n_71 n_71 FE_PHN1817_n_71 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1596_Delay02_out1_4_ FE_PHN376_Delay02_out1_4_ 
+ FE_PHN1596_Delay02_out1_4_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1551_Delay11_out1_1_ Delay11_out1<1> FE_PHN1551_Delay11_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1541_Delay11_out1_0_ Delay11_out1<0> FE_PHN1541_Delay11_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1737_n_73 n_73 FE_PHN1737_n_73 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1846_n_74 n_74 FE_PHN1846_n_74 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1756_n_75 FE_PHN1020_n_75 FE_PHN1756_n_75 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC1705_n_95 n_95 FE_PHN1705_n_95 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1720_n_76 n_76 FE_PHN1720_n_76 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1671_n_90 n_90 FE_PHN1671_n_90 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1566_Delay22_out1_10_ Delay22_out1<10> FE_PHN1566_Delay22_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1913_n_93 n_93 FE_PHN1913_n_93 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1585_Delay22_out1_2_ Delay22_out1<2> FE_PHN1585_Delay22_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1604_Delay22_out1_3_ Delay22_out1<3> FE_PHN1604_Delay22_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2017_n_127 n_127 FE_PHN2017_n_127 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1749_n_110 n_110 FE_PHN1749_n_110 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1766_n_115 n_115 FE_PHN1766_n_115 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1759_n_109 n_109 FE_PHN1759_n_109 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1869_n_117 n_117 FE_PHN1869_n_117 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1641_Delay22_out1_4_ Delay22_out1<4> FE_PHN1641_Delay22_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1778_n_122 n_122 FE_PHN1778_n_122 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1592_Delay04_out1_1_ Delay04_out1<1> FE_PHN1592_Delay04_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1690_n_131 n_131 FE_PHN1690_n_131 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1823_n_111 n_111 FE_PHN1823_n_111 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1797_n_116 n_116 FE_PHN1797_n_116 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1849_n_114 n_114 FE_PHN1849_n_114 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC77_Delay14_out1_0_ Delay14_out1<0> FE_PHN77_Delay14_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC892_n_65 n_65 FE_PHN892_n_65 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC906_n_63 n_63 FE_PHN906_n_63 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC856_n_36 FE_PHN1734_n_36 FE_PHN856_n_36 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC882_n_38 FE_PHN1750_n_38 FE_PHN882_n_38 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC836_n_55 n_55 FE_PHN836_n_55 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC918_n_91 n_91 FE_PHN918_n_91 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1065_n_37 n_37 FE_PHN1065_n_37 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC58_Delay05_out1_0_ Delay05_out1<0> FE_PHN58_Delay05_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC80_Delay23_out1_0_ Delay23_out1<0> FE_PHN80_Delay23_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC119_Delay03_out1_10_ Delay03_out1<10> FE_PHN119_Delay03_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC141_Delay03_out1_0_ Delay03_out1<0> FE_PHN141_Delay03_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC152_Delay12_out1_0_ Delay12_out1<0> FE_PHN152_Delay12_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC157_Delay03_out1_1_ Delay03_out1<1> FE_PHN157_Delay03_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC158_Delay03_out1_8_ Delay03_out1<8> FE_PHN158_Delay03_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC161_Delay03_out1_9_ Delay03_out1<9> FE_PHN161_Delay03_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC173_Delay03_out1_2_ Delay03_out1<2> FE_PHN173_Delay03_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC174_Delay12_out1_1_ Delay12_out1<1> FE_PHN174_Delay12_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC175_Delay01_out1_1_ Delay01_out1<1> FE_PHN175_Delay01_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC180_Delay12_out1_2_ Delay12_out1<2> FE_PHN180_Delay12_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC185_Delay03_out1_7_ Delay03_out1<7> FE_PHN185_Delay03_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC193_Delay03_out1_6_ Delay03_out1<6> FE_PHN193_Delay03_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC194_Delay12_out1_3_ Delay12_out1<3> FE_PHN194_Delay12_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC204_Delay03_out1_5_ Delay03_out1<5> FE_PHN204_Delay03_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC216_Delay12_out1_9_ Delay12_out1<9> FE_PHN216_Delay12_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC219_Delay03_out1_4_ Delay03_out1<4> FE_PHN219_Delay03_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC229_multb4_1_out1_20_ multb4_1_out1<20> FE_PHN229_multb4_1_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC230_Delay03_out1_3_ Delay03_out1<3> FE_PHN230_Delay03_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC237_Delay21_out1_0_ Delay21_out1<0> FE_PHN237_Delay21_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC246_Delay01_out1_3_ Delay01_out1<3> FE_PHN246_Delay01_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC207_sumb2_1_out1_0_ sumb2_1_out1<0> FE_PHN207_sumb2_1_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC475_Delay11_out1_3_ Delay11_out1<3> FE_PHN475_Delay11_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC469_Delay02_out1_6_ Delay02_out1<6> FE_PHN469_Delay02_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC971_n_39 n_39 FE_PHN971_n_39 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1050_n_41 n_41 FE_PHN1050_n_41 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1012_n_69 FE_PHN1762_n_69 FE_PHN1012_n_69 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC1106_n_70 FE_PHN1758_n_70 FE_PHN1106_n_70 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC830_n_71 FE_PHN1817_n_71 FE_PHN830_n_71 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1003_n_72 FE_PHN2438_n_72 FE_PHN1003_n_72 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC376_Delay02_out1_4_ FE_PHN1596_Delay02_out1_4_ Delay02_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC979_n_40 n_40 FE_PHN979_n_40 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1005_n_53 n_53 FE_PHN1005_n_53 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC931_n_73 FE_PHN1737_n_73 FE_PHN931_n_73 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC935_n_74 FE_PHN1846_n_74 FE_PHN935_n_74 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1020_n_75 FE_PHN1756_n_75 n_75 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC866_n_95 FE_PHN1705_n_95 FE_PHN866_n_95 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1019_n_76 FE_PHN1720_n_76 FE_PHN1019_n_76 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC1055_n_88 FE_PHN2422_n_88 FE_PHN1055_n_88 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC1021_n_89 FE_PHN2436_n_89 FE_PHN1021_n_89 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC939_n_90 FE_PHN1671_n_90 FE_PHN939_n_90 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1067_n_86 n_86 FE_PHN1067_n_86 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC930_n_93 FE_PHN1913_n_93 FE_PHN930_n_93 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC824_n_68 FE_PHN3663_n_68 FE_PHN824_n_68 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC404_Delay04_out1_9_ Delay04_out1<9> FE_PHN404_Delay04_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1035_n_123 FE_PHN1928_n_123 FE_PHN1035_n_123 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC877_n_92 FE_PHN877_n_92 n_92 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC799_n_98 n_98 FE_PHN799_n_98 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC908_n_124 FE_PHN2486_n_124 FE_PHN908_n_124 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1123_n_127 FE_PHN2017_n_127 FE_PHN1123_n_127 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC848_n_113 FE_PHN2510_n_113 FE_PHN848_n_113 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC958_n_110 FE_PHN1749_n_110 FE_PHN958_n_110 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC867_n_115 FE_PHN1766_n_115 FE_PHN867_n_115 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC929_n_121 FE_PHN2382_n_121 FE_PHN929_n_121 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1045_n_109 FE_PHN1759_n_109 FE_PHN1045_n_109 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC904_n_112 FE_PHN2417_n_112 FE_PHN904_n_112 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC950_n_117 FE_PHN1869_n_117 FE_PHN950_n_117 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC998_n_118 FE_PHN3700_n_118 FE_PHN998_n_118 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC978_n_119 FE_PHN3705_n_119 FE_PHN978_n_119 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC801_n_97 n_97 FE_PHN801_n_97 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC891_n_87 n_87 FE_PHN891_n_87 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1095_n_122 FE_PHN1778_n_122 FE_PHN1095_n_122 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1102_n_130 n_130 FE_PHN1102_n_130 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC970_n_125 FE_PHN2412_n_125 FE_PHN970_n_125 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC910_n_129 FE_PHN2434_n_129 FE_PHN910_n_129 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC396_Delay04_out1_7_ Delay04_out1<7> FE_PHN396_Delay04_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC435_Delay04_out1_6_ FE_PHN2415_Delay04_out1_6_ 
+ FE_PHN435_Delay04_out1_6_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC835_n_111 FE_PHN1823_n_111 FE_PHN835_n_111 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC889_n_116 FE_PHN1797_n_116 FE_PHN889_n_116 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1046_n_114 FE_PHN1849_n_114 FE_PHN1046_n_114 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1866_n_34 n_34 FE_PHN1866_n_34 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2407_n_35 n_35 FE_PHN2407_n_35 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1948_n_42 n_42 FE_PHN1948_n_42 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2780_n_51 FE_PHN2386_n_51 FE_PHN2780_n_51 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2446_n_67 n_67 FE_PHN2446_n_67 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1969_n_94 n_94 FE_PHN1969_n_94 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2438_n_72 FE_PHN1841_n_72 FE_PHN2438_n_72 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2491_n_64 n_64 FE_PHN2491_n_64 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1850_n_77 n_77 FE_PHN1850_n_77 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2523_n_77 FE_PHN1850_n_77 FE_PHN2523_n_77 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC1830_n_79 n_79 FE_PHN1830_n_79 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2540_n_79 FE_PHN1830_n_79 FE_PHN2540_n_79 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2038_n_83 n_83 FE_PHN2038_n_83 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2013_n_84 n_84 FE_PHN2013_n_84 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2422_n_88 FE_PHN1909_n_88 FE_PHN2422_n_88 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2436_n_89 FE_PHN1932_n_89 FE_PHN2436_n_89 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2008_n_96 n_96 FE_PHN2008_n_96 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3663_n_68 n_68 FE_PHN3663_n_68 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1928_n_123 n_123 FE_PHN1928_n_123 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2403_n_128 FE_PHN2403_n_128 n_128 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2486_n_124 FE_PHN1905_n_124 FE_PHN2486_n_124 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1989_n_101 n_101 FE_PHN1989_n_101 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2081_n_102 n_102 FE_PHN2081_n_102 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC1982_n_103 n_103 FE_PHN1982_n_103 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2077_n_108 n_108 FE_PHN2077_n_108 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2490_n_120 FE_PHN1824_n_120 FE_PHN2490_n_120 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2510_n_113 FE_PHN1896_n_113 FE_PHN2510_n_113 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1896_n_113 n_113 FE_PHN1896_n_113 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2382_n_121 FE_PHN2054_n_121 FE_PHN2382_n_121 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2109_n_99 n_99 FE_PHN2109_n_99 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1995_n_107 n_107 FE_PHN1995_n_107 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2417_n_112 FE_PHN1988_n_112 FE_PHN2417_n_112 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1910_n_118 n_118 FE_PHN1910_n_118 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3705_n_119 FE_PHN1879_n_119 FE_PHN3705_n_119 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1879_n_119 n_119 FE_PHN1879_n_119 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2439_Delay22_out1_5_ FE_PHN1678_Delay22_out1_5_ 
+ FE_PHN2439_Delay22_out1_5_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2412_n_125 FE_PHN1914_n_125 FE_PHN2412_n_125 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2434_n_129 FE_PHN1934_n_129 FE_PHN2434_n_129 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1967_n_105 n_105 FE_PHN1967_n_105 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2502_n_100 n_100 FE_PHN2502_n_100 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3621_Delay04_out1_10_ FE_PHN3621_Delay04_out1_10_ Delay04_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2386_n_51 n_51 FE_PHN2386_n_51 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1796_n_67 FE_PHN2446_n_67 FE_PHN1796_n_67 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC1841_n_72 n_72 FE_PHN1841_n_72 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1822_n_64 FE_PHN2491_n_64 FE_PHN1822_n_64 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC1909_n_88 n_88 FE_PHN1909_n_88 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1932_n_89 n_89 FE_PHN1932_n_89 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1806_n_128 n_128 FE_PHN1806_n_128 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1905_n_124 n_124 FE_PHN1905_n_124 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1824_n_120 n_120 FE_PHN1824_n_120 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2054_n_121 n_121 FE_PHN2054_n_121 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1988_n_112 n_112 FE_PHN1988_n_112 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1678_Delay22_out1_5_ Delay22_out1<5> FE_PHN1678_Delay22_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1914_n_125 n_125 FE_PHN1914_n_125 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1934_n_129 n_129 FE_PHN1934_n_129 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1816_n_126 n_126 FE_PHN1816_n_126 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1812_n_100 FE_PHN2502_n_100 FE_PHN1812_n_100 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC1660_Delay02_out1_5_ Delay02_out1<5> FE_PHN1660_Delay02_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC2415_Delay04_out1_6_ Delay04_out1<6> FE_PHN2415_Delay04_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3700_n_118 FE_PHN1910_n_118 FE_PHN3700_n_118 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX4
Xu_multb4_2 multb4_2_out1<20> Delay23_out1<9> Delay23_out1<8> Delay23_out1<7> 
+ Delay23_out1<6> Delay23_out1<5> Delay23_out1<4> Delay23_out1<3> 
+ Delay23_out1<2> Delay23_out1<1> FE_PHN80_Delay23_out1_0_ 
+ UNCONNECTED_HIER_Z563 UNCONNECTED_HIER_Z562 UNCONNECTED_HIER_Z561 
+ UNCONNECTED_HIER_Z560 UNCONNECTED_HIER_Z559 UNCONNECTED_HIER_Z558 vdd5! 
+ UNCONNECTED_HIER_Z557 UNCONNECTED_HIER_Z556 vdd5! vdd5! 
+ UNCONNECTED_HIER_Z555 UNCONNECTED161 UNCONNECTED160 UNCONNECTED159 
+ UNCONNECTED158 UNCONNECTED157 UNCONNECTED156 multb4_2_out1<14> 
+ multb4_2_out1<13> multb4_2_out1<12> multb4_2_out1<11> multb4_2_out1<10> 
+ multb4_2_out1<9> multb4_2_out1<8> multb4_2_out1<7> multb4_2_out1<6> 
+ multb4_2_out1<5> multb4_2_out1<4> multb4_2_out1<3> multb4_2_out1<2> 
+ multb4_2_out1<1> UNCONNECTED155 inh_ground_gnd inh_power_vdd5 / multb4_1
Xu_multb4_1 FE_PHN229_multb4_1_out1_20_ FE_PHN216_Delay12_out1_9_ 
+ FE_PHN263_Delay12_out1_8_ FE_PHN270_Delay12_out1_7_ 
+ FE_PHN251_Delay12_out1_6_ FE_PHN252_Delay12_out1_5_ 
+ FE_PHN267_Delay12_out1_4_ FE_PHN194_Delay12_out1_3_ 
+ FE_PHN180_Delay12_out1_2_ FE_PHN174_Delay12_out1_1_ 
+ FE_PHN152_Delay12_out1_0_ UNCONNECTED_HIER_Z554 UNCONNECTED_HIER_Z553 
+ UNCONNECTED_HIER_Z552 UNCONNECTED_HIER_Z551 UNCONNECTED_HIER_Z550 
+ UNCONNECTED_HIER_Z549 vdd5! UNCONNECTED_HIER_Z548 UNCONNECTED_HIER_Z547 
+ vdd5! vdd5! UNCONNECTED_HIER_Z546 UNCONNECTED154 UNCONNECTED153 
+ UNCONNECTED152 UNCONNECTED151 UNCONNECTED150 UNCONNECTED149 
+ multb4_1_out1<14> multb4_1_out1<13> multb4_1_out1<12> multb4_1_out1<11> 
+ multb4_1_out1<10> multb4_1_out1<9> multb4_1_out1<8> multb4_1_out1<7> 
+ multb4_1_out1<6> multb4_1_out1<5> multb4_1_out1<4> multb4_1_out1<3> 
+ multb4_1_out1<2> multb4_1_out1<1> UNCONNECTED148 inh_ground_gnd 
+ inh_power_vdd5 / multb4
Xu_multb0_1 FE_PHN284_multb0_1_out1_21_ FE_PHN298_Delay01_out1_9_ 
+ FE_PHN551_Delay01_out1_8_ FE_PHN549_Delay01_out1_7_ 
+ FE_PHN305_Delay01_out1_6_ FE_PHN553_Delay01_out1_5_ 
+ FE_PHN277_Delay01_out1_4_ FE_PHN246_Delay01_out1_3_ 
+ FE_PHN552_Delay01_out1_2_ FE_PHN175_Delay01_out1_1_ 
+ FE_PHN207_sumb2_1_out1_0_ UNCONNECTED_HIER_Z529 UNCONNECTED_HIER_Z528 
+ UNCONNECTED_HIER_Z527 UNCONNECTED_HIER_Z526 UNCONNECTED_HIER_Z525 
+ UNCONNECTED_HIER_Z524 UNCONNECTED_HIER_Z523 UNCONNECTED_HIER_Z522 vdd5! 
+ UNCONNECTED_HIER_Z521 UNCONNECTED_HIER_Z520 vdd5! UNCONNECTED120 
+ UNCONNECTED119 UNCONNECTED118 UNCONNECTED117 UNCONNECTED116 UNCONNECTED115 
+ UNCONNECTED114 UNCONNECTED113 multb0_1_out1<13> multb0_1_out1<12> 
+ multb0_1_out1<11> multb0_1_out1<10> multb0_1_out1<9> multb0_1_out1<8> 
+ multb0_1_out1<7> multb0_1_out1<6> multb0_1_out1<5> multb0_1_out1<4> 
+ multb0_1_out1<3> UNCONNECTED112 UNCONNECTED111 UNCONNECTED110 inh_ground_gnd 
+ inh_power_vdd5 / multb0
XFE_PHC1464_n_33 n_33 FE_PHN1464_n_33 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1460_n_50 n_50 FE_PHN1460_n_50 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1420_n_35 FE_PHN2407_n_35 FE_PHN1420_n_35 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1463_n_46 n_46 FE_PHN1463_n_46 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1478_n_43 n_43 FE_PHN1478_n_43 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1448_n_44 n_44 FE_PHN1448_n_44 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1416_n_45 n_45 FE_PHN1416_n_45 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1433_n_48 n_48 FE_PHN1433_n_48 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1415_n_49 n_49 FE_PHN1415_n_49 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1440_n_51 FE_PHN2780_n_51 FE_PHN1440_n_51 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1459_n_56 FE_PHN2385_n_56 FE_PHN1459_n_56 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1449_n_52 n_52 FE_PHN1449_n_52 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1462_n_57 n_57 FE_PHN1462_n_57 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC251_Delay12_out1_6_ Delay12_out1<6> FE_PHN251_Delay12_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC252_Delay12_out1_5_ Delay12_out1<5> FE_PHN252_Delay12_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC263_Delay12_out1_8_ Delay12_out1<8> FE_PHN263_Delay12_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC267_Delay12_out1_4_ Delay12_out1<4> FE_PHN267_Delay12_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC269_Delay21_out1_3_ Delay21_out1<3> FE_PHN269_Delay21_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC270_Delay12_out1_7_ Delay12_out1<7> FE_PHN270_Delay12_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC272_Delay21_out1_2_ Delay21_out1<2> FE_PHN272_Delay21_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC277_Delay01_out1_4_ Delay01_out1<4> FE_PHN277_Delay01_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC282_Delay21_out1_9_ Delay21_out1<9> FE_PHN282_Delay21_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC284_multb0_1_out1_21_ multb0_1_out1<21> FE_PHN284_multb0_1_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC286_Delay21_out1_1_ Delay21_out1<1> FE_PHN286_Delay21_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC290_Delay21_out1_8_ Delay21_out1<8> FE_PHN290_Delay21_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC296_Delay21_out1_10_ Delay21_out1<10> FE_PHN296_Delay21_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC298_Delay01_out1_9_ Delay01_out1<9> FE_PHN298_Delay01_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC305_Delay01_out1_6_ Delay01_out1<6> FE_PHN305_Delay01_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC309_Delay21_out1_7_ Delay21_out1<7> FE_PHN309_Delay21_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC311_Delay21_out1_5_ Delay21_out1<5> FE_PHN311_Delay21_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC314_Delay21_out1_6_ Delay21_out1<6> FE_PHN314_Delay21_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC317_Delay21_out1_4_ Delay21_out1<4> FE_PHN317_Delay21_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC549_Delay01_out1_7_ Delay01_out1<7> FE_PHN549_Delay01_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC551_Delay01_out1_8_ Delay01_out1<8> FE_PHN551_Delay01_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC552_Delay01_out1_2_ Delay01_out1<2> FE_PHN552_Delay01_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC553_Delay01_out1_5_ Delay01_out1<5> FE_PHN553_Delay01_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1428_n_62 n_62 FE_PHN1428_n_62 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1443_n_59 n_59 FE_PHN1443_n_59 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1458_n_58 n_58 FE_PHN1458_n_58 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1485_n_60 n_60 FE_PHN1485_n_60 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1442_n_61 n_61 FE_PHN1442_n_61 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1479_n_78 n_78 FE_PHN1479_n_78 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1486_n_81 FE_PHN1486_n_81 n_81 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1481_n_80 n_80 FE_PHN1481_n_80 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1482_n_82 n_82 FE_PHN1482_n_82 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1483_n_85 n_85 FE_PHN1483_n_85 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
Xu_multb2_1 FE_PHN296_Delay21_out1_10_ FE_PHN282_Delay21_out1_9_ 
+ FE_PHN290_Delay21_out1_8_ FE_PHN309_Delay21_out1_7_ 
+ FE_PHN314_Delay21_out1_6_ FE_PHN311_Delay21_out1_5_ 
+ FE_PHN317_Delay21_out1_4_ FE_PHN269_Delay21_out1_3_ 
+ FE_PHN272_Delay21_out1_2_ FE_PHN286_Delay21_out1_1_ 
+ FE_PHN237_Delay21_out1_0_ vdd5! vdd5! vdd5! vdd5! vdd5! vdd5! vdd5! 
+ UNCONNECTED_HIER_Z542 vdd5! UNCONNECTED_HIER_Z541 vdd5! 
+ UNCONNECTED_HIER_Z540 multb2_1_out1<20> UNCONNECTED139 UNCONNECTED138 
+ UNCONNECTED137 UNCONNECTED136 UNCONNECTED135 UNCONNECTED134 
+ multb2_1_out1<13> multb2_1_out1<12> multb2_1_out1<11> multb2_1_out1<10> 
+ multb2_1_out1<9> multb2_1_out1<8> multb2_1_out1<7> multb2_1_out1<6> 
+ multb2_1_out1<5> multb2_1_out1<4> multb2_1_out1<3> multb2_1_out1<2> 
+ UNCONNECTED133 UNCONNECTED132 inh_ground_gnd inh_power_vdd5 / multb2
Xu_sumb6_1 UNCONNECTED_HIER_Z620 UNCONNECTED_HIER_Z619 UNCONNECTED_HIER_Z618 
+ UNCONNECTED_HIER_Z617 UNCONNECTED_HIER_Z616 multb6_out1<19> multb6_out1<13> 
+ multb6_out1<12> multb6_out1<11> multb6_out1<10> multb6_out1<9> 
+ multb6_out1<8> multb6_out1<7> multb6_out1<6> multb6_out1<5> multb6_out1<4> 
+ multb6_out1<3> multb6_out1<2> FE_PHN157_Delay03_out1_1_ 
+ FE_PHN141_Delay03_out1_0_ UNCONNECTED_HIER_Z615 UNCONNECTED_HIER_Z614 
+ UNCONNECTED_HIER_Z613 UNCONNECTED_HIER_Z612 sumb4_1_out1<21> 
+ sumb4_1_out1<16> sumb4_1_out1<15> sumb4_1_out1<14> sumb4_1_out1<13> 
+ sumb4_1_out1<12> sumb4_1_out1<11> sumb4_1_out1<10> sumb4_1_out1<9> 
+ sumb4_1_out1<8> sumb4_1_out1<7> sumb4_1_out1<6> sumb4_1_out1<5> 
+ sumb4_1_out1<4> sumb4_1_out1<3> sumb4_1_out1<2> UNCONNECTED_HIER_Z611 
+ UNCONNECTED_HIER_Z610 sumb6_1_out1<21> UNCONNECTED186 UNCONNECTED185 
+ UNCONNECTED184 sumb6_1_out1<17> sumb6_1_out1<16> sumb6_1_out1<15> 
+ sumb6_1_out1<14> sumb6_1_out1<13> sumb6_1_out1<12> sumb6_1_out1<11> 
+ sumb6_1_out1<10> sumb6_1_out1<9> sumb6_1_out1<8> sumb6_1_out1<7> 
+ sumb6_1_out1<6> sumb6_1_out1<5> sumb6_1_out1<4> sumb6_1_out1<3> 
+ sumb6_1_out1<2> UNCONNECTED183 UNCONNECTED182 inh_ground_gnd inh_power_vdd5 
+ / sumb6
Xu_sumb4_1 UNCONNECTED_HIER_Z609 UNCONNECTED_HIER_Z608 UNCONNECTED_HIER_Z607 
+ UNCONNECTED_HIER_Z606 UNCONNECTED_HIER_Z605 FE_PHN229_multb4_1_out1_20_ 
+ multb4_1_out1<14> multb4_1_out1<13> multb4_1_out1<12> multb4_1_out1<11> 
+ multb4_1_out1<10> multb4_1_out1<9> multb4_1_out1<8> multb4_1_out1<7> 
+ multb4_1_out1<6> multb4_1_out1<5> multb4_1_out1<4> multb4_1_out1<3> 
+ multb4_1_out1<2> multb4_1_out1<1> FE_PHN152_Delay12_out1_0_ 
+ UNCONNECTED_HIER_Z604 UNCONNECTED_HIER_Z603 UNCONNECTED_HIER_Z602 
+ UNCONNECTED_HIER_Z601 UNCONNECTED_HIER_Z600 sumb2_1_out1<21> 
+ sumb2_1_out1<15> sumb2_1_out1<14> sumb2_1_out1<13> sumb2_1_out1<12> 
+ sumb2_1_out1<11> sumb2_1_out1<10> sumb2_1_out1<9> sumb2_1_out1<8> 
+ sumb2_1_out1<7> sumb2_1_out1<6> sumb2_1_out1<5> sumb2_1_out1<4> 
+ sumb2_1_out1<3> sumb2_1_out1<2> sumb2_1_out1<1> UNCONNECTED_HIER_Z599 
+ sumb4_1_out1<21> UNCONNECTED181 UNCONNECTED180 UNCONNECTED179 UNCONNECTED178 
+ sumb4_1_out1<16> sumb4_1_out1<15> sumb4_1_out1<14> sumb4_1_out1<13> 
+ sumb4_1_out1<12> sumb4_1_out1<11> sumb4_1_out1<10> sumb4_1_out1<9> 
+ sumb4_1_out1<8> sumb4_1_out1<7> sumb4_1_out1<6> sumb4_1_out1<5> 
+ sumb4_1_out1<4> sumb4_1_out1<3> sumb4_1_out1<2> sumb4_1_out1<1> 
+ UNCONNECTED177 inh_ground_gnd inh_power_vdd5 / sumb4
Xu_sumb2_1 UNCONNECTED_HIER_Z598 UNCONNECTED_HIER_Z597 UNCONNECTED_HIER_Z596 
+ UNCONNECTED_HIER_Z595 UNCONNECTED_HIER_Z594 UNCONNECTED_HIER_Z593 
+ multb2_1_out1<20> multb2_1_out1<13> multb2_1_out1<12> multb2_1_out1<11> 
+ multb2_1_out1<10> multb2_1_out1<9> multb2_1_out1<8> multb2_1_out1<7> 
+ multb2_1_out1<6> multb2_1_out1<5> multb2_1_out1<4> multb2_1_out1<3> 
+ multb2_1_out1<2> FE_PHN286_Delay21_out1_1_ FE_PHN237_Delay21_out1_0_ 
+ UNCONNECTED_HIER_Z592 UNCONNECTED_HIER_Z591 UNCONNECTED_HIER_Z590 
+ UNCONNECTED_HIER_Z589 UNCONNECTED_HIER_Z588 UNCONNECTED_HIER_Z587 
+ UNCONNECTED_HIER_Z586 FE_PHN284_multb0_1_out1_21_ multb0_1_out1<13> 
+ multb0_1_out1<12> multb0_1_out1<11> multb0_1_out1<10> multb0_1_out1<9> 
+ multb0_1_out1<8> multb0_1_out1<7> multb0_1_out1<6> multb0_1_out1<5> 
+ multb0_1_out1<4> multb0_1_out1<3> FE_PHN552_Delay01_out1_2_ 
+ FE_PHN175_Delay01_out1_1_ UNCONNECTED_HIER_Z585 sumb2_1_out1<21> 
+ UNCONNECTED176 UNCONNECTED175 UNCONNECTED174 UNCONNECTED173 UNCONNECTED172 
+ sumb2_1_out1<15> sumb2_1_out1<14> sumb2_1_out1<13> sumb2_1_out1<12> 
+ sumb2_1_out1<11> sumb2_1_out1<10> sumb2_1_out1<9> sumb2_1_out1<8> 
+ sumb2_1_out1<7> sumb2_1_out1<6> sumb2_1_out1<5> sumb2_1_out1<4> 
+ sumb2_1_out1<3> sumb2_1_out1<2> sumb2_1_out1<1> UNCONNECTED171 
+ inh_ground_gnd inh_power_vdd5 / sumb2
Xu_sumb12_1 UNCONNECTED_HIER_Z584 UNCONNECTED_HIER_Z583 UNCONNECTED_HIER_Z582 
+ UNCONNECTED_HIER_Z581 UNCONNECTED_HIER_Z580 UNCONNECTED_HIER_Z579 
+ UNCONNECTED_HIER_Z578 multb0_2_out1<21> multb0_2_out1<13> multb0_2_out1<12> 
+ multb0_2_out1<11> multb0_2_out1<10> multb0_2_out1<9> multb0_2_out1<8> 
+ multb0_2_out1<7> multb0_2_out1<6> multb0_2_out1<5> multb0_2_out1<4> 
+ multb0_2_out1<3> Delay05_out1<2> Delay05_out1<1> FE_PHN58_Delay05_out1_0_ 
+ UNCONNECTED_HIER_Z577 sumb10_1_out1<21> sumb10_1_out1<19> sumb10_1_out1<18> 
+ sumb10_1_out1<17> sumb10_1_out1<16> sumb10_1_out1<15> sumb10_1_out1<14> 
+ sumb10_1_out1<13> sumb10_1_out1<12> sumb10_1_out1<11> sumb10_1_out1<10> 
+ sumb10_1_out1<9> sumb10_1_out1<8> sumb10_1_out1<7> sumb10_1_out1<6> 
+ sumb10_1_out1<5> sumb10_1_out1<4> sumb10_1_out1<3> sumb10_1_out1<2> 
+ sumb10_1_out1<1> FE_PHN207_sumb2_1_out1_0_ Out<21> Out<20> Out<19> Out<18> 
+ Out<17> Out<16> Out<15> Out<14> Out<13> Out<12> Out<11> Out<10> Out<9> 
+ Out<8> Out<7> Out<6> Out<5> Out<4> Out<3> Out<2> Out<1> Out<0> 
+ inh_ground_gnd inh_power_vdd5 / sumb12
Xu_sumb10_1 UNCONNECTED_HIER_Z576 UNCONNECTED_HIER_Z575 UNCONNECTED_HIER_Z574 
+ UNCONNECTED_HIER_Z573 UNCONNECTED_HIER_Z572 UNCONNECTED_HIER_Z571 
+ multb2_2_out1<20> multb2_2_out1<13> multb2_2_out1<12> multb2_2_out1<11> 
+ multb2_2_out1<10> multb2_2_out1<9> multb2_2_out1<8> multb2_2_out1<7> 
+ multb2_2_out1<6> multb2_2_out1<5> multb2_2_out1<4> multb2_2_out1<3> 
+ multb2_2_out1<2> Delay14_out1<1> FE_PHN77_Delay14_out1_0_ 
+ UNCONNECTED_HIER_Z570 UNCONNECTED_HIER_Z569 sumb8_1_out1<21> 
+ sumb8_1_out1<18> sumb8_1_out1<17> sumb8_1_out1<16> sumb8_1_out1<15> 
+ sumb8_1_out1<14> sumb8_1_out1<13> sumb8_1_out1<12> sumb8_1_out1<11> 
+ sumb8_1_out1<10> sumb8_1_out1<9> sumb8_1_out1<8> sumb8_1_out1<7> 
+ sumb8_1_out1<6> sumb8_1_out1<5> sumb8_1_out1<4> sumb8_1_out1<3> 
+ sumb8_1_out1<2> sumb8_1_out1<1> UNCONNECTED_HIER_Z568 sumb10_1_out1<21> 
+ UNCONNECTED170 sumb10_1_out1<19> sumb10_1_out1<18> sumb10_1_out1<17> 
+ sumb10_1_out1<16> sumb10_1_out1<15> sumb10_1_out1<14> sumb10_1_out1<13> 
+ sumb10_1_out1<12> sumb10_1_out1<11> sumb10_1_out1<10> sumb10_1_out1<9> 
+ sumb10_1_out1<8> sumb10_1_out1<7> sumb10_1_out1<6> sumb10_1_out1<5> 
+ sumb10_1_out1<4> sumb10_1_out1<3> sumb10_1_out1<2> sumb10_1_out1<1> 
+ UNCONNECTED169 inh_ground_gnd inh_power_vdd5 / sumb10
Xu_sumb8_1 UNCONNECTED_HIER_Z629 UNCONNECTED_HIER_Z628 UNCONNECTED_HIER_Z627 
+ UNCONNECTED_HIER_Z626 UNCONNECTED_HIER_Z625 multb4_2_out1<20> 
+ multb4_2_out1<14> multb4_2_out1<13> multb4_2_out1<12> multb4_2_out1<11> 
+ multb4_2_out1<10> multb4_2_out1<9> multb4_2_out1<8> multb4_2_out1<7> 
+ multb4_2_out1<6> multb4_2_out1<5> multb4_2_out1<4> multb4_2_out1<3> 
+ multb4_2_out1<2> multb4_2_out1<1> FE_PHN80_Delay23_out1_0_ 
+ UNCONNECTED_HIER_Z624 UNCONNECTED_HIER_Z623 UNCONNECTED_HIER_Z622 
+ sumb6_1_out1<21> sumb6_1_out1<17> sumb6_1_out1<16> sumb6_1_out1<15> 
+ sumb6_1_out1<14> sumb6_1_out1<13> sumb6_1_out1<12> sumb6_1_out1<11> 
+ sumb6_1_out1<10> sumb6_1_out1<9> sumb6_1_out1<8> sumb6_1_out1<7> 
+ sumb6_1_out1<6> sumb6_1_out1<5> sumb6_1_out1<4> sumb6_1_out1<3> 
+ sumb6_1_out1<2> sumb4_1_out1<1> UNCONNECTED_HIER_Z621 sumb8_1_out1<21> 
+ UNCONNECTED189 UNCONNECTED188 sumb8_1_out1<18> sumb8_1_out1<17> 
+ sumb8_1_out1<16> sumb8_1_out1<15> sumb8_1_out1<14> sumb8_1_out1<13> 
+ sumb8_1_out1<12> sumb8_1_out1<11> sumb8_1_out1<10> sumb8_1_out1<9> 
+ sumb8_1_out1<8> sumb8_1_out1<7> sumb8_1_out1<6> sumb8_1_out1<5> 
+ sumb8_1_out1<4> sumb8_1_out1<3> sumb8_1_out1<2> sumb8_1_out1<1> 
+ UNCONNECTED187 inh_ground_gnd inh_power_vdd5 / sumb8
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1469
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1469 A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg828 n_11 A<10> n_5 n_92 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg821 n_27 n_41 n_63 Z<12> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg822 n_42 n_39 n_61 Z<11> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg823 n_40 n_37 n_59 Z<10> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg824 n_38 n_35 n_57 Z<9> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg825 n_36 n_33 n_55 Z<8> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg826 n_34 n_28 n_53 Z<7> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg827 n_51 n_29 n_25 Z<6> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg792 n_5 A<10> n_11 n_23 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg760 n_27 n_41 n_63 n_65 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg762 n_42 n_39 n_61 n_63 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg764 n_40 n_37 n_59 n_61 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg766 n_38 n_35 n_57 n_59 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg768 n_36 n_33 n_55 n_57 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg770 n_34 n_28 n_53 n_55 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg772 n_29 n_25 n_51 n_53 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg753 n_72 n_8 n_11 Z<21> inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg797 A<4> n_6 n_19 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2 n_21 n_72 Z<15> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg810 A<10> A<9> n_8 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg795 n_11 n_8 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg819 A<9> n_5 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg820 A<7> n_5 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg818 A<4> n_6 n_2 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg805 A<10> A<9> n_11 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg757 n_67 n_69 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg756 n_68 Z<13> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg773 n_50 Z<5> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg787 n_31 Z<4> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg817 A<8> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg815 A<3> n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg790 n_1 A<7> n_21 n_26 n_27 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg755 n_23 A<9> n_69 n_72 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg758 n_26 n_92 n_65 n_67 n_68 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg791 A<0> n_6 A<2> n_25 n_24 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg774 n_24 n_9 n_30 n_51 n_50 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg788 A<1> A<0> n_18 n_30 n_31 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg782 n_0 A<6> n_15 n_41 n_42 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg783 n_10 A<5> n_17 n_39 n_40 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg784 n_12 A<4> n_14 n_37 n_38 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg785 n_7 A<3> n_16 n_35 n_36 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg786 n_2 A<2> n_13 n_33 n_34 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg789 A<1> A<3> n_19 n_28 n_29 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg798 A<2> A<1> n_18 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg801 A<9> A<8> n_15 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg799 A<8> A<7> n_17 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg802 A<7> A<6> n_14 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg800 A<6> A<5> n_16 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg803 A<5> A<4> n_13 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg807 A<1> A<2> n_9 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg806 A<7> A<6> n_10 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg804 A<6> A<5> n_12 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg811 A<5> A<4> n_7 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb6_1
* View Name:    schematic
************************************************************************

.SUBCKT multb6_1 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O 
*.PININFO Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O 
*.PININFO Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O 
*.PININFO Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xmul_167_32 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> Out1<19> UNCONNECTED231 UNCONNECTED230 UNCONNECTED229 
+ UNCONNECTED228 UNCONNECTED227 Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> UNCONNECTED226 
+ UNCONNECTED225 UNCONNECTED224 multb6_mul_temp<0> inh_ground_gnd 
+ inh_power_vdd5 / mult_signed_const_1469
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb0_3
* View Name:    schematic
************************************************************************

.SUBCKT multb0_3 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg888 n_37 n_10 n_9 n_40 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg891 n_33 n_14 n_15 n_37 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg897 n_29 n_7 n_31 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg918 In1<5> In1<2> n_8 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg919 In1<4> In1<1> n_7 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg917 In1<8> In1<5> n_9 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg915 In1<10> In1<7> n_11 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg911 In1<7> In1<4> n_15 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg894 n_32 n_28 n_34 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg896 n_29 n_12 n_32 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg914 In1<5> In1<2> n_12 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg922 In1<4> In1<1> n_4 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg916 In1<8> In1<5> n_10 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg913 In1<10> In1<7> n_13 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg912 In1<7> In1<4> n_14 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg925 In1<10> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg880 n_48 Out1<13> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg879 n_49 Out1<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg901 n_25 n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg886 n_41 Out1<9> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg924 In1<6> n_2 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg923 In1<9> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg902 In1<8> In1<10> n_25 n_26 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg903 In1<0> In1<3> n_24 Out1<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg908 n_5 n_6 n_18 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg906 n_10 n_9 n_20 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg907 n_14 n_15 n_19 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg904 n_13 n_11 n_22 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg920 In1<3> n_2 n_6 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg899 n_4 n_24 n_29 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg910 In1<8> In1<7> In1<10> n_16 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg900 n_7 n_8 n_12 n_28 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg921 In1<6> In1<3> n_5 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
Xg895 n_28 n_6 n_5 n_32 n_33 inh_ground_gnd inh_power_vdd5 / AN211_5VX1
Xg882 n_45 n_26 Out1<11> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg890 n_34 n_18 Out1<6> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg893 n_31 n_21 Out1<5> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg898 n_17 n_24 Out1<4> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg889 n_37 n_20 Out1<8> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg892 n_33 n_19 Out1<7> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg885 n_42 n_22 Out1<10> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg905 n_8 n_12 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg909 n_7 n_4 n_17 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg881 n_3 n_1 n_46 n_48 n_49 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg887 n_2 n_3 n_40 n_42 n_41 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg884 n_42 n_13 n_11 n_45 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg883 n_16 n_42 n_11 n_27 n_46 inh_ground_gnd inh_power_vdd5 / OA211_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb0_2
* View Name:    schematic
************************************************************************

.SUBCKT multb0_2 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg872 n_37 n_10 n_9 n_40 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg875 n_33 n_14 n_15 n_37 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg881 n_29 n_7 n_31 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg902 In1<5> In1<2> n_8 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg903 In1<4> In1<1> n_7 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg901 In1<8> In1<5> n_9 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg899 In1<10> In1<7> n_11 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg895 In1<7> In1<4> n_15 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg878 n_32 n_28 n_34 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg880 n_29 n_12 n_32 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg898 In1<5> In1<2> n_12 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg906 In1<4> In1<1> n_4 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg900 In1<8> In1<5> n_10 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg897 In1<10> In1<7> n_13 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg896 In1<7> In1<4> n_14 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg909 In1<10> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg864 n_48 Out1<13> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg863 n_49 Out1<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg885 n_25 n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg870 n_41 Out1<9> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg908 In1<6> n_2 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg907 In1<9> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg886 In1<10> In1<8> n_25 n_26 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg887 In1<0> In1<3> n_24 Out1<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg892 n_5 n_6 n_18 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg890 n_10 n_9 n_20 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg891 n_14 n_15 n_19 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg888 n_13 n_11 n_22 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg904 In1<3> n_2 n_6 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg883 n_4 n_24 n_29 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg894 In1<8> In1<7> In1<10> n_16 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg884 n_7 n_8 n_12 n_28 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg905 In1<6> In1<3> n_5 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
Xg879 n_28 n_6 n_5 n_32 n_33 inh_ground_gnd inh_power_vdd5 / AN211_5VX1
Xg866 n_45 n_26 Out1<11> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg874 n_34 n_18 Out1<6> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg877 n_31 n_21 Out1<5> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg882 n_17 n_24 Out1<4> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg873 n_37 n_20 Out1<8> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg876 n_33 n_19 Out1<7> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg869 n_42 n_22 Out1<10> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg889 n_8 n_12 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg893 n_7 n_4 n_17 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg865 n_1 n_3 n_46 n_48 n_49 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg871 n_2 n_3 n_40 n_42 n_41 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg868 n_42 n_13 n_11 n_45 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg867 n_16 n_42 n_11 n_27 n_46 inh_ground_gnd inh_power_vdd5 / OA211_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1488_2
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1488_2 A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg797 A<4> n_4 n_20 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg755 n_73 n_21 Z<14> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg754 n_73 n_7 n_12 Z<21> inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg806 A<9> n_3 n_12 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg811 A<10> n_5 n_7 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg796 n_12 n_7 n_21 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg761 n_29 n_43 n_65 n_67 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg763 n_44 n_41 n_63 n_65 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg765 n_42 n_39 n_61 n_63 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg767 n_40 n_37 n_59 n_61 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg769 n_38 n_35 n_57 n_59 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg771 n_36 n_30 n_55 n_57 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg773 n_31 n_24 n_53 n_55 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg756 n_26 n_5 n_70 n_73 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg821 n_29 n_43 n_65 Z<11> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg822 n_44 n_41 n_63 Z<10> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg823 n_42 n_39 n_61 Z<9> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg824 n_40 n_37 n_59 Z<8> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg825 n_38 n_35 n_57 Z<7> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg826 n_36 n_30 n_55 Z<6> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg827 n_53 n_31 n_24 Z<5> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg820 n_26 n_5 n_70 Z<13> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg774 n_52 Z<4> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg788 n_33 Z<3> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg805 n_12 n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg758 n_69 Z<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg795 n_21 n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg817 A<10> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg816 A<3> n_4 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg815 A<9> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg794 A<0> n_4 A<2> n_24 n_23 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg775 n_23 n_9 n_32 n_53 n_52 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg789 A<1> A<0> n_19 n_32 n_33 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg793 n_3 A<8> n_11 n_26 n_25 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg759 n_28 n_25 n_67 n_70 n_69 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg791 n_0 A<7> n_22 n_28 n_29 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg787 n_1 A<2> n_14 n_35 n_36 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg785 n_13 A<4> n_15 n_39 n_40 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg783 n_8 A<6> n_16 n_43 n_44 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg786 n_6 A<3> n_17 n_37 n_38 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg784 n_10 A<5> n_18 n_41 n_42 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg790 A<1> A<3> n_20 n_30 n_31 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg798 A<2> A<1> n_19 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg803 A<5> A<4> n_14 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg802 A<7> A<6> n_15 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg801 A<9> A<8> n_16 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg800 A<6> A<5> n_17 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg799 A<8> A<7> n_18 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg808 A<1> A<2> n_9 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg804 A<6> A<5> n_13 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg809 A<8> A<7> n_8 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg812 A<5> A<4> n_6 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg807 A<7> A<6> n_10 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg819 A<8> n_5 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg2 A<4> n_4 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb2_3
* View Name:    schematic
************************************************************************

.SUBCKT multb2_3 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O 
*.PININFO Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O 
*.PININFO Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O 
*.PININFO Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xmul_133_32 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> Out1<20> UNCONNECTED207 UNCONNECTED206 UNCONNECTED205 
+ UNCONNECTED204 UNCONNECTED203 UNCONNECTED202 Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ UNCONNECTED201 UNCONNECTED200 UNCONNECTED199 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1488_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1450_1
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1450_1 A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg576 n_3 n_4 n_8 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg579 A<9> A<8> n_5 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg577 n_2 n_5 n_7 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg571 n_7 A<5> n_15 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg550 n_49 n_8 Z<15> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg552 n_47 n_7 Z<14> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg580 A<10> A<9> n_4 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg581 A<10> A<9> n_3 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg582 A<9> A<8> n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2 n_44 A<8> A<10> Z<13> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg572 n_3 n_1 n_4 n_14 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg551 n_47 n_2 n_5 n_49 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg573 A<8> A<9> A<5> n_13 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg553 A<8> A<10> n_45 n_47 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg583 A<6> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg555 n_44 n_45 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg556 n_14 A<7> n_41 n_44 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg557 n_16 n_13 n_39 n_41 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg569 A<8> A<4> A<7> n_17 n_18 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg558 n_15 n_17 n_37 n_39 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg559 n_18 n_25 n_35 n_37 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg565 A<6> A<7> A<3> n_25 n_26 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg560 n_26 n_19 n_33 n_35 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg568 A<5> A<6> A<2> n_19 n_20 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg561 n_20 n_23 n_31 n_33 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg566 A<1> A<4> A<5> n_23 n_24 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg562 n_24 n_11 n_29 n_31 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg564 A<2> A<3> n_21 n_27 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg567 A<1> A<2> n_9 n_21 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg563 n_12 A<3> n_27 n_29 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg574 A<0> A<4> n_11 n_12 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg575 A<0> A<1> n_9 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg570 A<6> n_8 n_16 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb4_2
* View Name:    schematic
************************************************************************

.SUBCKT multb4_2 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O 
*.PININFO Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O 
*.PININFO Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O 
*.PININFO Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xmul_150_32 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> UNCONNECTED215 UNCONNECTED214 UNCONNECTED213 UNCONNECTED212 
+ UNCONNECTED211 UNCONNECTED210 Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ UNCONNECTED209 UNCONNECTED208 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1450_1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1450_2
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1450_2 A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg576 n_3 n_4 n_8 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg579 A<9> A<8> n_5 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg577 n_2 n_5 n_7 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg571 n_7 A<5> n_15 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg550 n_49 n_8 Z<15> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg552 n_47 n_7 Z<14> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg580 A<10> A<9> n_4 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg581 A<10> A<9> n_3 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg582 A<9> A<8> n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2 n_44 A<8> A<10> Z<13> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg572 n_3 n_1 n_4 n_14 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg551 n_47 n_2 n_5 n_49 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg573 A<8> A<9> A<5> n_13 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg553 A<8> A<10> n_45 n_47 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg583 A<6> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg555 n_44 n_45 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg556 n_14 A<7> n_41 n_44 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg557 n_16 n_13 n_39 n_41 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg569 A<8> A<4> A<7> n_17 n_18 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg558 n_15 n_17 n_37 n_39 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg559 n_18 n_25 n_35 n_37 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg565 A<6> A<7> A<3> n_25 n_26 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg560 n_26 n_19 n_33 n_35 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg568 A<5> A<6> A<2> n_19 n_20 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg561 n_20 n_23 n_31 n_33 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg566 A<4> A<1> A<5> n_23 n_24 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg562 n_24 n_11 n_29 n_31 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg564 A<2> A<3> n_21 n_27 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg567 A<1> A<2> n_9 n_21 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg563 n_12 A<3> n_27 n_29 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg574 A<4> A<0> n_11 n_12 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg575 A<0> A<1> n_9 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg570 A<6> n_8 n_16 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb4_3
* View Name:    schematic
************************************************************************

.SUBCKT multb4_3 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O 
*.PININFO Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O 
*.PININFO Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O 
*.PININFO Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xmul_150_32 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> UNCONNECTED223 UNCONNECTED222 UNCONNECTED221 UNCONNECTED220 
+ UNCONNECTED219 UNCONNECTED218 Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ UNCONNECTED217 UNCONNECTED216 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1450_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1488_1
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1488_1 A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O 
*.PININFO Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O 
*.PININFO Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg829 n_11 A<10> n_5 n_92 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg822 n_27 n_41 n_63 Z<11> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg823 n_42 n_39 n_61 Z<10> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg824 n_40 n_37 n_59 Z<9> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg825 n_38 n_35 n_57 Z<8> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg826 n_36 n_33 n_55 Z<7> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg827 n_34 n_28 n_53 Z<6> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg828 n_51 n_29 n_25 Z<5> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg793 n_5 A<10> n_11 n_23 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg761 n_27 n_41 n_63 n_65 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg763 n_42 n_39 n_61 n_63 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg765 n_40 n_37 n_59 n_61 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg767 n_38 n_35 n_57 n_59 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg769 n_36 n_33 n_55 n_57 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg771 n_34 n_28 n_53 n_55 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg773 n_29 n_25 n_51 n_53 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg754 n_72 n_8 n_11 Z<21> inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg798 A<4> n_6 n_19 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2 n_21 n_72 Z<14> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg811 A<10> A<9> n_8 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg796 n_11 n_8 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg820 A<9> n_5 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg821 A<7> n_5 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg819 A<4> n_6 n_2 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg806 A<10> A<9> n_11 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg758 n_67 n_69 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg757 n_68 Z<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg774 n_50 Z<4> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg788 n_31 Z<3> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg818 A<8> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg816 A<3> n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg791 n_1 A<7> n_21 n_26 n_27 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg756 n_23 A<9> n_69 n_72 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg759 n_26 n_92 n_65 n_67 n_68 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg792 A<0> n_6 A<2> n_25 n_24 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg775 n_24 n_9 n_30 n_51 n_50 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg789 A<1> A<0> n_18 n_30 n_31 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg783 n_0 A<6> n_15 n_41 n_42 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg784 n_10 A<5> n_17 n_39 n_40 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg785 n_12 A<4> n_14 n_37 n_38 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg786 n_7 A<3> n_16 n_35 n_36 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg787 n_2 A<2> n_13 n_33 n_34 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg790 A<1> A<3> n_19 n_28 n_29 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg799 A<2> A<1> n_18 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg802 A<9> A<8> n_15 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg800 A<8> A<7> n_17 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg803 A<7> A<6> n_14 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg801 A<6> A<5> n_16 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg804 A<5> A<4> n_13 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg808 A<1> A<2> n_9 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg807 A<7> A<6> n_10 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg805 A<6> A<5> n_12 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg812 A<5> A<4> n_7 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multb2_2
* View Name:    schematic
************************************************************************

.SUBCKT multb2_2 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O 
*.PININFO Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O 
*.PININFO Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O 
*.PININFO Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xmul_133_32 In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> Out1<20> UNCONNECTED198 UNCONNECTED197 UNCONNECTED196 
+ UNCONNECTED195 UNCONNECTED194 UNCONNECTED193 Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ UNCONNECTED192 UNCONNECTED191 UNCONNECTED190 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1488_1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_260_7
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_260_7 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> 
+ A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> 
+ Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> 
+ Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg423 n_33 n_1 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg441 B<17> A<16> n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg425 n_31 n_1 Z<17> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg424 B<17> A<16> n_31 n_33 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg439 n_2 A<3> B<3> n_4 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg438 n_4 A<4> B<4> n_6 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg437 B<5> A<5> n_6 n_8 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg436 B<6> A<6> n_8 n_10 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg435 B<7> A<7> n_10 n_12 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg434 B<8> A<8> n_12 n_14 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg432 B<10> A<10> n_16 n_18 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg431 B<11> A<11> n_18 n_20 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg430 B<12> A<12> n_20 n_22 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg429 B<13> A<13> n_22 n_24 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg428 B<14> A<14> n_24 n_26 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg427 B<15> A<15> n_26 n_28 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg426 B<16> A<16> n_28 n_31 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg433 B<9> A<9> n_14 n_16 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg440 B<2> A<2> n_2 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb6_1
* View Name:    schematic
************************************************************************

.SUBCKT sumb6_1 In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> 
+ In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I In1<14>:I 
*.PININFO In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I 
*.PININFO In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I 
*.PININFO In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_146_30 UNCONNECTED_HIER_Z681 UNCONNECTED_HIER_Z680 UNCONNECTED_HIER_Z679 
+ UNCONNECTED_HIER_Z678 UNCONNECTED_HIER_Z677 In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> UNCONNECTED_HIER_Z676 UNCONNECTED_HIER_Z675 UNCONNECTED_HIER_Z687 
+ UNCONNECTED_HIER_Z686 UNCONNECTED_HIER_Z685 UNCONNECTED_HIER_Z684 In2<17> 
+ In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> 
+ In2<6> In2<5> In2<4> In2<3> In2<2> UNCONNECTED_HIER_Z683 
+ UNCONNECTED_HIER_Z682 Out1<21> UNCONNECTED249 UNCONNECTED248 UNCONNECTED247 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ UNCONNECTED246 UNCONNECTED245 inh_ground_gnd inh_power_vdd5 / 
+ add_unsigned_260_7
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_260_6
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_260_6 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> 
+ A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> 
+ Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> 
+ Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg426 n_33 n_1 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg444 B<16> A<16> n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg428 n_31 n_1 Z<16> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg427 B<16> A<16> n_31 n_33 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg442 n_2 A<2> B<2> n_4 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg441 B<3> A<3> n_4 n_6 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg440 n_6 A<4> B<4> n_8 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg439 B<5> A<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg438 B<6> A<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg437 B<7> A<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg435 B<9> A<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg434 B<10> A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg433 B<11> A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg432 B<12> A<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg431 B<13> A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg430 B<14> A<14> n_26 n_28 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg429 B<15> A<15> n_28 n_31 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg436 B<8> A<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg443 B<1> A<1> n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb4_1
* View Name:    schematic
************************************************************************

.SUBCKT sumb4_1 In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> 
+ In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I 
*.PININFO In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I 
*.PININFO In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I 
*.PININFO In1<0>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_133_29 UNCONNECTED_HIER_Z668 UNCONNECTED_HIER_Z667 UNCONNECTED_HIER_Z666 
+ UNCONNECTED_HIER_Z665 UNCONNECTED_HIER_Z664 In1<15> In1<14> In1<13> In1<12> 
+ In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> UNCONNECTED_HIER_Z663 UNCONNECTED_HIER_Z674 
+ UNCONNECTED_HIER_Z673 UNCONNECTED_HIER_Z672 UNCONNECTED_HIER_Z671 
+ UNCONNECTED_HIER_Z670 In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> 
+ In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> 
+ UNCONNECTED_HIER_Z669 Out1<21> UNCONNECTED244 UNCONNECTED243 UNCONNECTED242 
+ UNCONNECTED241 Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> UNCONNECTED240 inh_ground_gnd inh_power_vdd5 / add_unsigned_260_6
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_260_4753
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_260_4753 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> 
+ A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> 
+ Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> 
+ Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg415 n_31 n_1 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg432 A<15> B<14> n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg417 n_29 n_1 Z<15> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg416 A<15> B<14> n_29 n_31 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg430 B<2> A<2> n_2 n_4 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg429 A<3> B<3> n_4 n_6 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg428 n_6 B<4> A<4> n_8 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg427 A<5> B<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg426 A<6> B<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg424 A<8> B<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg423 A<9> B<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg422 A<10> B<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg421 A<11> B<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg420 A<12> B<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg419 A<13> B<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg418 A<14> B<14> n_26 n_29 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg425 A<7> B<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg431 B<1> A<1> n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb2_1
* View Name:    schematic
************************************************************************

.SUBCKT sumb2_1 In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> 
+ In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I 
*.PININFO In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I 
*.PININFO In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I 
*.PININFO In1<0>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_120_29 UNCONNECTED_HIER_Z654 UNCONNECTED_HIER_Z653 UNCONNECTED_HIER_Z652 
+ UNCONNECTED_HIER_Z651 UNCONNECTED_HIER_Z650 UNCONNECTED_HIER_Z649 In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> UNCONNECTED_HIER_Z648 UNCONNECTED_HIER_Z662 
+ UNCONNECTED_HIER_Z661 UNCONNECTED_HIER_Z660 UNCONNECTED_HIER_Z659 
+ UNCONNECTED_HIER_Z658 UNCONNECTED_HIER_Z657 UNCONNECTED_HIER_Z656 In2<14> 
+ In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> 
+ In2<3> In2<2> In2<1> UNCONNECTED_HIER_Z655 Out1<21> UNCONNECTED239 
+ UNCONNECTED238 UNCONNECTED237 UNCONNECTED236 UNCONNECTED235 Out1<15> 
+ Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> 
+ Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> UNCONNECTED234 inh_ground_gnd 
+ inh_power_vdd5 / add_unsigned_260_4753
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_signed_1
* View Name:    schematic
************************************************************************

.SUBCKT add_signed_1 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> 
+ A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> B<21> 
+ B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> B<8> 
+ B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> 
+ Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> 
+ Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg506 n_42 n_0 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg529 B<20> A<14> n_0 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg508 n_40 n_0 Z<20> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg507 B<20> A<14> n_40 n_42 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg526 n_3 A<2> B<2> n_5 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg525 n_5 A<3> B<3> n_7 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg524 n_7 A<4> B<4> n_9 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg527 n_1 A<1> B<1> n_3 FE_PHN334_FIR_out_1__1_ inh_ground_gnd inh_power_vdd5 
+ / FA_5VX1
Xg522 B<6> A<6> n_11 n_13 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg521 B<7> A<7> n_13 n_15 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg520 B<8> A<8> n_15 n_17 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg519 B<9> A<9> n_17 n_19 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg518 B<10> A<10> n_19 n_21 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg517 B<11> A<11> n_21 n_23 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg516 B<12> A<12> n_23 n_25 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg523 n_9 A<5> B<5> n_11 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg514 B<14> A<14> n_27 n_29 FE_PHN512_FIR_out_1__14_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg515 B<13> A<13> n_25 n_27 FE_PHN518_FIR_out_1__13_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg512 B<16> A<14> n_31 n_33 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg511 B<17> A<14> n_33 n_35 Z<17> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg510 B<18> A<14> n_35 n_37 Z<18> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg509 B<19> A<14> n_37 n_40 Z<19> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg513 B<15> A<14> n_29 n_31 FE_PHN508_FIR_out_1__15_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
XFE_PHC334_FIR_out_1__1_ FE_PHN334_FIR_out_1__1_ Z<1> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC518_FIR_out_1__13_ FE_PHN518_FIR_out_1__13_ Z<13> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC512_FIR_out_1__14_ FE_PHN512_FIR_out_1__14_ Z<14> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC508_FIR_out_1__15_ FE_PHN508_FIR_out_1__15_ Z<15> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
Xg528 B<0> A<0> n_1 Z<0> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb12_1
* View Name:    schematic
************************************************************************

.SUBCKT sumb12_1 In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> 
+ In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> 
+ In1<4> In1<3> In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> 
+ In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> 
+ In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<21>:I In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I 
*.PININFO In1<15>:I In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I 
*.PININFO In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I 
*.PININFO In1<1>:I In1<0>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I 
*.PININFO In2<16>:I In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I 
*.PININFO In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I 
*.PININFO In2<3>:I In2<2>:I In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O 
*.PININFO Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O 
*.PININFO Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O 
*.PININFO Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O 
*.PININFO Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xadd_185_21 UNCONNECTED_HIER_Z646 UNCONNECTED_HIER_Z645 UNCONNECTED_HIER_Z644 
+ UNCONNECTED_HIER_Z643 UNCONNECTED_HIER_Z642 UNCONNECTED_HIER_Z641 
+ UNCONNECTED_HIER_Z640 In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> 
+ In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ UNCONNECTED_HIER_Z647 In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5 / add_signed_1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_260_9
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_260_9 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> 
+ A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> 
+ Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> 
+ Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg471 n_39 n_1 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg492 B<19> A<15> n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg473 n_37 n_1 Z<19> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg472 B<19> A<15> n_37 n_39 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg490 n_2 A<2> B<2> n_4 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg488 n_6 A<4> B<4> n_8 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg487 B<5> A<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg486 B<6> A<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg485 B<7> A<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg484 B<8> A<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg483 B<9> A<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg482 B<10> A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg489 n_4 A<3> B<3> n_6 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg480 B<12> A<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg479 B<13> A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg478 B<14> A<14> n_26 n_28 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg477 B<15> A<15> n_28 n_30 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg476 B<16> A<15> n_30 n_32 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg475 B<17> A<15> n_32 n_34 Z<17> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg474 B<18> A<15> n_34 n_37 Z<18> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg481 B<11> A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg491 B<1> A<1> n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb10_1
* View Name:    schematic
************************************************************************

.SUBCKT sumb10_1 In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> 
+ In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I 
*.PININFO In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I 
*.PININFO In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I 
*.PININFO In1<0>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_172_29 UNCONNECTED_HIER_Z636 UNCONNECTED_HIER_Z635 UNCONNECTED_HIER_Z634 
+ UNCONNECTED_HIER_Z633 UNCONNECTED_HIER_Z632 UNCONNECTED_HIER_Z631 In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> UNCONNECTED_HIER_Z630 UNCONNECTED_HIER_Z639 
+ UNCONNECTED_HIER_Z638 In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> 
+ In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> 
+ In2<3> In2<2> In2<1> UNCONNECTED_HIER_Z637 Out1<21> UNCONNECTED233 Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> UNCONNECTED232 inh_ground_gnd inh_power_vdd5 / add_unsigned_260_9
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_260_8
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_260_8 A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> 
+ A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<21> Z<20> Z<19> Z<18> Z<17> 
+ Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> 
+ Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<21>:I B<20>:I B<19>:I B<18>:I 
*.PININFO B<17>:I B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I 
*.PININFO B<9>:I B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I 
*.PININFO B<0>:I Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg456 n_37 n_1 Z<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg476 B<18> A<16> n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg458 n_35 n_1 Z<18> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg457 B<18> A<16> n_35 n_37 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg473 n_4 A<3> B<3> n_6 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg472 n_6 A<4> B<4> n_8 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg471 B<5> A<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg470 B<6> A<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg469 B<7> A<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg468 B<8> A<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg467 B<9> A<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg474 n_2 A<2> B<2> n_4 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg465 B<11> A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg464 B<12> A<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg463 B<13> A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg462 B<14> A<14> n_26 n_28 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg461 B<15> A<15> n_28 n_30 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg460 B<16> A<16> n_30 n_32 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg459 B<17> A<16> n_32 n_35 Z<17> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg466 B<10> A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg475 B<1> A<1> n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumb8_1
* View Name:    schematic
************************************************************************

.SUBCKT sumb8_1 In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> 
+ In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I 
*.PININFO In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I 
*.PININFO In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I 
*.PININFO In1<0>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_159_29 UNCONNECTED_HIER_Z693 UNCONNECTED_HIER_Z692 UNCONNECTED_HIER_Z691 
+ UNCONNECTED_HIER_Z690 UNCONNECTED_HIER_Z689 In1<15> In1<14> In1<13> In1<12> 
+ In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> UNCONNECTED_HIER_Z688 UNCONNECTED_HIER_Z697 
+ UNCONNECTED_HIER_Z696 UNCONNECTED_HIER_Z695 In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> UNCONNECTED_HIER_Z694 Out1<21> UNCONNECTED252 
+ UNCONNECTED251 Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> 
+ Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> 
+ Out1<3> Out1<2> Out1<1> UNCONNECTED250 inh_ground_gnd inh_power_vdd5 / 
+ add_unsigned_260_8
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    FIR_section_1
* View Name:    schematic
************************************************************************

.SUBCKT FIR_section_1 In[0]<10> In[0]<9> In[0]<8> In[0]<7> In[0]<6> In[0]<5> 
+ In[0]<4> In[0]<3> In[0]<2> In[0]<1> In[0]<0> In[1]<10> In[1]<9> In[1]<8> 
+ In[1]<7> In[1]<6> In[1]<5> In[1]<4> In[1]<3> In[1]<2> In[1]<1> In[1]<0> 
+ In[2]<10> In[2]<9> In[2]<8> In[2]<7> In[2]<6> In[2]<5> In[2]<4> In[2]<3> 
+ In[2]<2> In[2]<1> In[2]<0> Out<21> Out<20> Out<19> Out<18> Out<17> Out<16> 
+ Out<15> Out<14> Out<13> Out<12> Out<11> Out<10> Out<9> Out<8> Out<7> Out<6> 
+ Out<5> Out<4> Out<3> Out<2> Out<1> Out<0> clk clk_div_3__L5_N89 
+ clk_div_3__L5_N91 clk_div_3__L5_N98 clk_div_3__L5_N99 clk_div_3__L5_N100 
+ clk_div_3__L5_N101 clk_div_3__L5_N102 clk_div_3__L5_N103 clk_div_3__L5_N104 
+ clk_div_3__L5_N105 clk_div_3__L5_N106 clk_div_3__L5_N107 clk_div_3__L5_N108 
+ clk_div_3__L5_N109 clk_div_3__L5_N110 clk_div_3__L5_N111 clk_div_3__L5_N112 
+ clk_div_3__L5_N113 clk_div_3__L5_N114 clk_div_3__L5_N115 clk_div_3__L5_N116 
+ clk_div_3__L5_N117 clk_div_3__L5_N132 clk_div_3__L5_N136 clk_div_3__L5_N217 
+ p p1 p2 reset inh_ground_gnd inh_power_vdd5
*.PININFO In[0]<10>:I In[0]<9>:I In[0]<8>:I In[0]<7>:I In[0]<6>:I In[0]<5>:I 
*.PININFO In[0]<4>:I In[0]<3>:I In[0]<2>:I In[0]<1>:I In[0]<0>:I In[1]<10>:I 
*.PININFO In[1]<9>:I In[1]<8>:I In[1]<7>:I In[1]<6>:I In[1]<5>:I In[1]<4>:I 
*.PININFO In[1]<3>:I In[1]<2>:I In[1]<1>:I In[1]<0>:I In[2]<10>:I In[2]<9>:I 
*.PININFO In[2]<8>:I In[2]<7>:I In[2]<6>:I In[2]<5>:I In[2]<4>:I In[2]<3>:I 
*.PININFO In[2]<2>:I In[2]<1>:I In[2]<0>:I clk:I clk_div_3__L5_N89:I 
*.PININFO clk_div_3__L5_N91:I clk_div_3__L5_N98:I clk_div_3__L5_N99:I 
*.PININFO clk_div_3__L5_N100:I clk_div_3__L5_N101:I clk_div_3__L5_N102:I 
*.PININFO clk_div_3__L5_N103:I clk_div_3__L5_N104:I clk_div_3__L5_N105:I 
*.PININFO clk_div_3__L5_N106:I clk_div_3__L5_N107:I clk_div_3__L5_N108:I 
*.PININFO clk_div_3__L5_N109:I clk_div_3__L5_N110:I clk_div_3__L5_N111:I 
*.PININFO clk_div_3__L5_N112:I clk_div_3__L5_N113:I clk_div_3__L5_N114:I 
*.PININFO clk_div_3__L5_N115:I clk_div_3__L5_N116:I clk_div_3__L5_N117:I 
*.PININFO clk_div_3__L5_N132:I clk_div_3__L5_N136:I clk_div_3__L5_N217:I p:I 
*.PININFO p1:I p2:I reset:I Out<21>:O Out<20>:O Out<19>:O Out<18>:O Out<17>:O 
*.PININFO Out<16>:O Out<15>:O Out<14>:O Out<13>:O Out<12>:O Out<11>:O 
*.PININFO Out<10>:O Out<9>:O Out<8>:O Out<7>:O Out<6>:O Out<5>:O Out<4>:O 
*.PININFO Out<3>:O Out<2>:O Out<1>:O Out<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xu_multb6 FE_PHN144_Delay03_out1_10_ FE_PHN177_Delay03_out1_9_ 
+ FE_PHN178_Delay03_out1_8_ FE_PHN202_Delay03_out1_7_ 
+ FE_PHN201_Delay03_out1_6_ FE_PHN184_Delay03_out1_5_ 
+ FE_PHN191_Delay03_out1_4_ FE_PHN186_Delay03_out1_3_ 
+ FE_PHN145_Delay03_out1_2_ FE_PHN128_Delay03_out1_1_ 
+ FE_PHN111_Delay03_out1_0_ vdd5! vdd5! vdd5! vdd5! vdd5! vdd5! 
+ UNCONNECTED_HIER_Z745 vdd5! UNCONNECTED_HIER_Z744 vdd5! 
+ UNCONNECTED_HIER_Z743 UNCONNECTED_HIER_Z742 multb6_out1<19> UNCONNECTED311 
+ UNCONNECTED310 UNCONNECTED309 UNCONNECTED308 UNCONNECTED307 multb6_out1<13> 
+ multb6_out1<12> multb6_out1<11> multb6_out1<10> multb6_out1<9> 
+ multb6_out1<8> multb6_out1<7> multb6_out1<6> multb6_out1<5> multb6_out1<4> 
+ multb6_out1<3> multb6_out1<2> UNCONNECTED306 UNCONNECTED305 inh_ground_gnd 
+ inh_power_vdd5 / multb6_1
Xu_multb0_2 multb0_2_out1<21> Delay05_out1<9> Delay05_out1<8> Delay05_out1<7> 
+ Delay05_out1<6> Delay05_out1<5> Delay05_out1<4> Delay05_out1<3> 
+ Delay05_out1<2> Delay05_out1<1> FE_PHN56_Delay05_out1_0_ 
+ UNCONNECTED_HIER_Z717 UNCONNECTED_HIER_Z716 UNCONNECTED_HIER_Z715 
+ UNCONNECTED_HIER_Z714 UNCONNECTED_HIER_Z713 UNCONNECTED_HIER_Z712 
+ UNCONNECTED_HIER_Z711 UNCONNECTED_HIER_Z710 vdd5! UNCONNECTED_HIER_Z709 
+ UNCONNECTED_HIER_Z708 vdd5! UNCONNECTED274 UNCONNECTED273 UNCONNECTED272 
+ UNCONNECTED271 UNCONNECTED270 UNCONNECTED269 UNCONNECTED268 UNCONNECTED267 
+ multb0_2_out1<13> multb0_2_out1<12> multb0_2_out1<11> multb0_2_out1<10> 
+ multb0_2_out1<9> multb0_2_out1<8> multb0_2_out1<7> multb0_2_out1<6> 
+ multb0_2_out1<5> multb0_2_out1<4> multb0_2_out1<3> UNCONNECTED266 
+ UNCONNECTED265 UNCONNECTED264 inh_ground_gnd inh_power_vdd5 / multb0_3
XDelay12_out1_reg[2] clk_div_3__L5_N101 FE_PHN795_n_49 Delay12_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[8] clk_div_3__L5_N112 FE_PHN956_n_63 Delay12_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[9] clk_div_3__L5_N108 FE_PHN1474_n_35 Delay22_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[5] clk_div_3__L5_N116 FE_PHN1429_n_38 Delay02_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[9] clk_div_3__L5_N108 FE_PHN1470_n_39 Delay02_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[8] clk_div_3__L5_N116 FE_PHN1981_n_41 Delay02_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[6] clk_div_3__L5_N116 FE_PHN1405_n_42 Delay02_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[10] clk_div_3__L5_N108 FE_PHN1484_n_43 Delay02_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[4] clk_div_3__L5_N100 FE_PHN2058_n_45 Delay02_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[2] clk_div_3__L5_N103 FE_PHN1472_n_46 Delay02_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[0] clk_div_3__L5_N104 FE_PHN844_n_47 Delay12_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[1] clk_div_3__L5_N103 FE_PHN779_n_51 Delay12_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[4] clk_div_3__L5_N100 FE_PHN1744_n_52 Delay12_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[10] clk_div_3__L5_N108 FE_PHN1828_n_53 Delay22_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[7] clk_div_3__L5_N113 FE_PHN1456_n_54 Delay22_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[8] clk_div_3__L5_N113 FE_PHN1419_n_55 Delay22_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[3] clk_div_3__L5_N116 FE_PHN1432_n_56 Delay22_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[5] clk_div_3__L5_N116 FE_PHN1426_n_57 Delay22_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[1] clk_div_3__L5_N100 FE_PHN1487_n_58 Delay22_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[2] clk_div_3__L5_N100 FE_PHN1473_n_59 Delay22_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[3] clk_div_3__L5_N100 n_64 Delay12_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[1] clk_div_3__L5_N101 n_0 Delay21_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[9] clk_div_3__L5_N109 n_4 Delay21_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[8] clk_div_3__L5_N112 n_5 Delay21_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[3] clk_div_3__L5_N136 n_7 Delay21_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[10] clk_div_3__L5_N109 n_24 Delay21_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[5] clk_div_3__L5_N132 n_25 Delay21_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[4] clk_div_3__L5_N132 n_26 Delay21_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[0] clk_div_3__L5_N103 n_29 Delay21_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[2] clk_div_3__L5_N136 n_30 Delay21_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[7] clk_div_3__L5_N112 n_31 Delay21_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[6] clk_div_3__L5_N132 n_32 Delay21_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[3] clk_div_3__L5_N136 n_2 Delay11_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[4] clk_div_3__L5_N132 n_1 Delay11_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[2] clk_div_3__L5_N101 n_3 Delay11_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[6] clk_div_3__L5_N132 n_8 Delay11_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[9] clk_div_3__L5_N109 n_9 Delay11_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[7] clk_div_3__L5_N112 n_10 Delay11_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[1] clk_div_3__L5_N103 n_18 Delay11_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[8] clk_div_3__L5_N112 n_19 Delay11_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[10] clk_div_3__L5_N109 n_20 Delay11_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[5] clk_div_3__L5_N132 n_21 Delay11_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[0] clk_div_3__L5_N107 n_27 Delay11_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[7] clk_div_3__L5_N132 n_11 Delay01_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[10] clk_div_3__L5_N109 n_6 multb0_1_out1<21> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[9] clk_div_3__L5_N109 n_14 Delay01_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[1] clk_div_3__L5_N101 n_12 Delay01_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[4] clk_div_3__L5_N136 n_13 Delay01_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[5] clk_div_3__L5_N136 n_15 Delay01_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[0] clk_div_3__L5_N101 n_16 sumb2_1_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[3] clk_div_3__L5_N136 n_17 Delay01_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[6] clk_div_3__L5_N136 n_22 Delay01_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[2] clk_div_3__L5_N101 n_23 Delay01_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay01_out1_reg[8] clk_div_3__L5_N112 n_28 Delay01_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[0] clk_div_3__L5_N106 n_36 Delay02_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[0] clk_div_3__L5_N103 n_62 Delay22_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[5] clk_div_3__L5_N116 FE_PHN2504_n_33 Delay12_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[10] clk_div_3__L5_N108 FE_PHN1117_n_34 multb4_1_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[9] clk_div_3__L5_N108 FE_PHN2428_n_50 Delay12_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[6] clk_div_3__L5_N115 FE_PHN1582_n_110 Delay14_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[6] clk_div_3__L5_N115 FE_PHN1476_n_81 Delay13_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[9] clk_div_3__L5_N111 FE_PHN1901_n_78 Delay13_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[1] clk_div_3__L5_N106 n_79 Delay13_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[0] clk_div_3__L5_N106 FE_PHN803_n_72 Delay03_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[2] clk_div_3__L5_N89 FE_PHN839_n_67 Delay03_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[0] clk_div_3__L5_N89 FE_PHN2094_n_85 Delay13_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[3] clk_div_3__L5_N99 FE_PHN790_n_73 Delay03_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[8] clk_div_3__L5_N114 FE_PHN1480_n_80 Delay13_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[10] clk_div_3__L5_N111 FE_PHN1467_n_83 Delay13_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[5] clk_div_3__L5_N117 FE_PHN1465_n_84 Delay13_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[7] clk_div_3__L5_N114 FE_PHN1444_n_86 Delay13_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[8] clk_div_3__L5_N114 FE_PHN1854_n_75 Delay03_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[5] clk_div_3__L5_N114 FE_PHN2467_n_77 Delay03_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[7] clk_div_3__L5_N114 FE_PHN2394_n_93 Delay23_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[4] clk_div_3__L5_N116 FE_PHN1447_n_60 Delay22_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[6] clk_div_3__L5_N116 FE_PHN1451_n_61 Delay22_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[4] clk_div_3__L5_N117 FE_PHN793_n_89 Delay23_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[1] clk_div_3__L5_N99 FE_PHN782_n_91 Delay23_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[2] clk_div_3__L5_N99 FE_PHN775_n_94 Delay23_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[0] clk_div_3__L5_N104 FE_PHN932_n_98 Delay23_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[1] clk_div_3__L5_N104 FE_PHN885_n_74 Delay03_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[6] clk_div_3__L5_N117 FE_PHN1946_n_87 Delay23_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[5] clk_div_3__L5_N117 FE_PHN1968_n_95 Delay23_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[3] clk_div_3__L5_N117 FE_PHN788_n_92 Delay23_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[4] clk_div_3__L5_N99 FE_PHN831_n_69 Delay03_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[6] clk_div_3__L5_N99 FE_PHN869_n_68 Delay03_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[10] clk_div_3__L5_N111 FE_PHN1522_n_111 Delay14_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[3] clk_div_3__L5_N98 FE_PHN791_n_112 Delay14_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[5] clk_div_3__L5_N98 FE_PHN948_n_113 Delay14_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[1] clk_div_3__L5_N105 FE_PHN1017_n_114 Delay14_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[2] clk_div_3__L5_N105 FE_PHN964_n_115 Delay14_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[4] clk_div_3__L5_N117 n_71 Delay13_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[3] clk_div_3__L5_N99 n_82 Delay13_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay13_out1_reg[2] clk_div_3__L5_N104 n_97 Delay13_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[6] clk_div_3__L5_N113 FE_PHN2458_n_48 Delay12_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[7] clk_div_3__L5_N113 FE_PHN2423_n_37 Delay12_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[5] clk_div_3__L5_N217 FE_PHN1010_n_121 Delay05_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[6] clk_div_3__L5_N217 FE_PHN952_n_128 Delay05_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[7] clk_div_3__L5_N217 FE_PHN1009_n_129 Delay05_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[9] clk_div_3__L5_N217 FE_PHN898_n_130 Delay05_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[8] clk_div_3__L5_N217 n_124 Delay05_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[0] clk_div_3__L5_N91 FE_PHN925_n_131 Delay05_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay02_out1_reg[7] clk_div_3__L5_N113 FE_PHN2006_n_65 Delay02_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[7] clk_div_3__L5_N113 FE_PHN2401_n_76 Delay03_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[9] clk_div_3__L5_N115 FE_PHN1991_n_103 Delay04_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[7] clk_div_3__L5_N115 FE_PHN2131_n_106 Delay04_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[10] clk_div_3__L5_N111 FE_PHN2440_n_107 Delay04_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[9] clk_div_3__L5_N111 FE_PHN1099_n_117 Delay14_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[0] clk_div_3__L5_N105 FE_PHN940_n_119 Delay14_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[8] clk_div_3__L5_N115 FE_PHN1852_n_109 Delay04_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[7] clk_div_3__L5_N115 FE_PHN1031_n_118 Delay14_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[4] clk_div_3__L5_N98 n_116 Delay14_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[10] clk_div_3__L5_N98 n_122 multb0_2_out1<21> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay14_out1_reg[8] clk_div_3__L5_N115 FE_PHN936_n_120 Delay14_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[3] clk_div_3__L5_N102 FE_PHN1839_n_125 Delay05_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[4] clk_div_3__L5_N102 FE_PHN1842_n_123 Delay05_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[1] clk FE_PHN786_n_126 Delay05_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay05_out1_reg[2] clk FE_PHN1992_n_127 Delay05_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[8] clk_div_3__L5_N110 FE_PHN968_n_96 Delay23_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[9] clk_div_3__L5_N110 FE_PHN1112_n_88 Delay23_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay23_out1_reg[10] clk_div_3__L5_N110 FE_PHN1683_n_90 multb4_2_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[10] clk_div_3__L5_N110 FE_PHN1077_n_66 Delay03_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay03_out1_reg[9] clk_div_3__L5_N110 FE_PHN1731_n_70 Delay03_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[3] clk_div_3__L5_N102 n_99 Delay04_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[0] clk_div_3__L5_N105 n_101 Delay04_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[4] clk_div_3__L5_N102 n_102 Delay04_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[6] clk_div_3__L5_N98 n_104 Delay04_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[1] clk_div_3__L5_N105 n_105 Delay04_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay04_out1_reg[2] clk_div_3__L5_N105 n_108 Delay04_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xg208 Delay11_out1<2> p n_49 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg215 FE_PHN1598_Delay11_out1_8_ p2 n_63 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg145 FE_PHN297_Delay21_out1_9_ p2 n_35 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg242 FE_PHN547_Delay01_out1_5_ p2 n_38 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg244 FE_PHN310_Delay01_out1_9_ p2 n_39 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg243 FE_PHN220_Delay01_out1_3_ p2 n_40 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg240 FE_PHN319_Delay01_out1_8_ p2 n_41 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg239 FE_PHN283_Delay01_out1_6_ p2 n_42 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg237 FE_PHN288_multb0_1_out1_21_ p2 n_43 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg236 FE_PHN140_Delay01_out1_1_ p n_44 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg235 FE_PHN225_Delay01_out1_4_ p2 n_45 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg234 FE_PHN240_Delay01_out1_2_ p n_46 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg214 Delay11_out1<0> p n_47 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg206 Delay11_out1<1> p n_51 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg202 Delay11_out1<4> p2 FE_PHN834_n_52 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg156 FE_PHN340_Delay21_out1_10_ p2 n_53 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg154 FE_PHN302_Delay21_out1_7_ p2 n_54 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg153 FE_PHN278_Delay21_out1_8_ p2 n_55 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg152 FE_PHN245_Delay21_out1_3_ p2 n_56 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg149 FE_PHN294_Delay21_out1_5_ p2 n_57 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg147 FE_PHN260_Delay21_out1_1_ p n_58 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg144 FE_PHN253_Delay21_out1_2_ p n_59 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg222 FE_PHN374_Delay11_out1_3_ p2 FE_PHN1857_n_64 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg219 In[2]<1> p n_0 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg201 In[2]<9> p2 n_4 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg205 In[2]<8> p2 n_5 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg218 In[2]<3> p2 n_7 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg217 In[2]<10> p2 n_24 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg220 In[2]<5> p2 n_25 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg213 In[2]<4> p2 n_26 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg204 In[2]<0> p n_29 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg203 In[2]<2> p2 n_30 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg216 In[2]<7> p2 n_31 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg210 In[2]<6> p n_32 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg261 In[1]<3> p n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg258 In[1]<4> p2 n_1 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg262 In[1]<2> p n_3 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg257 In[1]<6> p n_8 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg256 In[1]<9> p2 n_9 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg264 In[1]<7> p2 n_10 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg265 In[1]<1> p n_18 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg263 In[1]<8> p2 n_19 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg260 In[1]<10> p2 n_20 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg259 In[1]<5> p2 n_21 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg266 In[1]<0> p n_27 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg277 In[0]<7> p n_11 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg270 In[0]<10> p2 n_6 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg273 In[0]<9> p2 n_14 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg276 In[0]<1> p n_12 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg275 In[0]<4> p2 n_13 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg272 In[0]<5> p2 n_15 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg271 In[0]<0> p n_16 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg267 In[0]<3> p n_17 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg268 In[0]<6> p2 n_22 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg274 In[0]<2> p n_23 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg269 In[0]<8> p2 n_28 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg238 FE_PHN189_sumb2_1_out1_0_ p1 n_36 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg136 FE_PHN196_Delay21_out1_0_ p n_62 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg221 FE_PHN440_Delay11_out1_5_ p2 n_33 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg212 FE_PHN1629_Delay11_out1_10_ p2 n_34 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg207 FE_PHN480_Delay11_out1_9_ p2 n_50 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg89 Delay13_out1<6> reset n_110 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg146 FE_PHN262_Delay12_out1_6_ reset n_81 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg155 FE_PHN244_Delay12_out1_9_ reset n_78 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg151 FE_PHN130_Delay12_out1_1_ reset n_79 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg189 Delay02_out1<0> reset n_72 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg180 Delay02_out1<2> reset n_67 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg135 FE_PHN104_Delay12_out1_0_ reset n_85 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg186 Delay02_out1<3> reset n_73 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg150 FE_PHN279_Delay12_out1_8_ reset n_80 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg143 FE_PHN274_multb4_1_out1_20_ reset n_83 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg138 FE_PHN276_Delay12_out1_5_ reset n_84 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg140 FE_PHN256_Delay12_out1_7_ p2 n_86 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg183 FE_PHN3712_Delay02_out1_8_ p2 n_75 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg181 FE_PHN462_Delay02_out1_5_ p2 n_77 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg78 FE_PHN422_Delay22_out1_7_ reset n_93 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg142 FE_PHN295_Delay21_out1_4_ p2 n_60 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg137 FE_PHN303_Delay21_out1_6_ p2 n_61 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg87 Delay22_out1<4> reset n_89 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg82 Delay22_out1<1> reset n_91 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg76 Delay22_out1<2> reset n_94 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg184 Delay02_out1<1> p n_74 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg81 Delay22_out1<0> p n_98 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg90 FE_PHN489_Delay22_out1_6_ p2 n_87 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg74 FE_PHN482_Delay22_out1_5_ p2 n_95 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg80 FE_PHN1838_Delay22_out1_3_ reset n_92 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg188 FE_PHN1999_Delay02_out1_4_ reset n_69 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg185 FE_PHN1886_Delay02_out1_6_ reset n_68 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg86 Delay13_out1<10> reset n_111 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg85 Delay13_out1<3> reset n_112 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg84 Delay13_out1<5> reset n_113 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg79 Delay13_out1<1> reset n_114 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg77 Delay13_out1<2> reset n_115 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg141 FE_PHN242_Delay12_out1_4_ reset n_71 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg139 FE_PHN160_Delay12_out1_3_ reset n_82 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg148 FE_PHN159_Delay12_out1_2_ reset n_97 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg211 FE_PHN477_Delay11_out1_7_ p2 n_37 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg209 FE_PHN425_Delay11_out1_6_ p2 n_48 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg57 Delay04_out1<5> reset n_121 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg50 Delay04_out1<6> reset n_128 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg49 Delay04_out1<7> reset n_129 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg48 Delay04_out1<9> reset n_130 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg54 FE_PHN1561_Delay04_out1_8_ reset n_124 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg47 Delay04_out1<0> reset n_131 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg241 FE_PHN320_Delay01_out1_7_ p2 n_65 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg182 FE_PHN436_Delay02_out1_7_ p2 n_76 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg119 FE_PHN177_Delay03_out1_9_ reset n_103 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg116 FE_PHN202_Delay03_out1_7_ reset n_106 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg115 FE_PHN144_Delay03_out1_10_ reset n_107 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg73 FE_PHN1536_Delay13_out1_9_ reset n_117 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg71 Delay13_out1<0> reset n_119 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg113 FE_PHN178_Delay03_out1_8_ reset n_109 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg72 Delay13_out1<7> reset n_118 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg75 FE_PHN375_Delay13_out1_4_ reset n_116 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg56 FE_PHN490_Delay04_out1_10_ reset n_122 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg70 FE_PHN1569_Delay13_out1_8_ reset n_120 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg53 FE_PHN454_Delay04_out1_3_ reset n_125 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg55 FE_PHN407_Delay04_out1_4_ reset n_123 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg51 FE_PHN445_Delay04_out1_2_ reset n_127 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg52 FE_PHN1859_Delay04_out1_1_ reset n_126 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg69 FE_PHN1634_Delay22_out1_8_ reset n_96 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg88 FE_PHN1575_Delay22_out1_9_ p2 n_88 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg83 FE_PHN471_Delay22_out1_10_ p2 n_90 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg179 FE_PHN1578_Delay02_out1_10_ p2 n_66 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg187 FE_PHN478_Delay02_out1_9_ p2 n_70 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg123 FE_PHN186_Delay03_out1_3_ reset n_99 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg122 FE_PHN184_Delay03_out1_5_ reset n_100 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg121 FE_PHN111_Delay03_out1_0_ reset n_101 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg120 FE_PHN191_Delay03_out1_4_ reset n_102 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg118 FE_PHN201_Delay03_out1_6_ reset n_104 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg117 FE_PHN128_Delay03_out1_1_ reset n_105 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg114 FE_PHN145_Delay03_out1_2_ reset n_108 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
XDelay02_out1_reg[1] clk_div_3__L5_N103 FE_PHN3634_n_44 Delay02_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX2
XDelay04_out1_reg[5] clk_div_3__L5_N102 n_100 Delay04_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX2
XFE_PHC1598_Delay11_out1_8_ Delay11_out1<8> FE_PHN1598_Delay11_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1629_Delay11_out1_10_ Delay11_out1<10> FE_PHN1629_Delay11_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1582_n_110 FE_PHN1076_n_110 FE_PHN1582_n_110 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC1522_n_111 FE_PHN1090_n_111 FE_PHN1522_n_111 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC1754_n_130 n_130 FE_PHN1754_n_130 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1561_Delay04_out1_8_ FE_PHN487_Delay04_out1_8_ 
+ FE_PHN1561_Delay04_out1_8_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1536_Delay13_out1_9_ Delay13_out1<9> FE_PHN1536_Delay13_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1700_Delay13_out1_4_ Delay13_out1<4> FE_PHN1700_Delay13_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1534_Delay04_out1_10_ Delay04_out1<10> FE_PHN1534_Delay04_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1569_Delay13_out1_8_ Delay13_out1<8> FE_PHN1569_Delay13_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1575_Delay22_out1_9_ Delay22_out1<9> FE_PHN1575_Delay22_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1683_n_90 n_90 FE_PHN1683_n_90 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1578_Delay02_out1_10_ Delay02_out1<10> FE_PHN1578_Delay02_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1731_n_70 n_70 FE_PHN1731_n_70 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC67_Delay14_out1_0_ Delay14_out1<0> FE_PHN67_Delay14_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC69_Delay23_out1_0_ Delay23_out1<0> FE_PHN69_Delay23_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC795_n_49 FE_PHN3667_n_49 FE_PHN795_n_49 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC956_n_63 n_63 FE_PHN956_n_63 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC844_n_47 FE_PHN2126_n_47 FE_PHN844_n_47 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC779_n_51 FE_PHN2059_n_51 FE_PHN779_n_51 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC834_n_52 FE_PHN3691_n_52 n_52 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC374_Delay11_out1_3_ Delay11_out1<3> FE_PHN374_Delay11_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC56_Delay05_out1_0_ Delay05_out1<0> FE_PHN56_Delay05_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC104_Delay12_out1_0_ Delay12_out1<0> FE_PHN104_Delay12_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC111_Delay03_out1_0_ Delay03_out1<0> FE_PHN111_Delay03_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC128_Delay03_out1_1_ Delay03_out1<1> FE_PHN128_Delay03_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC130_Delay12_out1_1_ Delay12_out1<1> FE_PHN130_Delay12_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC140_Delay01_out1_1_ Delay01_out1<1> FE_PHN140_Delay01_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC144_Delay03_out1_10_ Delay03_out1<10> FE_PHN144_Delay03_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC145_Delay03_out1_2_ Delay03_out1<2> FE_PHN145_Delay03_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC159_Delay12_out1_2_ Delay12_out1<2> FE_PHN159_Delay12_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC160_Delay12_out1_3_ Delay12_out1<3> FE_PHN160_Delay12_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC177_Delay03_out1_9_ Delay03_out1<9> FE_PHN177_Delay03_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC178_Delay03_out1_8_ Delay03_out1<8> FE_PHN178_Delay03_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC184_Delay03_out1_5_ Delay03_out1<5> FE_PHN184_Delay03_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC186_Delay03_out1_3_ Delay03_out1<3> FE_PHN186_Delay03_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC191_Delay03_out1_4_ Delay03_out1<4> FE_PHN191_Delay03_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC196_Delay21_out1_0_ Delay21_out1<0> FE_PHN196_Delay21_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC201_Delay03_out1_6_ Delay03_out1<6> FE_PHN201_Delay03_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC202_Delay03_out1_7_ Delay03_out1<7> FE_PHN202_Delay03_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC220_Delay01_out1_3_ Delay01_out1<3> FE_PHN220_Delay01_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC225_Delay01_out1_4_ Delay01_out1<4> FE_PHN225_Delay01_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC242_Delay12_out1_4_ Delay12_out1<4> FE_PHN242_Delay12_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC244_Delay12_out1_9_ Delay12_out1<9> FE_PHN244_Delay12_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC319_Delay01_out1_8_ Delay01_out1<8> FE_PHN319_Delay01_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC320_Delay01_out1_7_ Delay01_out1<7> FE_PHN320_Delay01_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC340_Delay21_out1_10_ Delay21_out1<10> FE_PHN340_Delay21_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC189_sumb2_1_out1_0_ sumb2_1_out1<0> FE_PHN189_sumb2_1_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC440_Delay11_out1_5_ Delay11_out1<5> FE_PHN440_Delay11_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1117_n_34 n_34 FE_PHN1117_n_34 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC480_Delay11_out1_9_ Delay11_out1<9> FE_PHN480_Delay11_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1076_n_110 n_110 FE_PHN1076_n_110 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC803_n_72 FE_PHN2025_n_72 FE_PHN803_n_72 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC839_n_67 FE_PHN3641_n_67 FE_PHN839_n_67 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC790_n_73 n_73 FE_PHN790_n_73 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC481_Delay02_out1_8_ Delay02_out1<8> FE_PHN481_Delay02_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC462_Delay02_out1_5_ Delay02_out1<5> FE_PHN462_Delay02_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC422_Delay22_out1_7_ Delay22_out1<7> FE_PHN422_Delay22_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC793_n_89 FE_PHN3711_n_89 FE_PHN793_n_89 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC782_n_91 FE_PHN2146_n_91 FE_PHN782_n_91 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC775_n_94 FE_PHN3755_n_94 FE_PHN775_n_94 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC885_n_74 FE_PHN3635_n_74 FE_PHN885_n_74 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC932_n_98 FE_PHN3604_n_98 FE_PHN932_n_98 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC489_Delay22_out1_6_ Delay22_out1<6> FE_PHN489_Delay22_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC482_Delay22_out1_5_ Delay22_out1<5> FE_PHN482_Delay22_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC788_n_92 n_92 FE_PHN3642_n_92 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC831_n_69 FE_PHN3757_n_69 FE_PHN831_n_69 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC869_n_68 FE_PHN3770_n_68 FE_PHN869_n_68 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1090_n_111 n_111 FE_PHN1090_n_111 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC791_n_112 FE_PHN2459_n_112 FE_PHN791_n_112 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC948_n_113 FE_PHN2429_n_113 FE_PHN948_n_113 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1017_n_114 FE_PHN2019_n_114 FE_PHN1017_n_114 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC964_n_115 FE_PHN2034_n_115 FE_PHN964_n_115 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC477_Delay11_out1_7_ Delay11_out1<7> FE_PHN477_Delay11_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC425_Delay11_out1_6_ Delay11_out1<6> FE_PHN425_Delay11_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1010_n_121 FE_PHN1893_n_121 FE_PHN1010_n_121 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC952_n_128 FE_PHN2454_n_128 FE_PHN952_n_128 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1009_n_129 FE_PHN2445_n_129 FE_PHN1009_n_129 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC898_n_130 FE_PHN1754_n_130 FE_PHN898_n_130 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC487_Delay04_out1_8_ Delay04_out1<8> FE_PHN487_Delay04_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC925_n_131 FE_PHN2003_n_131 FE_PHN925_n_131 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC436_Delay02_out1_7_ Delay02_out1<7> FE_PHN436_Delay02_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1099_n_117 n_117 FE_PHN1099_n_117 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC940_n_119 FE_PHN1998_n_119 FE_PHN940_n_119 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1031_n_118 FE_PHN2402_n_118 FE_PHN1031_n_118 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC375_Delay13_out1_4_ FE_PHN1700_Delay13_out1_4_ 
+ FE_PHN375_Delay13_out1_4_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC490_Delay04_out1_10_ FE_PHN1534_Delay04_out1_10_ 
+ FE_PHN490_Delay04_out1_10_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC936_n_120 n_120 FE_PHN936_n_120 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC454_Delay04_out1_3_ Delay04_out1<3> FE_PHN454_Delay04_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC407_Delay04_out1_4_ Delay04_out1<4> FE_PHN407_Delay04_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC786_n_126 n_126 FE_PHN3681_n_126 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC445_Delay04_out1_2_ Delay04_out1<2> FE_PHN445_Delay04_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC968_n_96 FE_PHN3756_n_96 FE_PHN968_n_96 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1112_n_88 n_88 FE_PHN1112_n_88 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC471_Delay22_out1_10_ Delay22_out1<10> FE_PHN471_Delay22_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1077_n_66 n_66 FE_PHN1077_n_66 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC478_Delay02_out1_9_ Delay02_out1<9> FE_PHN478_Delay02_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1634_Delay22_out1_8_ Delay22_out1<8> FE_PHN1634_Delay22_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX4
XFE_PHC3641_n_67 n_67 FE_PHN3641_n_67 inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3711_n_89 FE_PHN1951_n_89 FE_PHN3711_n_89 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX3
XFE_PHC3755_n_94 FE_PHN2074_n_94 FE_PHN3755_n_94 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX3
XFE_PHC3642_n_92 FE_PHN3642_n_92 FE_PHN788_n_92 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX3
XFE_PHC3756_n_96 n_96 FE_PHN3756_n_96 inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3667_n_49 FE_PHN2001_n_49 FE_PHN3667_n_49 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2001_n_49 n_49 FE_PHN2001_n_49 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2389_n_39 n_39 FE_PHN2389_n_39 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2068_n_40 n_40 FE_PHN2068_n_40 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1981_n_41 n_41 FE_PHN1981_n_41 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2515_n_42 n_42 FE_PHN2515_n_42 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3634_n_44 n_44 FE_PHN3634_n_44 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2058_n_45 n_45 FE_PHN2058_n_45 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2126_n_47 n_47 FE_PHN2126_n_47 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2059_n_51 n_51 FE_PHN3673_n_51 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3673_n_51 FE_PHN3673_n_51 FE_PHN2059_n_51 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3691_n_52 FE_PHN834_n_52 FE_PHN3691_n_52 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2409_n_53 n_53 FE_PHN2409_n_53 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2474_n_55 n_55 FE_PHN2474_n_55 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1788_n_33 n_33 FE_PHN1788_n_33 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2504_n_33 FE_PHN1788_n_33 FE_PHN2504_n_33 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2428_n_50 FE_PHN1808_n_50 FE_PHN2428_n_50 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC1901_n_78 n_78 FE_PHN1901_n_78 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2094_n_85 n_85 FE_PHN2094_n_85 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1854_n_75 n_75 FE_PHN1854_n_75 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3712_Delay02_out1_8_ FE_PHN481_Delay02_out1_8_ 
+ FE_PHN3712_Delay02_out1_8_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2467_n_77 FE_PHN1804_n_77 FE_PHN2467_n_77 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2394_n_93 FE_PHN1826_n_93 FE_PHN2394_n_93 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC1951_n_89 n_89 FE_PHN1951_n_89 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2146_n_91 n_91 FE_PHN3739_n_91 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3739_n_91 FE_PHN3739_n_91 FE_PHN2146_n_91 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2074_n_94 n_94 FE_PHN2074_n_94 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3635_n_74 n_74 FE_PHN3635_n_74 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3604_n_98 n_98 FE_PHN3604_n_98 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1946_n_87 n_87 FE_PHN1946_n_87 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1968_n_95 n_95 FE_PHN1968_n_95 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3757_n_69 n_69 FE_PHN3757_n_69 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3770_n_68 n_68 FE_PHN3770_n_68 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2459_n_112 FE_PHN1881_n_112 FE_PHN2459_n_112 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2429_n_113 FE_PHN1853_n_113 FE_PHN2429_n_113 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1881_n_112 n_112 FE_PHN1881_n_112 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2019_n_114 n_114 FE_PHN2019_n_114 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2034_n_115 n_115 FE_PHN2034_n_115 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2423_n_37 FE_PHN1789_n_37 FE_PHN2423_n_37 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2458_n_48 FE_PHN1792_n_48 FE_PHN2458_n_48 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2454_n_128 FE_PHN1884_n_128 FE_PHN2454_n_128 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2445_n_129 FE_PHN2005_n_129 FE_PHN2445_n_129 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2003_n_131 n_131 FE_PHN2003_n_131 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2006_n_65 n_65 FE_PHN2006_n_65 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2401_n_76 FE_PHN1844_n_76 FE_PHN2401_n_76 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC1991_n_103 n_103 FE_PHN1991_n_103 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2131_n_106 n_106 FE_PHN2131_n_106 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2440_n_107 FE_PHN1833_n_107 FE_PHN2440_n_107 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3738_n_119 FE_PHN3738_n_119 FE_PHN1998_n_119 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1998_n_119 n_119 FE_PHN3738_n_119 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC1852_n_109 n_109 FE_PHN1852_n_109 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2402_n_118 FE_PHN1836_n_118 FE_PHN2402_n_118 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1839_n_125 n_125 FE_PHN1839_n_125 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC1842_n_123 n_123 FE_PHN1842_n_123 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC1992_n_127 n_127 FE_PHN1992_n_127 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC1744_n_52 n_52 FE_PHN1744_n_52 inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1838_Delay22_out1_3_ Delay22_out1<3> FE_PHN1838_Delay22_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1999_Delay02_out1_4_ Delay02_out1<4> FE_PHN1999_Delay02_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1886_Delay02_out1_6_ Delay02_out1<6> FE_PHN1886_Delay02_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1859_Delay04_out1_1_ Delay04_out1<1> FE_PHN1859_Delay04_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3681_n_126 FE_PHN3681_n_126 FE_PHN786_n_126 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC1828_n_53 FE_PHN2409_n_53 FE_PHN1828_n_53 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC1857_n_64 FE_PHN1857_n_64 n_64 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1808_n_50 n_50 FE_PHN1808_n_50 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2025_n_72 n_72 FE_PHN2025_n_72 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1804_n_77 n_77 FE_PHN1804_n_77 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1826_n_93 n_93 FE_PHN1826_n_93 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1853_n_113 n_113 FE_PHN1853_n_113 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1789_n_37 n_37 FE_PHN1789_n_37 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1792_n_48 n_48 FE_PHN1792_n_48 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1893_n_121 n_121 FE_PHN1893_n_121 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1884_n_128 n_128 FE_PHN1884_n_128 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2005_n_129 n_129 FE_PHN2005_n_129 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1844_n_76 n_76 FE_PHN1844_n_76 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1833_n_107 n_107 FE_PHN1833_n_107 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1836_n_118 n_118 FE_PHN1836_n_118 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
Xu_multb0_1 FE_PHN288_multb0_1_out1_21_ FE_PHN310_Delay01_out1_9_ 
+ FE_PHN319_Delay01_out1_8_ FE_PHN320_Delay01_out1_7_ 
+ FE_PHN283_Delay01_out1_6_ FE_PHN547_Delay01_out1_5_ 
+ FE_PHN225_Delay01_out1_4_ FE_PHN220_Delay01_out1_3_ 
+ FE_PHN240_Delay01_out1_2_ FE_PHN140_Delay01_out1_1_ 
+ FE_PHN189_sumb2_1_out1_0_ UNCONNECTED_HIER_Z707 UNCONNECTED_HIER_Z706 
+ UNCONNECTED_HIER_Z705 UNCONNECTED_HIER_Z704 UNCONNECTED_HIER_Z703 
+ UNCONNECTED_HIER_Z702 UNCONNECTED_HIER_Z701 UNCONNECTED_HIER_Z700 vdd5! 
+ UNCONNECTED_HIER_Z699 UNCONNECTED_HIER_Z698 vdd5! UNCONNECTED263 
+ UNCONNECTED262 UNCONNECTED261 UNCONNECTED260 UNCONNECTED259 UNCONNECTED258 
+ UNCONNECTED257 UNCONNECTED256 multb0_1_out1<13> multb0_1_out1<12> 
+ multb0_1_out1<11> multb0_1_out1<10> multb0_1_out1<9> multb0_1_out1<8> 
+ multb0_1_out1<7> multb0_1_out1<6> multb0_1_out1<5> multb0_1_out1<4> 
+ multb0_1_out1<3> UNCONNECTED255 UNCONNECTED254 UNCONNECTED253 inh_ground_gnd 
+ inh_power_vdd5 / multb0_2
Xu_multb2_2 Delay14_out1<10> Delay14_out1<9> Delay14_out1<8> Delay14_out1<7> 
+ Delay14_out1<6> Delay14_out1<5> Delay14_out1<4> Delay14_out1<3> 
+ Delay14_out1<2> Delay14_out1<1> FE_PHN67_Delay14_out1_0_ vdd5! vdd5! vdd5! 
+ vdd5! vdd5! vdd5! vdd5! UNCONNECTED_HIER_Z723 vdd5! UNCONNECTED_HIER_Z722 
+ vdd5! UNCONNECTED_HIER_Z721 multb2_2_out1<20> UNCONNECTED290 UNCONNECTED289 
+ UNCONNECTED288 UNCONNECTED287 UNCONNECTED286 UNCONNECTED285 
+ multb2_2_out1<13> multb2_2_out1<12> multb2_2_out1<11> multb2_2_out1<10> 
+ multb2_2_out1<9> multb2_2_out1<8> multb2_2_out1<7> multb2_2_out1<6> 
+ multb2_2_out1<5> multb2_2_out1<4> multb2_2_out1<3> multb2_2_out1<2> 
+ UNCONNECTED284 UNCONNECTED283 inh_ground_gnd inh_power_vdd5 / multb2_3
Xu_multb4_1 FE_PHN274_multb4_1_out1_20_ FE_PHN244_Delay12_out1_9_ 
+ FE_PHN279_Delay12_out1_8_ FE_PHN256_Delay12_out1_7_ 
+ FE_PHN262_Delay12_out1_6_ FE_PHN276_Delay12_out1_5_ 
+ FE_PHN242_Delay12_out1_4_ FE_PHN160_Delay12_out1_3_ 
+ FE_PHN159_Delay12_out1_2_ FE_PHN130_Delay12_out1_1_ 
+ FE_PHN104_Delay12_out1_0_ UNCONNECTED_HIER_Z732 UNCONNECTED_HIER_Z731 
+ UNCONNECTED_HIER_Z730 UNCONNECTED_HIER_Z729 UNCONNECTED_HIER_Z728 
+ UNCONNECTED_HIER_Z727 vdd5! UNCONNECTED_HIER_Z726 UNCONNECTED_HIER_Z725 
+ vdd5! vdd5! UNCONNECTED_HIER_Z724 UNCONNECTED297 UNCONNECTED296 
+ UNCONNECTED295 UNCONNECTED294 UNCONNECTED293 UNCONNECTED292 
+ multb4_1_out1<14> multb4_1_out1<13> multb4_1_out1<12> multb4_1_out1<11> 
+ multb4_1_out1<10> multb4_1_out1<9> multb4_1_out1<8> multb4_1_out1<7> 
+ multb4_1_out1<6> multb4_1_out1<5> multb4_1_out1<4> multb4_1_out1<3> 
+ multb4_1_out1<2> multb4_1_out1<1> UNCONNECTED291 inh_ground_gnd 
+ inh_power_vdd5 / multb4_2
Xu_multb4_2 multb4_2_out1<20> Delay23_out1<9> Delay23_out1<8> Delay23_out1<7> 
+ Delay23_out1<6> Delay23_out1<5> Delay23_out1<4> Delay23_out1<3> 
+ Delay23_out1<2> Delay23_out1<1> FE_PHN69_Delay23_out1_0_ 
+ UNCONNECTED_HIER_Z741 UNCONNECTED_HIER_Z740 UNCONNECTED_HIER_Z739 
+ UNCONNECTED_HIER_Z738 UNCONNECTED_HIER_Z737 UNCONNECTED_HIER_Z736 vdd5! 
+ UNCONNECTED_HIER_Z735 UNCONNECTED_HIER_Z734 vdd5! vdd5! 
+ UNCONNECTED_HIER_Z733 UNCONNECTED304 UNCONNECTED303 UNCONNECTED302 
+ UNCONNECTED301 UNCONNECTED300 UNCONNECTED299 multb4_2_out1<14> 
+ multb4_2_out1<13> multb4_2_out1<12> multb4_2_out1<11> multb4_2_out1<10> 
+ multb4_2_out1<9> multb4_2_out1<8> multb4_2_out1<7> multb4_2_out1<6> 
+ multb4_2_out1<5> multb4_2_out1<4> multb4_2_out1<3> multb4_2_out1<2> 
+ multb4_2_out1<1> UNCONNECTED298 inh_ground_gnd inh_power_vdd5 / multb4_3
Xu_multb2_1 FE_PHN340_Delay21_out1_10_ FE_PHN297_Delay21_out1_9_ 
+ FE_PHN278_Delay21_out1_8_ FE_PHN302_Delay21_out1_7_ 
+ FE_PHN303_Delay21_out1_6_ FE_PHN294_Delay21_out1_5_ 
+ FE_PHN295_Delay21_out1_4_ FE_PHN245_Delay21_out1_3_ 
+ FE_PHN253_Delay21_out1_2_ FE_PHN260_Delay21_out1_1_ 
+ FE_PHN196_Delay21_out1_0_ vdd5! vdd5! vdd5! vdd5! vdd5! vdd5! vdd5! 
+ UNCONNECTED_HIER_Z720 vdd5! UNCONNECTED_HIER_Z719 vdd5! 
+ UNCONNECTED_HIER_Z718 multb2_1_out1<20> UNCONNECTED282 UNCONNECTED281 
+ UNCONNECTED280 UNCONNECTED279 UNCONNECTED278 UNCONNECTED277 
+ multb2_1_out1<13> multb2_1_out1<12> multb2_1_out1<11> multb2_1_out1<10> 
+ multb2_1_out1<9> multb2_1_out1<8> multb2_1_out1<7> multb2_1_out1<6> 
+ multb2_1_out1<5> multb2_1_out1<4> multb2_1_out1<3> multb2_1_out1<2> 
+ UNCONNECTED276 UNCONNECTED275 inh_ground_gnd inh_power_vdd5 / multb2_2
XFE_PHC1474_n_35 n_35 FE_PHN1474_n_35 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1429_n_38 n_38 FE_PHN1429_n_38 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1470_n_39 FE_PHN2389_n_39 FE_PHN1470_n_39 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1405_n_42 FE_PHN2515_n_42 FE_PHN1405_n_42 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1484_n_43 n_43 FE_PHN1484_n_43 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1472_n_46 n_46 FE_PHN1472_n_46 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1456_n_54 n_54 FE_PHN1456_n_54 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1419_n_55 FE_PHN2474_n_55 FE_PHN1419_n_55 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1432_n_56 n_56 FE_PHN1432_n_56 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1426_n_57 n_57 FE_PHN1426_n_57 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1487_n_58 n_58 FE_PHN1487_n_58 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1473_n_59 n_59 FE_PHN1473_n_59 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC240_Delay01_out1_2_ Delay01_out1<2> FE_PHN240_Delay01_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC245_Delay21_out1_3_ Delay21_out1<3> FE_PHN245_Delay21_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC253_Delay21_out1_2_ Delay21_out1<2> FE_PHN253_Delay21_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC256_Delay12_out1_7_ Delay12_out1<7> FE_PHN256_Delay12_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC260_Delay21_out1_1_ Delay21_out1<1> FE_PHN260_Delay21_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC262_Delay12_out1_6_ Delay12_out1<6> FE_PHN262_Delay12_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC274_multb4_1_out1_20_ multb4_1_out1<20> FE_PHN274_multb4_1_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC276_Delay12_out1_5_ Delay12_out1<5> FE_PHN276_Delay12_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC278_Delay21_out1_8_ Delay21_out1<8> FE_PHN278_Delay21_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC279_Delay12_out1_8_ Delay12_out1<8> FE_PHN279_Delay12_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC283_Delay01_out1_6_ Delay01_out1<6> FE_PHN283_Delay01_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC288_multb0_1_out1_21_ multb0_1_out1<21> FE_PHN288_multb0_1_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC294_Delay21_out1_5_ Delay21_out1<5> FE_PHN294_Delay21_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC295_Delay21_out1_4_ Delay21_out1<4> FE_PHN295_Delay21_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC297_Delay21_out1_9_ Delay21_out1<9> FE_PHN297_Delay21_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC302_Delay21_out1_7_ Delay21_out1<7> FE_PHN302_Delay21_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC303_Delay21_out1_6_ Delay21_out1<6> FE_PHN303_Delay21_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC310_Delay01_out1_9_ Delay01_out1<9> FE_PHN310_Delay01_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC547_Delay01_out1_5_ Delay01_out1<5> FE_PHN547_Delay01_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1476_n_81 n_81 FE_PHN1476_n_81 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1480_n_80 n_80 FE_PHN1480_n_80 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1467_n_83 n_83 FE_PHN1467_n_83 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1465_n_84 n_84 FE_PHN1465_n_84 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1444_n_86 n_86 FE_PHN1444_n_86 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1447_n_60 n_60 FE_PHN1447_n_60 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1451_n_61 n_61 FE_PHN1451_n_61 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
Xu_sumb6_1 UNCONNECTED_HIER_Z798 UNCONNECTED_HIER_Z797 UNCONNECTED_HIER_Z796 
+ UNCONNECTED_HIER_Z795 UNCONNECTED_HIER_Z794 multb6_out1<19> multb6_out1<13> 
+ multb6_out1<12> multb6_out1<11> multb6_out1<10> multb6_out1<9> 
+ multb6_out1<8> multb6_out1<7> multb6_out1<6> multb6_out1<5> multb6_out1<4> 
+ multb6_out1<3> multb6_out1<2> FE_PHN128_Delay03_out1_1_ 
+ FE_PHN111_Delay03_out1_0_ UNCONNECTED_HIER_Z793 UNCONNECTED_HIER_Z792 
+ UNCONNECTED_HIER_Z791 UNCONNECTED_HIER_Z790 sumb4_1_out1<21> 
+ sumb4_1_out1<16> sumb4_1_out1<15> sumb4_1_out1<14> sumb4_1_out1<13> 
+ sumb4_1_out1<12> sumb4_1_out1<11> sumb4_1_out1<10> sumb4_1_out1<9> 
+ sumb4_1_out1<8> sumb4_1_out1<7> sumb4_1_out1<6> sumb4_1_out1<5> 
+ sumb4_1_out1<4> sumb4_1_out1<3> sumb4_1_out1<2> UNCONNECTED_HIER_Z789 
+ UNCONNECTED_HIER_Z788 sumb6_1_out1<21> UNCONNECTED329 UNCONNECTED328 
+ UNCONNECTED327 sumb6_1_out1<17> sumb6_1_out1<16> sumb6_1_out1<15> 
+ sumb6_1_out1<14> sumb6_1_out1<13> sumb6_1_out1<12> sumb6_1_out1<11> 
+ sumb6_1_out1<10> sumb6_1_out1<9> sumb6_1_out1<8> sumb6_1_out1<7> 
+ sumb6_1_out1<6> sumb6_1_out1<5> sumb6_1_out1<4> sumb6_1_out1<3> 
+ sumb6_1_out1<2> UNCONNECTED326 UNCONNECTED325 inh_ground_gnd inh_power_vdd5 
+ / sumb6_1
Xu_sumb4_1 UNCONNECTED_HIER_Z787 UNCONNECTED_HIER_Z786 UNCONNECTED_HIER_Z785 
+ UNCONNECTED_HIER_Z784 UNCONNECTED_HIER_Z783 FE_PHN274_multb4_1_out1_20_ 
+ multb4_1_out1<14> multb4_1_out1<13> multb4_1_out1<12> multb4_1_out1<11> 
+ multb4_1_out1<10> multb4_1_out1<9> multb4_1_out1<8> multb4_1_out1<7> 
+ multb4_1_out1<6> multb4_1_out1<5> multb4_1_out1<4> multb4_1_out1<3> 
+ multb4_1_out1<2> multb4_1_out1<1> FE_PHN104_Delay12_out1_0_ 
+ UNCONNECTED_HIER_Z782 UNCONNECTED_HIER_Z781 UNCONNECTED_HIER_Z780 
+ UNCONNECTED_HIER_Z779 UNCONNECTED_HIER_Z778 sumb2_1_out1<21> 
+ sumb2_1_out1<15> sumb2_1_out1<14> sumb2_1_out1<13> sumb2_1_out1<12> 
+ sumb2_1_out1<11> sumb2_1_out1<10> sumb2_1_out1<9> sumb2_1_out1<8> 
+ sumb2_1_out1<7> sumb2_1_out1<6> sumb2_1_out1<5> sumb2_1_out1<4> 
+ sumb2_1_out1<3> sumb2_1_out1<2> sumb2_1_out1<1> UNCONNECTED_HIER_Z777 
+ sumb4_1_out1<21> UNCONNECTED324 UNCONNECTED323 UNCONNECTED322 UNCONNECTED321 
+ sumb4_1_out1<16> sumb4_1_out1<15> sumb4_1_out1<14> sumb4_1_out1<13> 
+ sumb4_1_out1<12> sumb4_1_out1<11> sumb4_1_out1<10> sumb4_1_out1<9> 
+ sumb4_1_out1<8> sumb4_1_out1<7> sumb4_1_out1<6> sumb4_1_out1<5> 
+ sumb4_1_out1<4> sumb4_1_out1<3> sumb4_1_out1<2> sumb4_1_out1<1> 
+ UNCONNECTED320 inh_ground_gnd inh_power_vdd5 / sumb4_1
Xu_sumb2_1 UNCONNECTED_HIER_Z776 UNCONNECTED_HIER_Z775 UNCONNECTED_HIER_Z774 
+ UNCONNECTED_HIER_Z773 UNCONNECTED_HIER_Z772 UNCONNECTED_HIER_Z771 
+ multb2_1_out1<20> multb2_1_out1<13> multb2_1_out1<12> multb2_1_out1<11> 
+ multb2_1_out1<10> multb2_1_out1<9> multb2_1_out1<8> multb2_1_out1<7> 
+ multb2_1_out1<6> multb2_1_out1<5> multb2_1_out1<4> multb2_1_out1<3> 
+ multb2_1_out1<2> FE_PHN260_Delay21_out1_1_ FE_PHN196_Delay21_out1_0_ 
+ UNCONNECTED_HIER_Z770 UNCONNECTED_HIER_Z769 UNCONNECTED_HIER_Z768 
+ UNCONNECTED_HIER_Z767 UNCONNECTED_HIER_Z766 UNCONNECTED_HIER_Z765 
+ UNCONNECTED_HIER_Z764 FE_PHN288_multb0_1_out1_21_ multb0_1_out1<13> 
+ multb0_1_out1<12> multb0_1_out1<11> multb0_1_out1<10> multb0_1_out1<9> 
+ multb0_1_out1<8> multb0_1_out1<7> multb0_1_out1<6> multb0_1_out1<5> 
+ multb0_1_out1<4> multb0_1_out1<3> FE_PHN240_Delay01_out1_2_ 
+ FE_PHN140_Delay01_out1_1_ UNCONNECTED_HIER_Z763 sumb2_1_out1<21> 
+ UNCONNECTED319 UNCONNECTED318 UNCONNECTED317 UNCONNECTED316 UNCONNECTED315 
+ sumb2_1_out1<15> sumb2_1_out1<14> sumb2_1_out1<13> sumb2_1_out1<12> 
+ sumb2_1_out1<11> sumb2_1_out1<10> sumb2_1_out1<9> sumb2_1_out1<8> 
+ sumb2_1_out1<7> sumb2_1_out1<6> sumb2_1_out1<5> sumb2_1_out1<4> 
+ sumb2_1_out1<3> sumb2_1_out1<2> sumb2_1_out1<1> UNCONNECTED314 
+ inh_ground_gnd inh_power_vdd5 / sumb2_1
Xu_sumb12_1 UNCONNECTED_HIER_Z762 UNCONNECTED_HIER_Z761 UNCONNECTED_HIER_Z760 
+ UNCONNECTED_HIER_Z759 UNCONNECTED_HIER_Z758 UNCONNECTED_HIER_Z757 
+ UNCONNECTED_HIER_Z756 multb0_2_out1<21> multb0_2_out1<13> multb0_2_out1<12> 
+ multb0_2_out1<11> multb0_2_out1<10> multb0_2_out1<9> multb0_2_out1<8> 
+ multb0_2_out1<7> multb0_2_out1<6> multb0_2_out1<5> multb0_2_out1<4> 
+ multb0_2_out1<3> Delay05_out1<2> Delay05_out1<1> FE_PHN56_Delay05_out1_0_ 
+ UNCONNECTED_HIER_Z755 sumb10_1_out1<21> sumb10_1_out1<19> sumb10_1_out1<18> 
+ sumb10_1_out1<17> sumb10_1_out1<16> sumb10_1_out1<15> sumb10_1_out1<14> 
+ sumb10_1_out1<13> sumb10_1_out1<12> sumb10_1_out1<11> sumb10_1_out1<10> 
+ sumb10_1_out1<9> sumb10_1_out1<8> sumb10_1_out1<7> sumb10_1_out1<6> 
+ sumb10_1_out1<5> sumb10_1_out1<4> sumb10_1_out1<3> sumb10_1_out1<2> 
+ sumb10_1_out1<1> FE_PHN189_sumb2_1_out1_0_ Out<21> Out<20> Out<19> Out<18> 
+ Out<17> Out<16> Out<15> Out<14> Out<13> Out<12> Out<11> Out<10> Out<9> 
+ Out<8> Out<7> Out<6> Out<5> Out<4> Out<3> Out<2> Out<1> Out<0> 
+ inh_ground_gnd inh_power_vdd5 / sumb12_1
XDelay02_out1_reg[3] clk_div_3__L5_N100 FE_PHN2068_n_40 Delay02_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX4
Xu_sumb10_1 UNCONNECTED_HIER_Z754 UNCONNECTED_HIER_Z753 UNCONNECTED_HIER_Z752 
+ UNCONNECTED_HIER_Z751 UNCONNECTED_HIER_Z750 UNCONNECTED_HIER_Z749 
+ multb2_2_out1<20> multb2_2_out1<13> multb2_2_out1<12> multb2_2_out1<11> 
+ multb2_2_out1<10> multb2_2_out1<9> multb2_2_out1<8> multb2_2_out1<7> 
+ multb2_2_out1<6> multb2_2_out1<5> multb2_2_out1<4> multb2_2_out1<3> 
+ multb2_2_out1<2> Delay14_out1<1> FE_PHN67_Delay14_out1_0_ 
+ UNCONNECTED_HIER_Z748 UNCONNECTED_HIER_Z747 sumb8_1_out1<21> 
+ sumb8_1_out1<18> sumb8_1_out1<17> sumb8_1_out1<16> sumb8_1_out1<15> 
+ sumb8_1_out1<14> sumb8_1_out1<13> sumb8_1_out1<12> sumb8_1_out1<11> 
+ sumb8_1_out1<10> sumb8_1_out1<9> sumb8_1_out1<8> sumb8_1_out1<7> 
+ sumb8_1_out1<6> sumb8_1_out1<5> sumb8_1_out1<4> sumb8_1_out1<3> 
+ sumb8_1_out1<2> sumb8_1_out1<1> UNCONNECTED_HIER_Z746 sumb10_1_out1<21> 
+ UNCONNECTED313 sumb10_1_out1<19> sumb10_1_out1<18> sumb10_1_out1<17> 
+ sumb10_1_out1<16> sumb10_1_out1<15> sumb10_1_out1<14> sumb10_1_out1<13> 
+ sumb10_1_out1<12> sumb10_1_out1<11> sumb10_1_out1<10> sumb10_1_out1<9> 
+ sumb10_1_out1<8> sumb10_1_out1<7> sumb10_1_out1<6> sumb10_1_out1<5> 
+ sumb10_1_out1<4> sumb10_1_out1<3> sumb10_1_out1<2> sumb10_1_out1<1> 
+ UNCONNECTED312 inh_ground_gnd inh_power_vdd5 / sumb10_1
Xu_sumb8_1 UNCONNECTED_HIER_Z807 UNCONNECTED_HIER_Z806 UNCONNECTED_HIER_Z805 
+ UNCONNECTED_HIER_Z804 UNCONNECTED_HIER_Z803 multb4_2_out1<20> 
+ multb4_2_out1<14> multb4_2_out1<13> multb4_2_out1<12> multb4_2_out1<11> 
+ multb4_2_out1<10> multb4_2_out1<9> multb4_2_out1<8> multb4_2_out1<7> 
+ multb4_2_out1<6> multb4_2_out1<5> multb4_2_out1<4> multb4_2_out1<3> 
+ multb4_2_out1<2> multb4_2_out1<1> FE_PHN69_Delay23_out1_0_ 
+ UNCONNECTED_HIER_Z802 UNCONNECTED_HIER_Z801 UNCONNECTED_HIER_Z800 
+ sumb6_1_out1<21> sumb6_1_out1<17> sumb6_1_out1<16> sumb6_1_out1<15> 
+ sumb6_1_out1<14> sumb6_1_out1<13> sumb6_1_out1<12> sumb6_1_out1<11> 
+ sumb6_1_out1<10> sumb6_1_out1<9> sumb6_1_out1<8> sumb6_1_out1<7> 
+ sumb6_1_out1<6> sumb6_1_out1<5> sumb6_1_out1<4> sumb6_1_out1<3> 
+ sumb6_1_out1<2> sumb4_1_out1<1> UNCONNECTED_HIER_Z799 sumb8_1_out1<21> 
+ UNCONNECTED332 UNCONNECTED331 sumb8_1_out1<18> sumb8_1_out1<17> 
+ sumb8_1_out1<16> sumb8_1_out1<15> sumb8_1_out1<14> sumb8_1_out1<13> 
+ sumb8_1_out1<12> sumb8_1_out1<11> sumb8_1_out1<10> sumb8_1_out1<9> 
+ sumb8_1_out1<8> sumb8_1_out1<7> sumb8_1_out1<6> sumb8_1_out1<5> 
+ sumb8_1_out1<4> sumb8_1_out1<3> sumb8_1_out1<2> sumb8_1_out1<1> 
+ UNCONNECTED330 inh_ground_gnd inh_power_vdd5 / sumb8_1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    Z1toZ3_1
* View Name:    schematic
************************************************************************

.SUBCKT Z1toZ3_1 In<10> In<9> In<8> In<7> In<6> In<5> In<4> In<3> In<2> In<1> 
+ In<0> Out[0]<10> Out[0]<9> Out[0]<8> Out[0]<7> Out[0]<6> Out[0]<5> Out[0]<4> 
+ Out[0]<3> Out[0]<2> Out[0]<1> Out[0]<0> Out[1]<10> Out[1]<9> Out[1]<8> 
+ Out[1]<7> Out[1]<6> Out[1]<5> Out[1]<4> Out[1]<3> Out[1]<2> Out[1]<1> 
+ Out[1]<0> Out[2]<10> Out[2]<9> Out[2]<8> Out[2]<7> Out[2]<6> Out[2]<5> 
+ Out[2]<4> Out[2]<3> Out[2]<2> Out[2]<1> Out[2]<0> clk clk__L3_N5 p reset 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In<10>:I In<9>:I In<8>:I In<7>:I In<6>:I In<5>:I In<4>:I In<3>:I 
*.PININFO In<2>:I In<1>:I In<0>:I clk:I clk__L3_N5:I p:I reset:I Out[0]<10>:O 
*.PININFO Out[0]<9>:O Out[0]<8>:O Out[0]<7>:O Out[0]<6>:O Out[0]<5>:O 
*.PININFO Out[0]<4>:O Out[0]<3>:O Out[0]<2>:O Out[0]<1>:O Out[0]<0>:O 
*.PININFO Out[1]<10>:O Out[1]<9>:O Out[1]<8>:O Out[1]<7>:O Out[1]<6>:O 
*.PININFO Out[1]<5>:O Out[1]<4>:O Out[1]<3>:O Out[1]<2>:O Out[1]<1>:O 
*.PININFO Out[1]<0>:O Out[2]<10>:O Out[2]<9>:O Out[2]<8>:O Out[2]<7>:O 
*.PININFO Out[2]<6>:O Out[2]<5>:O Out[2]<4>:O Out[2]<3>:O Out[2]<2>:O 
*.PININFO Out[2]<1>:O Out[2]<0>:O inh_ground_gnd:B inh_power_vdd5:B
XFE_PHC758_flop_0__4_ flop[0]<4> FE_PHN758_flop_0__4_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC897_flop_0__9_ flop[0]<9> FE_PHN897_flop_0__9_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC770_flop_0__8_ flop[0]<8> FE_PHN770_flop_0__8_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC777_flop_0__7_ flop[0]<7> FE_PHN777_flop_0__7_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC771_flop_0__6_ flop[0]<6> FE_PHN771_flop_0__6_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC744_flop_0__5_ flop[0]<5> FE_PHN744_flop_0__5_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC742_flop_0__3_ flop[0]<3> FE_PHN742_flop_0__3_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1129_flop_0__2_ flop[0]<2> FE_PHN1129_flop_0__2_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1126_flop_0__1_ flop[0]<1> FE_PHN1126_flop_0__1_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC806_flop_0__10_ flop[0]<10> FE_PHN806_flop_0__10_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC819_flop_0__0_ flop[0]<0> FE_PHN819_flop_0__0_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
Xg1109 FE_PHN758_flop_0__4_ reset n_21 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1139 In<2> reset n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1137 In<5> reset n_3 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1133 In<4> reset n_8 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1132 In<1> reset n_9 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1130 In<0> reset n_11 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1129 In<3> reset n_12 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1104 FE_PHN897_flop_0__9_ p n_26 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1136 In<8> p n_4 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1131 In<9> p n_10 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1114 FE_PHN770_flop_0__8_ p n_16 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1105 FE_PHN777_flop_0__7_ p n_25 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1108 FE_PHN771_flop_0__6_ reset n_22 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1106 FE_PHN744_flop_0__5_ reset n_24 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1110 FE_PHN806_flop_0__10_ p n_20 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg1135 FE_PHN2488_Del_Input_1__10_ p n_5 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1140 FE_PHN3765_Del_Input_1__6_ reset n_1 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1134 FE_PHN3751_Del_Input_1__7_ reset n_7 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1113 FE_PHN742_flop_0__3_ reset n_17 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1111 FE_PHN1129_flop_0__2_ reset n_19 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1112 FE_PHN1126_flop_0__1_ reset n_18 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg1107 FE_PHN819_flop_0__0_ reset n_23 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xflop_div3_reg[1][4] clk__L3_N5 FE_PHN1245_n_27 Out[1]<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xcnt_reg[1] clk__L3_N5 FE_PHN1600_n_13 cnt<1> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_div3_reg[0][10] clk__L3_N5 FE_PHN1304_n_30 Out[0]<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][9] clk__L3_N5 FE_PHN1298_n_34 Out[0]<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][0] clk__L3_N5 FE_PHN1294_n_35 Out[0]<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][8] clk__L3_N5 FE_PHN1301_n_36 Out[0]<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][7] clk__L3_N5 FE_PHN1270_n_37 Out[0]<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][6] clk__L3_N5 FE_PHN1295_n_38 Out[0]<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][5] clk__L3_N5 FE_PHN1258_n_39 Out[0]<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][4] clk__L3_N5 FE_PHN1274_n_40 Out[0]<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][3] clk__L3_N5 FE_PHN1256_n_43 Out[0]<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][2] clk__L3_N5 FE_PHN1248_n_45 Out[0]<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[0][1] clk__L3_N5 FE_PHN1254_n_47 Out[0]<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][9] clk FE_PHN1284_n_49 Out[2]<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][8] clk FE_PHN1263_n_50 Out[2]<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][7] clk FE_PHN1277_n_51 Out[2]<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][6] clk__L3_N5 FE_PHN1266_n_52 Out[2]<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][5] clk__L3_N5 FE_PHN1289_n_53 Out[2]<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][4] clk__L3_N5 FE_PHN1305_n_54 Out[2]<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][3] clk__L3_N5 FE_PHN1251_n_55 Out[2]<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][10] clk FE_PHN1267_n_56 Out[2]<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][2] clk__L3_N5 FE_PHN1271_n_57 Out[2]<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][0] clk FE_PHN1241_n_58 Out[2]<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[2][1] clk FE_PHN1255_n_59 Out[2]<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][9] clk FE_PHN1281_n_41 Out[1]<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][8] clk__L3_N5 FE_PHN1273_n_42 Out[1]<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][7] clk__L3_N5 FE_PHN1300_n_44 Out[1]<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][6] clk__L3_N5 FE_PHN1253_n_46 Out[1]<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][5] clk__L3_N5 FE_PHN1651_n_48 Out[1]<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[1][4] clk__L3_N5 n_21 flop[1]<4> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][2] clk__L3_N5 n_2 flop[0]<2> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][5] clk__L3_N5 n_3 flop[0]<5> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][4] clk__L3_N5 n_8 flop[0]<4> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][1] clk__L3_N5 n_9 flop[0]<1> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][0] clk__L3_N5 n_11 flop[0]<0> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][3] clk__L3_N5 n_12 flop[0]<3> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][9] clk n_26 flop[1]<9> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[0][8] clk__L3_N5 n_4 flop[0]<8> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][9] clk__L3_N5 n_10 flop[0]<9> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][8] clk__L3_N5 n_16 flop[1]<8> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][7] clk n_25 flop[1]<7> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[1][6] clk__L3_N5 n_22 flop[1]<6> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][5] clk__L3_N5 n_24 flop[1]<5> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xcnt_reg[0] clk__L3_N5 n_14 cnt<0> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[1][10] clk n_20 flop[1]<10> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[0][10] clk__L3_N5 n_5 flop[0]<10> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_div3_reg[1][3] clk__L3_N5 FE_PHN1250_n_28 Out[1]<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][2] clk FE_PHN1244_n_29 Out[1]<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][1] clk FE_PHN1243_n_31 Out[1]<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][10] clk FE_PHN1282_n_32 Out[1]<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_div3_reg[1][0] clk FE_PHN1242_n_33 Out[1]<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
Xflop_reg[0][6] clk__L3_N5 n_1 flop[0]<6> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[0][7] clk__L3_N5 n_7 flop[0]<7> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][3] clk__L3_N5 n_17 flop[1]<3> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][2] clk__L3_N5 n_19 flop[1]<2> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][1] clk__L3_N5 n_18 flop[1]<1> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
Xflop_reg[1][0] clk n_23 flop[1]<0> inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XFE_PHC2425_n_30 FE_PHN1855_n_30 FE_PHN2425_n_30 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2469_n_35 FE_PHN1779_n_35 FE_PHN2469_n_35 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2413_n_36 FE_PHN1810_n_36 FE_PHN2413_n_36 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2483_n_38 FE_PHN1799_n_38 FE_PHN2483_n_38 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC1747_n_40 n_40 FE_PHN1747_n_40 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2470_n_40 FE_PHN1747_n_40 FE_PHN2470_n_40 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2435_n_43 FE_PHN1774_n_43 FE_PHN2435_n_43 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2421_n_45 FE_PHN1709_n_45 FE_PHN2421_n_45 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC1776_n_47 n_47 FE_PHN1776_n_47 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1803_n_57 n_57 FE_PHN1803_n_57 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2528_n_57 FE_PHN1803_n_57 FE_PHN2528_n_57 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC1825_n_59 n_59 FE_PHN1825_n_59 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2420_n_44 FE_PHN1832_n_44 FE_PHN2420_n_44 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2488_Del_Input_1__10_ In<10> FE_PHN2488_Del_Input_1__10_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2397_n_29 FE_PHN1780_n_29 FE_PHN2397_n_29 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3765_Del_Input_1__6_ In<6> FE_PHN3765_Del_Input_1__6_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3751_Del_Input_1__7_ In<7> FE_PHN3751_Del_Input_1__7_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1602_n_27 n_27 FE_PHN1602_n_27 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1600_n_13 n_13 FE_PHN1600_n_13 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1728_n_34 n_34 FE_PHN1728_n_34 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1717_n_37 n_37 FE_PHN1717_n_37 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1674_n_39 n_39 FE_PHN1674_n_39 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1661_n_49 n_49 FE_PHN1661_n_49 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1652_n_50 n_50 FE_PHN1652_n_50 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1732_n_51 n_51 FE_PHN1732_n_51 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1687_n_52 n_52 FE_PHN1687_n_52 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1741_n_53 n_53 FE_PHN1741_n_53 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1693_n_55 n_55 FE_PHN1693_n_55 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1593_n_56 n_56 FE_PHN1593_n_56 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1697_n_58 n_58 FE_PHN1697_n_58 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1704_n_41 n_41 FE_PHN1704_n_41 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1703_n_42 n_42 FE_PHN1703_n_42 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1680_n_46 n_46 FE_PHN1680_n_46 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1651_n_48 FE_PHN1287_n_48 FE_PHN1651_n_48 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC1618_n_28 n_28 FE_PHN1618_n_28 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1713_n_31 n_31 FE_PHN1713_n_31 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1724_n_32 n_32 FE_PHN1724_n_32 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1733_n_33 n_33 FE_PHN1733_n_33 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1245_n_27 FE_PHN1602_n_27 FE_PHN1245_n_27 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1304_n_30 FE_PHN2425_n_30 FE_PHN1304_n_30 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1298_n_34 FE_PHN1728_n_34 FE_PHN1298_n_34 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1294_n_35 FE_PHN2469_n_35 FE_PHN1294_n_35 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1301_n_36 FE_PHN2413_n_36 FE_PHN1301_n_36 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1270_n_37 FE_PHN1717_n_37 FE_PHN1270_n_37 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1295_n_38 FE_PHN2483_n_38 FE_PHN1295_n_38 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1258_n_39 FE_PHN1674_n_39 FE_PHN1258_n_39 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1274_n_40 FE_PHN2470_n_40 FE_PHN1274_n_40 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1256_n_43 FE_PHN2435_n_43 FE_PHN1256_n_43 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1248_n_45 FE_PHN2421_n_45 FE_PHN1248_n_45 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1254_n_47 FE_PHN1776_n_47 FE_PHN1254_n_47 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1284_n_49 FE_PHN1661_n_49 FE_PHN1284_n_49 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1263_n_50 FE_PHN1652_n_50 FE_PHN1263_n_50 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1277_n_51 FE_PHN1732_n_51 FE_PHN1277_n_51 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1266_n_52 FE_PHN1687_n_52 FE_PHN1266_n_52 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1289_n_53 FE_PHN1741_n_53 FE_PHN1289_n_53 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1305_n_54 FE_PHN1767_n_54 FE_PHN1305_n_54 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1251_n_55 FE_PHN1693_n_55 FE_PHN1251_n_55 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1267_n_56 FE_PHN1593_n_56 FE_PHN1267_n_56 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1271_n_57 FE_PHN2528_n_57 FE_PHN1271_n_57 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1241_n_58 FE_PHN1697_n_58 FE_PHN1241_n_58 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1255_n_59 FE_PHN1825_n_59 FE_PHN1255_n_59 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1281_n_41 FE_PHN1704_n_41 FE_PHN1281_n_41 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1273_n_42 FE_PHN1703_n_42 FE_PHN1273_n_42 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1300_n_44 FE_PHN2420_n_44 FE_PHN1300_n_44 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1253_n_46 FE_PHN1680_n_46 FE_PHN1253_n_46 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1287_n_48 n_48 FE_PHN1287_n_48 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC684_cnt_0_ cnt<0> FE_PHN684_cnt_0_ inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC705_cnt_1_ cnt<1> FE_PHN705_cnt_1_ inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC1250_n_28 FE_PHN1618_n_28 FE_PHN1250_n_28 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1244_n_29 FE_PHN2397_n_29 FE_PHN1244_n_29 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1243_n_31 FE_PHN1713_n_31 FE_PHN1243_n_31 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1282_n_32 FE_PHN1724_n_32 FE_PHN1282_n_32 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC1242_n_33 FE_PHN1733_n_33 FE_PHN1242_n_33 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
Xg1101 n_14 FE_PHN758_flop_0__4_ n_15 Out[1]<4> n_27 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1098 n_14 In<10> n_15 Out[0]<10> n_30 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1094 n_14 In<9> n_15 Out[0]<9> n_34 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1093 n_14 In<0> n_15 Out[0]<0> n_35 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1092 n_14 In<8> n_15 Out[0]<8> n_36 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1091 n_14 In<7> n_15 Out[0]<7> n_37 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1090 n_14 In<6> n_15 Out[0]<6> n_38 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1089 n_14 In<5> n_15 Out[0]<5> n_39 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1088 n_14 In<4> n_15 Out[0]<4> n_40 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1085 n_14 In<3> n_15 Out[0]<3> n_43 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1083 n_14 In<2> n_15 Out[0]<2> n_45 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1081 n_14 In<1> n_15 Out[0]<1> n_47 inh_ground_gnd inh_power_vdd5 / AO22_5VX1
Xg1046 n_14 flop[1]<9> n_15 Out[2]<9> n_49 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1045 n_14 flop[1]<8> n_15 Out[2]<8> n_50 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1044 n_14 flop[1]<7> n_15 Out[2]<7> n_51 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1043 n_14 flop[1]<6> n_15 Out[2]<6> n_52 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1042 n_14 flop[1]<5> n_15 Out[2]<5> n_53 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1041 n_14 flop[1]<4> n_15 Out[2]<4> n_54 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1040 n_14 flop[1]<3> n_15 Out[2]<3> n_55 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1039 n_14 flop[1]<10> n_15 Out[2]<10> n_56 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1038 n_14 flop[1]<2> n_15 Out[2]<2> n_57 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1037 n_14 flop[1]<0> n_15 Out[2]<0> n_58 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1036 n_14 flop[1]<1> n_15 Out[2]<1> n_59 inh_ground_gnd inh_power_vdd5 / 
+ AO22_5VX1
Xg1087 n_14 FE_PHN897_flop_0__9_ n_15 Out[1]<9> n_41 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1086 n_14 FE_PHN770_flop_0__8_ n_15 Out[1]<8> n_42 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1084 n_14 FE_PHN777_flop_0__7_ n_15 Out[1]<7> n_44 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1082 n_14 FE_PHN771_flop_0__6_ n_15 Out[1]<6> n_46 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1080 n_14 FE_PHN744_flop_0__5_ n_15 Out[1]<5> n_48 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1100 n_14 FE_PHN742_flop_0__3_ n_15 Out[1]<3> n_28 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1099 n_14 FE_PHN1129_flop_0__2_ n_15 Out[1]<2> n_29 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1097 n_14 FE_PHN1126_flop_0__1_ n_15 Out[1]<1> n_31 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1096 n_14 FE_PHN806_flop_0__10_ n_15 Out[1]<10> n_32 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
Xg1095 n_14 FE_PHN819_flop_0__0_ n_15 Out[1]<0> n_33 inh_ground_gnd 
+ inh_power_vdd5 / AO22_5VX1
XFE_PHC1855_n_30 n_30 FE_PHN1855_n_30 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1779_n_35 n_35 FE_PHN1779_n_35 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1810_n_36 n_36 FE_PHN1810_n_36 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1799_n_38 n_38 FE_PHN1799_n_38 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1774_n_43 n_43 FE_PHN1774_n_43 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1709_n_45 n_45 FE_PHN1709_n_45 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1767_n_54 n_54 FE_PHN1767_n_54 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1832_n_44 n_44 FE_PHN1832_n_44 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1780_n_29 n_29 FE_PHN1780_n_29 inh_ground_gnd inh_power_vdd5 / BU_5VX0
Xg1138 FE_PHN684_cnt_0_ FE_PHN705_cnt_1_ n_6 inh_ground_gnd inh_power_vdd5 / 
+ NO2_5VX1
Xg1126 reset n_6 n_15 inh_ground_gnd inh_power_vdd5 / NO2_5VX2
Xg1127 n_0 n_6 n_14 inh_ground_gnd inh_power_vdd5 / AND2_5VX2
Xg1141 reset n_0 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg1128 FE_PHN684_cnt_0_ n_0 FE_PHN705_cnt_1_ n_13 inh_ground_gnd 
+ inh_power_vdd5 / NO3I2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_251_1
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_251_1 A<25> A<24> A<23> A<22> A<21> A<20> A<19> 
+ A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> 
+ A<5> A<4> A<3> A<2> A<1> A<0> CI Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> 
+ Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> 
+ Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I A<19>:I A<18>:I 
*.PININFO A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I A<11>:I A<10>:I 
*.PININFO A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I A<1>:I 
*.PININFO A<0>:I CI:I Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O 
*.PININFO Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O 
*.PININFO Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O 
*.PININFO Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg190 n_26 A<14> n_28 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg189 n_28 A<15> n_30 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg188 n_30 A<16> n_32 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg187 n_32 A<17> n_34 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg186 n_34 A<18> n_36 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg184 n_38 A<20> n_40 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg183 n_40 A<21> n_42 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg182 n_42 A<22> n_44 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg181 n_44 A<23> n_46 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg180 n_46 A<24> n_48 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg185 n_36 A<19> n_38 FE_PHN2283_multa10_out1_19_ inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg197 A<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg196 A<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg195 A<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg194 A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg193 A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg192 A<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg191 n_24 A<13> n_26 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg203 A<1> n_0 n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg204 A<0> CI n_0 Z<0> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg202 A<2> n_2 n_4 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg201 A<3> n_4 n_6 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg200 A<4> n_6 n_8 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg199 n_8 A<5> n_10 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg198 A<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
XFE_PHC2763_multa10_mul_temp_46_ A<25> FE_PHN2763_multa10_mul_temp_46_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
Xg179 FE_PHN2763_multa10_mul_temp_46_ n_48 Z<25> inh_ground_gnd inh_power_vdd5 
+ / EO2_5VX1
XFE_PHC2283_multa10_out1_19_ FE_PHN2283_multa10_out1_19_ Z<19> inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
.ENDS

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    o2na3hdv5
* View Name:    schematic
************************************************************************

.SUBCKT o2na3hdv5 a b c d out inh_ground_gnd inh_power_vdd5
*.PININFO a:I b:I c:I d:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMN2 out b net10 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMN1 out a net10 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMN3 net10 c net25 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMN4 net25 d inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(GT_PDW) AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) 
+ NRD=lc/(GT_PDW) NRS=lc/(GT_PDW)
MMP4 out d inh_power_vdd5 inh_power_vdd5 PE5 W=0.75*GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(0.75*GT_PUW) AS=sx*(0.75*GT_PUW) PD=2*(sx+(0.75*GT_PUW)) 
+ PS=2*(sx+(0.75*GT_PUW)) NRD=lc/(0.75*GT_PUW) NRS=lc/(0.75*GT_PUW)
MMP2 net24 b inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
MMP1 out a net24 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=sx*(GT_PUW) 
+ AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) NRD=lc/(GT_PUW) 
+ NRS=lc/(GT_PUW)
MMP3 out c inh_power_vdd5 inh_power_vdd5 PE5 W=0.75*GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(0.75*GT_PUW) AS=sx*(0.75*GT_PUW) PD=2*(sx+(0.75*GT_PUW)) 
+ PS=2*(sx+(0.75*GT_PUW)) NRD=lc/(0.75*GT_PUW) NRS=lc/(0.75*GT_PUW)
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    ON211_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT ON211_5VX1 A B C D Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I D:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xo2na3_1 A B C D Q inh_ground_gnd inh_power_vdd5 / o2na3hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.0n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const A<35> A<34> A<33> A<32> A<31> A<30> A<29> A<28> 
+ A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> A<16> 
+ A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<46> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> Z<38> Z<37> Z<36> 
+ Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> Z<25> Z<24> 
+ Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> 
+ Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I Z<46>:O Z<45>:O Z<44>:O Z<43>:O Z<42>:O Z<41>:O 
*.PININFO Z<40>:O Z<39>:O Z<38>:O Z<37>:O Z<36>:O Z<35>:O Z<34>:O Z<33>:O 
*.PININFO Z<32>:O Z<31>:O Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O Z<25>:O 
*.PININFO Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O 
*.PININFO Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O 
*.PININFO Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg2884 n_177 n_168 n_206 n_207 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2885 n_169 n_160 n_205 n_206 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2886 n_161 n_179 n_204 n_205 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2887 n_203 n_183 n_180 n_204 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2888 n_184 n_123 n_202 n_203 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2910 n_9 n_114 n_122 n_178 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2889 n_15 n_124 n_178 n_202 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2946 A<8> A<2> n_60 n_111 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2939 n_18 n_51 n_112 n_122 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2883 n_143 n_176 n_207 n_208 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2882 n_145 n_142 n_208 n_209 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2881 n_148 n_144 n_209 n_210 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2880 n_151 n_149 n_210 n_211 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2878 n_155 n_150 n_211 n_213 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2876 n_157 n_154 n_213 n_215 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2874 n_163 n_156 n_215 n_217 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2872 n_167 n_162 n_217 n_219 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2870 n_175 n_166 n_219 n_221 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2868 n_174 n_135 n_221 n_223 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2866 n_159 n_134 n_223 n_225 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2864 n_158 n_139 n_225 n_227 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2854 n_171 n_164 n_235 n_237 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2985 n_8 A<24> A<27> n_45 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2987 n_22 A<26> A<29> n_43 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2986 A<25> n_24 A<28> n_44 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2832 n_82 n_85 n_263 n_265 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2862 n_141 n_138 n_227 n_229 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2834 n_86 n_120 n_261 n_263 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2840 n_182 n_132 n_255 n_257 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2856 n_165 n_152 n_233 n_235 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2858 n_153 n_146 n_231 n_233 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2860 n_140 n_147 n_229 n_231 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2838 n_173 n_181 n_257 n_259 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2836 n_172 n_121 n_259 n_261 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg3047 n_151 n_149 n_210 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3046 n_155 n_150 n_211 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3045 n_157 n_154 n_213 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3044 n_163 n_156 n_215 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3043 n_167 n_162 n_217 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3042 n_175 n_166 n_219 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3041 n_174 n_135 n_221 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3040 n_159 n_134 n_223 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3039 n_158 n_139 n_225 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2 n_82 n_85 n_263 Z<44> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3038 n_141 n_138 n_227 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3030 n_86 n_120 n_261 Z<43> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3034 n_171 n_164 n_235 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3033 n_182 n_132 n_255 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3035 n_165 n_152 n_233 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3036 n_153 n_146 n_231 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3037 n_140 n_147 n_229 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3032 n_173 n_181 n_257 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3031 n_172 n_121 n_259 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2994 n_2 A<25> n_36 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg2993 n_14 A<26> n_37 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg2991 n_22 A<24> n_39 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg2995 n_2 A<25> n_35 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg2996 n_14 A<26> n_34 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg2992 n_22 A<24> n_38 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg2988 n_38 n_39 n_42 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg2990 n_36 n_35 n_40 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2989 n_37 n_34 n_41 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg3026 A<3> n_4 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3011 A<4> n_19 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3000 A<5> n_30 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3014 A<6> n_16 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3020 A<8> n_10 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2945 n_111 n_112 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2999 A<7> n_31 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3008 A<27> n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3022 A<25> n_8 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2997 A<23> n_33 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3006 A<26> n_24 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3023 A<32> n_7 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3029 A<17> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3027 A<31> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3025 A<34> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3024 A<22> n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3021 A<10> n_9 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3019 A<24> n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3018 A<33> n_12 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3017 A<14> n_13 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3016 A<29> n_14 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3015 A<11> n_15 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3013 A<21> n_17 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3012 A<9> n_18 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3004 A<15> n_26 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3003 A<12> n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3001 A<13> n_29 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3010 A<18> n_20 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3009 A<16> n_21 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3002 A<19> n_28 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3005 A<20> n_25 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2851 n_240 Z<34> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2849 n_243 Z<35> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2847 n_246 Z<36> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2845 n_249 Z<37> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2843 n_252 Z<38> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2841 n_254 Z<39> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2998 A<35> n_32 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2829 n_268 Z<45> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3028 FE_PHN116_IIR_out1_1__28_ n_2 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3007 A<30> n_23 inh_ground_gnd inh_power_vdd5 / IN_5VX1
XFE_PHC116_IIR_out1_1__28_ A<28> FE_PHN116_IIR_out1_1__28_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
Xg2915 n_78 n_91 n_26 n_168 n_169 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2919 n_92 n_63 n_13 n_160 n_161 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2956 A<5> A<3> n_10 n_91 n_92 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2909 n_64 n_115 n_29 n_179 n_180 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2907 n_116 n_16 n_27 n_183 n_184 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2944 n_19 A<1> n_50 n_113 n_114 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2938 n_30 n_53 n_113 n_123 n_124 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2943 A<3> A<1> n_52 n_115 n_116 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2911 n_84 n_77 n_21 n_176 n_177 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2963 A<6> A<4> n_18 n_77 n_78 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2928 n_108 n_83 n_1 n_142 n_143 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2960 A<7> A<5> n_9 n_83 n_84 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2927 n_102 n_107 n_20 n_144 n_145 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2948 A<8> A<6> n_15 n_107 n_108 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2925 n_72 n_101 n_28 n_149 n_148 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2951 A<9> A<7> n_27 n_101 n_102 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2947 A<12> A<10> n_26 n_109 n_110 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2953 A<13> A<11> n_21 n_97 n_98 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2921 n_98 n_109 n_6 n_156 n_157 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2922 n_110 n_75 n_17 n_154 n_155 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2964 A<11> A<9> n_13 n_75 n_76 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2924 n_76 n_71 n_25 n_150 n_151 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2966 A<10> A<8> n_29 n_71 n_72 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2970 A<4> A<2> n_31 n_63 n_64 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2971 A<17> A<15> n_25 n_61 n_62 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2969 A<18> A<16> n_17 n_65 n_66 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2930 n_80 n_65 n_2 n_138 n_139 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2962 A<19> A<17> n_6 n_79 n_80 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2920 n_66 n_61 n_22 n_158 n_159 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2912 n_106 n_95 n_8 n_174 n_175 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2954 A<15> A<13> n_20 n_95 n_96 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2916 n_96 n_93 n_11 n_166 n_167 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2955 A<14> A<12> n_1 n_93 n_94 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2918 n_94 n_97 n_33 n_162 n_163 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2949 A<16> A<14> n_28 n_105 n_106 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2932 n_62 n_105 n_24 n_134 n_135 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2959 n_7 A<31> FE_PHN2932_IIR_out1_1__34_ n_85 n_86 inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg2967 A<21> A<19> n_11 n_69 n_70 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2935 n_59 n_48 n_5 n_129 n_130 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2852 n_130 n_170 n_237 n_239 n_240 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2850 n_126 n_129 n_239 n_242 n_243 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2937 n_55 n_49 A<35> n_125 n_126 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2848 n_125 n_137 n_242 n_245 n_246 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2931 n_56 n_23 n_47 n_136 n_137 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2846 n_119 n_136 n_245 n_248 n_249 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2941 n_57 n_45 n_3 n_118 n_119 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2936 n_7 n_44 n_58 n_127 n_128 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2844 n_128 n_118 n_248 n_251 n_252 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2926 n_70 n_89 n_23 n_146 n_147 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2929 n_90 n_79 n_14 n_140 n_141 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2957 A<20> A<18> n_33 n_89 n_90 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2842 n_131 n_127 n_251 n_255 n_254 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2950 A<27> n_2 A<30> n_103 n_104 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2968 n_14 A<28> A<31> n_67 n_68 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2913 n_74 n_67 A<35> n_172 n_173 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2965 A<30> A<29> A<32> n_73 n_74 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2940 A<33> n_3 n_73 n_120 n_121 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2908 n_68 n_103 n_5 n_181 n_182 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2934 n_104 n_43 n_12 n_132 n_131 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2958 A<23> A<21> n_24 n_87 n_88 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2914 n_54 n_87 n_12 n_170 n_171 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2952 A<22> A<20> n_8 n_99 n_100 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2923 n_100 n_69 n_3 n_152 n_153 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2917 n_99 n_88 n_7 n_164 n_165 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2961 A<33> A<32> n_32 n_81 n_82 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2830 n_81 n_5 n_265 n_267 n_268 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2973 n_40 A<23> n_59 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2976 n_42 n_8 n_56 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2975 n_40 A<26> n_57 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2974 n_41 A<27> n_58 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2978 n_42 n_6 n_54 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2982 n_39 n_6 n_38 n_48 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg2981 n_36 n_33 n_35 n_49 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg2983 n_37 A<24> n_34 n_47 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg2977 A<24> n_41 n_55 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2828 n_267 A<35> FE_PHN2932_IIR_out1_1__34_ Z<46> inh_ground_gnd 
+ inh_power_vdd5 / EO3_5VX1
XFE_PHC2932_IIR_out1_1__34_ A<34> FE_PHN2932_IIR_out1_1__34_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
Xg2984 A<7> A<1> A<6> A<0> n_46 inh_ground_gnd inh_power_vdd5 / ON211_5VX1
Xg2972 A<7> A<1> n_46 n_60 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg2980 n_4 A<0> n_50 n_51 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg2979 A<2> A<0> n_52 n_53 inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa10_1
* View Name:    schematic
************************************************************************

.SUBCKT multa10_1 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<25> Out1<24> Out1<23> 
+ Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> 
+ Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> 
+ Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I Out1<25>:O 
*.PININFO Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O Out1<19>:O 
*.PININFO Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O 
*.PININFO Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O 
*.PININFO Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O 
*.PININFO Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xinc_add_84_41_2 multa10_mul_temp<46> multa10_mul_temp<45> 
+ multa10_mul_temp<44> multa10_mul_temp<43> multa10_mul_temp<42> 
+ multa10_mul_temp<41> multa10_mul_temp<40> multa10_mul_temp<39> 
+ multa10_mul_temp<38> multa10_mul_temp<37> multa10_mul_temp<36> 
+ multa10_mul_temp<35> multa10_mul_temp<34> multa10_mul_temp<33> 
+ multa10_mul_temp<32> multa10_mul_temp<31> multa10_mul_temp<30> 
+ multa10_mul_temp<29> multa10_mul_temp<28> multa10_mul_temp<27> 
+ multa10_mul_temp<26> multa10_mul_temp<25> multa10_mul_temp<24> 
+ multa10_mul_temp<23> multa10_mul_temp<22> multa10_mul_temp<21> 
+ multa10_mul_temp<20> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> 
+ Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> 
+ Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> 
+ Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5 / 
+ increment_unsigned_251_1
Xmul_82_33 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa10_mul_temp<46> multa10_mul_temp<45> multa10_mul_temp<44> 
+ multa10_mul_temp<43> multa10_mul_temp<42> multa10_mul_temp<41> 
+ multa10_mul_temp<40> multa10_mul_temp<39> multa10_mul_temp<38> 
+ multa10_mul_temp<37> multa10_mul_temp<36> multa10_mul_temp<35> 
+ multa10_mul_temp<34> multa10_mul_temp<33> multa10_mul_temp<32> 
+ multa10_mul_temp<31> multa10_mul_temp<30> multa10_mul_temp<29> 
+ multa10_mul_temp<28> multa10_mul_temp<27> multa10_mul_temp<26> 
+ multa10_mul_temp<25> multa10_mul_temp<24> multa10_mul_temp<23> 
+ multa10_mul_temp<22> multa10_mul_temp<21> multa10_mul_temp<20> 
+ multa10_mul_temp<19> multa10_mul_temp<18> multa10_mul_temp<17> 
+ multa10_mul_temp<16> multa10_mul_temp<15> multa10_mul_temp<14> 
+ multa10_mul_temp<13> multa10_mul_temp<12> multa10_mul_temp<11> 
+ multa10_mul_temp<10> multa10_mul_temp<9> multa10_mul_temp<8> 
+ multa10_mul_temp<7> multa10_mul_temp<6> multa10_mul_temp<5> 
+ multa10_mul_temp<4> multa10_mul_temp<3> multa10_mul_temp<2> 
+ multa10_mul_temp<1> multa10_mul_temp<0> inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_252_1
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_252_1 A<26> A<25> A<24> A<23> A<22> A<21> A<20> 
+ A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> 
+ A<6> A<5> A<4> A<3> A<2> A<1> A<0> CI Z<26> Z<25> Z<24> Z<23> Z<22> Z<21> 
+ Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> 
+ Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I A<19>:I 
*.PININFO A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I A<11>:I 
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I CI:I Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O 
*.PININFO Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O 
*.PININFO Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O 
*.PININFO Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg208 A<1> n_1 n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg207 A<2> n_2 n_4 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg205 A<4> n_6 n_8 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg204 A<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg203 A<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg202 n_12 A<7> n_14 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg201 A<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg200 A<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg199 A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg206 A<3> n_4 n_6 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg197 A<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg196 A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg195 A<14> n_26 n_28 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg194 n_28 A<15> n_30 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg193 A<16> n_30 n_32 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg192 A<17> n_32 n_34 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg191 A<18> n_34 n_36 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg198 A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg189 A<20> n_38 n_40 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg188 A<21> n_40 n_42 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg187 A<22> n_42 n_44 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg186 A<23> n_44 n_46 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg185 A<24> n_46 n_48 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg184 n_48 A<25> n_50 Z<25> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg190 A<19> n_36 n_38 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg183 n_50 A<25> Z<26> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg209 A<0> CI n_1 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    AO21_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT AO21_5VX1 A B C Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xa2no2_1 A B C net15 inh_ground_gnd inh_power_vdd5 / a2no2_0hdv5 lc=2.7e-07 
+ sx=4.8e-07 GT_PUL=500.00n GT_PUW=780.00n GT_PDL=500.00n GT_PDW=460.0n
Xin_1 net15 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_632
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_632 A<35> A<34> A<33> A<32> A<31> A<30> A<29> A<28> 
+ A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> A<16> 
+ A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> Z<38> Z<37> Z<36> Z<35> 
+ Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> Z<25> Z<24> Z<23> 
+ Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> p p1 p2 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I p:I p1:I p2:I Z<45>:O Z<44>:O Z<43>:O Z<42>:O 
*.PININFO Z<41>:O Z<40>:O Z<39>:O Z<38>:O Z<37>:O Z<36>:O Z<35>:O Z<34>:O 
*.PININFO Z<33>:O Z<32>:O Z<31>:O Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O 
*.PININFO Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O 
*.PININFO Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O 
*.PININFO Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O 
*.PININFO Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg2259 n_125 n_96 n_171 n_172 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2258 n_91 n_124 n_172 n_173 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2261 n_85 n_82 n_169 n_170 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2260 n_97 n_84 n_170 n_171 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2215 n_119 n_98 n_216 n_218 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2249 n_101 n_162 n_182 n_184 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2211 n_123 n_75 n_221 n_223 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2217 n_99 n_94 n_214 n_216 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2219 n_95 n_86 n_212 n_214 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2221 n_87 n_108 n_210 n_212 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2223 n_109 n_130 n_208 n_210 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2225 n_131 n_102 n_206 n_208 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2227 n_103 n_126 n_204 n_206 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2229 n_127 n_120 n_202 n_204 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2231 n_121 n_88 n_200 n_202 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2233 n_89 n_152 n_198 n_200 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2209 n_71 n_74 n_223 n_225 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2206 n_70 n_5 n_225 Z<45> inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2247 n_105 n_100 n_184 n_186 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2245 n_107 n_104 n_186 n_188 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2243 n_129 n_106 n_188 n_190 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2241 n_151 n_128 n_190 n_192 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2239 n_113 n_150 n_192 n_194 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2235 n_153 n_146 n_196 n_198 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2237 n_147 n_112 n_194 n_196 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2263 n_81 n_116 n_164 n_168 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2262 n_83 n_80 n_168 n_169 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2267 n_117 n_114 n_159 n_164 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2270 n_115 n_110 n_145 n_159 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2280 n_79 n_72 n_111 n_145 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2320 n_63 A<0> n_73 n_79 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2253 n_161 n_149 n_178 n_180 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2251 n_163 n_160 n_180 n_182 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2297 A<11> n_29 n_36 n_124 n_125 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2314 n_46 n_7 A<12> n_90 n_91 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2313 n_37 n_25 A<13> n_92 n_93 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2257 n_93 n_90 n_173 n_174 n_175 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2311 A<10> n_18 n_50 n_96 n_97 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2317 n_52 n_16 A<9> n_84 n_85 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2325 n_61 n_2 A<34> n_74 n_75 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2298 n_62 n_32 n_5 n_123 n_122 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2213 n_122 n_118 n_218 n_221 n_220 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2300 n_39 n_17 A<34> n_118 n_119 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2255 n_148 n_92 n_174 n_178 n_177 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2310 n_48 n_24 A<33> n_98 n_99 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2312 n_43 n_26 A<32> n_94 n_95 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2316 n_54 n_11 A<31> n_86 n_87 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2305 n_57 n_23 A<30> n_108 n_109 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2294 A<29> n_9 n_45 n_130 n_131 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2308 A<28> n_14 n_40 n_102 n_103 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2296 A<27> n_22 n_44 n_126 n_127 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2299 A<26> n_12 n_51 n_120 n_121 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2315 n_38 n_28 A<25> n_88 n_89 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2307 n_41 n_13 A<18> n_104 n_105 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2309 n_42 n_8 A<17> n_100 n_101 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2306 n_47 n_10 A<19> n_106 n_107 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2277 n_60 n_65 A<21> n_150 n_151 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2303 n_49 n_31 A<22> n_112 n_113 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2276 n_58 n_64 A<24> n_152 n_153 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2295 n_69 A<18> A<20> n_128 n_129 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2279 n_68 A<21> A<23> n_146 n_147 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2327 A<34> A<33> n_5 n_70 n_71 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2301 n_56 n_27 A<6> n_116 n_117 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2319 n_35 n_21 A<7> n_80 n_81 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2318 n_53 n_30 A<8> n_82 n_83 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2302 A<5> n_15 n_55 n_114 n_115 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2304 A<4> p2 n_34 n_110 n_111 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2326 A<1> n_4 A<3> n_72 n_73 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2268 n_59 n_0 A<16> n_162 n_163 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2278 n_67 A<12> A<14> n_149 n_148 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2269 A<13> n_77 A<15> n_160 n_161 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2349 n_6 A<16> n_47 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2347 n_3 A<19> n_49 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2328 n_33 A<17> n_69 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2329 n_19 A<20> n_68 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2330 n_20 A<11> n_67 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2322 n_66 A<12> n_77 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2416 n_101 n_162 n_182 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2398 n_123 n_75 n_221 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2399 n_119 n_98 n_216 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2400 n_99 n_94 n_214 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2401 n_95 n_86 n_212 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2402 n_87 n_108 n_210 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2403 n_109 n_130 n_208 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2404 n_131 n_102 n_206 Z<34> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2405 n_103 n_126 n_204 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2406 n_127 n_120 n_202 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2407 n_121 n_88 n_200 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2408 n_89 n_152 n_198 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2397 n_71 n_74 n_223 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2415 n_105 n_100 n_184 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2414 n_107 n_104 n_186 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2413 n_129 n_106 n_188 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2412 n_151 n_128 n_190 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2411 n_113 n_150 n_192 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2409 n_153 n_146 n_196 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2410 n_147 n_112 n_194 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2417 n_163 n_160 n_180 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2418 n_161 n_149 n_178 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2331 n_20 A<11> n_66 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2 A<12> n_66 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg2360 A<8> A<9> n_36 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2350 A<9> A<10> n_46 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2346 A<7> A<8> n_50 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2344 A<6> A<7> n_52 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2357 A<31> A<32> n_39 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2359 A<10> A<11> n_37 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2348 A<30> A<31> n_48 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2353 A<29> A<30> n_43 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2342 A<28> A<29> n_54 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2339 A<28> A<27> n_57 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2351 A<26> A<27> n_45 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2356 A<25> A<26> n_40 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2352 A<24> A<25> n_44 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2345 A<23> A<24> n_51 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2358 A<22> A<23> n_38 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2355 A<15> A<16> n_41 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2354 A<14> A<15> n_42 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2336 A<18> A<19> n_60 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2338 A<21> A<22> n_58 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2362 A<1> A<2> n_34 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2361 A<4> A<5> n_35 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2340 A<3> A<4> n_56 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2343 A<5> A<6> n_53 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2341 A<2> A<3> n_55 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2337 A<13> A<14> n_59 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2334 A<1> n_4 A<2> n_63 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
Xg2256 n_175 Z<18> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2395 A<33> n_2 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2212 n_220 Z<40> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2254 n_177 Z<19> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2394 A<20> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2391 A<35> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2390 A<17> n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2393 p2 n_4 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2366 A<8> A<7> n_29 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2388 A<9> A<8> n_7 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2370 A<10> A<9> n_25 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2376 A<7> A<6> n_18 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2378 A<6> A<5> n_16 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2363 A<32> A<31> n_32 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2377 A<31> A<30> n_17 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2372 A<30> A<29> n_24 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2369 A<29> A<28> n_26 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2384 A<27> A<28> n_11 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2373 A<27> A<26> n_23 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2386 A<26> A<25> n_9 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2380 A<25> A<24> n_14 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2374 A<24> A<23> n_22 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2383 A<23> A<22> n_12 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2367 A<22> A<21> n_28 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2381 A<15> A<14> n_13 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2387 A<14> A<13> n_8 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2385 A<16> A<15> n_10 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2364 A<19> A<18> n_31 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2379 A<2> A<1> n_15 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2368 p1 A<2> n_27 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2365 A<5> p n_30 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2375 p p1 n_21 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2396 A<35> n_70 n_225 Z<43> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg2389 A<20> A<19> n_19 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg2382 A<11> A<10> n_20 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg2371 A<17> A<16> n_33 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg2332 n_33 n_6 n_65 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg2333 n_19 n_3 n_64 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg2335 A<33> A<32> n_61 n_62 inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa12_1
* View Name:    schematic
************************************************************************

.SUBCKT multa12_1 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<26> Out1<25> Out1<24> 
+ Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> p p1 p2 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I p:I p1:I p2:I 
*.PININFO Out1<26>:O Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O 
*.PININFO Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O 
*.PININFO Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O 
*.PININFO Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O 
*.PININFO Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xinc_add_101_41_3 UNCONNECTED_HIER_Z150 multa12_mul_temp<45> 
+ multa12_mul_temp<43> multa12_mul_temp<42> multa12_mul_temp<41> 
+ multa12_mul_temp<40> multa12_mul_temp<39> multa12_mul_temp<38> 
+ multa12_mul_temp<37> multa12_mul_temp<36> multa12_mul_temp<35> 
+ multa12_mul_temp<34> multa12_mul_temp<33> multa12_mul_temp<32> 
+ multa12_mul_temp<31> multa12_mul_temp<30> multa12_mul_temp<29> 
+ multa12_mul_temp<28> multa12_mul_temp<27> multa12_mul_temp<26> 
+ multa12_mul_temp<25> multa12_mul_temp<24> multa12_mul_temp<23> 
+ multa12_mul_temp<22> multa12_mul_temp<21> multa12_mul_temp<20> 
+ multa12_mul_temp<19> multa12_mul_temp<18> Out1<26> Out1<25> Out1<24> 
+ Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> n_63 inh_ground_gnd 
+ inh_power_vdd5 / increment_unsigned_252_1
Xmul_99_33 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa12_mul_temp<45> UNCONNECTED15 multa12_mul_temp<43> multa12_mul_temp<42> 
+ multa12_mul_temp<41> multa12_mul_temp<40> multa12_mul_temp<39> 
+ multa12_mul_temp<38> multa12_mul_temp<37> multa12_mul_temp<36> 
+ multa12_mul_temp<35> multa12_mul_temp<34> multa12_mul_temp<33> 
+ multa12_mul_temp<32> multa12_mul_temp<31> multa12_mul_temp<30> 
+ multa12_mul_temp<29> multa12_mul_temp<28> multa12_mul_temp<27> 
+ multa12_mul_temp<26> multa12_mul_temp<25> multa12_mul_temp<24> 
+ multa12_mul_temp<23> multa12_mul_temp<22> multa12_mul_temp<21> 
+ multa12_mul_temp<20> multa12_mul_temp<19> multa12_mul_temp<18> 
+ multa12_mul_temp<17> multa12_mul_temp<16> multa12_mul_temp<15> 
+ multa12_mul_temp<14> multa12_mul_temp<13> multa12_mul_temp<12> 
+ multa12_mul_temp<11> multa12_mul_temp<10> multa12_mul_temp<9> 
+ multa12_mul_temp<8> multa12_mul_temp<7> multa12_mul_temp<6> 
+ multa12_mul_temp<5> multa12_mul_temp<4> multa12_mul_temp<3> 
+ multa12_mul_temp<2> multa12_mul_temp<1> multa12_mul_temp<0> p p1 p2 
+ inh_ground_gnd inh_power_vdd5 / mult_signed_const_632
.ENDS

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    nand3hdv5
* View Name:    schematic
************************************************************************

.SUBCKT nand3hdv5 a b c out inh_ground_gnd inh_power_vdd5
*.PININFO a:I b:I c:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMN1 out a net37 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=-1.0 AS=-1.0 
+ PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMN3 net32 c inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=-1.0 
+ AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMN2 net37 b net32 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=-1.0 AS=-1.0 
+ PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMP1 out a inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=-1.0 
+ AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMP3 out c inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=-1.0 
+ AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMP2 out b inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=-1.0 
+ AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    AND3_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT AND3_5VX1 A B C Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 net17 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xna3_1 A B C net17 inh_ground_gnd inh_power_vdd5 / nand3hdv5 GT_PUL=500.00n 
+ GT_PUW=700.00n GT_PDL=500.00n GT_PDW=700.00n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    csa_tree_add_86_33_group_331_332
* View Name:    schematic
************************************************************************

.SUBCKT csa_tree_add_86_33_group_331_332 in_0<39> in_0<38> in_0<37> in_0<36> 
+ in_0<35> in_0<34> in_0<33> in_0<32> in_0<31> in_0<30> in_0<29> in_0<28> 
+ in_0<27> in_0<26> in_0<25> in_0<24> in_0<23> in_0<22> in_0<21> in_0<20> 
+ in_0<19> in_0<18> in_0<17> in_0<16> in_0<15> in_0<14> in_0<13> in_0<12> 
+ in_0<11> in_0<10> in_0<9> in_0<8> in_0<7> in_0<6> in_0<5> in_0<4> in_0<3> 
+ in_0<2> in_0<1> in_0<0> in_1<41> in_1<40> in_1<39> in_1<38> in_1<37> 
+ in_1<36> in_1<35> in_1<34> in_1<33> in_1<32> in_1<31> in_1<30> in_1<29> 
+ in_1<28> in_1<27> in_1<26> in_1<25> in_1<24> in_1<23> in_1<22> in_1<21> 
+ in_1<20> in_1<19> in_1<18> in_1<17> in_1<16> in_1<15> in_1<14> in_1<13> 
+ in_1<12> in_1<11> in_1<10> in_1<9> in_1<8> in_1<7> in_1<6> in_1<5> in_1<4> 
+ in_1<3> in_1<2> in_1<1> in_1<0> in_2 out_0<41> out_0<40> out_0<39> out_0<38> 
+ out_0<37> out_0<36> out_0<35> out_0<34> out_0<33> out_0<32> out_0<31> 
+ out_0<30> out_0<29> out_0<28> out_0<27> out_0<26> out_0<25> out_0<24> 
+ out_0<23> out_0<22> out_0<21> out_0<20> out_0<19> out_0<18> out_0<17> 
+ out_0<16> out_0<15> out_0<14> out_0<13> out_0<12> out_0<11> out_0<10> 
+ out_0<9> out_0<8> out_0<7> out_0<6> out_0<5> out_0<4> out_0<3> out_0<2> 
+ out_0<1> out_0<0> inh_ground_gnd inh_power_vdd5
*.PININFO in_0<39>:I in_0<38>:I in_0<37>:I in_0<36>:I in_0<35>:I in_0<34>:I 
*.PININFO in_0<33>:I in_0<32>:I in_0<31>:I in_0<30>:I in_0<29>:I in_0<28>:I 
*.PININFO in_0<27>:I in_0<26>:I in_0<25>:I in_0<24>:I in_0<23>:I in_0<22>:I 
*.PININFO in_0<21>:I in_0<20>:I in_0<19>:I in_0<18>:I in_0<17>:I in_0<16>:I 
*.PININFO in_0<15>:I in_0<14>:I in_0<13>:I in_0<12>:I in_0<11>:I in_0<10>:I 
*.PININFO in_0<9>:I in_0<8>:I in_0<7>:I in_0<6>:I in_0<5>:I in_0<4>:I 
*.PININFO in_0<3>:I in_0<2>:I in_0<1>:I in_0<0>:I in_1<41>:I in_1<40>:I 
*.PININFO in_1<39>:I in_1<38>:I in_1<37>:I in_1<36>:I in_1<35>:I in_1<34>:I 
*.PININFO in_1<33>:I in_1<32>:I in_1<31>:I in_1<30>:I in_1<29>:I in_1<28>:I 
*.PININFO in_1<27>:I in_1<26>:I in_1<25>:I in_1<24>:I in_1<23>:I in_1<22>:I 
*.PININFO in_1<21>:I in_1<20>:I in_1<19>:I in_1<18>:I in_1<17>:I in_1<16>:I 
*.PININFO in_1<15>:I in_1<14>:I in_1<13>:I in_1<12>:I in_1<11>:I in_1<10>:I 
*.PININFO in_1<9>:I in_1<8>:I in_1<7>:I in_1<6>:I in_1<5>:I in_1<4>:I 
*.PININFO in_1<3>:I in_1<2>:I in_1<1>:I in_1<0>:I in_2:I out_0<41>:O 
*.PININFO out_0<40>:O out_0<39>:O out_0<38>:O out_0<37>:O out_0<36>:O 
*.PININFO out_0<35>:O out_0<34>:O out_0<33>:O out_0<32>:O out_0<31>:O 
*.PININFO out_0<30>:O out_0<29>:O out_0<28>:O out_0<27>:O out_0<26>:O 
*.PININFO out_0<25>:O out_0<24>:O out_0<23>:O out_0<22>:O out_0<21>:O 
*.PININFO out_0<20>:O out_0<19>:O out_0<18>:O out_0<17>:O out_0<16>:O 
*.PININFO out_0<15>:O out_0<14>:O out_0<13>:O out_0<12>:O out_0<11>:O 
*.PININFO out_0<10>:O out_0<9>:O out_0<8>:O out_0<7>:O out_0<6>:O out_0<5>:O 
*.PININFO out_0<4>:O out_0<3>:O out_0<2>:O out_0<1>:O out_0<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg821 in_1<13> n_123 n_124 out_0<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg822 n_122 in_1<12> n_123 out_0<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg823 in_1<11> n_121 n_122 out_0<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg824 in_1<10> n_120 n_121 out_0<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg825 in_1<9> n_119 n_120 out_0<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg827 in_1<7> n_117 n_118 out_0<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg828 n_116 in_1<6> n_117 out_0<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg829 in_1<5> n_115 n_116 out_0<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg830 in_1<4> n_114 n_115 out_0<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg831 n_113 in_1<3> n_114 out_0<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg832 in_1<2> n_112 n_113 out_0<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg826 in_1<8> n_118 n_119 out_0<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg833 in_1<1> in_1<0> in_2 n_112 inh_ground_gnd inh_power_vdd5 / AND3_5VX1
Xg819 in_1<15> FE_PHN1317_Delay11_out1_1_ n_125 n_126 out_0<15> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg820 n_124 FE_PHN1318_Delay11_out1_0_ in_1<14> n_125 out_0<14> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg817 in_1<17> FE_PHN1313_Delay11_out1_3_ n_127 n_128 out_0<17> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg818 in_1<16> FE_PHN1311_Delay11_out1_2_ n_126 n_127 out_0<16> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg815 in_1<19> FE_PHN2278_Delay11_out1_5_ n_129 n_130 out_0<19> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg816 in_1<18> FE_PHN2161_Delay11_out1_4_ n_128 n_129 out_0<18> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg813 in_1<21> FE_PHN2240_Delay11_out1_7_ n_131 n_132 out_0<21> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg814 in_1<20> FE_PHN2241_Delay11_out1_6_ n_130 n_131 out_0<20> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg811 in_1<23> FE_PHN2225_Delay11_out1_9_ n_133 n_134 out_0<23> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg812 in_1<22> FE_PHN2238_Delay11_out1_8_ n_132 n_133 out_0<22> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg809 in_1<25> FE_PHN2222_Delay11_out1_11_ n_135 n_136 out_0<25> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg810 in_1<24> FE_PHN2237_Delay11_out1_10_ n_134 n_135 out_0<24> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg807 in_1<27> FE_PHN2708_Delay11_out1_13_ n_50 n_137 out_0<27> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg808 in_1<26> FE_PHN2232_Delay11_out1_12_ n_136 n_50 out_0<26> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg805 in_1<29> FE_PHN2894_Delay11_out1_15_ n_138 n_139 out_0<29> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg806 in_1<28> FE_PHN2882_Delay11_out1_14_ n_137 n_138 out_0<28> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg803 in_1<31> in_0<31> n_140 n_141 out_0<31> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg802 in_1<32> in_0<32> n_141 n_142 out_0<32> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg801 in_1<33> in_0<33> n_142 n_143 out_0<33> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg804 in_1<30> FE_PHN2907_Delay11_out1_16_ n_139 n_140 out_0<30> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg799 in_1<35> in_0<35> n_144 n_145 out_0<35> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg798 in_1<36> in_0<36> n_145 n_146 out_0<36> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg800 in_1<34> in_0<34> n_143 n_144 FE_PHN1315_IIR_out2_1__34_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg796 in_1<38> in_0<38> n_147 n_74 out_0<38> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg797 in_1<37> in_0<37> n_146 n_147 FE_PHN351_IIR_out2_1__37_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg795 n_74 in_1<39> in_0<39> out_0<39> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
XFE_PHC1318_Delay11_out1_0_ in_0<14> FE_PHN1318_Delay11_out1_0_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1317_Delay11_out1_1_ in_0<15> FE_PHN1317_Delay11_out1_1_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1311_Delay11_out1_2_ in_0<16> FE_PHN1311_Delay11_out1_2_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1313_Delay11_out1_3_ in_0<17> FE_PHN1313_Delay11_out1_3_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1315_IIR_out2_1__34_ FE_PHN1315_IIR_out2_1__34_ out_0<34> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC351_IIR_out2_1__37_ FE_PHN351_IIR_out2_1__37_ out_0<37> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC2935_Delay11_out1_6_ in_0<20> FE_PHN2935_Delay11_out1_6_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2730_Delay11_out1_7_ in_0<21> FE_PHN2730_Delay11_out1_7_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2752_Delay11_out1_12_ in_0<26> FE_PHN2752_Delay11_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2708_Delay11_out1_13_ in_0<27> FE_PHN2708_Delay11_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2882_Delay11_out1_14_ in_0<28> FE_PHN2882_Delay11_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2894_Delay11_out1_15_ in_0<29> FE_PHN2894_Delay11_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2907_Delay11_out1_16_ FE_PHN3061_Delay11_out1_16_ 
+ FE_PHN2907_Delay11_out1_16_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3061_Delay11_out1_16_ in_0<30> FE_PHN3061_Delay11_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2278_Delay11_out1_5_ FE_PHN2944_Delay11_out1_5_ 
+ FE_PHN2278_Delay11_out1_5_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2241_Delay11_out1_6_ FE_PHN2935_Delay11_out1_6_ 
+ FE_PHN2241_Delay11_out1_6_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2240_Delay11_out1_7_ FE_PHN2730_Delay11_out1_7_ 
+ FE_PHN2240_Delay11_out1_7_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2238_Delay11_out1_8_ FE_PHN2714_Delay11_out1_8_ 
+ FE_PHN2238_Delay11_out1_8_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2714_Delay11_out1_8_ in_0<22> FE_PHN2714_Delay11_out1_8_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2225_Delay11_out1_9_ FE_PHN2706_Delay11_out1_9_ 
+ FE_PHN2225_Delay11_out1_9_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2706_Delay11_out1_9_ in_0<23> FE_PHN2706_Delay11_out1_9_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2237_Delay11_out1_10_ FE_PHN2732_Delay11_out1_10_ 
+ FE_PHN2237_Delay11_out1_10_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2732_Delay11_out1_10_ in_0<24> FE_PHN2732_Delay11_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2222_Delay11_out1_11_ FE_PHN2719_Delay11_out1_11_ 
+ FE_PHN2222_Delay11_out1_11_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2719_Delay11_out1_11_ in_0<25> FE_PHN2719_Delay11_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2232_Delay11_out1_12_ FE_PHN2752_Delay11_out1_12_ 
+ FE_PHN2232_Delay11_out1_12_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2944_Delay11_out1_5_ in_0<19> FE_PHN2944_Delay11_out1_5_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC2161_Delay11_out1_4_ FE_PHN2735_Delay11_out1_4_ 
+ FE_PHN2161_Delay11_out1_4_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2735_Delay11_out1_4_ in_0<18> FE_PHN2735_Delay11_out1_4_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    suma4_1
* View Name:    schematic
************************************************************************

.SUBCKT suma4_1 In1<43> In1<42> In1<41> In1<40> In1<39> In1<38> In1<37> 
+ In1<36> In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> In2<17> 
+ In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> 
+ In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<41> Out1<40> Out1<39> 
+ Out1<38> Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> Out1<32> Out1<31> 
+ Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> 
+ Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> 
+ Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> 
+ Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<43>:I In1<42>:I In1<41>:I In1<40>:I In1<39>:I In1<38>:I 
*.PININFO In1<37>:I In1<36>:I In1<35>:I In1<34>:I In1<33>:I In1<32>:I 
*.PININFO In1<31>:I In1<30>:I In1<29>:I In1<28>:I In1<27>:I In1<26>:I 
*.PININFO In1<25>:I In1<24>:I In1<23>:I In1<22>:I In1<21>:I In1<20>:I 
*.PININFO In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I In1<14>:I 
*.PININFO In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I 
*.PININFO In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I 
*.PININFO In2<25>:I In2<24>:I In2<23>:I In2<22>:I In2<21>:I In2<20>:I 
*.PININFO In2<19>:I In2<18>:I In2<17>:I In2<16>:I In2<15>:I In2<14>:I 
*.PININFO In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I 
*.PININFO In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I 
*.PININFO Out1<41>:O Out1<40>:O Out1<39>:O Out1<38>:O Out1<37>:O Out1<36>:O 
*.PININFO Out1<35>:O Out1<34>:O Out1<33>:O Out1<32>:O Out1<31>:O Out1<30>:O 
*.PININFO Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O Out1<25>:O Out1<24>:O 
*.PININFO Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xcsa_tree_add_86_33_groupi In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> 
+ In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> 
+ In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> 
+ In2<0> UNCONNECTED_HIER_Z174 UNCONNECTED_HIER_Z173 UNCONNECTED_HIER_Z172 
+ UNCONNECTED_HIER_Z171 UNCONNECTED_HIER_Z170 UNCONNECTED_HIER_Z169 
+ UNCONNECTED_HIER_Z168 UNCONNECTED_HIER_Z167 UNCONNECTED_HIER_Z166 
+ UNCONNECTED_HIER_Z165 UNCONNECTED_HIER_Z164 UNCONNECTED_HIER_Z163 
+ UNCONNECTED_HIER_Z162 UNCONNECTED_HIER_Z161 UNCONNECTED_HIER_Z176 
+ UNCONNECTED_HIER_Z175 In1<41> In1<40> In1<39> In1<38> In1<37> In1<36> 
+ In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> In1<27> 
+ In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> 
+ In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> 
+ In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> n_44 n_45 Out1<39> 
+ Out1<38> Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> Out1<32> Out1<31> 
+ Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> 
+ Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> 
+ Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> 
+ Out1<5> Out1<4> Out1<3> Out1<2> n_84 n_85 inh_ground_gnd inh_power_vdd5 / 
+ csa_tree_add_86_33_group_331_332
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_254_1
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_254_1 A<43> A<42> A<41> A<40> A<39> A<38> A<37> 
+ A<36> A<35> A<34> A<33> A<32> A<31> A<30> A<29> A<28> A<27> A<26> A<25> 
+ A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> 
+ A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> CI Z<43> 
+ Z<42> Z<41> Z<40> Z<39> Z<38> Z<37> Z<36> Z<35> Z<34> Z<33> Z<32> Z<31> 
+ Z<30> Z<29> Z<28> Z<27> Z<26> Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> 
+ Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> 
+ Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<43>:I A<42>:I A<41>:I A<40>:I A<39>:I A<38>:I A<37>:I A<36>:I 
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I CI:I Z<43>:O Z<42>:O Z<41>:O Z<40>:O Z<39>:O 
*.PININFO Z<38>:O Z<37>:O Z<36>:O Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O 
*.PININFO Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O 
*.PININFO Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg334 A<1> n_1 n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg332 A<3> n_4 n_6 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg331 A<4> n_6 n_8 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg330 n_8 A<5> n_10 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg329 n_10 A<6> n_12 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg328 A<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg327 n_14 A<8> n_16 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg326 n_16 A<9> n_18 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg333 A<2> n_2 n_4 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg324 A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg323 n_22 A<12> n_24 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg322 A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg321 n_26 A<14> n_28 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg320 n_28 A<15> n_30 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg319 n_30 A<16> n_32 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg318 n_32 A<17> n_34 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg325 A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg316 n_36 A<19> n_38 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg315 n_38 A<20> n_40 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg314 n_40 A<21> n_42 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg313 n_42 A<22> n_44 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg312 n_44 A<23> n_46 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg311 n_46 A<24> n_48 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg310 n_48 A<25> n_50 Z<25> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg317 n_34 A<18> n_36 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg308 n_52 A<27> n_54 Z<27> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg307 n_54 A<28> n_56 Z<28> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg306 n_56 A<29> n_58 Z<29> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg305 n_58 A<30> n_60 Z<30> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg304 n_60 A<31> n_62 Z<31> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg303 n_62 A<32> n_64 Z<32> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg302 n_64 A<33> n_66 Z<33> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg309 n_50 A<26> n_52 Z<26> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg300 n_68 A<35> n_70 Z<35> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg299 n_70 A<36> n_72 Z<36> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg298 n_72 A<37> n_74 Z<37> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg297 n_74 A<38> n_76 Z<38> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg296 n_76 A<39> n_78 Z<39> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg295 n_78 A<40> n_80 Z<40> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg301 n_66 A<34> n_68 Z<34> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg294 n_80 A<41> Z<41> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg335 A<0> CI n_1 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    NO22_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT NO22_5VX1 A B C Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xnor2_2 net05 C Q inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.42u GT_PDL=500.00n GT_PDW=890.00n
Xno2_1 A B net05 inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.42u GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1265
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1265 A<35> A<34> A<33> A<32> A<31> A<30> A<29> A<28> 
+ A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> A<16> 
+ A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<48> Z<47> Z<46> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> Z<38> 
+ Z<37> Z<36> Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> 
+ Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> 
+ Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I Z<48>:O Z<47>:O Z<46>:O Z<45>:O Z<44>:O Z<43>:O 
*.PININFO Z<42>:O Z<41>:O Z<40>:O Z<39>:O Z<38>:O Z<37>:O Z<36>:O Z<35>:O 
*.PININFO Z<34>:O Z<33>:O Z<32>:O Z<31>:O Z<30>:O Z<29>:O Z<28>:O Z<27>:O 
*.PININFO Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O 
*.PININFO Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O 
*.PININFO Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O 
*.PININFO Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg6087 n_69 n_26 A<2> n_87 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6085 A<3> n_35 A<6> n_89 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6005 n_5 n_83 n_122 n_184 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6086 A<4> n_30 A<7> n_88 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6084 A<32> A<31> A<34> n_90 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5781 n_439 n_442 n_517 n_519 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5775 n_462 n_444 n_523 n_525 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5777 n_445 n_430 n_521 n_523 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5779 n_431 n_438 n_519 n_521 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5926 n_293 A<31> A<32> n_326 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5763 n_441 n_424 n_535 n_537 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5745 n_240 n_290 n_553 n_555 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5747 n_291 n_358 n_551 n_553 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5749 n_368 n_359 n_549 n_551 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5751 n_369 n_378 n_547 n_549 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5753 n_379 n_376 n_545 n_547 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5755 n_377 n_405 n_543 n_545 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5757 n_420 n_406 n_541 n_543 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5759 n_416 n_421 n_539 n_541 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5761 n_417 n_440 n_537 n_539 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5828 n_253 n_188 n_428 n_468 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5803 n_408 n_397 n_495 n_497 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5797 n_435 n_432 n_501 n_503 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5805 n_398 n_354 n_493 n_495 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5807 n_355 n_352 n_491 n_493 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5809 n_353 n_304 n_489 n_491 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5811 n_305 n_252 n_468 n_489 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5791 n_479 n_480 n_507 n_509 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5789 n_466 n_478 n_509 n_511 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5787 n_471 n_465 n_511 n_513 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5793 n_481 n_463 n_505 n_507 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5795 n_464 n_434 n_503 n_505 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5785 n_450 n_470 n_513 n_515 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6088 n_7 FE_PHN55_IIR_out1_1__30_ A<33> n_86 inh_ground_gnd inh_power_vdd5 / 
+ CAG_5VX1
Xg5918 n_178 n_154 n_299 n_338 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5855 n_189 n_187 n_403 n_428 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5771 n_473 n_412 n_527 n_529 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5765 n_425 n_436 n_533 n_535 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5773 n_413 n_461 n_525 n_527 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5743 n_224 n_239 n_555 n_557 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5801 n_415 n_407 n_497 n_499 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5799 n_433 n_414 n_499 n_501 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5783 n_443 n_449 n_515 n_517 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5769 n_460 n_472 n_529 n_531 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5767 n_437 n_459 n_531 n_533 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6052 A<6> n_20 A<3> n_131 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6051 A<17> n_18 A<14> n_132 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6048 A<23> A<22> n_28 n_135 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6053 A<14> n_4 A<11> n_130 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6056 A<22> A<21> n_33 n_127 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6050 A<15> n_8 A<12> n_133 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6194 n_439 n_442 n_517 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6046 A<20> n_33 A<17> n_137 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6191 n_462 n_444 n_523 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6192 n_445 n_430 n_521 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6193 n_431 n_438 n_519 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6045 A<25> A<24> n_15 n_138 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6055 A<24> A<23> n_21 n_128 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6047 A<26> A<24> n_11 n_136 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6185 n_441 n_424 n_535 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6176 n_290 n_240 n_553 Z<44> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6177 n_291 n_358 n_551 Z<43> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6178 n_368 n_359 n_549 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6179 n_369 n_378 n_547 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6180 n_376 n_379 n_545 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6181 n_377 n_405 n_543 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6182 n_420 n_406 n_541 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6183 n_421 n_416 n_539 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6184 n_417 n_440 n_537 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6057 A<13> n_25 A<10> n_126 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6049 A<11> n_31 A<8> n_134 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6054 A<12> n_19 A<9> n_129 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6210 n_253 n_188 n_428 Z<10> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6205 n_408 n_397 n_495 Z<15> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6202 n_435 n_432 n_501 Z<18> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6206 n_398 n_354 n_493 Z<14> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6207 n_355 n_352 n_491 Z<13> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6208 n_353 n_304 n_489 Z<12> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6209 n_305 n_252 n_468 Z<11> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6199 n_479 n_480 n_507 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6198 n_466 n_478 n_509 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6197 n_471 n_465 n_511 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6200 n_481 n_463 n_505 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6201 n_464 n_434 n_503 Z<19> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6196 n_450 n_470 n_513 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6211 n_189 n_187 n_403 Z<9> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6189 n_473 n_412 n_527 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6186 n_425 n_436 n_533 Z<34> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6190 n_413 n_461 n_525 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6175 n_224 n_239 n_555 Z<45> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6204 n_415 n_407 n_497 Z<16> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6203 n_433 n_414 n_499 Z<17> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6195 n_443 n_449 n_515 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6188 n_460 n_472 n_529 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6187 n_437 n_459 n_531 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6025 n_108 n_20 n_75 n_156 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6079 A<13> n_58 n_59 n_95 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5915 n_311 n_58 n_59 n_341 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6018 n_14 n_112 n_66 n_163 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5910 n_313 n_112 n_66 n_346 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6074 A<17> n_39 n_40 n_100 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5878 n_367 n_39 n_40 n_391 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5909 n_309 n_64 n_60 n_347 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5952 n_251 n_63 n_62 n_280 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5925 n_287 n_57 n_65 n_327 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5911 n_301 n_121 n_38 n_345 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6024 n_11 n_121 n_38 n_157 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5912 n_321 n_43 n_44 n_344 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6080 A<22> n_43 n_44 n_94 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6068 A<12> n_64 n_60 n_106 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6071 A<10> n_63 n_62 n_103 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6081 A<11> n_57 n_65 n_93 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6067 A<19> n_50 n_49 n_107 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5893 n_333 n_50 n_49 n_373 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6019 n_27 n_110 n_72 n_162 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6072 A<21> n_53 n_55 n_102 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5894 n_335 n_116 n_67 n_372 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6022 n_10 n_116 n_67 n_159 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6020 n_110 A<31> n_72 n_161 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6073 n_53 A<26> n_55 n_101 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5908 n_307 n_110 n_72 n_348 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5913 n_323 n_53 n_55 n_343 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5907 n_315 n_51 n_48 n_349 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6083 A<14> n_51 n_48 n_91 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6021 A<3> n_119 n_54 n_160 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6009 n_119 n_145 n_54 n_179 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5997 n_184 n_52 n_45 n_198 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5978 n_197 n_61 n_56 n_234 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6078 A<8> n_52 n_45 n_96 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6075 A<9> n_61 n_56 n_99 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6076 A<20> n_46 n_47 n_98 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5914 n_319 n_46 n_47 n_342 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5881 A<16> A<15> n_311 n_388 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5884 A<25> A<24> n_321 n_385 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5883 A<25> A<26> n_301 n_386 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5885 A<24> A<23> n_323 n_384 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6044 n_18 A<15> n_4 n_139 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5741 n_557 n_151 n_223 Z<46> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5882 A<15> A<14> n_309 n_387 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5944 A<13> A<12> n_251 n_294 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5896 A<14> A<13> n_287 n_370 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5950 A<35> n_238 A<33> n_283 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5871 A<20> A<19> n_367 n_401 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5875 A<22> A<21> n_333 n_394 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5879 A<23> A<22> n_319 n_390 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5880 A<17> A<16> n_315 n_389 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5970 n_19 n_31 n_184 n_249 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5960 A<12> A<11> n_197 n_267 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6212 n_178 n_154 n_298 Z<7> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6173 A<7> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6160 A<8> n_16 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6147 A<9> n_29 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6167 A<6> n_9 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6097 n_77 n_76 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6098 n_70 n_69 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6148 A<20> n_28 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6143 A<19> n_33 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6164 A<17> n_12 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6162 A<25> n_14 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6155 A<21> n_21 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6145 A<10> n_31 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6171 A<4> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6150 A<0> n_26 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6141 A<1> n_35 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6172 A<13> n_4 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6170 A<18> n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6169 A<31> n_7 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6168 A<14> n_8 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6166 A<30> n_10 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6165 A<23> n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6163 A<24> n_13 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6161 A<22> n_15 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6159 A<32> n_17 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6158 A<16> n_18 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6157 A<11> n_19 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6156 A<5> n_20 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6154 A<34> n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6153 A<3> n_23 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6152 A<29> n_24 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6151 A<12> n_25 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6149 A<26> n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6146 A<2> n_30 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6144 A<15> n_32 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6142 A<28> n_34 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6140 A<35> n_36 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6139 A<27> n_37 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5869 n_402 Z<8> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5941 n_298 n_299 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5948 A<9> n_194 n_208 n_287 n_286 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5936 A<10> n_207 n_222 n_309 n_308 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5992 n_0 n_124 n_3 n_207 n_208 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5935 A<11> n_221 n_212 n_311 n_310 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5985 n_1 n_105 n_16 n_221 n_222 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5990 n_131 n_97 n_29 n_211 n_212 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5969 n_195 n_156 A<8> n_251 n_250 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5999 n_125 A<3> n_9 n_194 n_195 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5994 n_115 n_75 n_158 n_203 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5954 n_150 n_114 n_203 n_277 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5942 n_182 n_92 n_277 n_298 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6003 n_140 n_87 A<7> n_187 n_186 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6002 A<8> n_89 n_141 n_188 n_189 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5998 n_146 n_77 A<7> n_197 n_196 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5934 A<23> n_209 n_214 n_313 n_312 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5991 n_132 n_95 n_28 n_209 n_210 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5996 n_139 n_106 n_33 n_199 n_200 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5940 A<21> n_205 n_200 n_301 n_300 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5849 n_343 n_300 n_385 n_438 n_439 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5832 n_395 n_306 n_339 n_461 n_462 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5874 A<26> n_295 A<27> n_395 n_396 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5853 n_344 n_296 n_386 n_430 n_431 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5943 A<22> n_199 n_210 n_295 n_296 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5980 n_130 n_103 n_12 n_231 n_232 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5930 n_206 n_231 A<20> n_321 n_320 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5847 n_342 n_320 n_384 n_442 n_443 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5976 n_163 A<25> n_17 n_238 n_237 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6011 A<20> A<18> A<21> n_176 n_177 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5962 n_127 n_176 n_14 n_264 n_265 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5945 A<27> n_217 A<30> n_293 n_292 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5987 n_177 n_100 n_13 n_217 n_218 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5867 n_280 n_308 n_370 n_407 n_408 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5863 n_327 n_310 n_387 n_414 n_415 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5933 A<12> n_211 n_259 n_315 n_314 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5852 n_347 n_314 n_388 n_432 n_433 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5846 n_345 n_312 n_396 n_444 n_445 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5982 n_24 n_94 n_147 n_227 n_228 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5993 n_133 n_93 n_6 n_205 n_206 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5937 A<24> n_213 n_257 n_307 n_306 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6017 A<17> A<15> A<18> n_164 n_165 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6016 A<18> A<16> A<19> n_166 n_167 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5901 n_244 n_256 A<25> n_360 n_361 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5966 n_167 n_164 n_15 n_256 n_257 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5921 n_264 A<28> n_202 n_335 n_334 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5949 A<29> n_201 n_230 n_284 n_285 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5995 n_135 n_107 n_27 n_201 n_202 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5967 n_152 A<32> n_104 n_254 n_255 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5902 A<35> n_255 n_273 n_358 n_359 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6008 A<27> A<26> A<29> n_180 n_181 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5897 n_274 n_245 n_268 n_368 n_369 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5956 n_142 n_180 n_22 n_273 n_274 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5890 n_269 n_246 n_283 n_378 n_379 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5972 n_162 A<30> n_181 n_245 n_246 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5860 n_356 n_276 n_329 n_420 n_421 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5862 n_350 n_282 n_357 n_416 n_417 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5947 n_229 A<30> n_191 n_288 n_289 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5903 A<34> n_288 n_36 n_356 n_357 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5924 n_281 n_236 n_36 n_328 n_329 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5868 n_303 n_275 n_328 n_405 n_406 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5951 A<31> n_190 n_228 n_281 n_282 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5906 A<33> n_284 A<34> n_350 n_351 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5848 n_372 n_289 n_351 n_440 n_441 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6001 n_34 n_102 n_138 n_190 n_191 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5981 n_128 n_98 n_37 n_229 n_230 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5989 n_165 n_91 n_21 n_213 n_214 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5955 n_227 n_136 A<32> n_275 n_276 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5973 n_137 n_166 n_11 n_243 n_244 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5939 A<33> n_235 n_216 n_302 n_303 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5977 n_157 A<27> n_10 n_235 n_236 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5975 A<34> n_143 n_159 n_239 n_240 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5891 n_302 n_237 n_270 n_376 n_377 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5958 n_215 n_148 A<34> n_269 n_270 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5946 n_254 n_161 n_153 n_290 n_291 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5864 n_346 n_361 n_340 n_412 n_413 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5988 n_149 n_101 n_7 n_215 n_216 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5858 n_326 n_285 n_371 n_424 n_425 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6013 A<7> A<5> A<8> n_172 n_173 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6014 A<8> A<6> A<9> n_170 n_171 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5899 n_263 n_260 A<14> n_364 n_365 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5898 n_242 n_262 A<15> n_367 n_366 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5963 n_171 n_172 n_25 n_262 n_263 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5974 n_169 n_170 n_4 n_241 n_242 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6015 A<9> A<7> A<10> n_168 n_169 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5922 n_220 n_247 A<17> n_333 n_332 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5971 n_134 n_168 n_8 n_247 n_248 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5820 n_422 n_331 n_401 n_478 n_479 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5923 n_248 n_241 A<16> n_330 n_331 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5826 n_409 n_318 n_394 n_470 n_471 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5830 n_391 A<21> n_410 n_465 n_466 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5866 n_332 n_330 A<20> n_409 n_410 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5819 A<19> n_418 n_423 n_480 n_481 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5859 n_366 n_364 A<18> n_422 n_423 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6012 A<6> A<4> A<7> n_174 n_175 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5964 n_173 n_174 n_19 n_260 n_261 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5986 n_129 n_96 n_32 n_219 n_220 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5831 n_349 A<18> n_419 n_463 n_464 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5861 n_365 n_362 A<17> n_418 n_419 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5851 n_341 n_363 n_389 n_434 n_435 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5900 n_261 n_258 A<13> n_362 n_363 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5965 n_175 n_160 n_31 n_258 n_259 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5931 A<18> n_219 n_226 n_319 n_318 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5929 A<19> n_225 n_232 n_323 n_322 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5983 n_126 n_99 n_18 n_225 n_226 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5842 n_373 n_322 n_390 n_449 n_450 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5905 n_271 n_196 n_249 n_352 n_353 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5957 n_183 A<6> A<9> n_271 n_272 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5938 A<10> n_192 n_272 n_304 n_305 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6000 A<5> n_123 A<8> n_192 n_193 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5968 A<9> n_88 n_193 n_252 n_253 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5873 n_234 n_286 n_294 n_397 n_398 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5904 n_198 n_250 n_267 n_354 n_355 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5850 n_374 n_334 n_325 n_436 n_437 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5932 A<26> n_243 A<29> n_316 n_317 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5825 n_348 n_317 n_400 n_472 n_473 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5833 n_399 n_292 n_375 n_459 n_460 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5892 A<31> n_265 n_316 n_374 n_375 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5984 n_155 n_86 n_36 n_223 n_224 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5872 n_360 n_218 A<30> n_399 n_400 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5870 n_186 n_179 n_338 n_403 n_402 inh_ground_gnd inh_power_vdd5 / FA_5VX1
XFE_PHC55_IIR_out1_1__30_ A<30> FE_PHN55_IIR_out1_1__30_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX16
Xg6174 n_5 n_81 n_0 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2 n_20 n_82 n_1 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6041 A<6> n_81 n_140 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6040 A<7> n_82 n_141 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6035 n_20 n_109 n_146 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6029 n_125 n_70 n_154 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6006 n_144 n_122 n_183 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5917 n_113 n_313 n_339 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6034 n_120 n_11 n_147 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6028 A<31> n_111 n_152 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5916 n_111 n_307 n_340 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5895 n_117 n_335 n_371 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6010 n_145 n_118 n_178 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5927 n_80 n_293 n_325 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6026 A<34> n_80 n_155 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6095 A<1> A<3> n_81 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6043 n_83 A<4> n_144 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6093 A<2> A<4> n_82 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6032 A<25> n_113 n_149 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6039 A<28> n_84 n_142 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6038 n_84 A<33> n_143 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6033 A<26> n_111 n_148 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6027 A<30> n_117 n_153 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6096 n_7 A<32> n_80 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6058 A<2> A<0> n_124 n_125 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6066 A<2> A<1> n_108 n_109 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6063 n_23 n_30 n_114 n_115 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6059 n_23 A<0> n_122 n_123 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6060 A<25> A<26> n_121 n_120 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6064 A<27> A<28> n_112 n_113 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6062 A<33> A<32> n_116 n_117 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6065 A<29> A<28> n_110 n_111 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6061 A<6> A<5> n_119 n_118 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6069 n_79 n_35 n_74 n_105 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6077 n_71 n_30 n_68 n_97 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6036 n_71 n_83 n_68 n_145 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6070 n_42 A<28> n_41 n_104 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6090 n_42 n_41 n_84 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg6031 A<4> n_123 n_150 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6007 A<5> n_144 n_182 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6030 n_90 n_85 n_151 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg5959 n_78 n_238 n_73 n_268 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg6089 n_78 n_73 n_85 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6137 n_28 n_33 n_39 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6125 n_12 n_18 n_51 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6133 n_14 n_13 n_43 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6126 n_15 n_21 n_50 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6124 n_19 n_31 n_52 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6107 A<1> A<0> n_70 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6101 n_35 n_26 n_77 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6138 A<25> A<26> n_38 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6136 A<20> A<19> n_40 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6135 A<31> A<30> n_41 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6132 A<25> A<24> n_44 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6131 A<11> A<10> n_45 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6130 n_11 n_15 n_46 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6129 A<23> A<22> n_47 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6128 A<17> A<16> n_48 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6127 A<22> A<21> n_49 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6123 n_13 n_11 n_53 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6122 A<6> A<5> n_54 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6121 A<24> A<23> n_55 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6120 A<12> A<11> n_56 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6119 n_8 n_4 n_57 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6118 n_18 n_32 n_58 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6117 A<16> A<15> n_59 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6116 A<15> A<14> n_60 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6115 n_25 n_19 n_61 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6114 A<13> A<12> n_62 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6113 n_4 n_25 n_63 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6112 n_32 n_8 n_64 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6111 A<14> A<13> n_65 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6110 A<27> A<28> n_66 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6109 A<33> A<32> n_67 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6108 A<5> A<4> n_68 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6105 A<29> A<28> n_72 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6103 A<4> A<3> n_74 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6102 A<2> A<1> n_75 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6100 A<35> A<33> n_78 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6091 n_70 n_77 n_83 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6134 A<31> A<30> n_42 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6106 A<5> A<4> n_71 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6104 A<35> A<33> n_73 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6099 A<4> A<3> n_79 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6023 n_109 n_76 n_70 n_158 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
Xg6082 n_79 A<0> n_74 n_92 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa4_1
* View Name:    schematic
************************************************************************

.SUBCKT multa4_1 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<43> Out1<42> Out1<41> 
+ Out1<40> Out1<39> Out1<38> Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> 
+ Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> 
+ Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I Out1<43>:O 
*.PININFO Out1<42>:O Out1<41>:O Out1<40>:O Out1<39>:O Out1<38>:O Out1<37>:O 
*.PININFO Out1<36>:O Out1<35>:O Out1<34>:O Out1<33>:O Out1<32>:O Out1<31>:O 
*.PININFO Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O Out1<25>:O 
*.PININFO Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O Out1<19>:O 
*.PININFO Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O 
*.PININFO Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O 
*.PININFO Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O 
*.PININFO Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xinc_add_33_39_5 UNCONNECTED_HIER_Z153 UNCONNECTED_HIER_Z152 
+ multa4_mul_temp<46> multa4_mul_temp<45> multa4_mul_temp<44> 
+ multa4_mul_temp<43> multa4_mul_temp<42> multa4_mul_temp<41> 
+ multa4_mul_temp<40> multa4_mul_temp<39> multa4_mul_temp<38> 
+ multa4_mul_temp<37> multa4_mul_temp<36> multa4_mul_temp<35> 
+ multa4_mul_temp<34> multa4_mul_temp<33> multa4_mul_temp<32> 
+ multa4_mul_temp<31> multa4_mul_temp<30> multa4_mul_temp<29> 
+ multa4_mul_temp<28> multa4_mul_temp<27> multa4_mul_temp<26> 
+ multa4_mul_temp<25> multa4_mul_temp<24> multa4_mul_temp<23> 
+ multa4_mul_temp<22> multa4_mul_temp<21> multa4_mul_temp<20> 
+ multa4_mul_temp<19> multa4_mul_temp<18> multa4_mul_temp<17> 
+ multa4_mul_temp<16> multa4_mul_temp<15> multa4_mul_temp<14> 
+ multa4_mul_temp<13> multa4_mul_temp<12> multa4_mul_temp<11> 
+ multa4_mul_temp<10> multa4_mul_temp<9> multa4_mul_temp<8> multa4_mul_temp<7> 
+ multa4_mul_temp<6> multa4_mul_temp<5> multa4_mul_temp<4> n_42 n_43 Out1<41> 
+ Out1<40> Out1<39> Out1<38> Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> 
+ Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> 
+ Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> n_80 
+ inh_ground_gnd inh_power_vdd5 / increment_unsigned_254_1
Xmul_31_32 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa4_mul_temp<48> multa4_mul_temp<47> multa4_mul_temp<46> 
+ multa4_mul_temp<45> multa4_mul_temp<44> multa4_mul_temp<43> 
+ multa4_mul_temp<42> multa4_mul_temp<41> multa4_mul_temp<40> 
+ multa4_mul_temp<39> multa4_mul_temp<38> multa4_mul_temp<37> 
+ multa4_mul_temp<36> multa4_mul_temp<35> multa4_mul_temp<34> 
+ multa4_mul_temp<33> multa4_mul_temp<32> multa4_mul_temp<31> 
+ multa4_mul_temp<30> multa4_mul_temp<29> multa4_mul_temp<28> 
+ multa4_mul_temp<27> multa4_mul_temp<26> multa4_mul_temp<25> 
+ multa4_mul_temp<24> multa4_mul_temp<23> multa4_mul_temp<22> 
+ multa4_mul_temp<21> multa4_mul_temp<20> multa4_mul_temp<19> 
+ multa4_mul_temp<18> multa4_mul_temp<17> multa4_mul_temp<16> 
+ multa4_mul_temp<15> multa4_mul_temp<14> multa4_mul_temp<13> 
+ multa4_mul_temp<12> multa4_mul_temp<11> multa4_mul_temp<10> 
+ multa4_mul_temp<9> multa4_mul_temp<8> multa4_mul_temp<7> multa4_mul_temp<6> 
+ multa4_mul_temp<5> multa4_mul_temp<4> multa4_mul_temp<3> multa4_mul_temp<2> 
+ multa4_mul_temp<1> multa4_mul_temp<0> inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1265
.ENDS

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    nand4hdv5
* View Name:    schematic
************************************************************************

.SUBCKT nand4hdv5 a b c out d inh_ground_gnd inh_power_vdd5
*.PININFO a:I b:I c:I d:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMN1 out a net15 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMN3 net16 c net14 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMN2 net15 b net16 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MM0 net14 d inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(GT_PDW) AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) 
+ NRD=lc/(GT_PDW) NRS=lc/(GT_PDW)
MMP1 out a inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
MMP3 out c inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
MMP2 out b inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
MM1 out d inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    AND4_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT AND4_5VX1 A B C D Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I D:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xna4_1 A B C net7 D inh_ground_gnd inh_power_vdd5 / nand4hdv5 GT_PUL=500.00n 
+ GT_PUW=700.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=700.00n
Xin_1 net7 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_253_1
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_253_1 A<38> A<37> A<36> A<35> A<34> A<33> A<32> 
+ A<31> A<30> A<29> A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> 
+ A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> 
+ A<6> A<5> A<4> A<3> A<2> A<1> A<0> CI Z<38> Z<37> Z<36> Z<35> Z<34> Z<33> 
+ Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> Z<25> Z<24> Z<23> Z<22> Z<21> 
+ Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> 
+ Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<38>:I A<37>:I A<36>:I A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I 
*.PININFO A<30>:I A<29>:I A<28>:I A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I 
*.PININFO A<22>:I A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I 
*.PININFO A<14>:I A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I 
*.PININFO A<5>:I A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I CI:I Z<38>:O Z<37>:O 
*.PININFO Z<36>:O Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O Z<30>:O Z<29>:O 
*.PININFO Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O 
*.PININFO Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O 
*.PININFO Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O 
*.PININFO Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg299 n_3 A<7> n_5 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg298 A<8> n_5 n_7 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg297 n_7 A<9> n_9 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg296 n_9 A<10> n_11 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg295 n_11 A<11> n_13 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg294 n_13 A<12> n_15 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg293 n_15 A<13> n_17 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg300 n_2 A<6> n_3 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg291 n_19 A<15> n_21 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg290 n_21 A<16> n_23 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg289 n_23 A<17> n_25 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg288 n_25 A<18> n_27 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg287 n_27 A<19> n_29 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg286 n_29 A<20> n_31 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg285 n_31 A<21> n_33 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg292 n_17 A<14> n_19 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg283 n_35 A<23> n_37 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg282 n_37 A<24> n_39 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg281 n_39 A<25> n_41 Z<25> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg280 n_41 A<26> n_43 Z<26> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg279 n_43 A<27> n_45 Z<27> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg278 n_45 A<28> n_47 Z<28> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg277 n_47 A<29> n_49 Z<29> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg284 n_33 A<22> n_35 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg275 n_51 A<31> n_53 Z<31> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg274 n_53 A<32> n_55 Z<32> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg273 n_55 A<33> n_57 Z<33> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg272 n_57 A<34> n_59 Z<34> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg271 n_59 A<35> n_61 Z<35> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg270 n_61 A<36> n_63 Z<36> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg276 n_49 A<30> n_51 Z<30> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg269 n_63 A<37> Z<37> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg301 A<5> A<4> n_1 CI n_2 inh_ground_gnd inh_power_vdd5 / AND4_5VX1
Xg302 A<3> A<2> A<1> A<0> n_1 inh_ground_gnd inh_power_vdd5 / AND4_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_841
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_841 A<35> A<34> A<33> A<32> A<31> A<30> A<29> A<28> 
+ A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> A<16> 
+ A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<47> Z<46> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> Z<38> Z<37> 
+ Z<36> Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> Z<25> 
+ Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> 
+ Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I Z<47>:O Z<46>:O Z<45>:O Z<44>:O Z<43>:O Z<42>:O 
*.PININFO Z<41>:O Z<40>:O Z<39>:O Z<38>:O Z<37>:O Z<36>:O Z<35>:O Z<34>:O 
*.PININFO Z<33>:O Z<32>:O Z<31>:O Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O 
*.PININFO Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O 
*.PININFO Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O 
*.PININFO Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O 
*.PININFO Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg6175 n_125 n_60 n_178 n_224 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6106 n_228 n_203 n_304 n_338 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6129 n_204 n_134 n_259 n_304 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6152 n_138 n_152 n_224 n_259 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6237 A<4> A<0> n_73 n_130 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6221 n_126 A<0> n_15 n_151 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5995 n_417 n_386 n_514 n_516 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5991 n_470 n_436 n_518 n_520 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5993 n_437 n_416 n_516 n_518 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5989 n_484 n_469 n_520 n_522 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5987 n_486 n_483 n_522 n_524 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5985 n_482 n_485 n_524 n_526 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5983 n_458 n_481 n_526 n_528 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5981 n_491 n_457 n_528 n_530 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6236 A<34> n_12 n_87 n_131 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6271 A<32> A<31> A<33> n_87 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5945 n_351 n_334 n_564 n_566 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5935 n_128 n_233 n_574 n_576 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5967 n_439 n_473 n_542 n_544 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5943 n_333 n_329 n_566 n_568 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5941 n_328 n_303 n_568 n_570 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5939 n_253 n_302 n_570 n_572 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5937 n_234 n_252 n_572 n_574 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5959 n_447 n_442 n_550 n_552 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5961 n_443 n_429 n_548 n_550 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5963 n_430 n_440 n_546 n_548 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5965 n_438 n_441 n_544 n_546 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5979 n_472 n_490 n_530 n_532 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5977 n_460 n_471 n_532 n_534 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5975 n_498 n_459 n_534 n_536 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5973 n_476 n_497 n_536 n_538 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5971 n_464 n_475 n_538 n_540 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5969 n_463 n_474 n_540 n_542 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5957 n_466 n_446 n_552 n_554 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5955 n_445 n_465 n_554 n_556 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5953 n_444 n_449 n_556 n_558 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5951 n_462 n_448 n_558 n_560 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5949 n_388 n_461 n_560 n_562 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5947 n_352 n_387 n_562 n_564 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6403 n_126 A<6> n_22 n_647 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6164 A<11> A<9> n_151 n_241 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6186 A<14> n_149 A<12> n_209 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6402 n_514 n_417 n_386 Z<15> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6400 n_470 n_436 n_518 Z<17> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6401 n_516 n_437 n_416 Z<16> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6399 n_484 n_469 n_520 Z<18> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6398 n_486 n_483 n_522 Z<19> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6397 n_482 n_485 n_524 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6396 n_458 n_481 n_526 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6395 n_491 n_457 n_528 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6252 n_13 A<25> A<26> n_117 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6377 n_351 n_334 n_564 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6372 n_233 n_128 n_574 Z<45> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6388 n_439 n_473 n_542 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6376 n_333 n_329 n_566 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6375 n_328 n_303 n_568 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6374 n_253 n_302 n_570 Z<43> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6373 n_234 n_252 n_572 Z<44> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6384 n_447 n_442 n_550 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6385 n_443 n_429 n_548 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6386 n_430 n_440 n_546 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6387 n_438 n_441 n_544 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6394 n_472 n_490 n_530 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6393 n_460 n_471 n_532 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6392 n_498 n_459 n_534 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6391 n_476 n_497 n_536 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6390 n_464 n_475 n_538 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6389 n_463 n_474 n_540 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6383 n_466 n_446 n_552 Z<34> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6382 n_445 n_465 n_554 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6381 n_444 n_449 n_556 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6380 n_462 n_448 n_558 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6379 n_388 n_461 n_560 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6378 n_352 n_387 n_562 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6162 n_212 n_43 n_51 n_243 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6111 n_310 n_91 n_50 n_332 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6072 n_377 n_97 n_45 n_398 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6270 A<25> n_41 n_42 n_88 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6231 n_14 n_102 n_57 n_136 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6229 A<31> n_36 n_100 n_137 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6174 n_186 n_36 n_100 n_225 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6184 n_177 n_41 n_42 n_211 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6116 n_287 n_41 n_42 n_325 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6232 n_26 n_105 n_62 n_135 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6080 n_368 n_115 n_54 n_384 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6061 n_400 n_102 n_57 n_415 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6127 n_269 n_105 n_62 n_306 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6128 n_267 n_102 n_57 n_305 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6081 n_370 n_111 n_39 n_383 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6117 n_279 n_111 n_39 n_324 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6182 n_160 n_105 n_62 n_213 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6073 n_396 Z<8> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6056 n_423 Z<9> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6041 n_451 Z<10> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6261 n_74 n_101 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6017 n_488 Z<11> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6210 n_162 n_163 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6000 n_508 Z<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5998 n_511 Z<13> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5996 n_513 Z<14> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6266 n_55 n_93 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6358 A<28> n_13 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6342 A<26> n_26 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6334 A<11> n_30 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6359 A<33> n_12 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6314 n_43 n_44 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6364 A<22> n_9 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6362 A<4> n_10 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6360 A<8> n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6357 A<24> n_14 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6356 A<6> n_15 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6354 A<2> n_16 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6353 A<9> n_17 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6345 A<7> n_23 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6352 A<3> n_18 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6351 A<31> n_19 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6350 A<5> n_20 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6349 A<14> n_21 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6347 A<0> n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6344 A<15> n_24 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6336 A<12> n_29 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6343 A<35> n_25 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6341 A<1> n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6340 A<30> n_28 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6263 n_97 n_98 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6253 n_115 n_116 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6267 n_91 n_92 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6258 n_10 A<0> n_106 n_107 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6255 n_18 n_22 n_113 n_112 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6257 A<2> n_22 n_108 n_109 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6223 n_34 n_30 n_148 n_149 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6259 A<29> A<27> n_105 n_104 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6260 A<27> A<25> n_102 n_103 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6265 A<24> A<23> n_94 n_95 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6262 A<35> n_12 n_100 n_99 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6264 A<20> A<18> n_97 n_96 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6254 A<23> A<21> n_115 n_114 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6256 A<26> A<24> n_111 n_110 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6268 A<15> A<13> n_91 n_90 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6269 n_59 A<0> n_61 n_89 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6185 n_52 n_163 n_53 n_210 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6233 n_59 n_74 n_61 n_134 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6214 n_44 n_149 n_51 n_158 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6183 n_52 n_151 n_53 n_212 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6213 n_98 n_127 n_45 n_159 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6212 n_116 n_129 n_54 n_160 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6173 n_92 n_156 n_50 n_226 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6241 n_73 n_107 n_124 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6292 A<2> A<4> n_65 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6293 A<1> A<3> n_64 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6216 A<12> n_148 n_156 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6240 A<17> n_38 n_127 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6238 A<20> n_40 n_129 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6242 n_74 A<3> n_126 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6291 A<3> A<4> n_66 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6288 A<4> A<5> n_68 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6282 A<5> A<6> n_76 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6284 A<6> A<7> n_72 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6286 A<7> A<8> n_70 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6277 A<8> A<9> n_81 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6283 A<10> A<11> n_75 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6246 A<26> n_104 n_121 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6281 A<21> A<22> n_77 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6280 A<22> A<23> n_78 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6285 A<18> A<19> n_71 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6278 A<19> A<20> n_80 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6218 n_127 n_96 n_154 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6245 A<24> n_103 n_122 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6251 n_85 A<35> n_118 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6272 A<33> A<34> n_86 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6274 n_19 A<33> n_85 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6217 n_129 n_114 n_155 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6177 n_156 n_90 n_222 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6220 n_126 A<5> n_152 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6244 n_109 n_60 n_123 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6290 A<1> A<0> n_74 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6243 n_109 A<4> n_125 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6062 n_103 n_400 n_414 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6176 n_99 n_186 n_223 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6239 n_86 n_87 n_128 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6250 n_85 A<32> n_119 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6082 n_110 n_370 n_382 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6172 A<7> n_138 n_165 n_227 n_228 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6144 A<8> n_164 n_173 n_274 n_275 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6074 n_275 n_227 n_338 n_395 n_396 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6151 A<9> n_172 n_208 n_260 n_261 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6057 n_261 n_274 n_395 n_422 n_423 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6131 A<10> n_207 n_232 n_300 n_301 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6042 n_301 n_260 n_422 n_450 n_451 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6187 n_120 n_56 A<7> n_207 n_208 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6211 A<4> n_101 A<6> n_162 n_161 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6170 n_161 n_89 A<8> n_231 n_232 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6204 n_123 A<5> A<7> n_174 n_175 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6119 n_231 n_175 n_240 n_321 n_322 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6018 n_322 n_300 n_450 n_487 n_488 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6125 A<10> n_218 n_247 n_310 n_309 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6179 n_124 n_133 A<7> n_218 n_219 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6105 n_255 n_241 n_299 n_339 n_340 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6155 n_174 n_647 A<12> n_255 n_256 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6132 n_216 n_219 A<13> n_298 n_299 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6180 A<8> n_132 A<10> n_216 n_217 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6126 n_210 n_217 n_256 n_307 n_308 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6001 n_308 n_321 n_487 n_507 n_508 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5999 n_340 n_307 n_507 n_510 n_511 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6079 n_298 n_309 n_258 n_386 n_385 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5997 n_385 n_339 n_510 n_514 n_513 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6189 n_125 n_60 A<6> n_203 n_204 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6199 n_63 n_55 A<5> n_183 n_184 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6160 n_184 n_130 A<8> n_246 n_247 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6205 n_65 n_58 A<6> n_172 n_173 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6209 A<5> A<0> n_64 n_164 n_165 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6206 A<26> n_0 A<29> n_170 n_171 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6201 n_66 n_49 A<6> n_179 n_180 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6141 n_180 n_183 A<9> n_280 n_281 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6095 A<12> n_280 n_283 n_357 n_358 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6067 A<14> n_343 A<16> n_405 n_406 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6029 n_405 n_360 n_419 n_469 n_470 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6060 n_243 n_344 n_354 n_416 n_417 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6103 A<11> n_246 n_281 n_343 n_344 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6140 A<10> n_179 n_202 n_282 n_283 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6139 A<11> n_201 n_206 n_284 n_285 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6094 n_285 n_282 A<13> n_359 n_360 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6190 n_68 n_48 A<7> n_201 n_202 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6049 n_332 n_358 n_406 n_436 n_437 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6020 n_418 A<18> n_428 n_483 n_484 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6059 A<15> n_357 A<17> n_418 n_419 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6019 n_427 n_366 n_421 n_485 n_486 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6054 A<16> n_359 n_362 n_427 n_428 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6137 n_192 n_205 A<12> n_288 n_289 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6093 n_289 n_284 A<14> n_361 n_362 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6188 n_76 n_47 A<8> n_205 n_206 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6058 A<17> n_361 A<19> n_420 n_421 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6136 n_196 n_191 A<13> n_290 n_291 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6091 A<15> n_288 n_291 n_365 n_366 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6195 n_72 n_33 A<9> n_191 n_192 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6021 n_420 n_365 n_413 n_481 n_482 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6146 n_198 n_195 A<14> n_270 n_271 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6193 n_70 n_32 A<10> n_195 n_196 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6052 A<19> n_376 A<21> n_431 n_432 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6016 n_431 n_367 n_410 n_490 n_491 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6085 n_271 n_290 A<16> n_376 n_377 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6135 n_200 n_197 A<15> n_292 n_293 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6192 n_81 n_31 A<11> n_197 n_198 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6102 A<17> n_270 n_293 n_345 n_346 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6036 n_398 n_346 n_432 n_457 n_458 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6065 A<20> n_345 A<22> n_409 n_410 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6090 A<18> n_292 n_297 n_368 n_367 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6028 n_409 n_381 n_402 n_471 n_472 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6083 A<19> n_296 n_273 n_380 n_381 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6133 n_169 n_199 A<16> n_296 n_297 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6191 n_79 n_35 A<12> n_199 n_200 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6145 n_209 n_168 A<17> n_272 n_273 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6207 n_75 n_1 A<13> n_168 n_169 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6198 n_121 n_88 A<32> n_186 n_185 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6200 n_67 n_7 A<17> n_181 n_182 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6227 A<29> n_13 A<31> n_141 n_142 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6120 A<34> n_214 n_185 n_319 n_320 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6099 n_319 n_249 n_223 n_351 n_352 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6197 n_78 n_2 A<25> n_187 n_188 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6149 n_187 n_95 A<31> n_264 n_265 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6167 A<30> n_94 n_170 n_237 n_238 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6122 n_215 n_237 n_220 n_315 n_316 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6181 n_117 A<24> n_136 n_214 n_215 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6043 n_408 n_221 n_355 n_448 n_449 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6066 n_264 n_238 n_372 n_407 n_408 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6178 A<32> n_122 A<34> n_220 n_221 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6045 n_393 n_373 n_356 n_444 n_445 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6096 n_294 n_265 n_25 n_355 n_356 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6087 n_313 n_171 A<33> n_372 n_373 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6123 A<28> n_229 A<30> n_313 n_314 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6032 n_411 n_295 n_394 n_465 n_466 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6134 n_213 n_188 A<32> n_294 n_295 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6124 n_211 n_230 A<31> n_311 n_312 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6075 n_311 n_314 A<34> n_393 n_394 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6171 n_77 n_5 A<24> n_229 n_230 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6168 n_71 n_3 A<21> n_235 n_236 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6147 n_236 n_159 A<24> n_269 n_268 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6203 n_80 n_6 A<22> n_177 n_176 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6076 n_325 n_318 A<31> n_391 n_392 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6121 n_176 n_235 A<25> n_317 n_318 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6148 n_190 n_166 A<22> n_267 n_266 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6138 n_154 n_189 A<23> n_287 n_286 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6196 n_82 n_4 A<19> n_189 n_190 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6142 n_167 n_181 A<21> n_279 n_278 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6208 n_83 n_46 A<18> n_166 n_167 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6150 n_69 n_153 A<16> n_262 n_263 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6104 n_182 n_262 A<20> n_341 n_342 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6033 n_383 n_404 n_414 n_463 n_464 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6068 A<23> n_341 n_278 n_403 n_404 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6078 n_137 n_320 n_315 n_387 n_388 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6034 n_118 n_407 n_316 n_461 n_462 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6169 n_25 n_139 n_119 n_233 n_234 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6114 n_25 n_245 n_250 n_328 n_329 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6224 A<29> A<28> A<30> n_146 n_147 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6130 n_194 A<33> n_244 n_302 n_303 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6161 n_147 A<32> n_141 n_244 n_245 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6194 A<31> n_28 n_146 n_193 n_194 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6157 A<34> n_193 n_140 n_252 n_253 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6228 n_19 A<30> A<32> n_139 n_140 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6225 A<28> A<26> A<27> n_144 n_145 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6110 n_251 n_248 n_225 n_333 n_334 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6158 n_142 n_144 A<34> n_250 n_251 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6159 n_145 A<30> n_135 n_248 n_249 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6101 n_306 n_242 A<32> n_347 n_348 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6046 n_391 n_379 n_348 n_442 n_443 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6064 n_378 n_239 A<33> n_411 n_412 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6044 n_347 n_312 n_412 n_446 n_447 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6084 n_317 n_155 A<30> n_378 n_379 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6100 A<20> n_272 n_277 n_349 n_350 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6010 n_433 n_349 n_426 n_497 n_498 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6035 n_384 n_350 n_434 n_459 n_460 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6051 A<22> n_380 A<24> n_433 n_434 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6026 n_425 n_399 n_382 n_475 n_476 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6055 n_369 A<23> A<25> n_425 n_426 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6143 n_222 n_158 A<18> n_276 n_277 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6089 A<21> n_276 n_327 n_370 n_369 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6115 A<19> n_226 n_263 n_326 n_327 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6071 A<22> n_326 n_342 n_400 n_399 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6027 n_415 n_403 n_390 n_473 n_474 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6053 n_363 n_331 n_392 n_429 n_430 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6092 A<30> n_268 n_305 n_363 n_364 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6047 n_374 n_337 n_364 n_440 n_441 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6086 n_324 n_286 A<29> n_374 n_375 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6048 n_389 n_330 n_375 n_438 n_439 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6077 A<28> n_266 n_336 n_389 n_390 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6165 A<11> A<9> n_162 n_240 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6153 A<14> n_212 A<12> n_258 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6097 A<15> A<13> n_310 n_354 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6063 A<20> n_377 A<18> n_413 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6069 A<23> A<21> n_368 n_402 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5932 n_578 n_86 A<35> Z<46> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6163 A<28> A<26> n_177 n_242 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6107 A<28> A<26> n_287 n_337 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6166 A<29> A<27> n_160 n_239 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6112 A<29> A<27> n_269 n_331 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6113 A<27> A<25> n_267 n_330 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6108 A<26> A<24> n_279 n_336 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6247 n_112 A<5> n_120 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6294 A<2> A<3> n_63 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6295 A<1> A<2> n_73 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6279 A<9> A<10> n_79 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6289 A<14> A<15> n_67 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6276 A<16> A<17> n_82 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6275 A<15> A<16> n_83 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6287 A<13> A<14> n_69 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg5933 n_131 n_576 n_578 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6324 n_13 n_26 n_41 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6321 A<11> A<10> n_34 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6333 A<35> n_12 n_36 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6317 n_21 n_29 n_43 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6330 A<17> A<16> n_38 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6326 A<26> A<24> n_39 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6325 A<20> A<19> n_40 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6320 A<28> A<26> n_42 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6316 A<20> A<18> n_45 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6312 A<14> A<12> n_51 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6313 A<15> A<13> n_50 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6308 A<11> A<9> n_53 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6307 A<23> A<21> n_54 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6297 A<5> A<3> n_61 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6302 A<27> A<25> n_57 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6296 A<29> A<27> n_62 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6332 n_16 A<0> n_37 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6319 n_17 n_11 n_35 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6331 n_11 n_23 n_31 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6329 n_23 n_15 n_32 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6309 n_24 n_21 n_46 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6219 n_148 n_29 n_153 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6322 n_15 n_20 n_33 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6306 n_20 n_10 n_47 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6310 A<11> A<9> n_52 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6304 n_10 n_18 n_48 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6303 n_10 n_16 n_56 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6300 n_18 n_16 n_49 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6298 n_27 n_22 n_60 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6301 n_18 n_27 n_58 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6299 A<5> A<3> n_59 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6371 A<23> n_9 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6369 A<21> n_9 n_2 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6370 A<10> n_17 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg2 A<13> n_21 n_7 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6367 A<16> n_24 n_4 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6368 A<17> n_38 n_3 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6366 A<20> n_40 n_5 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6305 A<2> A<1> n_55 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg6365 A<19> A<18> n_6 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg6202 n_37 A<3> n_157 n_178 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg6235 n_108 n_60 n_37 n_132 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg6215 n_143 n_74 n_113 n_93 n_157 inh_ground_gnd inh_power_vdd5 / AN22_5VX1
Xg6226 n_55 A<0> n_37 A<3> n_143 inh_ground_gnd inh_power_vdd5 / ON211_5VX1
Xg6230 n_37 n_56 n_106 n_138 inh_ground_gnd inh_power_vdd5 / NO3I2_5VX1
Xg6234 n_60 n_58 n_113 n_133 inh_ground_gnd inh_power_vdd5 / NO3I2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa2_1
* View Name:    schematic
************************************************************************

.SUBCKT multa2_1 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<38> Out1<37> Out1<36> 
+ Out1<35> Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> 
+ Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> 
+ Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> 
+ Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> 
+ Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I Out1<38>:O 
*.PININFO Out1<37>:O Out1<36>:O Out1<35>:O Out1<34>:O Out1<33>:O Out1<32>:O 
*.PININFO Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O 
*.PININFO Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O 
*.PININFO Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O 
*.PININFO Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O 
*.PININFO Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O 
*.PININFO Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xinc_add_16_39_4 UNCONNECTED_HIER_Z151 multa2_mul_temp<46> multa2_mul_temp<45> 
+ multa2_mul_temp<44> multa2_mul_temp<43> multa2_mul_temp<42> 
+ multa2_mul_temp<41> multa2_mul_temp<40> multa2_mul_temp<39> 
+ multa2_mul_temp<38> multa2_mul_temp<37> multa2_mul_temp<36> 
+ multa2_mul_temp<35> multa2_mul_temp<34> multa2_mul_temp<33> 
+ multa2_mul_temp<32> multa2_mul_temp<31> multa2_mul_temp<30> 
+ multa2_mul_temp<29> multa2_mul_temp<28> multa2_mul_temp<27> 
+ multa2_mul_temp<26> multa2_mul_temp<25> multa2_mul_temp<24> 
+ multa2_mul_temp<23> multa2_mul_temp<22> multa2_mul_temp<21> 
+ multa2_mul_temp<20> multa2_mul_temp<19> multa2_mul_temp<18> 
+ multa2_mul_temp<17> multa2_mul_temp<16> multa2_mul_temp<15> 
+ multa2_mul_temp<14> multa2_mul_temp<13> multa2_mul_temp<12> 
+ multa2_mul_temp<11> multa2_mul_temp<10> multa2_mul_temp<9> 
+ multa2_mul_temp<8> n_43 Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> 
+ Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> 
+ Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> n_20 n_31 n_42 n_53 n_64 n_75 inh_ground_gnd 
+ inh_power_vdd5 / increment_unsigned_253_1
Xmul_14_32 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa2_mul_temp<47> multa2_mul_temp<46> multa2_mul_temp<45> 
+ multa2_mul_temp<44> multa2_mul_temp<43> multa2_mul_temp<42> 
+ multa2_mul_temp<41> multa2_mul_temp<40> multa2_mul_temp<39> 
+ multa2_mul_temp<38> multa2_mul_temp<37> multa2_mul_temp<36> 
+ multa2_mul_temp<35> multa2_mul_temp<34> multa2_mul_temp<33> 
+ multa2_mul_temp<32> multa2_mul_temp<31> multa2_mul_temp<30> 
+ multa2_mul_temp<29> multa2_mul_temp<28> multa2_mul_temp<27> 
+ multa2_mul_temp<26> multa2_mul_temp<25> multa2_mul_temp<24> 
+ multa2_mul_temp<23> multa2_mul_temp<22> multa2_mul_temp<21> 
+ multa2_mul_temp<20> multa2_mul_temp<19> multa2_mul_temp<18> 
+ multa2_mul_temp<17> multa2_mul_temp<16> multa2_mul_temp<15> 
+ multa2_mul_temp<14> multa2_mul_temp<13> multa2_mul_temp<12> 
+ multa2_mul_temp<11> multa2_mul_temp<10> multa2_mul_temp<9> 
+ multa2_mul_temp<8> multa2_mul_temp<7> multa2_mul_temp<6> multa2_mul_temp<5> 
+ multa2_mul_temp<4> multa2_mul_temp<3> multa2_mul_temp<2> multa2_mul_temp<1> 
+ multa2_mul_temp<0> inh_ground_gnd inh_power_vdd5 / mult_signed_const_841
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    csa_tree_add_67_33_group_337_338
* View Name:    schematic
************************************************************************

.SUBCKT csa_tree_add_67_33_group_337_338 in_0<32> in_0<31> in_0<30> in_0<29> 
+ in_0<28> in_0<27> in_0<26> in_0<25> in_0<24> in_0<23> in_0<22> in_0<21> 
+ in_0<20> in_0<19> in_0<18> in_0<17> in_0<16> in_0<15> in_0<14> in_0<13> 
+ in_0<12> in_0<11> in_0<10> in_0<9> in_0<8> in_0<7> in_0<6> in_0<5> in_0<4> 
+ in_0<3> in_0<2> in_0<1> in_0<0> in_1 in_2<32> in_2<31> in_2<30> in_2<29> 
+ in_2<28> in_2<27> in_2<26> in_2<25> in_2<24> in_2<23> in_2<22> in_2<21> 
+ in_2<20> in_2<19> in_2<18> in_2<17> in_2<16> in_2<15> in_2<14> in_2<13> 
+ in_2<12> in_2<11> in_2<10> in_2<9> in_2<8> in_2<7> in_2<6> in_2<5> in_2<4> 
+ in_2<3> in_2<2> in_2<1> in_2<0> in_3 out_0<32> out_0<31> out_0<30> out_0<29> 
+ out_0<28> out_0<27> out_0<26> out_0<25> out_0<24> out_0<23> out_0<22> 
+ out_0<21> out_0<20> out_0<19> out_0<18> out_0<17> out_0<16> out_0<15> 
+ out_0<14> out_0<13> out_0<12> out_0<11> out_0<10> out_0<9> out_0<8> out_0<7> 
+ out_0<6> out_0<5> out_0<4> out_0<3> out_0<2> out_0<1> out_0<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO in_0<32>:I in_0<31>:I in_0<30>:I in_0<29>:I in_0<28>:I in_0<27>:I 
*.PININFO in_0<26>:I in_0<25>:I in_0<24>:I in_0<23>:I in_0<22>:I in_0<21>:I 
*.PININFO in_0<20>:I in_0<19>:I in_0<18>:I in_0<17>:I in_0<16>:I in_0<15>:I 
*.PININFO in_0<14>:I in_0<13>:I in_0<12>:I in_0<11>:I in_0<10>:I in_0<9>:I 
*.PININFO in_0<8>:I in_0<7>:I in_0<6>:I in_0<5>:I in_0<4>:I in_0<3>:I 
*.PININFO in_0<2>:I in_0<1>:I in_0<0>:I in_1:I in_2<32>:I in_2<31>:I 
*.PININFO in_2<30>:I in_2<29>:I in_2<28>:I in_2<27>:I in_2<26>:I in_2<25>:I 
*.PININFO in_2<24>:I in_2<23>:I in_2<22>:I in_2<21>:I in_2<20>:I in_2<19>:I 
*.PININFO in_2<18>:I in_2<17>:I in_2<16>:I in_2<15>:I in_2<14>:I in_2<13>:I 
*.PININFO in_2<12>:I in_2<11>:I in_2<10>:I in_2<9>:I in_2<8>:I in_2<7>:I 
*.PININFO in_2<6>:I in_2<5>:I in_2<4>:I in_2<3>:I in_2<2>:I in_2<1>:I 
*.PININFO in_2<0>:I in_3:I out_0<32>:O out_0<31>:O out_0<30>:O out_0<29>:O 
*.PININFO out_0<28>:O out_0<27>:O out_0<26>:O out_0<25>:O out_0<24>:O 
*.PININFO out_0<23>:O out_0<22>:O out_0<21>:O out_0<20>:O out_0<19>:O 
*.PININFO out_0<18>:O out_0<17>:O out_0<16>:O out_0<15>:O out_0<14>:O 
*.PININFO out_0<13>:O out_0<12>:O out_0<11>:O out_0<10>:O out_0<9>:O 
*.PININFO out_0<8>:O out_0<7>:O out_0<6>:O out_0<5>:O out_0<4>:O out_0<3>:O 
*.PININFO out_0<2>:O out_0<1>:O out_0<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg747 n_192 n_125 n_158 out_0<30> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg106 in_2<30> in_0<30> n_125 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg772 n_97 n_131 n_167 n_168 FE_PHN464_IIR_out3_1__5_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg771 n_98 n_132 n_168 n_169 out_0<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg770 n_99 n_133 n_169 n_170 FE_PHN428_IIR_out3_1__7_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg769 n_101 n_134 n_170 n_171 out_0<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg768 n_102 n_135 n_171 n_172 out_0<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg767 n_103 n_136 n_172 n_173 out_0<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg766 n_104 n_137 n_173 n_174 out_0<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg765 n_105 n_138 n_174 n_175 out_0<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg764 n_106 n_139 n_175 n_176 out_0<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg763 n_107 n_140 n_176 n_177 FE_PHN411_IIR_out3_1__14_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg762 n_108 n_142 n_177 n_178 FE_PHN472_IIR_out3_1__15_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg761 n_109 n_143 n_178 n_179 FE_PHN465_IIR_out3_1__16_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg760 n_110 n_144 n_179 n_180 out_0<17> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg759 n_112 n_145 n_180 n_181 FE_PHN496_IIR_out3_1__18_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg773 n_96 n_129 n_166 n_167 out_0<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg774 n_95 n_128 n_165 n_166 out_0<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg775 n_94 n_127 n_164 n_165 out_0<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg776 n_163 n_126 n_93 n_164 out_0<1> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg777 in_2<0> in_1 n_92 n_163 out_0<0> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg758 n_113 n_146 n_181 n_182 out_0<19> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg757 n_114 n_147 n_182 n_183 out_0<20> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg756 n_115 n_148 n_183 n_184 out_0<21> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg755 n_116 n_149 n_184 n_185 out_0<22> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg754 n_117 n_150 n_185 n_186 out_0<23> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg753 n_118 n_151 n_186 n_187 out_0<24> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg752 n_119 n_153 n_187 n_188 out_0<25> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg751 n_120 n_154 n_188 n_189 out_0<26> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg750 n_121 n_155 n_189 n_190 out_0<27> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg749 n_123 n_156 n_190 n_191 out_0<28> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg748 n_124 n_157 n_191 n_192 out_0<29> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg136 in_2<4> in_0<4> n_131 n_96 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg137 in_2<5> in_0<5> n_132 n_97 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg138 in_2<6> in_0<6> n_133 n_98 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg139 in_2<7> in_0<7> n_134 n_99 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg140 in_2<8> in_0<8> n_135 n_101 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg141 in_2<9> in_0<9> n_136 n_102 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg113 in_2<10> in_0<10> n_137 n_103 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg114 in_2<11> in_0<11> n_138 n_104 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg115 in_2<12> in_0<12> n_139 n_105 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg116 in_2<13> in_0<13> n_140 n_106 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg117 in_2<14> in_0<14> n_142 n_107 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg118 in_2<15> in_0<15> n_143 n_108 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg119 in_2<16> in_0<16> n_144 n_109 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg120 in_2<17> in_0<17> n_145 n_110 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg121 in_2<18> in_0<18> n_146 n_112 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg135 in_2<3> in_0<3> n_129 n_95 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg134 in_2<2> in_0<2> n_128 n_94 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg123 in_2<1> in_0<1> n_127 n_93 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg112 in_3 in_0<0> n_126 n_92 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg122 in_2<19> in_0<19> n_147 n_113 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg124 in_2<20> in_0<20> n_148 n_114 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg125 in_2<21> in_0<21> n_149 n_115 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg126 in_2<22> in_0<22> n_150 n_116 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg127 in_2<23> in_0<23> n_151 n_117 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg128 in_2<24> in_0<24> n_153 n_118 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg129 in_2<25> in_0<25> n_154 n_119 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg130 in_2<26> in_0<26> n_155 n_120 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg131 in_2<27> in_0<27> n_156 n_121 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg132 in_2<28> in_0<28> n_157 n_123 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg133 in_2<29> in_0<29> n_158 n_124 inh_ground_gnd inh_power_vdd5 / HA_5VX1
XFE_PHC464_IIR_out3_1__5_ FE_PHN464_IIR_out3_1__5_ out_0<5> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC428_IIR_out3_1__7_ FE_PHN428_IIR_out3_1__7_ out_0<7> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC411_IIR_out3_1__14_ FE_PHN411_IIR_out3_1__14_ out_0<14> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC472_IIR_out3_1__15_ FE_PHN472_IIR_out3_1__15_ out_0<15> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC465_IIR_out3_1__16_ FE_PHN465_IIR_out3_1__16_ out_0<16> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC496_IIR_out3_1__18_ FE_PHN496_IIR_out3_1__18_ out_0<18> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    suma2_1
* View Name:    schematic
************************************************************************

.SUBCKT suma2_1 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<38> In2<37> In2<36> In2<35> In2<34> In2<33> In2<32> In2<31> 
+ In2<30> In2<29> In2<28> In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> 
+ In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> 
+ In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> 
+ In2<2> In2<1> In2<0> Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> 
+ Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<38>:I In2<37>:I 
*.PININFO In2<36>:I In2<35>:I In2<34>:I In2<33>:I In2<32>:I In2<31>:I 
*.PININFO In2<30>:I In2<29>:I In2<28>:I In2<27>:I In2<26>:I In2<25>:I 
*.PININFO In2<24>:I In2<23>:I In2<22>:I In2<21>:I In2<20>:I In2<19>:I 
*.PININFO In2<18>:I In2<17>:I In2<16>:I In2<15>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I Out1<32>:O 
*.PININFO Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O 
*.PININFO Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O 
*.PININFO Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O 
*.PININFO Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O 
*.PININFO Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O 
*.PININFO Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xcsa_tree_add_67_33_groupi UNCONNECTED_HIER_Z158 UNCONNECTED_HIER_Z157 In1<34> 
+ In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> In1<27> In1<26> In1<25> 
+ In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> 
+ In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> 
+ In1<5> In1<4> In1<3> UNCONNECTED_HIER_Z160 UNCONNECTED_HIER_Z159 In2<37> 
+ In2<36> In2<35> In2<34> In2<33> In2<32> In2<31> In2<30> In2<29> In2<28> 
+ In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> 
+ In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> 
+ In2<9> In2<8> In2<7> In2<6> UNCONNECTED17 UNCONNECTED16 Out1<30> Out1<29> 
+ Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> 
+ Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> 
+ Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> 
+ Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5 / 
+ csa_tree_add_67_33_group_337_338
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_1756_1
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_1756_1 A<32> A<31> A<30> A<29> A<28> A<27> A<26> A<25> 
+ A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> 
+ A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> B<32> 
+ B<31> B<30> B<29> B<28> B<27> B<26> B<25> B<24> B<23> B<22> B<21> B<20> 
+ B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> B<8> B<7> 
+ B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> 
+ Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> 
+ Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I A<27>:I A<26>:I A<25>:I 
*.PININFO A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I 
*.PININFO A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I 
*.PININFO A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I 
*.PININFO B<32>:I B<31>:I B<30>:I B<29>:I B<28>:I B<27>:I B<26>:I B<25>:I 
*.PININFO B<24>:I B<23>:I B<22>:I B<21>:I B<20>:I B<19>:I B<18>:I B<17>:I 
*.PININFO B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I B<9>:I 
*.PININFO B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I B<0>:I 
*.PININFO Z<32>:O Z<31>:O Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O Z<25>:O 
*.PININFO Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O 
*.PININFO Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O 
*.PININFO Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg662 B<13> A<13> n_15 n_17 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg661 FE_PHN236_Delay31_out1_9_ FE_PHN232_Delay2_3_out1_14_ n_17 n_19 Z<14> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg659 FE_PHN213_Delay31_out1_11_ A<16> n_21 n_23 Z<16> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg660 FE_PHN218_Delay31_out1_10_ FE_PHN214_Delay2_3_out1_15_ n_19 n_21 Z<15> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg667 B<8> FE_PHN235_Delay2_3_out1_8_ n_5 n_7 Z<8> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg668 FE_PHN287_Delay31_out1_2_ FE_PHN250_Delay2_3_out1_7_ n_3 n_5 Z<7> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg669 FE_PHN289_Delay31_out1_1_ FE_PHN281_Delay2_3_out1_6_ n_1 n_3 Z<6> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg665 B<10> FE_PHN228_Delay2_3_out1_10_ n_9 n_11 Z<10> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg666 B<9> FE_PHN307_Delay2_3_out1_9_ n_7 n_9 Z<9> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg663 FE_PHN224_Delay31_out1_7_ FE_PHN248_Delay2_3_out1_12_ n_13 n_15 Z<12> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg664 B<11> FE_PHN221_Delay2_3_out1_11_ n_11 n_13 Z<11> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg657 FE_PHN97_Delay31_out1_13_ A<18> n_25 n_27 Z<18> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg658 FE_PHN153_Delay31_out1_12_ A<17> n_23 n_25 Z<17> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg655 FE_PHN93_Delay31_out1_15_ A<20> n_29 n_31 Z<20> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg656 FE_PHN89_Delay31_out1_14_ A<19> n_27 n_29 Z<19> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg654 FE_PHN107_Delay31_out1_16_ FE_PHN114_Delay2_3_out1_21_ n_31 n_33 Z<21> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg653 FE_PHN90_Delay31_out1_17_ FE_PHN95_Delay2_3_out1_22_ n_33 n_35 Z<22> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg652 FE_PHN94_Delay31_out1_18_ FE_PHN92_Delay2_3_out1_23_ n_35 n_37 Z<23> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg651 FE_PHN85_Delay31_out1_19_ FE_PHN84_Delay2_3_out1_24_ n_37 n_39 Z<24> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg650 FE_PHN98_Delay31_out1_20_ FE_PHN96_Delay2_3_out1_25_ n_39 n_41 Z<25> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg647 B<28> A<28> n_45 n_47 Z<28> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg646 B<29> A<29> n_47 n_49 Z<29> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg648 FE_PHN1436_Delay31_out1_22_ FE_PHN1439_Delay2_3_out1_27_ n_43 n_45 Z<27> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg649 FE_PHN1404_Delay31_out1_21_ A<26> n_41 n_43 Z<26> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
XFE_PHC289_Delay31_out1_1_ B<6> FE_PHN289_Delay31_out1_1_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC307_Delay2_3_out1_9_ A<9> FE_PHN307_Delay2_3_out1_9_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1436_Delay31_out1_22_ B<27> FE_PHN1436_Delay31_out1_22_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1439_Delay2_3_out1_27_ A<27> FE_PHN1439_Delay2_3_out1_27_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1404_Delay31_out1_21_ B<26> FE_PHN1404_Delay31_out1_21_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
Xg645 n_49 A<30> B<30> Z<30> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
XFE_PHC232_Delay2_3_out1_14_ A<14> FE_PHN232_Delay2_3_out1_14_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC236_Delay31_out1_9_ B<14> FE_PHN236_Delay31_out1_9_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC214_Delay2_3_out1_15_ A<15> FE_PHN214_Delay2_3_out1_15_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC218_Delay31_out1_10_ B<15> FE_PHN218_Delay31_out1_10_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC213_Delay31_out1_11_ B<16> FE_PHN213_Delay31_out1_11_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC250_Delay2_3_out1_7_ A<7> FE_PHN250_Delay2_3_out1_7_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC287_Delay31_out1_2_ B<7> FE_PHN287_Delay31_out1_2_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC235_Delay2_3_out1_8_ A<8> FE_PHN235_Delay2_3_out1_8_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC281_Delay2_3_out1_6_ A<6> FE_PHN281_Delay2_3_out1_6_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC208_Delay2_3_out1_5_ A<5> FE_PHN208_Delay2_3_out1_5_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC217_Delay31_out1_0_ B<5> FE_PHN217_Delay31_out1_0_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC228_Delay2_3_out1_10_ A<10> FE_PHN228_Delay2_3_out1_10_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC224_Delay31_out1_7_ B<12> FE_PHN224_Delay31_out1_7_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC248_Delay2_3_out1_12_ A<12> FE_PHN248_Delay2_3_out1_12_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC221_Delay2_3_out1_11_ A<11> FE_PHN221_Delay2_3_out1_11_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC153_Delay31_out1_12_ B<17> FE_PHN153_Delay31_out1_12_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC97_Delay31_out1_13_ B<18> FE_PHN97_Delay31_out1_13_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC89_Delay31_out1_14_ B<19> FE_PHN89_Delay31_out1_14_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC93_Delay31_out1_15_ B<20> FE_PHN93_Delay31_out1_15_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC107_Delay31_out1_16_ B<21> FE_PHN107_Delay31_out1_16_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC114_Delay2_3_out1_21_ A<21> FE_PHN114_Delay2_3_out1_21_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC90_Delay31_out1_17_ B<22> FE_PHN90_Delay31_out1_17_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC95_Delay2_3_out1_22_ A<22> FE_PHN95_Delay2_3_out1_22_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC92_Delay2_3_out1_23_ A<23> FE_PHN92_Delay2_3_out1_23_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC94_Delay31_out1_18_ B<23> FE_PHN94_Delay31_out1_18_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC84_Delay2_3_out1_24_ A<24> FE_PHN84_Delay2_3_out1_24_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC85_Delay31_out1_19_ B<24> FE_PHN85_Delay31_out1_19_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC96_Delay2_3_out1_25_ A<25> FE_PHN96_Delay2_3_out1_25_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC98_Delay31_out1_20_ B<25> FE_PHN98_Delay31_out1_20_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
Xg670 FE_PHN217_Delay31_out1_0_ FE_PHN208_Delay2_3_out1_5_ n_1 Z<5> 
+ inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumd_1
* View Name:    schematic
************************************************************************

.SUBCKT sumd_1 In1<32> In1<31> In1<30> In1<29> In1<28> In1<27> In1<26> In1<25> 
+ In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> 
+ In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> 
+ In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> In2<27> In2<26> In2<25> In2<24> 
+ In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<33> Out1<32> Out1<31> Out1<30> 
+ Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> 
+ Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> 
+ Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> 
+ Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<32>:I In1<31>:I In1<30>:I In1<29>:I In1<28>:I In1<27>:I 
*.PININFO In1<26>:I In1<25>:I In1<24>:I In1<23>:I In1<22>:I In1<21>:I 
*.PININFO In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I 
*.PININFO In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I 
*.PININFO In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I 
*.PININFO In1<0>:I In2<27>:I In2<26>:I In2<25>:I In2<24>:I In2<23>:I In2<22>:I 
*.PININFO In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<33>:O Out1<32>:O Out1<31>:O Out1<30>:O 
*.PININFO Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O Out1<25>:O Out1<24>:O 
*.PININFO Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_49_22 UNCONNECTED_HIER_Z189 UNCONNECTED_HIER_Z188 In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> UNCONNECTED_HIER_Z187 
+ UNCONNECTED_HIER_Z186 UNCONNECTED_HIER_Z185 UNCONNECTED_HIER_Z184 
+ UNCONNECTED_HIER_Z183 UNCONNECTED_HIER_Z196 UNCONNECTED_HIER_Z195 In2<25> 
+ In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> 
+ In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> UNCONNECTED_HIER_Z194 
+ UNCONNECTED_HIER_Z193 UNCONNECTED_HIER_Z192 UNCONNECTED_HIER_Z191 
+ UNCONNECTED_HIER_Z190 n_59 n_60 Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> 
+ Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> UNCONNECTED22 UNCONNECTED21 
+ UNCONNECTED20 UNCONNECTED19 UNCONNECTED18 inh_ground_gnd inh_power_vdd5 / 
+ add_unsigned_1756_1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    csa_tree_add_36_34_group_317_318
* View Name:    schematic
************************************************************************

.SUBCKT csa_tree_add_36_34_group_317_318 in_0<38> in_0<37> in_0<36> in_0<35> 
+ in_0<34> in_0<33> in_0<32> in_0<31> in_0<30> in_0<29> in_0<28> in_0<27> 
+ in_0<26> in_0<25> in_0<24> in_0<23> in_0<22> in_0<21> in_0<20> in_0<19> 
+ in_0<18> in_0<17> in_0<16> in_0<15> in_0<14> in_0<13> in_0<12> in_0<11> 
+ in_0<10> in_0<9> in_0<8> in_0<7> in_0<6> in_0<5> in_0<4> in_0<3> in_0<2> 
+ in_0<1> in_0<0> in_1<38> in_1<37> in_1<36> in_1<35> in_1<34> in_1<33> 
+ in_1<32> in_1<31> in_1<30> in_1<29> in_1<28> in_1<27> in_1<26> in_1<25> 
+ in_1<24> in_1<23> in_1<22> in_1<21> in_1<20> in_1<19> in_1<18> in_1<17> 
+ in_1<16> in_1<15> in_1<14> in_1<13> in_1<12> in_1<11> in_1<10> in_1<9> 
+ in_1<8> in_1<7> in_1<6> in_1<5> in_1<4> in_1<3> in_1<2> in_1<1> in_1<0> in_2 
+ out_0<36> out_0<35> out_0<34> out_0<33> out_0<32> out_0<31> out_0<30> 
+ out_0<29> out_0<28> out_0<27> out_0<26> out_0<25> out_0<24> out_0<23> 
+ out_0<22> out_0<21> out_0<20> out_0<19> out_0<18> out_0<17> out_0<16> 
+ out_0<15> out_0<14> out_0<13> out_0<12> out_0<11> out_0<10> out_0<9> 
+ out_0<8> out_0<7> out_0<6> out_0<5> out_0<4> out_0<3> out_0<2> out_0<1> 
+ out_0<0> inh_ground_gnd inh_power_vdd5
*.PININFO in_0<38>:I in_0<37>:I in_0<36>:I in_0<35>:I in_0<34>:I in_0<33>:I 
*.PININFO in_0<32>:I in_0<31>:I in_0<30>:I in_0<29>:I in_0<28>:I in_0<27>:I 
*.PININFO in_0<26>:I in_0<25>:I in_0<24>:I in_0<23>:I in_0<22>:I in_0<21>:I 
*.PININFO in_0<20>:I in_0<19>:I in_0<18>:I in_0<17>:I in_0<16>:I in_0<15>:I 
*.PININFO in_0<14>:I in_0<13>:I in_0<12>:I in_0<11>:I in_0<10>:I in_0<9>:I 
*.PININFO in_0<8>:I in_0<7>:I in_0<6>:I in_0<5>:I in_0<4>:I in_0<3>:I 
*.PININFO in_0<2>:I in_0<1>:I in_0<0>:I in_1<38>:I in_1<37>:I in_1<36>:I 
*.PININFO in_1<35>:I in_1<34>:I in_1<33>:I in_1<32>:I in_1<31>:I in_1<30>:I 
*.PININFO in_1<29>:I in_1<28>:I in_1<27>:I in_1<26>:I in_1<25>:I in_1<24>:I 
*.PININFO in_1<23>:I in_1<22>:I in_1<21>:I in_1<20>:I in_1<19>:I in_1<18>:I 
*.PININFO in_1<17>:I in_1<16>:I in_1<15>:I in_1<14>:I in_1<13>:I in_1<12>:I 
*.PININFO in_1<11>:I in_1<10>:I in_1<9>:I in_1<8>:I in_1<7>:I in_1<6>:I 
*.PININFO in_1<5>:I in_1<4>:I in_1<3>:I in_1<2>:I in_1<1>:I in_1<0>:I in_2:I 
*.PININFO out_0<36>:O out_0<35>:O out_0<34>:O out_0<33>:O out_0<32>:O 
*.PININFO out_0<31>:O out_0<30>:O out_0<29>:O out_0<28>:O out_0<27>:O 
*.PININFO out_0<26>:O out_0<25>:O out_0<24>:O out_0<23>:O out_0<22>:O 
*.PININFO out_0<21>:O out_0<20>:O out_0<19>:O out_0<18>:O out_0<17>:O 
*.PININFO out_0<16>:O out_0<15>:O out_0<14>:O out_0<13>:O out_0<12>:O 
*.PININFO out_0<11>:O out_0<10>:O out_0<9>:O out_0<8>:O out_0<7>:O out_0<6>:O 
*.PININFO out_0<5>:O out_0<4>:O out_0<3>:O out_0<2>:O out_0<1>:O out_0<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg840 FE_PHN205_Delay2_2_out1_9_ FE_PHN203_Delay2_3_out1_0_ n_115 n_116 
+ out_0<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg839 FE_PHN198_Delay2_2_out1_10_ FE_PHN190_Delay2_3_out1_1_ n_116 n_117 
+ out_0<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg838 FE_PHN195_Delay2_2_out1_11_ FE_PHN183_Delay2_3_out1_2_ n_117 n_118 
+ out_0<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg837 FE_PHN147_Delay2_2_out1_12_ FE_PHN139_Delay2_3_out1_3_ n_118 n_119 
+ out_0<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg836 FE_PHN142_Delay2_2_out1_13_ FE_PHN135_Delay2_3_out1_4_ n_119 n_120 
+ out_0<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg834 in_0<12> FE_PHN168_Delay2_2_out1_15_ n_121 n_122 out_0<12> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg835 in_0<11> FE_PHN155_Delay2_2_out1_14_ n_120 n_121 out_0<11> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg832 in_0<14> FE_PHN154_Delay2_2_out1_17_ n_123 n_124 out_0<14> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg833 in_0<13> FE_PHN163_Delay2_2_out1_16_ n_122 n_123 out_0<13> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg830 in_0<16> FE_PHN151_Delay2_2_out1_19_ n_125 n_126 out_0<16> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg831 in_0<15> FE_PHN182_Delay2_2_out1_18_ n_124 n_125 out_0<15> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg828 in_0<18> FE_PHN149_Delay2_2_out1_21_ n_127 n_128 out_0<18> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg829 in_0<17> FE_PHN133_Delay2_2_out1_20_ n_126 n_127 out_0<17> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg826 in_0<20> FE_PHN148_Delay2_2_out1_23_ n_129 n_130 out_0<20> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg827 in_0<19> FE_PHN136_Delay2_2_out1_22_ n_128 n_129 out_0<19> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg824 in_0<22> FE_PHN137_Delay2_2_out1_25_ n_131 n_132 out_0<22> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg825 in_0<21> FE_PHN118_Delay2_2_out1_24_ n_130 n_131 out_0<21> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg822 in_0<24> FE_PHN76_Delay2_2_out1_27_ n_133 n_134 out_0<24> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg823 in_0<23> FE_PHN86_Delay2_2_out1_26_ n_132 n_133 out_0<23> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg820 in_0<26> FE_PHN73_Delay2_2_out1_29_ n_135 n_136 out_0<26> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg821 in_0<25> FE_PHN72_Delay2_2_out1_28_ n_134 n_135 out_0<25> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg818 in_0<28> FE_PHN74_Delay2_2_out1_31_ n_137 n_138 out_0<28> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg819 in_0<27> FE_PHN79_Delay2_2_out1_30_ n_136 n_137 out_0<27> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg816 in_0<30> FE_PHN68_Delay2_2_out1_33_ n_139 n_140 out_0<30> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg817 in_0<29> FE_PHN75_Delay2_2_out1_32_ n_138 n_139 out_0<29> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg814 in_0<32> FE_PHN1397_Delay2_2_out1_35_ n_141 n_142 out_0<32> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg815 in_0<31> FE_PHN1387_Delay2_2_out1_34_ n_140 n_141 out_0<31> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg812 in_0<34> in_1<34> n_143 n_144 out_0<34> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg811 in_0<35> in_1<35> n_144 n_145 out_0<35> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg813 in_0<33> FE_PHN1398_Delay2_2_out1_36_ n_142 n_143 out_0<33> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg810 n_145 in_0<36> in_1<36> out_0<36> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
XFE_PHC203_Delay2_3_out1_0_ in_0<6> FE_PHN203_Delay2_3_out1_0_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC205_Delay2_2_out1_9_ in_1<6> FE_PHN205_Delay2_2_out1_9_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC167_Delay2_2_out1_8_ in_1<5> FE_PHN167_Delay2_2_out1_8_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC164_Delay2_2_out1_7_ in_1<4> FE_PHN164_Delay2_2_out1_7_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC206_Delay2_2_out1_6_ in_1<3> FE_PHN206_Delay2_2_out1_6_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC209_Delay2_2_out1_5_ in_1<2> FE_PHN209_Delay2_2_out1_5_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC123_Delay2_2_out1_3_ in_1<0> FE_PHN123_Delay2_2_out1_3_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC125_Delay2_2_out1_2_ in_2 FE_PHN125_Delay2_2_out1_2_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC190_Delay2_3_out1_1_ in_0<7> FE_PHN190_Delay2_3_out1_1_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC198_Delay2_2_out1_10_ in_1<7> FE_PHN198_Delay2_2_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC183_Delay2_3_out1_2_ in_0<8> FE_PHN183_Delay2_3_out1_2_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC195_Delay2_2_out1_11_ in_1<8> FE_PHN195_Delay2_2_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC139_Delay2_3_out1_3_ in_0<9> FE_PHN139_Delay2_3_out1_3_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC147_Delay2_2_out1_12_ in_1<9> FE_PHN147_Delay2_2_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC135_Delay2_3_out1_4_ in_0<10> FE_PHN135_Delay2_3_out1_4_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC142_Delay2_2_out1_13_ in_1<10> FE_PHN142_Delay2_2_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC155_Delay2_2_out1_14_ in_1<11> FE_PHN155_Delay2_2_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC168_Delay2_2_out1_15_ in_1<12> FE_PHN168_Delay2_2_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC163_Delay2_2_out1_16_ in_1<13> FE_PHN163_Delay2_2_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC154_Delay2_2_out1_17_ in_1<14> FE_PHN154_Delay2_2_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC182_Delay2_2_out1_18_ in_1<15> FE_PHN182_Delay2_2_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC151_Delay2_2_out1_19_ in_1<16> FE_PHN151_Delay2_2_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC133_Delay2_2_out1_20_ in_1<17> FE_PHN133_Delay2_2_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC149_Delay2_2_out1_21_ in_1<18> FE_PHN149_Delay2_2_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC136_Delay2_2_out1_22_ in_1<19> FE_PHN136_Delay2_2_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC148_Delay2_2_out1_23_ in_1<20> FE_PHN148_Delay2_2_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC118_Delay2_2_out1_24_ in_1<21> FE_PHN118_Delay2_2_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC137_Delay2_2_out1_25_ in_1<22> FE_PHN137_Delay2_2_out1_25_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC86_Delay2_2_out1_26_ in_1<23> FE_PHN86_Delay2_2_out1_26_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC76_Delay2_2_out1_27_ in_1<24> FE_PHN76_Delay2_2_out1_27_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC72_Delay2_2_out1_28_ in_1<25> FE_PHN72_Delay2_2_out1_28_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC73_Delay2_2_out1_29_ in_1<26> FE_PHN73_Delay2_2_out1_29_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC79_Delay2_2_out1_30_ in_1<27> FE_PHN79_Delay2_2_out1_30_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC74_Delay2_2_out1_31_ in_1<28> FE_PHN74_Delay2_2_out1_31_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC75_Delay2_2_out1_32_ in_1<29> FE_PHN75_Delay2_2_out1_32_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC68_Delay2_2_out1_33_ in_1<30> FE_PHN68_Delay2_2_out1_33_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1387_Delay2_2_out1_34_ in_1<31> FE_PHN1387_Delay2_2_out1_34_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1397_Delay2_2_out1_35_ in_1<32> FE_PHN1397_Delay2_2_out1_35_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1398_Delay2_2_out1_36_ in_1<33> FE_PHN1398_Delay2_2_out1_36_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
Xg841 n_114 FE_PHN167_Delay2_2_out1_8_ n_115 out_0<5> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg843 n_112 FE_PHN206_Delay2_2_out1_6_ n_113 out_0<3> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg842 n_113 FE_PHN164_Delay2_2_out1_7_ n_114 out_0<4> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg845 n_0 in_1<1> n_111 out_0<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg844 n_111 FE_PHN209_Delay2_2_out1_5_ n_112 out_0<2> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg846 FE_PHN123_Delay2_2_out1_3_ FE_PHN125_Delay2_2_out1_2_ n_0 out_0<0> 
+ inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumq_1
* View Name:    schematic
************************************************************************

.SUBCKT sumq_1 In1<41> In1<40> In1<39> In1<38> In1<37> In1<36> In1<35> In1<34> 
+ In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> In1<27> In1<26> In1<25> 
+ In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> 
+ In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> 
+ In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> In2<33> In2<32> In2<31> In2<30> 
+ In2<29> In2<28> In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> 
+ In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> 
+ In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> 
+ In2<1> In2<0> Out1<38> Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> Out1<32> 
+ Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> 
+ Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<41>:I In1<40>:I In1<39>:I In1<38>:I In1<37>:I In1<36>:I 
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<33>:I In2<32>:I 
*.PININFO In2<31>:I In2<30>:I In2<29>:I In2<28>:I In2<27>:I In2<26>:I 
*.PININFO In2<25>:I In2<24>:I In2<23>:I In2<22>:I In2<21>:I In2<20>:I 
*.PININFO In2<19>:I In2<18>:I In2<17>:I In2<16>:I In2<15>:I In2<14>:I 
*.PININFO In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I 
*.PININFO In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I 
*.PININFO Out1<38>:O Out1<37>:O Out1<36>:O Out1<35>:O Out1<34>:O Out1<33>:O 
*.PININFO Out1<32>:O Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O 
*.PININFO Out1<26>:O Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O 
*.PININFO Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O 
*.PININFO Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O 
*.PININFO Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O 
*.PININFO Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xcsa_tree_add_36_34_groupi UNCONNECTED_HIER_Z217 UNCONNECTED_HIER_Z216 In2<31> 
+ In2<30> In2<29> In2<28> In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> 
+ In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> 
+ In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> 
+ In2<2> In2<1> UNCONNECTED_HIER_Z215 UNCONNECTED_HIER_Z214 
+ UNCONNECTED_HIER_Z213 UNCONNECTED_HIER_Z212 UNCONNECTED_HIER_Z211 
+ UNCONNECTED_HIER_Z210 UNCONNECTED_HIER_Z219 UNCONNECTED_HIER_Z218 In1<39> 
+ In1<38> In1<37> In1<36> In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> 
+ In1<29> In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> 
+ In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> 
+ In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ Out1<36> Out1<35> Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> Out1<29> 
+ Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> 
+ Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> 
+ Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> 
+ Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5 / 
+ csa_tree_add_36_34_group_317_318
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    FA_5VX4
* View Name:    cmos_sch
************************************************************************

.SUBCKT FA_5VX4 A B CI CO S inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I CI:I CO:O S:O inh_ground_gnd:B inh_power_vdd5:B
MM8 net175 A inh_ground_gnd inh_ground_gnd NE5 W=550.0n L=500n M=1.0 
+ AD=2.64e-13 AS=2.64e-13 PD=2.06e-06 PS=2.06e-06 NRD=0.490909 NRS=0.490909
MM10 net179 A inh_ground_gnd inh_ground_gnd NE5 W=590.0n L=500n M=1.0 
+ AD=2.832e-13 AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
MM6 net175 CI inh_ground_gnd inh_ground_gnd NE5 W=550.0n L=500n M=1.0 
+ AD=2.64e-13 AS=2.64e-13 PD=2.06e-06 PS=2.06e-06 NRD=0.490909 NRS=0.490909
MM11 net171 B net179 inh_ground_gnd NE5 W=590.0n L=500n M=1.0 AD=2.832e-13 
+ AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
MM1 net167 B net151 inh_ground_gnd NE5 W=590.0n L=500n M=1.0 AD=2.832e-13 
+ AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
MM4 net163 A inh_ground_gnd inh_ground_gnd NE5 W=590.0n L=500n M=1.0 
+ AD=2.832e-13 AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
MM9 net159 net167 net175 inh_ground_gnd NE5 W=480.0n L=500n M=1.0 AD=2.304e-13 
+ AS=2.304e-13 PD=1.92e-06 PS=1.92e-06 NRD=0.5625 NRS=0.5625
MM3 net167 CI net163 inh_ground_gnd NE5 W=590.0n L=500n M=1.0 AD=2.832e-13 
+ AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
MM2 net151 A inh_ground_gnd inh_ground_gnd NE5 W=590.0n L=500n M=1.0 
+ AD=2.832e-13 AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
MM12 net159 CI net171 inh_ground_gnd NE5 W=590.0n L=500n M=1.0 AD=2.832e-13 
+ AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
MM7 net175 B inh_ground_gnd inh_ground_gnd NE5 W=480.0n L=500n M=1.0 
+ AD=2.304e-13 AS=2.304e-13 PD=1.92e-06 PS=1.92e-06 NRD=0.5625 NRS=0.5625
MM5 net163 B inh_ground_gnd inh_ground_gnd NE5 W=590.0n L=500n M=1.0 
+ AD=2.832e-13 AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
Xin_2 net159 S inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=5.88u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=3.56u
Xin_1 net167 CO inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=4.44u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=2.36u
MM19 net167 CI net99 inh_power_vdd5 PE5 W=1u L=500n M=1.0 AD=4.8e-13 
+ AS=4.8e-13 PD=2.96e-06 PS=2.96e-06 NRD=0.27 NRS=0.27
MM27 net125 A inh_power_vdd5 inh_power_vdd5 PE5 W=1.03u L=500n M=1.0 
+ AD=4.944e-13 AS=4.944e-13 PD=3.02e-06 PS=3.02e-06 NRD=0.262136 NRS=0.262136
MM26 net159 CI net129 inh_power_vdd5 PE5 W=1.03u L=500n M=1.0 AD=4.944e-13 
+ AS=4.944e-13 PD=3.02e-06 PS=3.02e-06 NRD=0.262136 NRS=0.262136
MM25 net129 B net125 inh_power_vdd5 PE5 W=1.03u L=500n M=1.0 AD=4.944e-13 
+ AS=4.944e-13 PD=3.02e-06 PS=3.02e-06 NRD=0.262136 NRS=0.262136
MM24 net159 net167 net107 inh_power_vdd5 PE5 W=1.03u L=500n M=1.0 AD=4.944e-13 
+ AS=4.944e-13 PD=3.02e-06 PS=3.02e-06 NRD=0.262136 NRS=0.262136
MM23 net107 B inh_power_vdd5 inh_power_vdd5 PE5 W=1.03u L=500n M=1.0 
+ AD=4.944e-13 AS=4.944e-13 PD=3.02e-06 PS=3.02e-06 NRD=0.262136 NRS=0.262136
MM22 net107 A inh_power_vdd5 inh_power_vdd5 PE5 W=1.03u L=500n M=1.0 
+ AD=4.944e-13 AS=4.944e-13 PD=3.02e-06 PS=3.02e-06 NRD=0.262136 NRS=0.262136
MM21 net107 CI inh_power_vdd5 inh_power_vdd5 PE5 W=1.03u L=500n M=1.0 
+ AD=4.944e-13 AS=4.944e-13 PD=3.02e-06 PS=3.02e-06 NRD=0.262136 NRS=0.262136
MM20 net99 B inh_power_vdd5 inh_power_vdd5 PE5 W=1u L=500n M=1.0 AD=4.8e-13 
+ AS=4.8e-13 PD=2.96e-06 PS=2.96e-06 NRD=0.27 NRS=0.27
MM18 net99 A inh_power_vdd5 inh_power_vdd5 PE5 W=1u L=500n M=1.0 AD=4.8e-13 
+ AS=4.8e-13 PD=2.96e-06 PS=2.96e-06 NRD=0.27 NRS=0.27
MM17 net167 B net97 inh_power_vdd5 PE5 W=1u L=500n M=1.0 AD=4.8e-13 AS=4.8e-13 
+ PD=2.96e-06 PS=2.96e-06 NRD=0.27 NRS=0.27
MM16 net97 A inh_power_vdd5 inh_power_vdd5 PE5 W=1u L=500n M=1.0 AD=4.8e-13 
+ AS=4.8e-13 PD=2.96e-06 PS=2.96e-06 NRD=0.27 NRS=0.27
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    EO3_5VX2
* View Name:    cmos_sch
************************************************************************

.SUBCKT EO3_5VX2 A B C Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I Q:O inh_ground_gnd:B inh_power_vdd5:B
XI4 B C net21 inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u GT_PDL=500.00n GT_PDW=520.00n
XI5 A net34 net24 inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u GT_PDL=500.00n GT_PDW=520.00n
XI6 B C net21 net34 inh_ground_gnd inh_power_vdd5 / a2no2_0hdv5 lc=2.7e-07 
+ sx=4.8e-07 GT_PUL=500.00n GT_PUW=1.41u GT_PDL=500.00n GT_PDW=520.00n
XI7<0> net34 A net24 Q inh_ground_gnd inh_power_vdd5 / a2no2_0hdv5 lc=2.7e-07 
+ sx=4.8e-07 GT_PUL=500.00n GT_PUW=1.41u GT_PDL=500.00n GT_PDW=520.00n
XI7<1> net34 A net24 Q inh_ground_gnd inh_power_vdd5 / a2no2_0hdv5 lc=2.7e-07 
+ sx=4.8e-07 GT_PUL=500.00n GT_PUW=1.41u GT_PDL=500.00n GT_PDW=520.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    HA_5VX4
* View Name:    cmos_sch
************************************************************************

.SUBCKT HA_5VX4 A B CO S inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I CO:O S:O inh_ground_gnd:B inh_power_vdd5:B
Xna2_1 A B net64 inh_ground_gnd inh_power_vdd5 / nand2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.11u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Mmp1 net49 net64 inh_power_vdd5 inh_power_vdd5 PE5 W=890.0n L=500n M=1.0 
+ AD=4.272e-13 AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
Mmp2 net49 B net41 inh_power_vdd5 PE5 W=890.0n L=500n M=1.0 AD=4.272e-13 
+ AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
Mmp3 net41 A inh_power_vdd5 inh_power_vdd5 PE5 W=890.0n L=500n M=1.0 
+ AD=4.272e-13 AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
Mmn3 net53 B inh_ground_gnd inh_ground_gnd NE5 W=890.0n L=500n M=1.0 
+ AD=4.272e-13 AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
Mmn2 net53 A inh_ground_gnd inh_ground_gnd NE5 W=890.0n L=500n M=1.0 
+ AD=4.272e-13 AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
Mmn1 net49 net64 net53 inh_ground_gnd NE5 W=590.0n L=500n M=1.0 AD=2.832e-13 
+ AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
Xin_2 net49 S inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=5.64u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=3.56u
Xin_1 net64 CO inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=4.44u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=2.2u
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    HA_5VX2
* View Name:    cmos_sch
************************************************************************

.SUBCKT HA_5VX2 A B CO S inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I CO:O S:O inh_ground_gnd:B inh_power_vdd5:B
Mmn3 net53 B inh_ground_gnd inh_ground_gnd NE5 W=890.0n L=500n M=1.0 
+ AD=4.272e-13 AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
Mmn2 net53 A inh_ground_gnd inh_ground_gnd NE5 W=890.0n L=500n M=1.0 
+ AD=4.272e-13 AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
Mmn1 net49 net64 net53 inh_ground_gnd NE5 W=590.0n L=500n M=1.0 AD=2.832e-13 
+ AS=2.832e-13 PD=2.14e-06 PS=2.14e-06 NRD=0.457627 NRS=0.457627
Xin_2 net49 S inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=2.82u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=1.78u
Xin_1 net64 CO inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=2.22u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=1.1u
Xna2_1 A B net64 inh_ground_gnd inh_power_vdd5 / nand2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.11u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Mmp1 net49 net64 inh_power_vdd5 inh_power_vdd5 PE5 W=890.0n L=500n M=1.0 
+ AD=4.272e-13 AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
Mmp2 net49 B net41 inh_power_vdd5 PE5 W=890.0n L=500n M=1.0 AD=4.272e-13 
+ AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
Mmp3 net41 A inh_power_vdd5 inh_power_vdd5 PE5 W=890.0n L=500n M=1.0 
+ AD=4.272e-13 AS=4.272e-13 PD=2.74e-06 PS=2.74e-06 NRD=0.303371 NRS=0.303371
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    csa_tree_add_18_33_group_323_324
* View Name:    schematic
************************************************************************

.SUBCKT csa_tree_add_18_33_group_323_324 in_0<34> in_0<33> in_0<32> in_0<31> 
+ in_0<30> in_0<29> in_0<28> in_0<27> in_0<26> in_0<25> in_0<24> in_0<23> 
+ in_0<22> in_0<21> in_0<20> in_0<19> in_0<18> in_0<17> in_0<16> in_0<15> 
+ in_0<14> in_0<13> in_0<12> in_0<11> in_0<10> in_0<9> in_0<8> in_0<7> in_0<6> 
+ in_0<5> in_0<4> in_0<3> in_0<2> in_0<1> in_0<0> in_1<35> in_1<34> in_1<33> 
+ in_1<32> in_1<31> in_1<30> in_1<29> in_1<28> in_1<27> in_1<26> in_1<25> 
+ in_1<24> in_1<23> in_1<22> in_1<21> in_1<20> in_1<19> in_1<18> in_1<17> 
+ in_1<16> in_1<15> in_1<14> in_1<13> in_1<12> in_1<11> in_1<10> in_1<9> 
+ in_1<8> in_1<7> in_1<6> in_1<5> in_1<4> in_1<3> in_1<2> in_1<1> in_1<0> in_2 
+ out_0<35> out_0<34> out_0<33> out_0<32> out_0<31> out_0<30> out_0<29> 
+ out_0<28> out_0<27> out_0<26> out_0<25> out_0<24> out_0<23> out_0<22> 
+ out_0<21> out_0<20> out_0<19> out_0<18> out_0<17> out_0<16> out_0<15> 
+ out_0<14> out_0<13> out_0<12> out_0<11> out_0<10> out_0<9> out_0<8> out_0<7> 
+ out_0<6> out_0<5> out_0<4> out_0<3> out_0<2> out_0<1> out_0<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO in_0<34>:I in_0<33>:I in_0<32>:I in_0<31>:I in_0<30>:I in_0<29>:I 
*.PININFO in_0<28>:I in_0<27>:I in_0<26>:I in_0<25>:I in_0<24>:I in_0<23>:I 
*.PININFO in_0<22>:I in_0<21>:I in_0<20>:I in_0<19>:I in_0<18>:I in_0<17>:I 
*.PININFO in_0<16>:I in_0<15>:I in_0<14>:I in_0<13>:I in_0<12>:I in_0<11>:I 
*.PININFO in_0<10>:I in_0<9>:I in_0<8>:I in_0<7>:I in_0<6>:I in_0<5>:I 
*.PININFO in_0<4>:I in_0<3>:I in_0<2>:I in_0<1>:I in_0<0>:I in_1<35>:I 
*.PININFO in_1<34>:I in_1<33>:I in_1<32>:I in_1<31>:I in_1<30>:I in_1<29>:I 
*.PININFO in_1<28>:I in_1<27>:I in_1<26>:I in_1<25>:I in_1<24>:I in_1<23>:I 
*.PININFO in_1<22>:I in_1<21>:I in_1<20>:I in_1<19>:I in_1<18>:I in_1<17>:I 
*.PININFO in_1<16>:I in_1<15>:I in_1<14>:I in_1<13>:I in_1<12>:I in_1<11>:I 
*.PININFO in_1<10>:I in_1<9>:I in_1<8>:I in_1<7>:I in_1<6>:I in_1<5>:I 
*.PININFO in_1<4>:I in_1<3>:I in_1<2>:I in_1<1>:I in_1<0>:I in_2:I out_0<35>:O 
*.PININFO out_0<34>:O out_0<33>:O out_0<32>:O out_0<31>:O out_0<30>:O 
*.PININFO out_0<29>:O out_0<28>:O out_0<27>:O out_0<26>:O out_0<25>:O 
*.PININFO out_0<24>:O out_0<23>:O out_0<22>:O out_0<21>:O out_0<20>:O 
*.PININFO out_0<19>:O out_0<18>:O out_0<17>:O out_0<16>:O out_0<15>:O 
*.PININFO out_0<14>:O out_0<13>:O out_0<12>:O out_0<11>:O out_0<10>:O 
*.PININFO out_0<9>:O out_0<8>:O out_0<7>:O out_0<6>:O out_0<5>:O out_0<4>:O 
*.PININFO out_0<3>:O out_0<2>:O out_0<1>:O out_0<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg725 in_1<14> in_0<14> n_110 n_111 out_0<14> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg724 in_1<15> in_0<15> n_111 n_112 out_0<15> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg723 in_1<16> in_0<16> n_112 n_113 out_0<16> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg722 in_1<17> in_0<17> n_113 n_114 out_0<17> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg721 in_1<18> in_0<18> n_114 n_115 out_0<18> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg720 in_1<19> in_0<19> n_115 n_116 out_0<19> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg726 in_1<13> FE_PHN124_Delay0_out1_0_ n_109 n_110 out_0<13> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX4
Xg718 in_1<21> in_0<21> n_117 n_118 out_0<21> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg717 in_1<22> in_0<22> n_118 n_119 out_0<22> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg716 in_1<23> in_0<23> n_119 n_120 out_0<23> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg715 in_1<24> in_0<24> n_120 n_121 out_0<24> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg714 in_1<25> in_0<25> n_121 n_122 out_0<25> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg713 in_1<26> in_0<26> n_122 n_123 out_0<26> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg712 in_1<27> in_0<27> n_123 n_124 out_0<27> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg719 in_1<20> in_0<20> n_116 n_117 out_0<20> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg710 in_1<29> in_0<29> n_125 n_126 out_0<29> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg709 in_1<30> in_0<30> n_126 n_127 out_0<30> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg708 in_1<31> in_0<31> n_127 n_128 out_0<31> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg707 in_1<32> in_0<32> n_128 n_129 out_0<32> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg706 in_1<33> in_0<33> n_129 n_130 out_0<33> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg705 in_1<34> in_0<34> n_130 n_131 out_0<34> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg711 in_1<28> in_0<28> n_124 n_125 out_0<28> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg742 n_131 in_1<35> in_0<34> out_0<35> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX2
Xg727 n_108 in_1<12> n_109 out_0<12> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg728 n_107 in_1<11> n_108 out_0<11> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg729 n_106 in_1<10> n_107 out_0<10> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg730 n_105 in_1<9> n_106 out_0<9> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg731 n_104 in_1<8> n_105 out_0<8> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg733 n_102 in_1<6> n_103 out_0<6> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg734 n_101 in_1<5> n_102 out_0<5> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg732 n_103 in_1<7> n_104 out_0<7> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg735 n_100 in_1<4> n_101 out_0<4> inh_ground_gnd inh_power_vdd5 / HA_5VX2
Xg736 n_99 in_1<3> n_100 out_0<3> inh_ground_gnd inh_power_vdd5 / HA_5VX2
Xg737 n_98 in_1<2> n_99 out_0<2> inh_ground_gnd inh_power_vdd5 / HA_5VX2
Xg738 n_1 in_1<1> n_98 out_0<1> inh_ground_gnd inh_power_vdd5 / HA_5VX2
Xg739 in_1<0> in_2 n_1 out_0<0> inh_ground_gnd inh_power_vdd5 / HA_5VX2
XFE_PHC124_Delay0_out1_0_ in_0<13> FE_PHN124_Delay0_out1_0_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumin_1
* View Name:    schematic
************************************************************************

.SUBCKT sumin_1 In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> 
+ In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> 
+ In1<4> In1<3> In1<2> In1<1> In1<0> In2<38> In2<37> In2<36> In2<35> In2<34> 
+ In2<33> In2<32> In2<31> In2<30> In2<29> In2<28> In2<27> In2<26> In2<25> 
+ In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> 
+ In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<35> Out1<34> Out1<33> 
+ Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> 
+ Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<21>:I In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I 
*.PININFO In1<15>:I In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I 
*.PININFO In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I 
*.PININFO In1<1>:I In1<0>:I In2<38>:I In2<37>:I In2<36>:I In2<35>:I In2<34>:I 
*.PININFO In2<33>:I In2<32>:I In2<31>:I In2<30>:I In2<29>:I In2<28>:I 
*.PININFO In2<27>:I In2<26>:I In2<25>:I In2<24>:I In2<23>:I In2<22>:I 
*.PININFO In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<35>:O Out1<34>:O Out1<33>:O Out1<32>:O 
*.PININFO Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O 
*.PININFO Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O 
*.PININFO Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O 
*.PININFO Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O 
*.PININFO Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O 
*.PININFO Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xcsa_tree_add_18_33_groupi In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> 
+ In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> 
+ In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> UNCONNECTED_HIER_Z209 
+ UNCONNECTED_HIER_Z208 UNCONNECTED_HIER_Z207 UNCONNECTED_HIER_Z206 
+ UNCONNECTED_HIER_Z205 UNCONNECTED_HIER_Z204 UNCONNECTED_HIER_Z203 
+ UNCONNECTED_HIER_Z202 UNCONNECTED_HIER_Z201 UNCONNECTED_HIER_Z200 
+ UNCONNECTED_HIER_Z199 UNCONNECTED_HIER_Z198 UNCONNECTED_HIER_Z197 In2<36> 
+ In2<35> In2<34> In2<33> In2<32> In2<31> In2<30> In2<29> In2<28> In2<27> 
+ In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> 
+ In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> 
+ In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<35> 
+ Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> 
+ Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5 / 
+ csa_tree_add_18_33_group_323_324
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_256_1
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_256_1 A<35> A<34> A<33> A<32> A<31> A<30> A<29> 
+ A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> 
+ A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> 
+ A<2> A<1> A<0> CI Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> 
+ Z<26> Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> 
+ Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> 
+ Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I CI:I Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O 
*.PININFO Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O 
*.PININFO Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg261 A<16> n_26 n_28 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg260 A<17> n_28 n_30 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg259 A<18> n_30 n_32 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg258 A<19> n_32 n_34 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg256 A<21> n_36 n_38 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg255 n_38 A<22> n_40 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg254 n_40 A<23> n_42 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg253 n_42 A<24> n_44 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg252 A<25> n_44 n_46 Z<25> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg251 n_46 A<26> n_48 Z<26> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg257 A<20> n_34 n_36 FE_PHN669_multa8_out1_20_ inh_ground_gnd inh_power_vdd5 
+ / HA_5VX1
Xg268 A<9> n_12 n_14 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg267 A<10> n_14 n_16 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg266 A<11> n_16 n_18 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg265 A<12> n_18 n_20 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg264 A<13> n_20 n_22 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg263 n_22 A<14> n_24 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg262 A<15> n_24 n_26 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg274 n_1 A<3> n_2 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg273 A<4> n_2 n_4 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg272 A<5> n_4 n_6 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg271 A<6> n_6 n_8 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg270 n_8 A<7> n_10 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg269 A<8> n_10 n_12 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg249 A<28> n_50 n_52 Z<28> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg248 A<29> n_52 n_54 Z<29> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg247 n_54 A<30> n_56 Z<30> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg246 A<31> n_56 n_58 Z<31> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg245 A<32> n_58 n_60 Z<32> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg244 A<33> n_60 n_62 Z<33> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg250 A<27> n_48 n_50 Z<27> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg243 A<34> n_62 Z<34> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg275 A<2> A<1> A<0> CI n_1 inh_ground_gnd inh_power_vdd5 / AND4_5VX1
XFE_PHC669_multa8_out1_20_ FE_PHN669_multa8_out1_20_ Z<20> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1085
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1085 A<35> A<34> A<33> A<32> A<31> A<30> A<29> A<28> 
+ A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> A<16> 
+ A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<47> Z<46> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> Z<38> Z<37> 
+ Z<36> Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> Z<25> 
+ Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> 
+ Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I Z<47>:O Z<46>:O Z<45>:O Z<44>:O Z<43>:O Z<42>:O 
*.PININFO Z<41>:O Z<40>:O Z<39>:O Z<38>:O Z<37>:O Z<36>:O Z<35>:O Z<34>:O 
*.PININFO Z<33>:O Z<32>:O Z<31>:O Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O 
*.PININFO Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O 
*.PININFO Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O 
*.PININFO Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O 
*.PININFO Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg7091 n_96 n_41 n_14 n_217 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7078 A<34> n_10 n_209 n_230 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7045 n_17 n_43 n_159 n_256 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7049 n_134 n_36 n_27 n_262 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7056 n_122 n_34 n_28 n_255 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7092 n_106 n_35 n_6 n_216 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7089 n_149 n_53 n_23 n_219 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7090 n_117 n_50 n_4 n_218 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7200 A<29> n_7 A<31> n_80 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7048 n_137 n_40 n_21 n_263 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7053 n_103 n_39 n_20 n_258 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7051 n_156 n_37 n_11 n_260 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7023 n_168 n_210 n_232 n_291 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6945 n_335 n_285 n_341 n_392 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6983 n_286 n_205 n_291 n_341 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6905 n_385 n_344 n_436 n_464 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6883 n_434 n_384 n_464 n_506 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6920 n_345 n_334 n_392 n_436 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7076 n_198 n_65 n_165 n_232 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6959 A<29> n_338 A<30> n_371 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7196 A<25> A<26> A<28> n_84 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7198 A<2> n_16 A<4> n_82 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7199 A<32> n_24 A<34> n_81 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6773 n_568 n_602 n_662 n_664 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6765 n_595 n_569 n_670 n_672 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6763 n_591 n_594 n_672 n_674 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6767 n_570 n_546 n_668 n_670 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6769 n_547 n_542 n_666 n_668 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6771 n_543 n_567 n_664 n_666 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7042 n_144 n_63 n_19 n_268 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7050 n_131 n_60 n_22 n_261 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7052 n_100 n_66 n_29 n_259 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7044 n_142 n_62 n_18 n_266 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7043 n_114 n_59 n_13 n_267 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6803 n_530 n_539 n_630 n_634 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6801 n_556 n_538 n_634 n_636 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6799 n_566 n_555 n_636 n_638 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6797 n_576 n_565 n_638 n_640 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6795 n_578 n_575 n_640 n_642 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6793 n_599 n_577 n_642 n_644 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6791 n_619 n_598 n_644 n_646 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7040 n_87 n_121 n_12 n_269 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7046 n_125 n_44 n_30 n_265 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7030 n_236 A<33> n_8 n_280 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6787 n_621 n_600 n_648 n_650 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6775 n_603 n_592 n_660 n_662 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6789 n_601 n_618 n_646 n_648 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7047 n_147 n_38 n_15 n_264 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6747 n_443 n_367 n_688 n_690 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6744 n_366 n_333 n_690 n_693 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6749 n_444 n_483 n_686 n_688 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6751 n_484 n_511 n_684 n_686 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6753 n_519 n_512 n_682 n_684 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6755 n_520 n_523 n_680 n_682 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6779 n_585 n_610 n_656 n_658 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6777 n_593 n_584 n_658 n_660 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6781 n_611 n_604 n_654 n_656 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6783 n_605 n_624 n_652 n_654 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6785 n_625 n_620 n_650 n_652 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6761 n_572 n_590 n_674 n_676 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6759 n_560 n_571 n_676 n_678 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6757 n_524 n_559 n_678 n_680 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6742 n_332 n_231 n_693 n_695 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7329 n_17 A<25> A<28> n_778 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6978 A<20> A<19> n_255 n_348 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6985 A<17> A<16> n_219 n_339 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6987 A<22> A<21> n_216 n_337 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6986 A<25> A<24> n_217 n_338 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6930 A<35> A<34> n_343 n_418 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7054 A<11> A<10> n_164 n_254 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7036 A<7> A<6> n_211 n_274 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6973 A<24> A<23> n_264 n_353 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7081 A<29> A<27> n_45 n_228 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6921 A<27> A<28> n_352 n_435 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7299 n_568 n_602 n_662 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7295 n_595 n_569 n_670 Z<34> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7294 n_591 n_594 n_672 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7296 n_570 n_546 n_668 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7297 n_547 n_542 n_666 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7298 n_543 n_567 n_664 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6971 A<15> A<14> n_266 n_355 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6970 A<16> A<15> n_267 n_356 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6974 A<12> A<11> n_268 n_351 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7317 n_144 n_19 n_63 n_766 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6972 A<13> A<12> n_261 n_354 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7328 n_131 n_22 n_60 n_777 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6977 A<10> A<9> n_259 n_349 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7316 n_100 n_29 n_66 n_765 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7327 n_114 n_13 n_59 n_776 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7315 n_142 n_18 n_62 n_764 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7314 n_530 n_539 n_630 Z<15> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7313 n_556 n_538 n_634 Z<16> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7312 n_566 n_555 n_636 Z<17> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7311 n_576 n_565 n_638 Z<18> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7310 n_578 n_575 n_640 Z<19> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7309 n_599 n_577 n_642 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7308 n_619 n_598 n_644 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7318 n_87 n_12 n_121 n_767 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6969 A<21> A<20> n_269 n_357 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6984 A<18> A<17> n_218 n_340 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7323 n_125 n_30 n_44 n_772 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6979 A<19> A<18> n_265 n_347 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7306 n_621 n_600 n_648 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7300 n_603 n_592 n_660 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7307 n_601 n_618 n_646 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7322 n_147 n_15 n_38 n_771 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7286 n_443 n_367 n_688 Z<43> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7285 n_366 n_333 n_690 Z<44> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7287 n_444 n_483 n_686 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7288 n_484 n_511 n_684 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7289 n_519 n_512 n_682 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7290 n_520 n_523 n_680 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7302 n_585 n_610 n_656 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7301 n_593 n_584 n_658 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7303 n_611 n_604 n_654 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7304 n_605 n_624 n_652 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7305 n_625 n_620 n_650 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7293 n_572 n_590 n_674 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7292 n_560 n_571 n_676 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7291 n_524 n_559 n_678 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7284 n_332 n_231 n_693 Z<45> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7079 n_79 n_209 n_231 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7031 n_151 n_238 n_279 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7140 n_100 n_120 n_168 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7115 A<3> n_119 n_193 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7143 n_77 A<3> n_165 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7136 n_161 n_16 n_171 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7139 n_89 n_162 n_169 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7032 n_76 n_236 n_278 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7116 n_72 A<28> n_192 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6960 n_72 n_338 n_370 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7208 A<30> A<29> n_72 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7118 n_76 A<32> n_189 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7142 A<4> n_77 n_166 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7203 A<2> n_16 n_77 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7110 n_89 n_71 n_207 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7112 A<33> n_127 n_196 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6968 n_127 n_317 n_358 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6946 n_111 n_353 n_391 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7022 n_142 n_270 n_292 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7137 n_98 A<0> n_190 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7007 n_2 n_255 n_36 n_309 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6994 n_133 n_269 n_39 n_325 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7020 n_136 n_219 n_38 n_294 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7021 n_102 n_216 n_37 n_293 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7005 n_155 n_263 n_43 n_311 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7018 n_47 n_217 n_46 n_296 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7072 n_130 n_211 n_128 n_234 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6997 n_92 n_262 n_51 n_322 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7004 n_158 n_264 n_45 n_312 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6995 n_110 n_260 n_68 n_324 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7097 n_140 n_45 n_61 n_204 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6944 n_32 n_352 n_152 n_393 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6996 n_32 n_258 n_152 n_323 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7002 n_95 n_265 n_94 n_314 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7000 n_86 n_266 n_35 n_319 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6998 n_116 n_268 n_44 n_321 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7003 n_113 n_259 n_53 n_313 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7001 n_124 n_261 n_34 n_318 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6999 n_105 n_267 n_40 n_320 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7016 n_146 n_218 n_41 n_298 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7038 n_222 n_98 n_167 n_271 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7259 A<31> n_24 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7276 A<27> n_9 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7269 A<20> n_15 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7164 n_132 n_133 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7270 A<21> n_14 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7162 n_135 n_136 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7184 n_101 n_102 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7151 n_154 n_155 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7028 n_256 n_282 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7268 A<0> n_16 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7265 A<8> n_19 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7256 A<23> n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7255 A<16> n_28 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7254 A<6> n_29 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7231 n_48 n_47 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7149 n_157 n_158 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7275 A<33> n_10 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7281 A<14> n_4 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7280 A<7> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7279 A<18> n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7278 A<28> n_7 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7277 A<35> n_8 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7273 A<25> n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7272 A<17> n_12 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7271 A<12> n_13 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7267 A<26> n_17 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7266 A<11> n_18 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7264 A<24> n_20 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7263 A<19> n_21 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7262 A<9> n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7260 A<13> n_23 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7258 A<34> n_25 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7257 A<30> n_26 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7253 A<15> n_30 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6840 n_582 Z<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6857 n_553 Z<11> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6819 n_613 Z<13> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6806 n_629 Z<14> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7189 n_42 n_94 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7144 n_164 n_163 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7167 n_58 n_128 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7166 n_129 n_130 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7173 n_119 n_120 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7147 n_161 n_162 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7160 n_139 n_140 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7191 n_91 n_92 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7188 n_93 n_95 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7179 n_109 n_110 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7194 n_85 n_86 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7175 n_115 n_116 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7177 n_112 n_113 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7170 n_123 n_124 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7182 n_104 n_105 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7156 n_145 n_146 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7093 n_214 n_215 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7117 n_190 n_191 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7086 n_221 n_222 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7074 n_213 n_55 n_56 n_238 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6966 n_316 n_55 n_56 n_360 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7029 n_33 n_238 n_150 n_281 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6957 n_343 n_33 n_150 n_373 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7104 A<0> n_143 n_60 n_199 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7075 n_212 n_31 n_62 n_237 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7106 n_16 n_97 n_66 n_210 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7088 n_163 n_148 n_50 n_220 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7100 n_16 n_143 n_60 n_202 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7094 n_162 n_88 n_67 n_206 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7101 n_71 n_88 n_67 n_212 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7102 n_48 n_108 n_49 n_201 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6967 n_315 n_0 n_57 n_359 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7197 n_0 n_8 n_57 n_83 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6943 n_353 n_109 n_68 n_394 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7098 n_17 n_139 n_61 n_203 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6965 n_317 n_126 n_54 n_361 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7103 n_84 n_126 n_54 n_200 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6958 n_337 n_91 n_51 n_372 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7006 n_288 n_148 n_50 n_310 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7019 n_271 n_141 n_59 n_295 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7017 n_270 n_141 n_59 n_297 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7071 n_215 n_108 n_49 n_235 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7039 n_221 n_191 n_167 n_270 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6927 n_325 n_770 A<24> n_423 n_424 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6982 n_282 n_78 A<30> n_342 n_343 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6950 A<28> n_769 A<30> n_386 n_387 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7024 A<5> n_69 n_166 n_289 n_290 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7015 n_82 n_193 A<8> n_299 n_300 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6932 n_300 n_289 n_307 n_415 n_416 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6885 n_254 n_413 n_416 n_503 n_504 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6910 n_297 n_308 n_414 n_455 n_456 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6933 n_305 n_290 A<10> n_413 n_414 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7011 A<7> n_206 A<9> n_307 n_308 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6841 n_504 n_455 n_552 n_581 n_582 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6922 n_237 n_306 n_292 n_433 n_434 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6858 n_456 n_433 n_506 n_552 n_553 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7026 A<5> n_1 n_166 n_285 n_286 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6981 n_199 n_207 n_277 n_344 n_345 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6951 n_233 n_257 n_275 n_384 n_385 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6820 n_488 n_503 n_581 n_612 n_613 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6961 A<12> n_302 n_220 n_368 n_369 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6893 n_375 n_415 n_369 n_487 n_488 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6908 n_374 n_363 A<13> n_458 n_459 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6956 n_299 n_274 A<11> n_374 n_375 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6807 n_529 n_487 n_612 n_630 n_629 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6942 n_301 n_275 A<12> n_395 n_396 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6871 n_368 n_396 n_459 n_530 n_529 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6963 A<26> n_272 A<25> n_364 n_365 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6924 n_365 n_296 A<31> n_429 n_430 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6869 n_454 n_386 n_429 n_533 n_534 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7037 n_73 n_42 A<22> n_272 n_273 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6911 n_364 n_775 A<29> n_453 n_454 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6964 n_234 n_253 A<10> n_362 n_363 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6989 n_171 n_82 n_164 n_334 n_335 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7012 A<6> n_210 n_169 n_305 n_306 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7014 n_202 n_207 A<9> n_301 n_302 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6992 A<32> n_192 n_80 n_328 n_329 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6916 n_281 n_328 n_278 n_443 n_444 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7027 n_70 n_58 A<10> n_283 n_284 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7025 n_75 n_64 A<7> n_288 n_287 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7013 n_204 n_778 A<33> n_303 n_304 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6876 n_189 n_448 n_403 n_519 n_520 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6938 n_303 n_229 n_331 n_403 n_404 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6991 n_201 n_177 A<34> n_330 n_331 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6993 n_197 A<30> n_203 n_326 n_327 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6880 n_440 n_83 n_447 n_511 n_512 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6914 n_327 n_200 n_330 n_447 n_448 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6936 n_323 n_768 A<31> n_407 n_408 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6928 A<30> n_774 n_322 n_421 n_422 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6847 n_495 n_418 n_478 n_571 n_572 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6889 n_408 n_421 n_359 n_495 n_496 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6895 n_439 n_329 n_279 n_483 n_484 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6918 n_326 n_174 n_276 n_439 n_440 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6953 n_312 n_273 A<27> n_380 n_381 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6861 n_430 n_479 n_463 n_546 n_547 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6863 n_475 n_370 n_480 n_542 n_543 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6897 n_381 n_376 n_394 n_479 n_480 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6952 n_324 n_228 A<32> n_382 n_383 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6854 n_477 n_373 n_492 n_559 n_560 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6898 n_383 n_407 n_360 n_477 n_478 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6913 n_170 n_342 n_8 n_449 n_450 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6891 n_304 n_382 n_450 n_491 n_492 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6874 n_491 n_449 n_404 n_523 n_524 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6990 n_8 n_196 n_81 n_332 n_333 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6848 n_358 n_462 n_534 n_569 n_570 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6906 n_387 n_380 n_371 n_462 n_463 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6827 n_435 n_540 n_508 n_602 n_603 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6937 n_293 n_771 A<25> n_405 n_406 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6899 n_377 n_405 n_393 n_475 n_476 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6882 n_406 n_423 n_372 n_507 n_508 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6832 n_390 n_533 n_532 n_594 n_595 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6870 n_422 n_453 n_361 n_531 n_532 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6834 n_531 n_389 n_496 n_590 n_591 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6955 n_311 n_226 A<26> n_376 n_377 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6849 n_391 n_507 n_476 n_567 n_568 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6954 n_318 A<14> A<16> n_378 n_379 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6815 n_557 n_461 n_545 n_618 n_619 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6875 n_460 n_446 A<21> n_521 n_522 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6907 n_378 n_355 A<19> n_460 n_461 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6915 n_319 n_225 n_356 n_445 n_446 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6855 A<19> n_497 n_379 n_557 n_558 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6828 n_544 n_549 n_522 n_600 n_601 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6862 A<20> n_482 n_499 n_544 n_545 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6887 n_427 n_410 A<18> n_499 n_500 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6829 n_517 n_500 n_558 n_598 n_599 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6925 n_321 n_284 A<15> n_427 n_428 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6843 n_515 n_498 n_518 n_577 n_578 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6877 A<18> n_428 n_473 n_517 n_518 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6844 n_474 n_513 n_516 n_575 n_576 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6900 n_441 n_351 A<16> n_473 n_474 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6917 n_313 n_766 n_350 n_441 n_442 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6879 n_467 n_442 A<16> n_513 n_514 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6901 A<13> n_401 A<15> n_471 n_472 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6878 n_471 n_426 A<17> n_515 n_516 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6888 n_425 n_354 A<17> n_497 n_498 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6926 n_310 n_777 A<14> n_425 n_426 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6903 n_399 n_349 A<14> n_467 n_468 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6940 n_237 n_765 A<11> n_399 n_400 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6860 n_481 A<18> A<20> n_548 n_549 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6896 n_409 n_776 A<17> n_481 n_482 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6935 n_764 n_283 A<13> n_409 n_410 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6890 n_451 n_402 A<15> n_493 n_494 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6850 n_493 n_472 n_514 n_565 n_566 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6856 n_465 n_468 n_494 n_555 n_556 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6865 n_458 n_452 n_466 n_538 n_539 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6904 n_395 n_400 A<14> n_465 n_466 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6939 n_295 n_287 A<12> n_401 n_402 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6912 n_362 n_336 A<13> n_451 n_452 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6902 n_437 n_357 A<25> n_469 n_470 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6864 n_424 n_419 n_469 n_540 n_541 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6833 n_417 n_527 n_541 n_592 n_593 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6839 n_528 n_525 n_470 n_584 n_585 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6821 n_561 n_490 n_526 n_610 n_611 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6894 n_411 n_347 A<23> n_485 n_486 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6873 n_485 n_438 A<25> n_525 n_526 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6919 n_314 n_767 n_348 n_437 n_438 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6872 A<26> n_420 n_489 n_527 n_528 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6923 n_320 n_224 A<19> n_431 n_432 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6929 n_309 n_227 A<23> n_419 n_420 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6892 n_397 A<22> A<24> n_489 n_490 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6853 n_501 n_398 A<24> n_561 n_562 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6941 n_298 n_773 A<21> n_397 n_398 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6886 n_431 n_340 A<22> n_501 n_502 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6859 n_509 n_412 A<23> n_550 n_551 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6826 n_550 n_486 n_562 n_604 n_605 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6811 n_579 n_502 n_551 n_624 n_625 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6814 n_521 n_510 n_580 n_620 n_621 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6842 n_548 n_432 A<22> n_579 n_580 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6934 n_294 n_772 A<20> n_411 n_412 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6881 n_445 n_339 A<21> n_509 n_510 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6962 n_172 n_235 n_280 n_366 n_367 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7113 A<33> n_151 n_195 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7041 n_223 n_190 n_257 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7207 A<19> A<20> n_73 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7055 n_98 n_223 n_253 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7210 A<7> A<8> n_70 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7205 A<4> A<5> n_75 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7209 A<1> A<2> n_71 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7204 A<33> A<35> n_76 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7130 A<26> n_138 n_177 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7010 n_258 n_153 n_315 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7111 n_17 n_153 n_197 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7009 n_260 n_111 n_316 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7135 n_127 A<34> n_172 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7077 n_214 n_107 n_236 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7153 n_9 n_7 n_152 n_153 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7165 A<21> A<20> n_132 n_134 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7163 A<17> A<16> n_135 n_137 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7185 A<22> A<21> n_101 n_103 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7152 A<23> A<22> n_154 n_156 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7150 A<24> A<23> n_157 n_159 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7172 n_4 n_23 n_121 n_122 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7154 A<35> n_25 n_150 n_151 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7186 A<4> A<3> n_99 n_100 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7187 A<3> A<2> n_97 n_98 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7174 A<1> A<0> n_118 n_119 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7148 A<3> A<1> n_160 n_161 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7087 A<5> n_65 n_221 n_223 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7193 A<4> A<0> n_88 n_89 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7158 A<6> A<5> n_143 n_144 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7168 A<7> A<6> n_129 n_131 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7161 A<29> A<27> n_139 n_138 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7192 A<27> A<26> n_91 n_90 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7190 A<19> A<18> n_93 n_96 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7169 A<32> A<31> n_126 n_127 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7180 A<29> A<28> n_109 n_111 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7195 A<15> A<14> n_85 n_87 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7176 A<12> A<11> n_115 n_117 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7155 A<11> A<10> n_148 n_149 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7178 A<10> A<9> n_112 n_114 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7171 A<13> A<12> n_123 n_125 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7159 A<9> A<8> n_141 n_142 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7183 A<16> A<15> n_104 n_106 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7157 A<18> A<17> n_145 n_147 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7181 A<31> A<30> n_108 n_107 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7321 n_137 n_40 A<19> n_770 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6741 n_695 n_195 n_230 Z<46> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7320 n_134 n_36 A<23> n_769 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7324 n_122 n_34 A<16> n_773 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7326 n_103 n_39 A<24> n_775 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7325 n_156 n_37 A<25> n_774 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6975 A<23> A<22> n_263 n_352 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7034 A<34> A<33> n_213 n_276 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7319 n_159 n_43 A<26> n_768 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7033 A<7> A<6> n_208 n_277 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7145 A<6> A<5> A<0> n_164 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7035 A<8> A<7> n_212 n_275 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7080 A<32> A<31> n_84 n_229 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7138 n_24 n_26 n_48 n_170 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6931 A<27> A<26> n_337 n_417 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6947 A<33> A<32> n_315 n_390 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6948 A<34> A<33> n_316 n_389 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7083 A<21> n_96 n_41 n_226 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7084 A<13> n_149 n_53 n_225 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6976 A<11> A<10> n_288 n_350 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7085 A<14> n_117 n_50 n_224 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6988 A<9> A<8> n_271 n_336 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7082 A<18> n_106 n_35 n_227 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7096 n_26 n_110 n_68 n_214 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
Xg7008 n_262 n_90 n_317 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg7133 n_111 A<31> n_174 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg7105 A<3> A<0> n_69 n_1 n_211 inh_ground_gnd inh_power_vdd5 / ON211_5VX1
Xg7228 A<32> A<31> n_54 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7225 A<33> A<32> n_57 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7232 A<27> A<26> n_51 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7230 A<28> A<26> n_52 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7241 A<18> A<17> n_41 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7244 A<17> A<16> n_38 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7202 n_46 n_48 n_78 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7252 n_19 n_5 n_31 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7247 A<15> A<14> n_35 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7229 A<10> A<9> n_53 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7233 A<11> A<10> n_50 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7249 A<35> n_25 n_33 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7248 A<13> A<12> n_34 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7246 A<20> A<19> n_36 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7245 A<22> A<21> n_37 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7243 A<21> A<20> n_39 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7242 A<16> A<15> n_40 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7239 A<23> A<22> n_43 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7238 A<12> A<11> n_44 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7237 A<24> A<23> n_45 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7236 A<25> A<24> n_46 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7235 n_11 n_20 n_48 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7234 A<31> A<30> n_49 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7227 n_25 n_10 n_55 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7226 A<34> A<33> n_56 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7219 A<8> A<7> n_62 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7215 A<3> A<2> n_66 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7222 A<9> A<8> n_59 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7221 A<6> A<5> n_60 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7220 A<29> A<27> n_61 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7218 A<5> A<4> n_63 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7213 A<4> A<0> n_67 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7212 A<29> A<28> n_68 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7141 A<5> n_65 n_167 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg2 n_15 n_21 n_2 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg7201 n_56 n_55 n_79 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg7217 A<4> A<3> n_64 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg7216 A<2> A<1> n_65 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg7211 A<3> A<1> n_69 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg7095 n_99 n_120 n_64 n_205 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg7073 n_129 n_208 n_58 n_233 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg7109 n_71 n_118 n_1 n_198 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg7108 n_160 n_16 n_69 n_208 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg7223 n_5 n_29 n_58 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7250 A<27> A<28> n_32 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7240 n_21 n_6 n_42 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7283 A<32> n_10 n_0 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg7282 A<1> n_16 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg7099 n_52 n_51 n_152 n_213 inh_ground_gnd inh_power_vdd5 / NO3_5VX1
Xg7107 n_10 n_24 n_54 n_57 n_209 inh_ground_gnd inh_power_vdd5 / AN211_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa8_1
* View Name:    schematic
************************************************************************

.SUBCKT multa8_1 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<35> Out1<34> Out1<33> 
+ Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> 
+ Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I Out1<35>:O 
*.PININFO Out1<34>:O Out1<33>:O Out1<32>:O Out1<31>:O Out1<30>:O Out1<29>:O 
*.PININFO Out1<28>:O Out1<27>:O Out1<26>:O Out1<25>:O Out1<24>:O Out1<23>:O 
*.PININFO Out1<22>:O Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O 
*.PININFO Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O 
*.PININFO Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O 
*.PININFO Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xinc_add_67_40_7 UNCONNECTED_HIER_Z156 multa8_mul_temp<46> multa8_mul_temp<45> 
+ multa8_mul_temp<44> multa8_mul_temp<43> multa8_mul_temp<42> 
+ multa8_mul_temp<41> multa8_mul_temp<40> multa8_mul_temp<39> 
+ multa8_mul_temp<38> multa8_mul_temp<37> multa8_mul_temp<36> 
+ multa8_mul_temp<35> multa8_mul_temp<34> multa8_mul_temp<33> 
+ multa8_mul_temp<32> multa8_mul_temp<31> multa8_mul_temp<30> 
+ multa8_mul_temp<29> multa8_mul_temp<28> multa8_mul_temp<27> 
+ multa8_mul_temp<26> multa8_mul_temp<25> multa8_mul_temp<24> 
+ multa8_mul_temp<23> multa8_mul_temp<22> multa8_mul_temp<21> 
+ multa8_mul_temp<20> multa8_mul_temp<19> multa8_mul_temp<18> 
+ multa8_mul_temp<17> multa8_mul_temp<16> multa8_mul_temp<15> 
+ multa8_mul_temp<14> multa8_mul_temp<13> multa8_mul_temp<12> 
+ multa8_mul_temp<11> n_43 Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> 
+ Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> 
+ Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> 
+ Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> 
+ Out1<4> Out1<3> n_50 n_61 n_72 inh_ground_gnd inh_power_vdd5 / 
+ increment_unsigned_256_1
Xmul_65_32 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa8_mul_temp<47> multa8_mul_temp<46> multa8_mul_temp<45> 
+ multa8_mul_temp<44> multa8_mul_temp<43> multa8_mul_temp<42> 
+ multa8_mul_temp<41> multa8_mul_temp<40> multa8_mul_temp<39> 
+ multa8_mul_temp<38> multa8_mul_temp<37> multa8_mul_temp<36> 
+ multa8_mul_temp<35> multa8_mul_temp<34> multa8_mul_temp<33> 
+ multa8_mul_temp<32> multa8_mul_temp<31> multa8_mul_temp<30> 
+ multa8_mul_temp<29> multa8_mul_temp<28> multa8_mul_temp<27> 
+ multa8_mul_temp<26> multa8_mul_temp<25> multa8_mul_temp<24> 
+ multa8_mul_temp<23> multa8_mul_temp<22> multa8_mul_temp<21> 
+ multa8_mul_temp<20> multa8_mul_temp<19> multa8_mul_temp<18> 
+ multa8_mul_temp<17> multa8_mul_temp<16> multa8_mul_temp<15> 
+ multa8_mul_temp<14> multa8_mul_temp<13> multa8_mul_temp<12> 
+ multa8_mul_temp<11> multa8_mul_temp<10> multa8_mul_temp<9> 
+ multa8_mul_temp<8> multa8_mul_temp<7> multa8_mul_temp<6> multa8_mul_temp<5> 
+ multa8_mul_temp<4> multa8_mul_temp<3> multa8_mul_temp<2> multa8_mul_temp<1> 
+ multa8_mul_temp<0> inh_ground_gnd inh_power_vdd5 / mult_signed_const_1085
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_255_1
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_255_1 A<28> A<27> A<26> A<25> A<24> A<23> A<22> 
+ A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> 
+ A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> CI Z<28> Z<27> Z<26> Z<25> 
+ Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> 
+ Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<28>:I A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I 
*.PININFO A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I 
*.PININFO A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I 
*.PININFO A<3>:I A<2>:I A<1>:I A<0>:I CI:I Z<28>:O Z<27>:O Z<26>:O Z<25>:O 
*.PININFO Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O 
*.PININFO Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O 
*.PININFO Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg217 n_1 A<1> n_3 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg216 n_3 A<2> n_5 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg218 A<0> CI n_1 Z<0> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg214 n_7 A<4> n_9 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg213 n_9 A<5> n_11 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg212 n_11 A<6> n_13 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg211 n_13 A<7> n_15 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg210 n_15 A<8> n_17 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg209 n_17 A<9> n_19 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg208 n_19 A<10> n_21 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg215 n_5 A<3> n_7 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg206 n_23 A<12> n_25 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg205 n_25 A<13> n_27 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg204 n_27 A<14> n_29 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg203 n_29 A<15> n_31 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg202 n_31 A<16> n_33 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg201 n_33 A<17> n_35 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg200 n_35 A<18> n_37 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg207 n_21 A<11> n_23 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg198 n_39 A<20> n_41 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg197 n_41 A<21> n_43 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg196 n_43 A<22> n_45 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg195 n_45 A<23> n_47 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg194 n_47 A<24> n_49 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg193 n_49 A<25> n_51 Z<25> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg199 n_37 A<19> n_39 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg192 n_51 A<26> Z<26> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1439
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1439 A<35> A<34> A<33> A<32> A<31> A<30> A<29> A<28> 
+ A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> A<16> 
+ A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<48> Z<47> Z<46> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> Z<38> 
+ Z<37> Z<36> Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> 
+ Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> 
+ Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I Z<48>:O Z<47>:O Z<46>:O Z<45>:O Z<44>:O Z<43>:O 
*.PININFO Z<42>:O Z<41>:O Z<40>:O Z<39>:O Z<38>:O Z<37>:O Z<36>:O Z<35>:O 
*.PININFO Z<34>:O Z<33>:O Z<32>:O Z<31>:O Z<30>:O Z<29>:O Z<28>:O Z<27>:O 
*.PININFO Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O 
*.PININFO Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O 
*.PININFO Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O 
*.PININFO Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg5094 n_209 A<12> n_573 n_289 n_288 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5085 n_237 A<10> n_210 n_305 n_304 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5147 n_61 n_3 A<11> n_209 n_210 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5052 n_250 n_238 A<14> n_351 n_352 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5130 n_72 n_41 A<9> n_237 n_238 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5022 n_351 n_304 n_310 n_404 n_405 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5039 n_278 n_288 n_337 n_371 n_372 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5010 n_339 n_568 n_358 n_422 n_423 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5023 n_349 n_274 n_352 n_403 n_402 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5153 n_63 n_117 A<13> n_199 n_200 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5096 A<20> n_203 n_575 n_285 n_284 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5132 A<5> n_43 n_151 n_233 n_234 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5074 n_233 n_148 n_214 n_320 n_321 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5110 A<7> n_147 n_234 n_266 n_267 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5091 n_253 n_150 n_212 n_292 n_293 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5146 A<34> n_145 n_19 n_211 n_212 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5098 A<15> n_199 n_202 n_281 n_280 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5097 A<16> n_201 n_571 n_282 n_283 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5152 n_66 n_58 A<14> n_201 n_202 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5126 A<6> n_133 n_146 n_242 n_243 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5133 n_71 n_40 A<6> n_232 n_231 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5053 n_245 n_235 A<13> n_349 n_350 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5131 n_74 n_47 A<8> n_236 n_235 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5083 A<14> n_192 n_200 n_309 n_308 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5113 n_135 n_80 n_211 n_261 n_262 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5139 n_65 n_31 A<17> n_221 n_222 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5090 A<19> n_221 n_170 n_295 n_294 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5135 n_73 n_44 A<24> n_228 n_229 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5111 n_228 A<25> A<28> n_264 n_265 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5150 n_64 n_42 A<26> n_204 n_205 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5186 n_70 A<0> A<5> n_165 n_164 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5025 n_341 n_287 n_336 n_398 n_399 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5021 n_342 n_263 n_354 n_406 n_407 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5050 A<30> n_205 n_247 n_355 n_356 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5031 n_330 n_265 n_356 n_386 n_387 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5020 n_353 n_275 n_331 n_408 n_409 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5069 n_241 n_229 FE_PHN150_IIR_out1_1__29_ n_330 n_331 inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg5088 A<21> n_225 n_574 n_299 n_298 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5012 n_5 n_298 n_357 n_418 n_419 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5089 n_255 n_163 A<32> n_296 n_297 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5114 n_162 n_110 A<31> n_259 n_260 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5187 A<28> n_0 A<27> n_162 n_163 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5041 n_296 n_260 n_303 n_367 n_368 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5118 n_166 n_105 A<32> n_251 n_252 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5033 n_302 n_252 n_307 n_382 n_383 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5086 n_167 n_257 A<33> n_302 n_303 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5185 n_124 A<28> A<29> n_166 n_167 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5141 n_75 n_106 A<23> n_218 n_217 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5051 n_217 n_286 A<28> n_353 n_354 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5095 A<23> n_208 n_172 n_286 n_287 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5036 n_313 n_300 n_335 n_376 n_377 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5087 A<22> n_230 n_171 n_301 n_300 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5009 n_314 n_308 n_364 n_424 n_425 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5030 n_306 n_213 n_317 n_388 n_389 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5084 n_259 n_144 A<34> n_306 n_307 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5076 n_251 n_224 n_19 n_316 n_317 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5138 n_83 n_102 A<30> n_223 n_224 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5037 n_318 n_258 n_297 n_374 n_375 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5115 A<30> n_62 n_206 n_257 n_258 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5075 n_264 n_207 A<31> n_318 n_319 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5026 n_256 n_355 n_319 n_396 n_397 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5116 n_204 n_127 A<29> n_255 n_256 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5149 A<26> n_34 A<27> n_206 n_207 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5042 n_279 n_284 n_333 n_365 n_366 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5072 n_178 n_231 A<11> n_324 n_325 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5024 n_324 n_272 n_327 n_400 n_401 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5040 n_268 n_239 n_325 n_369 n_370 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5136 A<5> n_40 n_153 n_226 n_227 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5073 n_177 n_227 n_215 n_322 n_323 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5054 n_179 n_216 n_269 n_347 n_348 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5109 n_164 n_226 A<10> n_268 n_269 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5034 n_326 n_273 n_350 n_380 n_381 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5071 n_196 n_570 A<12> n_326 n_327 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5055 n_248 n_222 A<22> n_345 n_346 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5027 n_345 n_294 n_311 n_394 n_395 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5011 n_359 n_280 n_334 n_420 n_421 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5019 n_340 n_283 n_312 n_410 n_411 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5056 n_282 n_569 A<21> n_343 n_344 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5029 n_315 n_270 n_344 n_390 n_391 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5028 n_343 n_271 n_346 n_392 n_393 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5184 A<28> A<27> A<30> n_168 n_169 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5046 n_254 n_195 n_219 n_360 n_361 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5117 A<34> n_168 n_131 n_253 n_254 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5070 n_132 n_223 n_180 n_328 n_329 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5032 n_328 n_193 n_220 n_384 n_385 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5140 n_19 n_81 n_152 n_219 n_220 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5035 n_329 n_173 n_316 n_378 n_379 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg4985 n_402 n_380 n_448 n_449 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5190 n_90 n_54 n_27 n_159 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5189 n_93 n_48 n_18 n_160 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5188 n_109 n_56 n_12 n_161 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5161 n_100 n_59 n_16 n_191 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5159 n_15 n_51 n_130 n_198 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5092 n_21 n_198 n_572 n_291 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5164 n_98 n_52 n_26 n_188 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4982 n_450 n_404 n_372 n_452 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4980 n_423 n_371 n_452 n_454 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4984 n_405 n_403 n_449 n_450 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4996 n_373 n_320 n_323 n_438 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5038 n_321 n_266 n_362 n_373 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5045 n_267 n_242 n_338 n_362 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5062 n_277 n_176 n_243 n_338 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5158 n_119 n_128 A<12> n_192 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5257 A<30> A<29> A<32> n_80 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4932 n_261 n_6 n_500 n_502 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5179 A<34> n_11 n_157 n_174 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5200 A<29> n_120 A<30> n_154 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4936 n_293 n_360 n_496 n_498 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4934 n_292 n_262 n_498 n_500 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5162 n_96 n_37 n_25 n_190 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4964 n_419 n_365 n_468 n_470 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4960 n_399 n_376 n_472 n_474 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4958 n_398 n_407 n_474 n_476 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4956 n_409 n_406 n_476 n_478 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4954 n_387 n_408 n_478 n_480 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4962 n_377 n_418 n_470 n_472 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4952 n_386 n_397 n_480 n_482 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4950 n_375 n_396 n_482 n_484 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4948 n_368 n_374 n_484 n_486 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4946 n_383 n_367 n_486 n_488 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4986 n_381 n_400 n_447 n_448 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4987 n_401 n_369 n_446 n_447 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4989 n_348 n_322 n_438 n_445 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4988 n_370 n_347 n_445 n_446 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5160 n_86 n_33 n_20 n_197 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5156 n_78 A<3> n_149 n_194 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5128 n_153 n_2 n_194 n_240 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5101 n_240 n_136 n_175 n_277 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5163 n_77 n_97 n_13 n_189 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5155 n_169 A<32> A<33> n_195 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4976 n_421 n_424 n_456 n_458 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4966 n_366 n_394 n_466 n_468 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4978 n_425 n_422 n_454 n_456 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4974 n_411 n_420 n_458 n_460 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4972 n_391 n_410 n_460 n_462 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4970 n_393 n_390 n_462 n_464 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4968 n_395 n_392 n_464 n_466 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4944 n_389 n_382 n_488 n_490 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4942 n_379 n_388 n_490 n_492 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4940 n_385 n_378 n_492 n_494 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4938 n_384 n_361 n_494 n_496 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5380 n_130 n_15 n_51 n_573 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5375 n_572 n_21 n_198 n_568 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5382 n_100 n_16 n_59 n_575 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5379 n_53 A<12> n_118 n_572 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5378 n_98 n_26 n_52 n_571 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5373 n_450 n_372 n_404 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5372 n_423 n_371 n_452 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5374 n_449 n_405 n_403 Z<19> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5350 n_293 n_360 n_496 Z<43> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5349 n_292 n_262 n_498 Z<44> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5348 n_261 n_6 n_500 Z<45> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5112 A<26> A<24> n_161 n_263 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5381 n_96 n_25 n_37 n_574 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5043 A<18> A<16> n_291 n_364 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5364 n_419 n_365 n_468 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5362 n_399 n_376 n_472 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5361 n_398 n_407 n_474 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5360 n_409 n_406 n_476 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5359 n_387 n_408 n_478 Z<34> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5363 n_377 n_418 n_470 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5358 n_397 n_386 n_480 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5357 n_375 n_396 n_482 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5356 n_368 n_374 n_484 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5355 n_383 n_367 n_486 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5377 n_86 n_20 n_33 n_570 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5105 A<11> A<9> n_197 n_273 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5108 A<19> A<17> n_188 n_270 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5081 A<23> n_249 A<21> n_311 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5376 n_77 n_13 n_97 n_569 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5107 A<20> A<18> n_189 n_271 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5370 n_421 n_424 n_456 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5365 n_366 n_394 n_466 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5371 n_425 n_422 n_454 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5369 n_411 n_420 n_458 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5368 n_391 n_410 n_460 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5367 n_390 n_393 n_462 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5366 n_395 n_392 n_464 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5354 n_389 n_382 n_488 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5353 n_379 n_388 n_490 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5352 n_385 n_378 n_492 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5351 n_384 n_361 n_494 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5276 A<6> A<8> n_61 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5265 A<5> A<7> n_72 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5274 A<9> A<11> n_63 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5202 n_70 n_114 n_148 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5269 n_10 A<30> n_68 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5271 A<10> A<12> n_66 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5263 A<4> A<6> n_74 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5215 n_111 A<35> n_135 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5270 n_11 A<33> n_67 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5264 A<20> A<22> n_73 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5206 n_39 n_68 n_144 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5273 A<21> A<23> n_64 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5275 A<23> A<25> n_62 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5267 A<1> A<3> n_70 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5261 A<19> A<21> n_75 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5219 n_79 A<33> n_131 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5218 A<27> n_79 n_132 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5343 A<34> n_11 n_4 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5346 A<8> n_23 n_1 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5259 n_49 n_55 n_79 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5119 n_7 n_197 n_101 n_250 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5197 n_82 n_36 n_50 n_156 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5194 n_36 n_69 n_50 n_151 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5127 n_122 n_161 n_39 n_241 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5047 n_95 n_291 n_48 n_359 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5099 n_8 n_249 n_115 n_279 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5121 n_92 n_188 n_56 n_248 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5256 n_49 A<27> n_55 n_81 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5251 A<16> A<14> n_89 n_90 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5245 A<17> A<15> n_99 n_100 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5221 A<9> A<7> n_129 n_130 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5246 n_21 n_15 n_97 n_98 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5252 A<2> n_22 n_87 n_88 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5234 n_14 A<0> n_113 n_114 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5253 A<5> A<3> n_85 n_86 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5231 A<10> A<8> n_116 n_118 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5235 A<33> A<31> n_112 n_111 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5254 A<28> A<26> n_84 n_83 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5224 A<24> A<22> n_125 n_126 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5248 A<18> A<16> n_94 n_96 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5242 A<27> A<25> n_103 n_104 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5228 A<26> A<24> n_121 n_123 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5250 A<19> A<17> n_91 n_93 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5239 A<20> A<18> n_107 n_109 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5063 n_90 n_305 n_337 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5203 n_88 A<3> n_147 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5205 A<32> n_68 n_145 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5266 n_14 A<2> n_71 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5216 A<35> n_67 n_134 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5204 n_114 n_69 n_146 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5341 n_76 n_157 n_6 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5268 A<2> A<1> n_69 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5262 A<14> A<12> n_77 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5157 n_67 n_169 n_193 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5201 n_88 A<4> n_153 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5064 n_104 n_301 n_336 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5067 n_126 n_295 n_333 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5065 n_123 n_299 n_335 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5177 n_155 n_86 n_175 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5214 n_78 A<0> n_136 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5066 n_93 n_309 n_334 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5080 n_109 n_281 n_312 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5120 n_108 n_189 n_38 n_249 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
Xg5100 n_246 n_30 n_54 n_278 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5061 n_305 n_89 n_59 n_339 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5123 n_236 n_29 n_52 n_246 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5078 n_289 n_99 n_37 n_314 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5079 n_285 n_28 n_57 n_313 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5192 A<3> n_87 n_32 n_158 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5195 n_10 n_112 n_35 n_150 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5196 n_112 n_19 n_35 n_157 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5124 n_232 n_116 n_60 n_245 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5199 n_2 A<2> n_32 n_149 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5193 n_84 n_4 n_45 n_152 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5172 n_154 n_112 n_35 n_180 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5059 n_299 n_121 n_39 n_341 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5122 n_218 n_103 n_46 n_247 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5058 n_301 n_103 n_46 n_342 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5175 n_158 n_1 n_51 n_177 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5174 n_155 n_1 n_51 n_178 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5173 n_156 n_129 n_53 n_179 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5154 n_165 n_129 n_53 n_196 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5060 n_309 n_91 n_56 n_340 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5077 n_281 n_107 n_38 n_315 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5326 A<7> n_20 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5335 A<4> n_14 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5244 n_58 n_101 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5230 n_60 n_117 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5317 A<18> n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5151 n_159 n_203 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5148 n_160 n_208 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5338 A<32> n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5320 A<20> n_25 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5137 n_191 n_225 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5339 A<29> n_10 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5337 A<22> n_12 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5336 A<16> n_13 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5332 A<11> n_15 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5331 A<19> n_16 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5330 A<9> n_17 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5329 A<21> n_18 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5328 A<35> n_19 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5325 A<13> n_21 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5324 A<0> n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5323 A<6> n_23 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5322 A<23> n_24 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5318 A<15> n_26 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5236 n_57 n_110 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5229 n_118 n_119 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5220 n_53 n_128 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5255 n_70 n_82 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5227 n_39 n_120 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5226 n_121 n_122 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5134 n_190 n_230 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5240 n_104 n_105 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5225 n_123 n_124 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5238 n_38 n_106 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5247 n_94 n_95 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5241 n_46 n_102 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5222 n_126 n_127 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5233 n_34 n_115 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5249 n_91 n_92 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5237 n_107 n_108 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5260 A<1> A<0> n_2 n_78 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg5082 A<15> A<13> n_246 n_310 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5048 A<17> A<15> n_289 n_358 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5104 A<12> n_236 A<10> n_274 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5183 A<18> n_90 n_54 n_170 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5049 A<25> n_285 A<23> n_357 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5144 A<8> A<6> n_158 n_214 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg4930 n_502 n_174 n_134 Z<46> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5180 A<34> A<32> n_84 n_173 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5145 A<33> n_154 A<31> n_213 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5106 A<10> A<8> n_232 n_272 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5181 A<22> n_109 n_56 n_172 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5182 A<21> n_93 n_48 n_171 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5103 A<27> A<25> n_218 n_275 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5129 A<9> A<7> n_165 n_239 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5143 A<9> A<7> n_156 n_215 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5142 A<8> n_155 A<6> n_216 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5176 n_155 n_85 n_47 n_176 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg5217 A<1> n_22 n_2 n_133 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg5342 n_295 n_125 n_0 n_5 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
XFE_PHC150_IIR_out1_1__29_ A<29> FE_PHN150_IIR_out1_1__29_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
Xg5340 n_15 n_17 n_7 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2 n_24 n_18 n_8 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg5304 A<14> A<12> n_31 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg5298 A<3> A<1> n_40 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg5294 A<5> A<3> n_47 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg5290 A<2> A<1> n_43 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg5258 n_45 n_4 n_76 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg5272 A<13> A<15> n_65 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg5198 n_113 n_33 n_32 n_155 inh_ground_gnd inh_power_vdd5 / NO3_5VX1
Xg5312 n_26 n_21 n_30 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5277 A<10> A<8> n_60 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5291 A<18> A<16> n_48 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5302 A<17> A<15> n_37 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5284 A<9> A<7> n_53 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5281 A<19> A<17> n_56 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5310 A<2> n_22 n_32 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5309 A<4> A<2> n_33 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5306 A<33> A<31> n_35 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5301 A<20> A<18> n_38 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5299 A<26> A<24> n_39 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5296 A<34> A<32> n_45 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5295 A<27> A<25> n_46 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5288 A<4> A<0> n_50 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5287 A<8> A<6> n_51 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5286 A<12> A<10> n_52 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5283 A<15> A<13> n_54 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5282 A<31> A<29> n_55 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5280 A<25> A<23> n_57 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5278 A<16> A<14> n_59 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5293 n_23 n_14 n_41 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5279 n_15 n_17 n_58 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5292 n_12 n_25 n_42 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5307 n_24 n_18 n_34 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5303 A<4> A<0> n_36 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5289 A<31> A<29> n_49 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5285 n_18 n_16 n_44 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5344 A<5> n_20 n_3 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg5347 A<24> n_12 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg5345 A<1> n_22 n_2 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg5314 A<12> A<10> n_29 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
Xg5315 A<25> A<23> n_28 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa6_1
* View Name:    schematic
************************************************************************

.SUBCKT multa6_1 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<28> Out1<27> Out1<26> 
+ Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I Out1<28>:O 
*.PININFO Out1<27>:O Out1<26>:O Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O 
*.PININFO Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O 
*.PININFO Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O 
*.PININFO Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O 
*.PININFO Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xinc_add_50_40_6 UNCONNECTED_HIER_Z155 UNCONNECTED_HIER_Z154 
+ multa6_mul_temp<46> multa6_mul_temp<45> multa6_mul_temp<44> 
+ multa6_mul_temp<43> multa6_mul_temp<42> multa6_mul_temp<41> 
+ multa6_mul_temp<40> multa6_mul_temp<39> multa6_mul_temp<38> 
+ multa6_mul_temp<37> multa6_mul_temp<36> multa6_mul_temp<35> 
+ multa6_mul_temp<34> multa6_mul_temp<33> multa6_mul_temp<32> 
+ multa6_mul_temp<31> multa6_mul_temp<30> multa6_mul_temp<29> 
+ multa6_mul_temp<28> multa6_mul_temp<27> multa6_mul_temp<26> 
+ multa6_mul_temp<25> multa6_mul_temp<24> multa6_mul_temp<23> 
+ multa6_mul_temp<22> multa6_mul_temp<21> multa6_mul_temp<20> 
+ multa6_mul_temp<19> n_44 n_45 Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> 
+ Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> 
+ Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> 
+ Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5 / 
+ increment_unsigned_255_1
Xmul_48_32 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa6_mul_temp<48> multa6_mul_temp<47> multa6_mul_temp<46> 
+ multa6_mul_temp<45> multa6_mul_temp<44> multa6_mul_temp<43> 
+ multa6_mul_temp<42> multa6_mul_temp<41> multa6_mul_temp<40> 
+ multa6_mul_temp<39> multa6_mul_temp<38> multa6_mul_temp<37> 
+ multa6_mul_temp<36> multa6_mul_temp<35> multa6_mul_temp<34> 
+ multa6_mul_temp<33> multa6_mul_temp<32> multa6_mul_temp<31> 
+ multa6_mul_temp<30> multa6_mul_temp<29> multa6_mul_temp<28> 
+ multa6_mul_temp<27> multa6_mul_temp<26> multa6_mul_temp<25> 
+ multa6_mul_temp<24> multa6_mul_temp<23> multa6_mul_temp<22> 
+ multa6_mul_temp<21> multa6_mul_temp<20> multa6_mul_temp<19> 
+ multa6_mul_temp<18> multa6_mul_temp<17> multa6_mul_temp<16> 
+ multa6_mul_temp<15> multa6_mul_temp<14> multa6_mul_temp<13> 
+ multa6_mul_temp<12> multa6_mul_temp<11> multa6_mul_temp<10> 
+ multa6_mul_temp<9> multa6_mul_temp<8> multa6_mul_temp<7> multa6_mul_temp<6> 
+ multa6_mul_temp<5> multa6_mul_temp<4> multa6_mul_temp<3> multa6_mul_temp<2> 
+ multa6_mul_temp<1> multa6_mul_temp<0> inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1439
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_signed_1770_1
* View Name:    schematic
************************************************************************

.SUBCKT add_signed_1770_1 A<29> A<28> A<27> A<26> A<25> A<24> A<23> A<22> 
+ A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> 
+ A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> B<26> B<25> B<24> B<23> B<22> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<29> Z<28> Z<27> Z<26> Z<25> 
+ Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> 
+ Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<29>:I A<28>:I A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I 
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<26>:I B<25>:I B<24>:I B<23>:I 
*.PININFO B<22>:I B<21>:I B<20>:I B<19>:I B<18>:I B<17>:I B<16>:I B<15>:I 
*.PININFO B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I B<9>:I B<8>:I B<7>:I B<6>:I 
*.PININFO B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I B<0>:I Z<29>:O Z<28>:O Z<27>:O 
*.PININFO Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O 
*.PININFO Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O 
*.PININFO Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O 
*.PININFO Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg660 A<15> B<15> n_27 n_29 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg659 A<16> B<16> n_29 n_31 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg658 A<17> FE_PHN2692_Delay33_out1_17_ n_31 n_33 Z<17> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg656 A<19> FE_PHN2651_Delay33_out1_19_ n_35 n_37 Z<19> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg657 A<18> FE_PHN2665_Delay33_out1_18_ n_33 n_35 Z<18> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg654 A<21> FE_PHN2571_Delay33_out1_21_ n_39 n_41 Z<21> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg655 A<20> FE_PHN2620_Delay33_out1_20_ n_37 n_39 Z<20> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg652 A<23> FE_PHN2565_Delay33_out1_23_ n_43 n_45 Z<23> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg653 A<22> FE_PHN2568_Delay33_out1_22_ n_41 n_43 Z<22> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg650 A<25> B<25> n_47 n_49 Z<25> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg649 A<26> B<26> n_49 n_51 Z<26> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg651 A<24> FE_PHN2556_Delay33_out1_24_ n_45 n_47 Z<24> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg667 A<8> B<8> n_13 n_15 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg666 A<9> B<9> n_15 n_17 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg665 A<10> B<10> n_17 n_19 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg664 A<11> B<11> n_19 n_21 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg663 A<12> B<12> n_21 n_23 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg662 A<13> B<13> n_23 n_25 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg661 A<14> B<14> n_25 n_27 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg673 A<2> B<2> n_1 n_3 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg672 A<3> B<3> n_3 n_5 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg671 A<4> B<4> n_5 n_7 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg670 A<5> B<5> n_7 n_9 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg669 A<6> B<6> n_9 n_11 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg668 A<7> B<7> n_11 n_13 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg674 A<1> B<1> n_1 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg648 n_51 A<27> B<26> Z<27> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
XFE_PHC2620_Delay33_out1_20_ B<20> FE_PHN2620_Delay33_out1_20_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2571_Delay33_out1_21_ B<21> FE_PHN2571_Delay33_out1_21_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2568_Delay33_out1_22_ B<22> FE_PHN2568_Delay33_out1_22_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2565_Delay33_out1_23_ B<23> FE_PHN2565_Delay33_out1_23_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2556_Delay33_out1_24_ B<24> FE_PHN2556_Delay33_out1_24_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2692_Delay33_out1_17_ B<17> FE_PHN2692_Delay33_out1_17_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2665_Delay33_out1_18_ B<18> FE_PHN2665_Delay33_out1_18_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2651_Delay33_out1_19_ B<19> FE_PHN2651_Delay33_out1_19_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_302_1
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_302_1 A<27> A<26> A<25> A<24> A<23> A<22> A<21> 
+ A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> 
+ A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> CI Z<27> Z<26> Z<25> Z<24> Z<23> 
+ Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I CI:I Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O 
*.PININFO Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg210 A<0> CI n_1 Z<0> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg208 A<2> n_3 n_5 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg207 A<3> n_5 n_7 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg206 A<4> n_7 n_9 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg205 n_9 A<5> n_11 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg204 A<6> n_11 n_13 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg203 A<7> n_13 n_15 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg209 A<1> n_1 n_3 FE_PHN597_suma6_out1_1_ inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg201 A<9> n_17 n_19 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg200 A<10> n_19 n_21 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg199 A<11> n_21 n_23 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg198 A<12> n_23 n_25 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg197 A<13> n_25 n_27 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg196 A<14> n_27 n_29 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg195 A<15> n_29 n_31 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg202 n_15 A<8> n_17 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg193 n_33 A<17> n_35 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg192 n_35 A<18> n_37 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg191 A<19> n_37 n_39 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg194 n_31 A<16> n_33 FE_PHN610_suma6_out1_16_ inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg189 A<21> n_41 n_43 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg188 A<22> n_43 n_45 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg187 A<23> n_45 n_47 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg186 A<24> n_47 n_49 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg190 n_39 A<20> n_41 FE_PHN1369_suma6_out1_20_ inh_ground_gnd inh_power_vdd5 
+ / HA_5VX1
XFE_PHC2697_suma6_out1_20_ FE_PHN1369_suma6_out1_20_ FE_PHN2697_suma6_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2214_suma6_out1_20_ FE_PHN2697_suma6_out1_20_ FE_PHN2214_suma6_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC1369_suma6_out1_20_ FE_PHN2214_suma6_out1_20_ Z<20> inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
Xg185 A<25> n_49 Z<25> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
XFE_PHC597_suma6_out1_1_ FE_PHN597_suma6_out1_1_ Z<1> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC610_suma6_out1_16_ FE_PHN610_suma6_out1_16_ Z<16> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    suma6_1
* View Name:    schematic
************************************************************************

.SUBCKT suma6_1 In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> 
+ In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> 
+ In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> 
+ In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> 
+ In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> 
+ In2<0> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> 
+ Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> 
+ Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> 
+ Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I In1<23>:I 
*.PININFO In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I In1<17>:I 
*.PININFO In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I In1<11>:I 
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<26>:I In2<25>:I In2<24>:I 
*.PININFO In2<23>:I In2<22>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I 
*.PININFO In2<17>:I In2<16>:I In2<15>:I In2<14>:I In2<13>:I In2<12>:I 
*.PININFO In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I In2<5>:I 
*.PININFO In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I Out1<27>:O Out1<26>:O 
*.PININFO Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O 
*.PININFO Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O 
*.PININFO Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O 
*.PININFO Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O 
*.PININFO Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xadd_105_43 UNCONNECTED_HIER_Z179 UNCONNECTED_HIER_Z178 In1<26> In1<25> 
+ In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> 
+ In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> 
+ In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> UNCONNECTED_HIER_Z177 In2<26> 
+ In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> In2<17> 
+ In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> 
+ In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> UNCONNECTED_HIER_Z180 
+ suma6_add_temp<29> suma6_add_temp<28> suma6_add_temp<27> suma6_add_temp<26> 
+ suma6_add_temp<25> suma6_add_temp<24> suma6_add_temp<23> suma6_add_temp<22> 
+ suma6_add_temp<21> suma6_add_temp<20> suma6_add_temp<19> suma6_add_temp<18> 
+ suma6_add_temp<17> suma6_add_temp<16> suma6_add_temp<15> suma6_add_temp<14> 
+ suma6_add_temp<13> suma6_add_temp<12> suma6_add_temp<11> suma6_add_temp<10> 
+ suma6_add_temp<9> suma6_add_temp<8> suma6_add_temp<7> suma6_add_temp<6> 
+ suma6_add_temp<5> suma6_add_temp<4> suma6_add_temp<3> suma6_add_temp<2> 
+ suma6_add_temp<1> suma6_add_temp<0> inh_ground_gnd inh_power_vdd5 / 
+ add_signed_1770_1
Xinc_add_107_38_15 UNCONNECTED_HIER_Z182 UNCONNECTED_HIER_Z181 
+ suma6_add_temp<27> suma6_add_temp<26> suma6_add_temp<25> suma6_add_temp<24> 
+ suma6_add_temp<23> suma6_add_temp<22> suma6_add_temp<21> suma6_add_temp<20> 
+ suma6_add_temp<19> suma6_add_temp<18> suma6_add_temp<17> suma6_add_temp<16> 
+ suma6_add_temp<15> suma6_add_temp<14> suma6_add_temp<13> suma6_add_temp<12> 
+ suma6_add_temp<11> suma6_add_temp<10> suma6_add_temp<9> suma6_add_temp<8> 
+ suma6_add_temp<7> suma6_add_temp<6> suma6_add_temp<5> suma6_add_temp<4> 
+ suma6_add_temp<3> suma6_add_temp<2> suma6_add_temp<1> n_8 n_9 Out1<25> 
+ Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5 / increment_unsigned_302_1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    IIR_section_1
* View Name:    schematic
************************************************************************

.SUBCKT IIR_section_1 In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> 
+ In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> 
+ In1<4> In1<3> In1<2> In1<1> In1<0> In2<41> In2<40> In2<39> In2<38> In2<37> 
+ In2<36> In2<35> In2<34> In2<33> In2<32> In2<31> In2<30> In2<29> In2<28> 
+ In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> 
+ In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> 
+ In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> 
+ In3<32> In3<31> In3<30> In3<29> In3<28> In3<27> In3<26> In3<25> In3<24> 
+ In3<23> In3<22> In3<21> In3<20> In3<19> In3<18> In3<17> In3<16> In3<15> 
+ In3<14> In3<13> In3<12> In3<11> In3<10> In3<9> In3<8> In3<7> In3<6> In3<5> 
+ In3<4> In3<3> In3<2> In3<1> In3<0> Out1<35> Out1<34> Out1<33> Out1<32> 
+ Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> 
+ Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> Out2<41> 
+ Out2<40> Out2<39> Out2<38> Out2<37> Out2<36> Out2<35> Out2<34> Out2<33> 
+ Out2<32> Out2<31> Out2<30> Out2<29> Out2<28> Out2<27> Out2<26> Out2<25> 
+ Out2<24> Out2<23> Out2<22> Out2<21> Out2<20> Out2<19> Out2<18> Out2<17> 
+ Out2<16> Out2<15> Out2<14> Out2<13> Out2<12> Out2<11> Out2<10> Out2<9> 
+ Out2<8> Out2<7> Out2<6> Out2<5> Out2<4> Out2<3> Out2<2> Out2<1> Out2<0> 
+ Out3<32> Out3<31> Out3<30> Out3<29> Out3<28> Out3<27> Out3<26> Out3<25> 
+ Out3<24> Out3<23> Out3<22> Out3<21> Out3<20> Out3<19> Out3<18> Out3<17> 
+ Out3<16> Out3<15> Out3<14> Out3<13> Out3<12> Out3<11> Out3<10> Out3<9> 
+ Out3<8> Out3<7> Out3<6> Out3<5> Out3<4> Out3<3> Out3<2> Out3<1> Out3<0> clk 
+ clk_div_3__L5_N88 clk_div_3__L5_N177 clk_div_3__L5_N178 clk_div_3__L5_N180 
+ clk_div_3__L5_N181 clk_div_3__L5_N182 clk_div_3__L5_N183 clk_div_3__L5_N185 
+ clk_div_3__L5_N186 clk_div_3__L5_N187 clk_div_3__L5_N188 clk_div_3__L5_N189 
+ clk_div_3__L5_N190 clk_div_3__L5_N192 clk_div_3__L5_N193 clk_div_3__L5_N194 
+ clk_div_3__L5_N195 clk_div_3__L5_N196 clk_div_3__L5_N197 clk_div_3__L5_N198 
+ clk_div_3__L5_N199 clk_div_3__L5_N200 clk_div_3__L5_N201 clk_div_3__L5_N202 
+ clk_div_3__L5_N203 clk_div_3__L5_N204 clk_div_3__L5_N205 clk_div_3__L5_N206 
+ clk_div_3__L5_N207 clk_div_3__L5_N208 clk_div_3__L5_N209 clk_div_3__L5_N212 
+ clk_div_3__L5_N213 clk_div_3__L5_N214 clk_div_3__L5_N218 clk_div_3__L5_N219 
+ clk_div_3__L5_N220 clk_div_3__L5_N221 clk_div_3__L5_N222 clk_div_3__L5_N223 
+ clk_div_3__L5_N224 clk_div_3__L5_N226 clk_div_3__L5_N227 clk_div_3__L5_N228 
+ clk_div_3__L5_N229 clk_div_3__L5_N230 clk_div_3__L5_N231 clk_div_3__L5_N232 
+ clk_div_3__L5_N233 clk_div_3__L5_N234 p p1 p2 p3 p4 p5 reset inh_ground_gnd 
+ inh_power_vdd5
*.PININFO In1<21>:I In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I 
*.PININFO In1<15>:I In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I 
*.PININFO In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I 
*.PININFO In1<1>:I In1<0>:I In2<41>:I In2<40>:I In2<39>:I In2<38>:I In2<37>:I 
*.PININFO In2<36>:I In2<35>:I In2<34>:I In2<33>:I In2<32>:I In2<31>:I 
*.PININFO In2<30>:I In2<29>:I In2<28>:I In2<27>:I In2<26>:I In2<25>:I 
*.PININFO In2<24>:I In2<23>:I In2<22>:I In2<21>:I In2<20>:I In2<19>:I 
*.PININFO In2<18>:I In2<17>:I In2<16>:I In2<15>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I In3<32>:I 
*.PININFO In3<31>:I In3<30>:I In3<29>:I In3<28>:I In3<27>:I In3<26>:I 
*.PININFO In3<25>:I In3<24>:I In3<23>:I In3<22>:I In3<21>:I In3<20>:I 
*.PININFO In3<19>:I In3<18>:I In3<17>:I In3<16>:I In3<15>:I In3<14>:I 
*.PININFO In3<13>:I In3<12>:I In3<11>:I In3<10>:I In3<9>:I In3<8>:I In3<7>:I 
*.PININFO In3<6>:I In3<5>:I In3<4>:I In3<3>:I In3<2>:I In3<1>:I In3<0>:I clk:I 
*.PININFO clk_div_3__L5_N88:I clk_div_3__L5_N177:I clk_div_3__L5_N178:I 
*.PININFO clk_div_3__L5_N180:I clk_div_3__L5_N181:I clk_div_3__L5_N182:I 
*.PININFO clk_div_3__L5_N183:I clk_div_3__L5_N185:I clk_div_3__L5_N186:I 
*.PININFO clk_div_3__L5_N187:I clk_div_3__L5_N188:I clk_div_3__L5_N189:I 
*.PININFO clk_div_3__L5_N190:I clk_div_3__L5_N192:I clk_div_3__L5_N193:I 
*.PININFO clk_div_3__L5_N194:I clk_div_3__L5_N195:I clk_div_3__L5_N196:I 
*.PININFO clk_div_3__L5_N197:I clk_div_3__L5_N198:I clk_div_3__L5_N199:I 
*.PININFO clk_div_3__L5_N200:I clk_div_3__L5_N201:I clk_div_3__L5_N202:I 
*.PININFO clk_div_3__L5_N203:I clk_div_3__L5_N204:I clk_div_3__L5_N205:I 
*.PININFO clk_div_3__L5_N206:I clk_div_3__L5_N207:I clk_div_3__L5_N208:I 
*.PININFO clk_div_3__L5_N209:I clk_div_3__L5_N212:I clk_div_3__L5_N213:I 
*.PININFO clk_div_3__L5_N214:I clk_div_3__L5_N218:I clk_div_3__L5_N219:I 
*.PININFO clk_div_3__L5_N220:I clk_div_3__L5_N221:I clk_div_3__L5_N222:I 
*.PININFO clk_div_3__L5_N223:I clk_div_3__L5_N224:I clk_div_3__L5_N226:I 
*.PININFO clk_div_3__L5_N227:I clk_div_3__L5_N228:I clk_div_3__L5_N229:I 
*.PININFO clk_div_3__L5_N230:I clk_div_3__L5_N231:I clk_div_3__L5_N232:I 
*.PININFO clk_div_3__L5_N233:I clk_div_3__L5_N234:I p:I p1:I p2:I p3:I p4:I 
*.PININFO p5:I reset:I Out1<35>:O Out1<34>:O Out1<33>:O Out1<32>:O Out1<31>:O 
*.PININFO Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O Out1<25>:O 
*.PININFO Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O Out1<19>:O 
*.PININFO Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O 
*.PININFO Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O 
*.PININFO Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O 
*.PININFO Out1<0>:O Out2<41>:O Out2<40>:O Out2<39>:O Out2<38>:O Out2<37>:O 
*.PININFO Out2<36>:O Out2<35>:O Out2<34>:O Out2<33>:O Out2<32>:O Out2<31>:O 
*.PININFO Out2<30>:O Out2<29>:O Out2<28>:O Out2<27>:O Out2<26>:O Out2<25>:O 
*.PININFO Out2<24>:O Out2<23>:O Out2<22>:O Out2<21>:O Out2<20>:O Out2<19>:O 
*.PININFO Out2<18>:O Out2<17>:O Out2<16>:O Out2<15>:O Out2<14>:O Out2<13>:O 
*.PININFO Out2<12>:O Out2<11>:O Out2<10>:O Out2<9>:O Out2<8>:O Out2<7>:O 
*.PININFO Out2<6>:O Out2<5>:O Out2<4>:O Out2<3>:O Out2<2>:O Out2<1>:O 
*.PININFO Out2<0>:O Out3<32>:O Out3<31>:O Out3<30>:O Out3<29>:O Out3<28>:O 
*.PININFO Out3<27>:O Out3<26>:O Out3<25>:O Out3<24>:O Out3<23>:O Out3<22>:O 
*.PININFO Out3<21>:O Out3<20>:O Out3<19>:O Out3<18>:O Out3<17>:O Out3<16>:O 
*.PININFO Out3<15>:O Out3<14>:O Out3<13>:O Out3<12>:O Out3<11>:O Out3<10>:O 
*.PININFO Out3<9>:O Out3<8>:O Out3<7>:O Out3<6>:O Out3<5>:O Out3<4>:O 
*.PININFO Out3<3>:O Out3<2>:O Out3<1>:O Out3<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
XFE_PHC3726_multa10_out1_7_ FE_PHN1942_multa10_out1_7_ 
+ FE_PHN3726_multa10_out1_7_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1942_multa10_out1_7_ multa10_out1<7> FE_PHN1942_multa10_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2786_multa10_out1_10_ FE_PHN2381_multa10_out1_10_ 
+ FE_PHN2786_multa10_out1_10_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2381_multa10_out1_10_ multa10_out1<10> FE_PHN2381_multa10_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3646_multa8_out1_9_ multa8_out1<9> FE_PHN3646_multa8_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2472_multa10_out1_6_ multa10_out1<6> FE_PHN2472_multa10_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1916_n_53 FE_PHN1916_n_53 FE_PHN1072_n_53 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC1958_n_56 n_56 FE_PHN1958_n_56 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2055_n_57 n_57 FE_PHN2055_n_57 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3686_n_58 n_58 FE_PHN3686_n_58 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3612_n_59 FE_PHN2852_n_59 FE_PHN3612_n_59 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC1911_n_65 FE_PHN3722_n_65 FE_PHN937_n_65 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2461_n_72 FE_PHN1894_n_72 FE_PHN2461_n_72 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_OFC45_sumin_out1_4_ sumin_out1<4> FE_OFN45_sumin_out1_4_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_OFC46_sumin_out1_3_ sumin_out1<3> FE_OFN46_sumin_out1_3_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_OFC47_sumin_out1_0_ sumin_out1<0> FE_OFN47_sumin_out1_0_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2020_multa8_out1_7_ multa8_out1<7> FE_PHN2020_multa8_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2484_multa8_out1_5_ FE_PHN1769_multa8_out1_5_ FE_PHN2484_multa8_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1924_n_83 n_83 FE_PHN3676_n_83 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3676_n_83 FE_PHN3676_n_83 FE_PHN1924_n_83 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2509_n_84 FE_PHN1900_n_84 FE_PHN2509_n_84 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC1974_n_85 n_85 FE_PHN3701_n_85 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1863_n_93 FE_PHN1044_n_93 FE_PHN3723_n_93 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3723_n_93 FE_PHN3723_n_93 FE_PHN1863_n_93 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2084_n_95 FE_PHN2084_n_95 FE_PHN914_n_95 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3693_n_101 FE_PHN2104_n_101 FE_PHN3693_n_101 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2104_n_101 n_101 FE_PHN2104_n_101 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2442_n_99 FE_PHN1858_n_99 FE_PHN2442_n_99 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2447_n_102 FE_PHN2035_n_102 FE_PHN2447_n_102 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1763_n_103 FE_PHN3736_n_103 FE_PHN946_n_103 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2007_n_104 n_104 FE_PHN2007_n_104 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2009_n_105 n_105 FE_PHN3748_n_105 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3748_n_105 FE_PHN3748_n_105 FE_PHN2009_n_105 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2437_Delay32_out1_9_ FE_PHN1695_Delay32_out1_9_ 
+ FE_PHN2437_Delay32_out1_9_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2743_multa10_out1_18_ FE_PHN2287_multa10_out1_18_ 
+ FE_PHN2743_multa10_out1_18_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2072_n_75 n_75 FE_PHN2072_n_75 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3718_n_75 FE_PHN2072_n_75 FE_PHN3718_n_75 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3629_n_98 n_98 FE_PHN3629_n_98 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2963_n_118 FE_PHN2379_n_118 FE_PHN2963_n_118 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2754_n_107 FE_PHN2307_n_107 FE_PHN2754_n_107 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3064_n_119 FE_PHN2762_n_119 FE_PHN3064_n_119 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3781_Delay0_out1_21_ FE_PHN3781_Delay0_out1_21_ Delay0_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3659_n_237 FE_PHN1880_n_237 FE_PHN3659_n_237 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1880_n_237 n_237 FE_PHN1880_n_237 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3677_n_238 FE_PHN1965_n_238 FE_PHN3677_n_238 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1965_n_238 n_238 FE_PHN1965_n_238 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2507_n_186 FE_PHN1931_n_186 FE_PHN2507_n_186 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1931_n_186 n_186 FE_PHN1931_n_186 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3734_n_185 FE_PHN3734_n_185 FE_PHN1840_n_185 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1870_n_187 n_187 FE_PHN1870_n_187 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3724_n_187 FE_PHN1870_n_187 FE_PHN3724_n_187 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1915_n_188 n_188 FE_PHN1915_n_188 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3740_n_189 FE_PHN3740_n_189 FE_PHN1938_n_189 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1938_n_189 n_189 FE_PHN3740_n_189 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC1800_n_190 FE_PHN1800_n_190 FE_PHN827_n_190 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2056_n_193 n_193 FE_PHN2056_n_193 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC1945_Delay12_out1_21_ FE_PHN2476_Delay12_out1_21_ 
+ FE_PHN377_Delay12_out1_21_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3610_Delay32_out1_14_ FE_PHN3610_Delay32_out1_14_ Delay32_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1925_n_236 n_236 FE_PHN1925_n_236 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3698_n_236 FE_PHN1925_n_236 FE_PHN3698_n_236 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1949_n_235 n_235 FE_PHN1949_n_235 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3613_n_235 FE_PHN3613_n_235 FE_PHN943_n_235 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1872_n_239 n_239 FE_PHN1872_n_239 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2494_n_239 FE_PHN1872_n_239 FE_PHN2494_n_239 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2432_n_225 FE_PHN1877_n_225 FE_PHN2432_n_225 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2498_multa12_out1_7_ multa12_out1<7> FE_PHN2498_multa12_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3679_multa12_out1_6_ multa12_out1<6> FE_PHN3679_multa12_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2475_n_174 n_174 FE_PHN2475_n_174 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2398_n_228 FE_PHN1882_n_228 FE_PHN2398_n_228 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1873_n_230 n_230 FE_PHN3745_n_230 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3745_n_230 FE_PHN3745_n_230 FE_PHN1873_n_230 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2441_n_54 n_54 FE_PHN2441_n_54 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1975_n_97 n_97 FE_PHN1975_n_97 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1918_n_194 n_194 FE_PHN3702_n_194 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3731_multa10_out1_16_ FE_PHN2393_multa10_out1_16_ 
+ FE_PHN3731_multa10_out1_16_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2393_multa10_out1_16_ multa10_out1<16> FE_PHN2393_multa10_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1885_multa8_out1_6_ multa8_out1<6> FE_PHN1885_multa8_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1947_multa8_out1_8_ multa8_out1<8> FE_PHN1947_multa8_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3803_Delay11_out1_15_ FE_PHN3713_Delay11_out1_15_ 
+ FE_PHN3803_Delay11_out1_15_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1736_multa10_out1_6_ FE_PHN2472_multa10_out1_6_ 
+ FE_PHN1736_multa10_out1_6_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1699_n_73 FE_PHN2414_n_73 FE_PHN874_n_73 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC1894_n_72 n_72 FE_PHN1894_n_72 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1769_multa8_out1_5_ multa8_out1<5> FE_PHN1769_multa8_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1985_n_79 n_79 FE_PHN1985_n_79 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1936_n_82 n_82 FE_PHN1936_n_82 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3598_n_82 FE_PHN990_n_82 FE_PHN3598_n_82 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC1900_n_84 n_84 FE_PHN1900_n_84 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1858_n_99 n_99 FE_PHN1858_n_99 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2035_n_102 n_102 FE_PHN2035_n_102 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1695_Delay32_out1_9_ Delay32_out1<9> FE_PHN1695_Delay32_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1840_n_185 n_185 FE_PHN3734_n_185 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1877_n_225 n_225 FE_PHN1877_n_225 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1710_multa12_out1_5_ multa12_out1<5> FE_PHN1710_multa12_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2782_n_14 FE_PHN2782_n_14 FE_PHN2384_n_14 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC2784_suma6_out1_23_ suma6_out1<23> FE_PHN2784_suma6_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1882_n_228 n_228 FE_PHN1882_n_228 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1891_n_54 FE_PHN2441_n_54 FE_PHN1891_n_54 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC1821_n_234 n_234 FE_PHN1821_n_234 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1664_Delay22_out1_26_ Delay22_out1<26> FE_PHN1664_Delay22_out1_26_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3713_Delay11_out1_15_ Delay11_out1<15> FE_PHN3713_Delay11_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2314_n_18 n_18 FE_PHN2314_n_18 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2268_multa10_out1_12_ multa10_out1<12> FE_PHN2268_multa10_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2852_n_59 n_59 FE_PHN2852_n_59 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2350_n_59 FE_PHN2644_n_59 FE_PHN2350_n_59 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2395_Delay0_out1_19_ Delay0_out1<19> FE_PHN2395_Delay0_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2374_n_86 FE_PHN2584_n_86 FE_PHN2374_n_86 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2368_n_88 FE_PHN2585_n_88 FE_PHN2368_n_88 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2264_n_41 n_41 FE_PHN2264_n_41 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2213_suma6_out1_21_ suma6_out1<21> FE_PHN2213_suma6_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2293_n_109 n_109 FE_PHN2293_n_109 inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC2301_n_111 n_111 FE_PHN2301_n_111 inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC2261_multa10_out1_21_ multa10_out1<21> FE_PHN2261_multa10_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2354_n_192 FE_PHN2594_n_192 FE_PHN2354_n_192 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2357_n_55 n_55 FE_PHN2357_n_55 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2636_Delay12_out1_14_ FE_PHN2812_Delay12_out1_14_ 
+ FE_PHN2636_Delay12_out1_14_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2811_Delay33_out1_25_ FE_PHN2811_Delay33_out1_25_ Delay33_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2672_n_62 n_62 FE_PHN2672_n_62 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2296_n_62 FE_PHN2672_n_62 FE_PHN2296_n_62 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2236_suma6_out1_23_ FE_PHN2784_suma6_out1_23_ FE_PHN2236_suma6_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2274_Delay12_out1_17_ FE_PHN2650_Delay12_out1_17_ 
+ FE_PHN2274_Delay12_out1_17_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2650_Delay12_out1_17_ Delay12_out1<17> FE_PHN2817_Delay12_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC1514_multa8_out1_25_ multa8_out1<25> FE_PHN1514_multa8_out1_25_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
Xg340 multa8_out1<19> p1 n_10 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg185 FE_PHN607_suma6_out1_11_ p1 n_37 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg350 FE_PHN3726_multa10_out1_7_ p2 n_0 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg332 multa10_out1<14> p2 n_18 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg170 multa8_out1<13> p3 n_52 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg171 FE_PHN590_suma6_out1_5_ FE_OFN27_reset n_51 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg189 FE_PHN582_suma6_out1_19_ reset n_33 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg175 FE_PHN592_suma6_out1_4_ FE_OFN27_reset n_47 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg192 FE_PHN1365_multa10_out1_11_ p2 n_30 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg191 FE_PHN2786_multa10_out1_10_ p2 n_31 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg184 FE_PHN591_suma6_out1_10_ FE_OFN27_reset n_38 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg183 FE_PHN561_suma6_out1_0_ FE_OFN27_reset n_39 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg348 FE_PHN3646_multa8_out1_9_ p3 n_2 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg174 FE_PHN1377_multa10_out1_13_ p2 n_48 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg188 FE_PHN586_suma6_out1_18_ reset n_34 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg193 FE_PHN1380_multa10_out1_12_ p2 n_29 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg200 FE_PHN1736_multa10_out1_6_ p3 n_22 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg338 FE_PHN587_suma6_out1_7_ FE_OFN27_reset n_12 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg173 FE_PHN588_suma6_out1_6_ FE_OFN27_reset n_49 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg199 FE_PHN1581_multa10_out1_5_ p3 n_23 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg288 FE_PHN410_Delay32_out1_3_ p3 n_96 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg201 FE_PHN603_suma6_out1_3_ FE_OFN27_reset n_21 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg176 FE_PHN600_suma6_out1_2_ FE_OFN27_reset n_46 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg328 Delay32_out1<19> p n_56 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg331 Delay32_out1<20> p n_53 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg327 Delay32_out1<18> p n_57 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg326 Delay32_out1<17> p n_58 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg190 FE_PHN611_suma6_out1_15_ reset n_32 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg325 Delay12_out1<13> p2 n_59 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg310 Delay12_out1<12> p2 n_74 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg324 Delay12_out1<11> p2 n_60 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg313 Delay12_out1<6> p2 n_71 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg198 FE_PHN1595_multa10_out1_4_ p4 n_24 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg195 FE_PHN1597_multa10_out1_3_ p4 n_27 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg319 Delay12_out1<0> p4 n_65 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg312 Delay22_out1<9> p3 n_72 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg311 Delay22_out1<7> p3 n_73 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg349 multa10_out1<9> p2 n_1 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg346 multa8_out1<15> FE_OFN27_reset n_4 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg339 multa8_out1<11> p3 n_11 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg334 suma6_out1<1> FE_OFN27_reset n_16 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg203 multa10_out1<8> p2 n_19 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg182 suma6_out1<16> reset n_40 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg179 suma6_out1<20> reset n_43 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg321 FE_PHN361_Delay32_out1_14_ reset n_63 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg320 FE_PHN368_Delay32_out1_13_ reset n_64 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg347 FE_PHN2020_multa8_out1_7_ p3 n_3 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg308 Delay22_out1<5> p3 n_76 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg172 FE_PHN2484_multa8_out1_5_ p3 n_50 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg344 FE_PHN1679_multa8_out1_3_ p3 n_6 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg345 FE_PHN1564_multa8_out1_4_ p3 n_5 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg307 Delay22_out1<4> p3 n_77 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg306 Delay22_out1<3> p3 n_78 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg305 Delay22_out1<27> p n_79 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg303 Delay22_out1<21> p1 n_81 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg333 FE_PHN608_suma6_out1_12_ p1 n_17 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg341 FE_PHN709_multa8_out1_21_ p1 n_9 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg302 Delay22_out1<15> p3 n_82 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg301 Delay22_out1<19> p1 n_83 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg300 Delay22_out1<13> p3 n_84 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg290 Delay32_out1<4> p3 n_94 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg299 Delay22_out1<11> p3 n_85 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg298 Delay12_out1<9> p2 n_86 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg296 Delay12_out1<8> p2 n_88 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg297 Delay12_out1<7> p2 n_87 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg293 Delay12_out1<5> p4 n_91 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg292 Delay32_out1<6> p3 n_92 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg291 Delay32_out1<5> p3 FE_PHN1044_n_93 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg283 Delay12_out1<3> p4 n_101 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg289 Delay12_out1<4> p4 n_95 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg285 Delay32_out1<25> p n_99 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg67 Delay32_out1<23> p n_102 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg66 Delay32_out1<22> p n_103 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg284 FE_PHN476_Delay32_out1_24_ p n_100 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg65 Delay32_out1<21> p n_104 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg64 Delay12_out1<2> p4 n_105 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg194 FE_PHN1554_multa10_out1_2_ p4 n_28 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg295 FE_PHN392_Delay32_out1_9_ p1 n_89 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg244 In1<17> p n_144 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg241 In1<12> p n_147 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg343 FE_PHN661_multa8_out1_27_ reset n_7 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg187 FE_PHN596_suma6_out1_17_ reset n_35 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg282 multa8_out1<30> p n_106 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg272 multa8_out1<34> p n_116 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg181 FE_PHN1363_suma6_out1_22_ p n_41 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg180 FE_PHN1375_suma6_out1_21_ reset n_42 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg271 In1<2> p n_117 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg255 In1<9> p n_133 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg254 In1<5> p n_134 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg253 In1<4> p n_135 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg252 In1<3> p n_136 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg213 In1<1> p5 n_175 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg323 Delay32_out1<15> p5 n_61 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg202 FE_PHN1341_multa10_out1_18_ p2 n_20 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg309 Delay32_out1<16> p5 n_75 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg286 Delay12_out1<18> p5 n_98 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg314 FE_PHN439_Delay32_out1_7_ p1 n_70 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg281 multa10_out1<24> p n_107 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg270 multa10_out1<25> p n_118 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg279 multa10_out1<22> p n_109 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg277 multa10_out1<20> p5 n_111 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg269 multa10_out1<23> p n_119 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg250 In1<21> p n_138 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg248 In1<7> p n_140 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg207 FE_PHN517_FIR_out_1__6_ p n_181 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg247 multa12_out1<16> p3 n_141 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg242 multa12_out1<15> p3 n_146 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg246 In1<15> p n_142 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg245 In1<16> p n_143 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg204 In1<18> p n_184 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg239 multa12_out1<13> p3 n_149 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg237 In1<11> p n_151 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg235 In1<10> p n_153 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg205 In1<8> p n_183 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg267 multa12_out1<9> FE_OFN27_reset n_121 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg266 multa12_out1<8> FE_OFN27_reset n_122 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg258 multa12_out1<14> p3 n_130 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg257 multa12_out1<12> p3 n_131 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg256 multa12_out1<10> FE_OFN27_reset n_132 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg251 In1<14> p n_137 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg240 In1<0> p5 n_148 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg238 In1<13> p n_150 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg342 FE_PHN650_multa8_out1_23_ p1 n_8 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg304 FE_PHN388_Delay22_out1_23_ reset n_80 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg232 multa8_out1<32> p n_156 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg231 multa8_out1<31> reset n_157 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg230 FE_PHN667_multa8_out1_29_ reset n_158 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg225 multa8_out1<20> p1 n_163 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg72 Delay22_out1<20> p1 n_237 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg224 multa8_out1<17> p1 n_164 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg212 multa8_out1<18> FE_OFN27_reset n_176 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg223 multa8_out1<16> FE_OFN27_reset n_165 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg69 Delay22_out1<16> p1 n_240 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg222 multa8_out1<14> p3 n_166 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg71 Delay22_out1<14> p3 n_238 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg221 multa8_out1<10> p3 n_167 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg123 Delay22_out1<10> p3 n_186 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg110 Delay34_out1<9> FE_OFN27_reset n_199 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg219 multa12_out1<11> p3 n_169 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg216 multa12_out1<26> reset n_172 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg208 multa8_out1<12> p3 n_180 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg124 Delay22_out1<12> p3 n_185 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg122 Delay12_out1<25> p n_187 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg121 Delay12_out1<24> p n_188 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg120 Delay12_out1<23> p n_189 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg119 Delay12_out1<22> p n_190 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg114 Delay12_out1<19> p5 n_195 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg275 FE_PHN1345_multa10_out1_19_ p2 n_113 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg278 FE_PHN2261_multa10_out1_21_ p5 n_110 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg118 FE_PHN377_Delay12_out1_21_ p n_191 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg116 Delay12_out1<20> p5 n_193 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg329 FE_PHN2636_Delay12_out1_14_ p2 n_55 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg117 Delay12_out1<15> p2 n_192 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg111 Delay34_out1<8> FE_OFN27_reset n_198 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg109 Delay34_out1<6> FE_OFN27_reset n_200 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg108 Delay34_out1<5> FE_OFN27_reset n_201 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg107 Delay34_out1<4> FE_OFN27_reset n_202 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg106 Delay34_out1<3> FE_OFN27_reset n_203 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg105 Delay34_out1<2> FE_OFN27_reset n_204 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg104 Delay34_out1<26> reset n_205 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg103 Delay34_out1<25> reset n_206 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg337 FE_PHN602_suma6_out1_14_ reset n_13 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg227 FE_PHN693_multa8_out1_24_ reset n_161 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg73 Delay22_out1<22> p1 n_236 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg226 FE_PHN645_multa8_out1_22_ p1 n_162 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg186 FE_PHN604_suma6_out1_13_ p1 n_36 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg102 Delay34_out1<24> reset FE_PHN1038_n_207 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg101 Delay34_out1<23> reset n_208 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg100 Delay34_out1<22> reset n_209 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg99 Delay34_out1<21> reset n_210 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg98 Delay34_out1<20> reset n_211 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg96 Delay34_out1<19> reset n_213 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg95 Delay34_out1<18> reset n_214 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg74 Delay22_out1<25> reset n_235 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg70 Delay22_out1<18> p1 n_239 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg197 FE_PHN598_suma6_out1_9_ FE_OFN27_reset n_25 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg196 FE_PHN589_suma6_out1_8_ FE_OFN27_reset n_26 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg68 Delay22_out1<17> FE_OFN27_reset FE_PHN1039_n_241 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg97 Delay34_out1<1> FE_OFN27_reset n_212 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg87 Delay34_out1<10> FE_OFN27_reset n_222 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg88 Delay34_out1<11> p3 n_221 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg93 Delay34_out1<16> p3 n_216 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg92 Delay34_out1<15> p3 n_217 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg91 Delay34_out1<14> p3 n_218 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg90 Delay34_out1<12> p3 n_219 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg86 Delay34_out1<7> FE_OFN27_reset n_223 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg84 Delay22_out1<8> p3 n_225 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg85 Delay22_out1<6> p3 n_224 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg209 FE_PHN2498_multa12_out1_7_ FE_OFN27_reset n_179 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg211 FE_PHN3679_multa12_out1_6_ FE_OFN27_reset n_177 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg214 FE_PHN1710_multa12_out1_5_ FE_OFN27_reset n_174 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg265 FE_PHN1539_multa12_out1_4_ FE_OFN27_reset n_123 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg210 FE_PHN1533_multa12_out1_3_ FE_OFN27_reset n_178 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg264 FE_PHN1560_multa12_out1_2_ FE_OFN27_reset n_124 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg261 FE_PHN1524_multa12_out1_1_ FE_OFN27_reset n_127 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg263 FE_PHN638_multa12_out1_25_ reset n_125 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg218 FE_PHN619_multa12_out1_24_ reset n_170 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg234 FE_PHN616_multa12_out1_23_ reset n_154 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg215 FE_PHN640_multa12_out1_22_ reset n_173 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg262 FE_PHN643_multa12_out1_21_ reset n_126 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg220 FE_PHN618_multa12_out1_20_ reset n_168 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg260 FE_PHN615_multa12_out1_19_ reset n_128 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg89 Delay34_out1<13> p3 n_220 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg317 FE_PHN458_Delay32_out1_11_ p2 n_67 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg316 FE_PHN408_Delay32_out1_10_ p1 n_68 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg322 FE_PHN1392_Delay12_out1_10_ p2 n_62 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg294 FE_PHN457_Delay32_out1_8_ p1 n_90 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg336 FE_PHN1396_suma6_out1_25_ p FE_PHN2782_n_14 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg177 FE_PHN1370_suma6_out1_24_ p n_45 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg335 FE_PHN1362_suma6_out1_23_ p n_15 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg94 FE_PHN423_Delay34_out1_17_ reset n_215 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg83 Delay22_out1<34> p n_226 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg81 Delay22_out1<32> p n_228 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg82 FE_PHN1568_Delay22_out1_33_ p n_227 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg80 Delay22_out1<31> p n_229 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg233 FE_PHN647_multa8_out1_33_ reset n_155 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg79 Delay22_out1<30> p n_230 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg259 FE_PHN617_multa12_out1_18_ reset n_129 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg243 FE_PHN620_multa12_out1_17_ reset n_145 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg78 FE_PHN453_Delay22_out1_29_ reset n_231 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg77 FE_PHN470_Delay22_out1_28_ reset n_232 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg330 FE_PHN395_Delay32_out1_1_ p3 n_54 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg315 FE_PHN413_Delay32_out1_0_ p3 n_69 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg287 FE_PHN433_Delay32_out1_2_ p3 n_97 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg178 FE_PHN1552_multa10_out1_0_ p4 n_44 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg115 Delay12_out1<1> p4 n_194 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg276 FE_PHN1556_multa10_out1_1_ p4 n_112 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg112 FE_PHN369_Delay12_out1_16_ p2 n_197 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg318 FE_PHN449_Delay32_out1_12_ p2 n_66 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg274 FE_PHN1346_multa10_out1_17_ p2 n_114 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg280 FE_PHN1353_multa10_out1_16_ p2 n_108 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg273 FE_PHN1366_multa10_out1_15_ p2 n_115 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg113 FE_PHN2274_Delay12_out1_17_ p2 n_196 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg75 FE_PHN429_Delay22_out1_24_ reset n_234 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg76 FE_PHN483_Delay22_out1_26_ reset n_233 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg249 FE_PHN646_FIR_out_1__20_ p n_139 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg217 In1<19> p n_171 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg236 FE_PHN1947_multa8_out1_8_ p3 n_152 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg268 FE_PHN1885_multa8_out1_6_ p3 n_120 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg229 FE_PHN670_multa8_out1_28_ reset n_159 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg228 FE_PHN708_multa8_out1_26_ reset n_160 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg206 FE_PHN1514_multa8_out1_25_ reset n_182 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
XFE_PHC1469_n_18 FE_PHN2314_n_18 FE_PHN1469_n_18 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1365_multa10_out1_11_ multa10_out1<11> FE_PHN1365_multa10_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1377_multa10_out1_13_ FE_PHN2284_multa10_out1_13_ 
+ FE_PHN1377_multa10_out1_13_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1380_multa10_out1_12_ FE_PHN2268_multa10_out1_12_ 
+ FE_PHN1380_multa10_out1_12_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2644_n_59 FE_PHN3612_n_59 FE_PHN2644_n_59 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC2160_n_74 FE_PHN2160_n_74 FE_PHN1494_n_74 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1494_n_74 n_74 FE_PHN2160_n_74 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2208_n_60 n_60 FE_PHN2208_n_60 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1496_n_60 FE_PHN2208_n_60 FE_PHN1496_n_60 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC2200_n_71 n_71 FE_PHN2200_n_71 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1497_n_71 FE_PHN2200_n_71 FE_PHN1497_n_71 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC257_Delay31_out1_4_ Delay31_out1<4> FE_PHN257_Delay31_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC273_Delay31_out1_5_ Delay31_out1<5> FE_PHN273_Delay31_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC280_Delay31_out1_6_ Delay31_out1<6> FE_PHN280_Delay31_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC293_Delay31_out1_3_ Delay31_out1<3> FE_PHN293_Delay31_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2814_Delay33_out1_26_ Delay33_out1<26> FE_PHN2814_Delay33_out1_26_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2203_n_87 n_87 FE_PHN2203_n_87 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1498_n_87 FE_PHN2203_n_87 FE_PHN1498_n_87 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1495_n_91 FE_PHN2197_n_91 FE_PHN1495_n_91 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC2197_n_91 n_91 FE_PHN2197_n_91 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1363_suma6_out1_22_ suma6_out1<22> FE_PHN1363_suma6_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1375_suma6_out1_21_ FE_PHN2213_suma6_out1_21_ FE_PHN1375_suma6_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1341_multa10_out1_18_ FE_PHN2743_multa10_out1_18_ 
+ FE_PHN1341_multa10_out1_18_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1471_n_107 FE_PHN3200_n_107 FE_PHN1471_n_107 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1475_n_118 FE_PHN2963_n_118 FE_PHN1475_n_118 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1461_n_109 FE_PHN2293_n_109 FE_PHN1461_n_109 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1446_n_111 FE_PHN2301_n_111 FE_PHN1446_n_111 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1466_n_119 FE_PHN3064_n_119 FE_PHN1466_n_119 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1457_n_110 n_110 FE_PHN1457_n_110 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC1345_multa10_out1_19_ multa10_out1<19> FE_PHN1345_multa10_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2812_Delay12_out1_14_ Delay12_out1<14> FE_PHN2812_Delay12_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1392_Delay12_out1_10_ Delay12_out1<10> FE_PHN1392_Delay12_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1396_suma6_out1_25_ suma6_out1<25> FE_PHN1396_suma6_out1_25_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1370_suma6_out1_24_ FE_PHN2333_suma6_out1_24_ FE_PHN1370_suma6_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1362_suma6_out1_23_ FE_PHN2236_suma6_out1_23_ FE_PHN1362_suma6_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1346_multa10_out1_17_ multa10_out1<17> FE_PHN1346_multa10_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1353_multa10_out1_16_ FE_PHN3731_multa10_out1_16_ 
+ FE_PHN1353_multa10_out1_16_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1366_multa10_out1_15_ FE_PHN2305_multa10_out1_15_ 
+ FE_PHN1366_multa10_out1_15_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2817_Delay12_out1_17_ FE_PHN2817_Delay12_out1_17_ 
+ FE_PHN2650_Delay12_out1_17_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1206_n_182 n_182 FE_PHN1206_n_182 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XDelay22_out1_reg[19] clk_div_3__L5_N193 n_10 Delay22_out1<19> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[11] clk_div_3__L5_N193 n_37 Delay32_out1<11> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[7] clk_div_3__L5_N204 n_0 Delay12_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[14] clk_div_3__L5_N195 FE_PHN1469_n_18 Delay12_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[13] clk_div_3__L5_N203 n_52 Delay22_out1<13> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[5] clk_div_3__L5_N203 n_51 Delay32_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[19] clk_div_3__L5_N209 n_33 Delay32_out1<19> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[4] clk_div_3__L5_N205 n_47 Delay32_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[11] clk_div_3__L5_N200 n_30 Delay12_out1<11> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[10] clk_div_3__L5_N200 n_31 Delay12_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[10] clk_div_3__L5_N193 n_38 Delay32_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[0] clk_div_3__L5_N228 n_39 Delay32_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[9] clk_div_3__L5_N228 n_2 Delay22_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[13] clk_div_3__L5_N195 n_48 Delay12_out1<13> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[18] clk_div_3__L5_N209 n_34 Delay32_out1<18> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[12] clk_div_3__L5_N195 n_29 Delay12_out1<12> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[6] clk_div_3__L5_N204 n_22 Delay12_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[7] clk_div_3__L5_N198 n_12 Delay32_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[6] clk_div_3__L5_N198 n_49 Delay32_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[5] clk_div_3__L5_N204 n_23 Delay12_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[3] clk_div_3__L5_N204 n_96 Delay31_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[3] clk_div_3__L5_N205 n_21 Delay32_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[2] clk_div_3__L5_N228 n_46 Delay32_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[20] clk_div_3__L5_N212 FE_PHN1072_n_53 Delay31_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[19] clk_div_3__L5_N212 FE_PHN903_n_56 Delay31_out1<19> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[18] clk_div_3__L5_N214 FE_PHN893_n_57 Delay31_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[17] clk_div_3__L5_N178 FE_PHN947_n_58 Delay31_out1<17> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[15] clk_div_3__L5_N178 n_32 Delay32_out1<15> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[13] clk_div_3__L5_N195 FE_PHN2350_n_59 Delay11_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[12] clk_div_3__L5_N195 FE_PHN1494_n_74 Delay11_out1<12> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[11] clk_div_3__L5_N200 FE_PHN1496_n_60 Delay11_out1<11> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[6] clk_div_3__L5_N206 FE_PHN1497_n_71 Delay11_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[4] clk_div_3__L5_N206 n_24 Delay12_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[3] clk_div_3__L5_N206 n_27 Delay12_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[0] clk_div_3__L5_N233 FE_PHN937_n_65 Delay11_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[9] clk_div_3__L5_N228 FE_PHN875_n_72 Delay21_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[7] clk_div_3__L5_N232 FE_PHN874_n_73 Delay21_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[9] clk_div_3__L5_N200 n_1 Delay12_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[15] clk_div_3__L5_N198 n_4 Delay22_out1<15> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[11] clk_div_3__L5_N205 n_11 Delay22_out1<11> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[1] clk_div_3__L5_N228 n_16 Delay32_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[8] clk_div_3__L5_N204 n_19 Delay12_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[16] clk_div_3__L5_N182 n_40 Delay32_out1<16> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[20] clk_div_3__L5_N209 n_43 Delay32_out1<20> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[14] clk_div_3__L5_N183 n_63 Delay31_out1<14> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[13] clk_div_3__L5_N188 n_64 Delay31_out1<13> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[7] clk_div_3__L5_N232 n_3 Delay22_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[5] clk_div_3__L5_N234 FE_PHN822_n_76 Delay21_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[5] clk_div_3__L5_N234 n_50 Delay22_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[3] clk_div_3__L5_N234 n_6 Delay22_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[4] clk_div_3__L5_N234 n_5 Delay22_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[4] clk_div_3__L5_N234 FE_PHN902_n_77 Delay21_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[3] clk_div_3__L5_N234 FE_PHN999_n_78 Delay21_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[27] clk_div_3__L5_N180 FE_PHN1101_n_79 Delay21_out1<27> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[21] clk_div_3__L5_N190 FE_PHN976_n_81 Delay21_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[12] clk_div_3__L5_N190 n_17 Delay32_out1<12> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[21] clk_div_3__L5_N190 n_9 Delay22_out1<21> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[15] clk_div_3__L5_N198 FE_PHN3598_n_82 Delay21_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[19] clk_div_3__L5_N193 FE_PHN854_n_83 Delay21_out1<19> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[13] clk_div_3__L5_N203 FE_PHN960_n_84 Delay21_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[11] clk_div_3__L5_N205 FE_PHN953_n_85 Delay21_out1<11> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[4] clk_div_3__L5_N205 FE_PHN861_n_94 Delay31_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[9] clk_div_3__L5_N202 FE_PHN2374_n_86 Delay11_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[8] clk_div_3__L5_N202 FE_PHN2368_n_88 Delay11_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[7] clk_div_3__L5_N206 FE_PHN1498_n_87 Delay11_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[5] clk_div_3__L5_N206 FE_PHN1495_n_91 Delay11_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[6] clk_div_3__L5_N203 FE_PHN996_n_92 Delay31_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[5] clk_div_3__L5_N203 n_93 Delay31_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[4] clk_div_3__L5_N227 FE_PHN914_n_95 Delay11_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[3] clk_div_3__L5_N227 FE_PHN872_n_101 Delay11_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[25] clk_div_3__L5_N219 FE_PHN1081_n_99 Delay31_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[23] clk_div_3__L5_N224 FE_PHN974_n_102 Delay31_out1<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[22] clk_div_3__L5_N224 FE_PHN946_n_103 Delay31_out1<22> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[24] clk_div_3__L5_N224 n_100 Delay31_out1<24> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[21] clk_div_3__L5_N212 FE_PHN1053_n_104 Delay31_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[2] clk_div_3__L5_N230 FE_PHN876_n_105 Delay11_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[2] clk_div_3__L5_N230 n_28 Delay12_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[9] clk n_89 Delay31_out1<9> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
XDelay0_out1_reg[17] clk_div_3__L5_N219 FE_PHN1156_n_144 Delay0_out1<17> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[12] clk_div_3__L5_N219 n_147 FE_PHN60_Delay0_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[27] clk_div_3__L5_N177 n_7 Delay22_out1<27> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[17] clk_div_3__L5_N177 n_35 Delay32_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[30] clk_div_3__L5_N209 FE_PHN1191_n_106 Delay22_out1<30> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[34] clk_div_3__L5_N207 FE_PHN1181_n_116 Delay22_out1<34> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[22] clk_div_3__L5_N207 FE_PHN2264_n_41 Delay32_out1<22> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[21] clk_div_3__L5_N207 n_42 Delay32_out1<21> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[2] clk_div_3__L5_N221 FE_PHN1130_n_117 
+ FE_PHN115_Delay0_out1_2_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[9] clk_div_3__L5_N221 FE_PHN1162_n_133 Delay0_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[5] clk_div_3__L5_N88 FE_PHN1164_n_134 Delay0_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[4] clk_div_3__L5_N226 FE_PHN1159_n_135 
+ FE_PHN113_Delay0_out1_4_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[3] clk_div_3__L5_N226 FE_PHN1138_n_136 Delay0_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[1] clk_div_3__L5_N226 n_175 FE_PHN176_Delay0_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[15] clk_div_3__L5_N185 FE_PHN815_n_61 Delay31_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[18] clk_div_3__L5_N185 n_20 Delay12_out1<18> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[16] clk_div_3__L5_N178 FE_PHN837_n_75 Delay31_out1<16> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[18] clk_div_3__L5_N185 FE_PHN807_n_98 Delay11_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[7] clk_div_3__L5_N199 n_70 Delay31_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[24] clk_div_3__L5_N214 FE_PHN1471_n_107 Delay12_out1<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[25] clk_div_3__L5_N214 FE_PHN1475_n_118 Delay12_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[22] clk_div_3__L5_N180 FE_PHN1461_n_109 Delay12_out1<22> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[20] clk_div_3__L5_N182 FE_PHN1446_n_111 Delay12_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[23] clk_div_3__L5_N182 FE_PHN1466_n_119 Delay12_out1<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[21] clk_div_3__L5_N218 FE_PHN1169_n_138 
+ FE_PHN3781_Delay0_out1_21_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[7] clk_div_3__L5_N88 FE_PHN1161_n_140 Delay0_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[6] clk_div_3__L5_N88 n_181 FE_PHN109_Delay0_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[16] clk_div_3__L5_N186 n_141 Delay34_out1<16> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[15] clk_div_3__L5_N186 n_146 Delay34_out1<15> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[15] clk_div_3__L5_N218 n_142 FE_PHN1337_Delay0_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[16] clk_div_3__L5_N218 FE_PHN1151_n_143 Delay0_out1<16> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[18] clk_div_3__L5_N218 FE_PHN1154_n_184 Delay0_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[13] clk_div_3__L5_N189 n_149 FE_PHN484_Delay34_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[11] clk_div_3__L5_N221 FE_PHN1166_n_151 Delay0_out1<11> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[10] clk_div_3__L5_N221 FE_PHN1168_n_153 
+ FE_PHN62_Delay0_out1_10_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[8] clk_div_3__L5_N221 FE_PHN1158_n_183 Delay0_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[9] clk_div_3__L5_N196 n_121 Delay34_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[8] clk_div_3__L5_N196 n_122 Delay34_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[14] clk_div_3__L5_N189 n_130 Delay34_out1<14> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[12] clk_div_3__L5_N189 n_131 Delay34_out1<12> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[10] clk_div_3__L5_N196 n_132 Delay34_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[14] clk_div_3__L5_N218 n_137 Delay0_out1<14> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[0] clk_div_3__L5_N208 n_148 Delay0_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[13] clk_div_3__L5_N221 n_150 Delay0_out1<13> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[23] clk_div_3__L5_N187 n_8 Delay22_out1<23> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[23] clk_div_3__L5_N187 n_80 Delay21_out1<23> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[32] clk_div_3__L5_N207 FE_PHN1190_n_156 Delay22_out1<32> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[31] clk_div_3__L5_N209 FE_PHN1193_n_157 Delay22_out1<31> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[29] clk_div_3__L5_N209 n_158 Delay22_out1<29> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[20] clk_div_3__L5_N193 n_163 Delay22_out1<20> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[20] clk_div_3__L5_N193 FE_PHN1082_n_237 Delay21_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[17] clk_div_3__L5_N197 n_164 Delay22_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[18] clk_div_3__L5_N197 n_176 Delay22_out1<18> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[16] clk_div_3__L5_N198 n_165 Delay22_out1<16> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[16] clk_div_3__L5_N198 FE_PHN857_n_240 Delay21_out1<16> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[14] clk_div_3__L5_N203 n_166 Delay22_out1<14> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[14] clk_div_3__L5_N203 FE_PHN919_n_238 Delay21_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[10] clk_div_3__L5_N228 n_167 Delay22_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[10] clk_div_3__L5_N228 FE_PHN984_n_186 Delay21_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[11] clk_div_3__L5_N196 n_169 Delay34_out1<11> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[9] clk_div_3__L5_N196 FE_PHN1085_n_199 Delay33_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[26] clk_div_3__L5_N220 FE_PHN1182_n_172 Delay34_out1<26> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[12] clk_div_3__L5_N205 n_180 Delay22_out1<12> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[12] clk_div_3__L5_N205 FE_PHN909_n_185 Delay21_out1<12> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[25] clk_div_3__L5_N214 FE_PHN917_n_187 Delay11_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[24] clk_div_3__L5_N214 FE_PHN993_n_188 Delay11_out1<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[23] clk_div_3__L5_N214 FE_PHN927_n_189 Delay11_out1<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[22] clk_div_3__L5_N182 FE_PHN827_n_190 Delay11_out1<22> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[21] clk_div_3__L5_N182 FE_PHN1457_n_110 Delay12_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[19] clk_div_3__L5_N185 FE_PHN783_n_195 Delay11_out1<19> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[19] clk_div_3__L5_N185 n_113 Delay12_out1<19> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[20] clk_div_3__L5_N178 FE_PHN805_n_193 Delay11_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[21] clk_div_3__L5_N178 n_191 Delay11_out1<21> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[15] clk_div_3__L5_N194 FE_PHN2354_n_192 Delay11_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[14] clk_div_3__L5_N194 FE_PHN2357_n_55 Delay11_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[8] clk_div_3__L5_N201 FE_PHN1089_n_198 Delay33_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[6] clk_div_3__L5_N201 FE_PHN1069_n_200 Delay33_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[5] clk_div_3__L5_N201 FE_PHN1083_n_201 Delay33_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[4] clk_div_3__L5_N201 FE_PHN1098_n_202 Delay33_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[3] clk_div_3__L5_N229 FE_PHN1118_n_203 Delay33_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[2] clk_div_3__L5_N229 FE_PHN1071_n_204 Delay33_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[26] clk_div_3__L5_N220 FE_PHN1093_n_205 Delay33_out1<26> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[25] clk_div_3__L5_N220 FE_PHN1088_n_206 
+ FE_PHN2811_Delay33_out1_25_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[14] clk_div_3__L5_N187 n_13 FE_PHN3610_Delay32_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[24] clk_div_3__L5_N187 n_161 Delay22_out1<24> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[22] clk_div_3__L5_N190 FE_PHN833_n_236 Delay21_out1<22> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[22] clk_div_3__L5_N190 n_162 Delay22_out1<22> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[13] clk_div_3__L5_N187 n_36 Delay32_out1<13> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[24] clk_div_3__L5_N220 n_207 Delay33_out1<24> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[23] clk_div_3__L5_N220 FE_PHN899_n_208 Delay33_out1<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[22] clk_div_3__L5_N222 FE_PHN1119_n_209 Delay33_out1<22> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[21] clk_div_3__L5_N213 FE_PHN988_n_210 Delay33_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[20] clk_div_3__L5_N213 FE_PHN955_n_211 Delay33_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[19] clk_div_3__L5_N213 FE_PHN847_n_213 Delay33_out1<19> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[18] clk_div_3__L5_N181 FE_PHN838_n_214 Delay33_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[25] clk_div_3__L5_N180 FE_PHN943_n_235 Delay21_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[18] clk_div_3__L5_N197 FE_PHN941_n_239 Delay21_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[9] clk_div_3__L5_N197 n_25 Delay32_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[8] clk_div_3__L5_N197 n_26 Delay32_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[17] clk_div_3__L5_N197 n_241 Delay21_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[1] clk_div_3__L5_N229 FE_PHN1063_n_212 Delay33_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[10] clk_div_3__L5_N196 FE_PHN1116_n_222 Delay33_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[11] clk_div_3__L5_N196 FE_PHN1094_n_221 Delay33_out1<11> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[16] clk_div_3__L5_N186 FE_PHN1047_n_216 Delay33_out1<16> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[15] clk_div_3__L5_N186 FE_PHN1000_n_217 Delay33_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[14] clk_div_3__L5_N189 FE_PHN1092_n_218 Delay33_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[12] clk_div_3__L5_N189 FE_PHN1080_n_219 Delay33_out1<12> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[7] clk_div_3__L5_N201 FE_PHN1113_n_223 Delay33_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[6] clk_div_3__L5_N232 FE_PHN986_n_224 Delay21_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[8] clk_div_3__L5_N232 FE_PHN841_n_225 Delay21_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[7] clk_div_3__L5_N201 n_179 Delay34_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[6] clk_div_3__L5_N201 n_177 Delay34_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[5] clk_div_3__L5_N201 FE_PHN2475_n_174 Delay34_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[4] clk_div_3__L5_N229 n_123 Delay34_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[3] clk_div_3__L5_N229 n_178 Delay34_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[2] clk_div_3__L5_N229 n_124 Delay34_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[1] clk_div_3__L5_N229 n_127 Delay34_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[25] clk_div_3__L5_N220 n_125 Delay34_out1<25> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[24] clk_div_3__L5_N220 n_170 Delay34_out1<24> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[23] clk_div_3__L5_N222 n_154 Delay34_out1<23> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[22] clk_div_3__L5_N222 n_173 Delay34_out1<22> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[21] clk_div_3__L5_N213 n_126 Delay34_out1<21> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[20] clk_div_3__L5_N213 n_168 Delay34_out1<20> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[19] clk_div_3__L5_N213 n_128 Delay34_out1<19> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[13] clk_div_3__L5_N189 n_220 Delay33_out1<13> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[11] clk_div_3__L5_N194 n_67 Delay31_out1<11> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[10] clk_div_3__L5_N194 n_68 Delay31_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[10] clk_div_3__L5_N200 FE_PHN2296_n_62 Delay11_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[8] clk_div_3__L5_N200 n_90 Delay31_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[25] clk_div_3__L5_N223 n_14 Delay32_out1<25> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[24] clk_div_3__L5_N223 n_45 Delay32_out1<24> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[23] clk_div_3__L5_N223 n_15 Delay32_out1<23> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[17] clk_div_3__L5_N181 n_215 Delay33_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[34] clk_div_3__L5_N223 FE_PHN1068_n_226 Delay21_out1<34> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[32] clk_div_3__L5_N223 FE_PHN1018_n_228 Delay21_out1<32> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[33] clk_div_3__L5_N223 FE_PHN1058_n_227 Delay21_out1<33> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[31] clk_div_3__L5_N207 FE_PHN1033_n_229 Delay21_out1<31> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[33] clk_div_3__L5_N207 n_155 Delay22_out1<33> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[30] clk_div_3__L5_N212 FE_PHN1013_n_230 Delay21_out1<30> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[18] clk_div_3__L5_N181 n_129 Delay34_out1<18> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[17] clk_div_3__L5_N181 n_145 Delay34_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[29] clk_div_3__L5_N212 n_231 Delay21_out1<29> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[28] clk_div_3__L5_N212 n_232 Delay21_out1<28> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[1] clk_div_3__L5_N231 FE_PHN1891_n_54 Delay31_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[0] clk_div_3__L5_N231 n_69 Delay31_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[2] clk_div_3__L5_N231 FE_PHN1975_n_97 Delay31_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[0] clk_div_3__L5_N231 n_44 Delay12_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[1] clk_div_3__L5_N230 FE_PHN992_n_194 Delay11_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[1] clk_div_3__L5_N230 n_112 Delay12_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[16] clk_div_3__L5_N192 n_197 Delay11_out1<16> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[12] clk_div_3__L5_N192 n_66 Delay31_out1<12> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[17] clk_div_3__L5_N192 n_114 Delay12_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[16] clk_div_3__L5_N192 n_108 Delay12_out1<16> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[15] clk_div_3__L5_N192 n_115 Delay12_out1<15> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[17] clk_div_3__L5_N192 n_196 Delay11_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[24] clk_div_3__L5_N180 FE_PHN1821_n_234 Delay21_out1<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[26] clk_div_3__L5_N180 n_233 Delay21_out1<26> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[20] clk_div_3__L5_N219 n_139 FE_PHN2804_Delay0_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[19] clk_div_3__L5_N219 FE_PHN1157_n_171 Delay0_out1<19> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[6] clk_div_3__L5_N232 n_120 Delay22_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[8] clk_div_3__L5_N232 n_152 Delay22_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[28] clk_div_3__L5_N177 n_159 Delay22_out1<28> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[26] clk_div_3__L5_N177 n_160 Delay22_out1<26> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[25] clk_div_3__L5_N177 FE_PHN1206_n_182 Delay22_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XFE_PHC607_suma6_out1_11_ suma6_out1<11> FE_PHN607_suma6_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC590_suma6_out1_5_ suma6_out1<5> FE_PHN590_suma6_out1_5_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC582_suma6_out1_19_ suma6_out1<19> FE_PHN582_suma6_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC592_suma6_out1_4_ suma6_out1<4> FE_PHN592_suma6_out1_4_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC591_suma6_out1_10_ suma6_out1<10> FE_PHN591_suma6_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC561_suma6_out1_0_ suma6_out1<0> FE_PHN561_suma6_out1_0_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC586_suma6_out1_18_ suma6_out1<18> FE_PHN586_suma6_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC587_suma6_out1_7_ suma6_out1<7> FE_PHN587_suma6_out1_7_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC588_suma6_out1_6_ suma6_out1<6> FE_PHN588_suma6_out1_6_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC410_Delay32_out1_3_ FE_PHN1591_Delay32_out1_3_ 
+ FE_PHN410_Delay32_out1_3_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC603_suma6_out1_3_ suma6_out1<3> FE_PHN603_suma6_out1_3_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC600_suma6_out1_2_ suma6_out1<2> FE_PHN600_suma6_out1_2_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1072_n_53 n_53 FE_PHN1916_n_53 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC903_n_56 FE_PHN1958_n_56 FE_PHN3710_n_56 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC893_n_57 FE_PHN2055_n_57 FE_PHN893_n_57 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC947_n_58 FE_PHN3686_n_58 FE_PHN947_n_58 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC611_suma6_out1_15_ suma6_out1<15> FE_PHN611_suma6_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC937_n_65 n_65 FE_PHN1911_n_65 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC875_n_72 FE_PHN2461_n_72 FE_PHN875_n_72 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC874_n_73 n_73 FE_PHN1699_n_73 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC59_Delay0_out1_14_ Delay0_out1<14> FE_PHN59_Delay0_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC61_Delay0_out1_11_ Delay0_out1<11> FE_PHN61_Delay0_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC63_Delay0_out1_13_ Delay0_out1<13> FE_PHN63_Delay0_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC81_Delay0_out1_9_ Delay0_out1<9> FE_PHN81_Delay0_out1_9_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC100_Delay0_out1_7_ Delay0_out1<7> FE_PHN100_Delay0_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC103_Delay0_out1_8_ Delay0_out1<8> FE_PHN103_Delay0_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC108_Delay0_out1_3_ Delay0_out1<3> FE_PHN108_Delay0_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC110_Delay0_out1_5_ Delay0_out1<5> FE_PHN110_Delay0_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC227_Delay31_out1_8_ Delay31_out1<8> FE_PHN227_Delay31_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1333_Delay0_out1_17_ Delay0_out1<17> FE_PHN1333_Delay0_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1354_Delay0_out1_16_ Delay0_out1<16> FE_PHN1354_Delay0_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1394_Delay0_out1_18_ Delay0_out1<18> FE_PHN1394_Delay0_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC361_Delay32_out1_14_ Delay32_out1<14> FE_PHN361_Delay32_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC368_Delay32_out1_13_ FE_PHN1983_Delay32_out1_13_ 
+ FE_PHN368_Delay32_out1_13_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC822_n_76 FE_PHN1730_n_76 FE_PHN822_n_76 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC902_n_77 FE_PHN1819_n_77 FE_PHN902_n_77 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC999_n_78 FE_PHN1775_n_78 FE_PHN999_n_78 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1101_n_79 FE_PHN1985_n_79 FE_PHN1101_n_79 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC976_n_81 FE_PHN1939_n_81 FE_PHN976_n_81 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC608_suma6_out1_12_ suma6_out1<12> FE_PHN608_suma6_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC709_multa8_out1_21_ multa8_out1<21> FE_PHN709_multa8_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC990_n_82 FE_PHN1936_n_82 FE_PHN990_n_82 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC854_n_83 FE_PHN1924_n_83 FE_PHN854_n_83 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC960_n_84 FE_PHN2509_n_84 FE_PHN960_n_84 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC953_n_85 FE_PHN1974_n_85 FE_PHN953_n_85 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC861_n_94 FE_PHN1874_n_94 FE_PHN861_n_94 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2584_n_86 n_86 FE_PHN2584_n_86 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2585_n_88 n_88 FE_PHN2585_n_88 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC996_n_92 FE_PHN1868_n_92 FE_PHN996_n_92 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1044_n_93 FE_PHN1863_n_93 n_93 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC914_n_95 n_95 FE_PHN2084_n_95 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC872_n_101 FE_PHN3693_n_101 FE_PHN872_n_101 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1081_n_99 FE_PHN2442_n_99 FE_PHN1081_n_99 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC974_n_102 FE_PHN2447_n_102 FE_PHN974_n_102 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC946_n_103 n_103 FE_PHN1763_n_103 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC476_Delay32_out1_24_ FE_PHN1547_Delay32_out1_24_ 
+ FE_PHN476_Delay32_out1_24_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1053_n_104 FE_PHN2007_n_104 FE_PHN1053_n_104 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC876_n_105 FE_PHN2009_n_105 FE_PHN876_n_105 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC392_Delay32_out1_9_ FE_PHN2437_Delay32_out1_9_ 
+ FE_PHN392_Delay32_out1_9_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1156_n_144 n_144 FE_PHN1156_n_144 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC60_Delay0_out1_12_ FE_PHN60_Delay0_out1_12_ Delay0_out1<12> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC596_suma6_out1_17_ suma6_out1<17> FE_PHN596_suma6_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC661_multa8_out1_27_ multa8_out1<27> FE_PHN661_multa8_out1_27_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1191_n_106 n_106 FE_PHN1191_n_106 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1181_n_116 n_116 FE_PHN1181_n_116 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1130_n_117 n_117 FE_PHN1130_n_117 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC115_Delay0_out1_2_ FE_PHN115_Delay0_out1_2_ Delay0_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1162_n_133 n_133 FE_PHN1162_n_133 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1164_n_134 n_134 FE_PHN1164_n_134 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1159_n_135 n_135 FE_PHN1159_n_135 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC113_Delay0_out1_4_ FE_PHN113_Delay0_out1_4_ Delay0_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1138_n_136 n_136 FE_PHN1138_n_136 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC176_Delay0_out1_1_ FE_PHN176_Delay0_out1_1_ Delay0_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC815_n_61 n_61 FE_PHN2042_n_61 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC837_n_75 FE_PHN3718_n_75 FE_PHN837_n_75 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC807_n_98 FE_PHN3629_n_98 FE_PHN807_n_98 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC439_Delay32_out1_7_ FE_PHN2067_Delay32_out1_7_ 
+ FE_PHN439_Delay32_out1_7_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1169_n_138 n_138 FE_PHN1169_n_138 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1161_n_140 n_140 FE_PHN1161_n_140 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC517_FIR_out_1__6_ In1<6> FE_PHN517_FIR_out_1__6_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC109_Delay0_out1_6_ FE_PHN109_Delay0_out1_6_ Delay0_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1337_Delay0_out1_15_ FE_PHN1337_Delay0_out1_15_ Delay0_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1151_n_143 n_143 FE_PHN1151_n_143 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1154_n_184 n_184 FE_PHN1154_n_184 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC484_Delay34_out1_13_ FE_PHN1519_Delay34_out1_13_ Delay34_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1166_n_151 n_151 FE_PHN1166_n_151 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1168_n_153 n_153 FE_PHN1168_n_153 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC62_Delay0_out1_10_ FE_PHN62_Delay0_out1_10_ Delay0_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1158_n_183 n_183 FE_PHN1158_n_183 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC388_Delay22_out1_23_ FE_PHN1887_Delay22_out1_23_ 
+ FE_PHN388_Delay22_out1_23_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC650_multa8_out1_23_ multa8_out1<23> FE_PHN650_multa8_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1190_n_156 n_156 FE_PHN1190_n_156 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1193_n_157 n_157 FE_PHN1193_n_157 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC667_multa8_out1_29_ multa8_out1<29> FE_PHN667_multa8_out1_29_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1082_n_237 FE_PHN3659_n_237 FE_PHN1082_n_237 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC857_n_240 FE_PHN1899_n_240 FE_PHN857_n_240 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC919_n_238 FE_PHN3677_n_238 FE_PHN919_n_238 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC984_n_186 FE_PHN2507_n_186 FE_PHN984_n_186 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1085_n_199 FE_PHN1616_n_199 FE_PHN1085_n_199 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1182_n_172 n_172 FE_PHN1182_n_172 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC909_n_185 FE_PHN1840_n_185 FE_PHN909_n_185 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC917_n_187 FE_PHN3724_n_187 FE_PHN917_n_187 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC993_n_188 FE_PHN1915_n_188 FE_PHN993_n_188 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC927_n_189 FE_PHN1938_n_189 FE_PHN927_n_189 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC827_n_190 n_190 FE_PHN1800_n_190 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC783_n_195 FE_PHN3687_n_195 FE_PHN783_n_195 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC805_n_193 FE_PHN2056_n_193 FE_PHN805_n_193 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC377_Delay12_out1_21_ Delay12_out1<21> FE_PHN1945_Delay12_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2594_n_192 n_192 FE_PHN2594_n_192 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1089_n_198 FE_PHN1609_n_198 FE_PHN1089_n_198 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1069_n_200 FE_PHN1650_n_200 FE_PHN1069_n_200 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1083_n_201 FE_PHN1610_n_201 FE_PHN1083_n_201 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1098_n_202 FE_PHN1658_n_202 FE_PHN1098_n_202 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1118_n_203 FE_PHN1614_n_203 FE_PHN1118_n_203 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1071_n_204 FE_PHN1623_n_204 FE_PHN1071_n_204 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1093_n_205 FE_PHN1617_n_205 FE_PHN1093_n_205 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1088_n_206 FE_PHN1668_n_206 FE_PHN1088_n_206 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC602_suma6_out1_14_ suma6_out1<14> FE_PHN602_suma6_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC833_n_236 FE_PHN3698_n_236 FE_PHN833_n_236 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC645_multa8_out1_22_ multa8_out1<22> FE_PHN645_multa8_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC693_multa8_out1_24_ multa8_out1<24> FE_PHN693_multa8_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC604_suma6_out1_13_ suma6_out1<13> FE_PHN604_suma6_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1038_n_207 FE_PHN1662_n_207 n_207 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC899_n_208 FE_PHN1708_n_208 FE_PHN899_n_208 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1119_n_209 FE_PHN1612_n_209 FE_PHN1119_n_209 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC988_n_210 FE_PHN1712_n_210 FE_PHN988_n_210 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC955_n_211 FE_PHN1751_n_211 FE_PHN955_n_211 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC847_n_213 FE_PHN1771_n_213 FE_PHN847_n_213 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC838_n_214 FE_PHN1786_n_214 FE_PHN838_n_214 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC943_n_235 FE_PHN1949_n_235 FE_PHN3613_n_235 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC941_n_239 FE_PHN2494_n_239 FE_PHN941_n_239 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC598_suma6_out1_9_ suma6_out1<9> FE_PHN598_suma6_out1_9_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC589_suma6_out1_8_ suma6_out1<8> FE_PHN589_suma6_out1_8_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1039_n_241 FE_PHN1890_n_241 n_241 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1063_n_212 FE_PHN1635_n_212 FE_PHN1063_n_212 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1116_n_222 FE_PHN1637_n_222 FE_PHN1116_n_222 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1094_n_221 FE_PHN1607_n_221 FE_PHN1094_n_221 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1047_n_216 FE_PHN1677_n_216 FE_PHN1047_n_216 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1000_n_217 FE_PHN1676_n_217 FE_PHN1000_n_217 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1092_n_218 FE_PHN1642_n_218 FE_PHN1092_n_218 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1080_n_219 FE_PHN1615_n_219 FE_PHN1080_n_219 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1113_n_223 FE_PHN1613_n_223 FE_PHN1113_n_223 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC986_n_224 FE_PHN1831_n_224 FE_PHN986_n_224 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC841_n_225 FE_PHN2432_n_225 FE_PHN841_n_225 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC638_multa12_out1_25_ multa12_out1<25> FE_PHN638_multa12_out1_25_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC619_multa12_out1_24_ multa12_out1<24> FE_PHN619_multa12_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC616_multa12_out1_23_ multa12_out1<23> FE_PHN616_multa12_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC640_multa12_out1_22_ multa12_out1<22> FE_PHN640_multa12_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC643_multa12_out1_21_ multa12_out1<21> FE_PHN643_multa12_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC618_multa12_out1_20_ multa12_out1<20> FE_PHN618_multa12_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC615_multa12_out1_19_ multa12_out1<19> FE_PHN615_multa12_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC458_Delay32_out1_11_ Delay32_out1<11> FE_PHN458_Delay32_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC408_Delay32_out1_10_ FE_PHN2075_Delay32_out1_10_ 
+ FE_PHN408_Delay32_out1_10_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC457_Delay32_out1_8_ FE_PHN2089_Delay32_out1_8_ 
+ FE_PHN457_Delay32_out1_8_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC423_Delay34_out1_17_ FE_PHN1558_Delay34_out1_17_ 
+ FE_PHN423_Delay34_out1_17_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1068_n_226 FE_PHN1729_n_226 FE_PHN1068_n_226 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1018_n_228 FE_PHN2398_n_228 FE_PHN1018_n_228 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1058_n_227 n_227 FE_PHN1058_n_227 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1033_n_229 FE_PHN1777_n_229 FE_PHN1033_n_229 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC647_multa8_out1_33_ multa8_out1<33> FE_PHN647_multa8_out1_33_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1013_n_230 FE_PHN1873_n_230 FE_PHN1013_n_230 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC617_multa12_out1_18_ multa12_out1<18> FE_PHN617_multa12_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC620_multa12_out1_17_ multa12_out1<17> FE_PHN620_multa12_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC453_Delay22_out1_29_ FE_PHN1589_Delay22_out1_29_ 
+ FE_PHN453_Delay22_out1_29_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC470_Delay22_out1_28_ FE_PHN1606_Delay22_out1_28_ 
+ FE_PHN470_Delay22_out1_28_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC395_Delay32_out1_1_ Delay32_out1<1> FE_PHN395_Delay32_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC413_Delay32_out1_0_ FE_PHN1672_Delay32_out1_0_ 
+ FE_PHN413_Delay32_out1_0_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC433_Delay32_out1_2_ Delay32_out1<2> FE_PHN433_Delay32_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC992_n_194 FE_PHN1918_n_194 FE_PHN992_n_194 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC369_Delay12_out1_16_ Delay12_out1<16> FE_PHN369_Delay12_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC449_Delay32_out1_12_ FE_PHN3648_Delay32_out1_12_ 
+ FE_PHN449_Delay32_out1_12_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC429_Delay22_out1_24_ Delay22_out1<24> FE_PHN429_Delay22_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC483_Delay22_out1_26_ FE_PHN1664_Delay22_out1_26_ 
+ FE_PHN483_Delay22_out1_26_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC646_FIR_out_1__20_ In1<20> FE_PHN646_FIR_out_1__20_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1157_n_171 n_171 FE_PHN1157_n_171 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC670_multa8_out1_28_ multa8_out1<28> FE_PHN670_multa8_out1_28_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC708_multa8_out1_26_ multa8_out1<26> FE_PHN708_multa8_out1_26_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2284_multa10_out1_13_ multa10_out1<13> FE_PHN2284_multa10_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1581_multa10_out1_5_ multa10_out1<5> FE_PHN1581_multa10_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1591_Delay32_out1_3_ Delay32_out1<3> FE_PHN1591_Delay32_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1595_multa10_out1_4_ multa10_out1<4> FE_PHN1595_multa10_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1597_multa10_out1_3_ multa10_out1<3> FE_PHN1597_multa10_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2923_Delay11_out1_12_ Delay11_out1<12> FE_PHN2923_Delay11_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1730_n_76 n_76 FE_PHN1730_n_76 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1679_multa8_out1_3_ multa8_out1<3> FE_PHN1679_multa8_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1564_multa8_out1_4_ multa8_out1<4> FE_PHN1564_multa8_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1819_n_77 n_77 FE_PHN1819_n_77 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1775_n_78 n_78 FE_PHN1775_n_78 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1939_n_81 n_81 FE_PHN1939_n_81 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1874_n_94 n_94 FE_PHN1874_n_94 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1868_n_92 n_92 FE_PHN1868_n_92 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1547_Delay32_out1_24_ Delay32_out1<24> FE_PHN1547_Delay32_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1554_multa10_out1_2_ multa10_out1<2> FE_PHN1554_multa10_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2287_multa10_out1_18_ multa10_out1<18> FE_PHN2287_multa10_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2307_n_107 n_107 FE_PHN2307_n_107 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2379_n_118 n_118 FE_PHN2379_n_118 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2302_n_119 n_119 FE_PHN2302_n_119 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1519_Delay34_out1_13_ FE_PHN484_Delay34_out1_13_ 
+ FE_PHN1519_Delay34_out1_13_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1887_Delay22_out1_23_ Delay22_out1<23> FE_PHN1887_Delay22_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1899_n_240 n_240 FE_PHN1899_n_240 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1616_n_199 n_199 FE_PHN1616_n_199 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1609_n_198 n_198 FE_PHN1609_n_198 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1650_n_200 n_200 FE_PHN1650_n_200 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1610_n_201 n_201 FE_PHN1610_n_201 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1658_n_202 n_202 FE_PHN1658_n_202 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1614_n_203 n_203 FE_PHN1614_n_203 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1623_n_204 n_204 FE_PHN1623_n_204 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1617_n_205 n_205 FE_PHN1617_n_205 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1668_n_206 n_206 FE_PHN1668_n_206 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1662_n_207 FE_PHN1038_n_207 FE_PHN1662_n_207 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC1708_n_208 n_208 FE_PHN1708_n_208 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1612_n_209 n_209 FE_PHN1612_n_209 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1712_n_210 n_210 FE_PHN1712_n_210 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1751_n_211 n_211 FE_PHN1751_n_211 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1771_n_213 n_213 FE_PHN1771_n_213 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1786_n_214 n_214 FE_PHN1786_n_214 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1890_n_241 FE_PHN1039_n_241 FE_PHN1890_n_241 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC1635_n_212 n_212 FE_PHN1635_n_212 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1637_n_222 n_222 FE_PHN1637_n_222 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1607_n_221 n_221 FE_PHN1607_n_221 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1677_n_216 n_216 FE_PHN1677_n_216 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1676_n_217 n_217 FE_PHN1676_n_217 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1642_n_218 n_218 FE_PHN1642_n_218 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1615_n_219 n_219 FE_PHN1615_n_219 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1613_n_223 n_223 FE_PHN1613_n_223 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1831_n_224 n_224 FE_PHN1831_n_224 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1539_multa12_out1_4_ multa12_out1<4> FE_PHN1539_multa12_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1533_multa12_out1_3_ multa12_out1<3> FE_PHN1533_multa12_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1560_multa12_out1_2_ multa12_out1<2> FE_PHN1560_multa12_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1524_multa12_out1_1_ multa12_out1<1> FE_PHN1524_multa12_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2384_n_14 FE_PHN2384_n_14 n_14 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2333_suma6_out1_24_ FE_PHN2749_suma6_out1_24_ FE_PHN2333_suma6_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2749_suma6_out1_24_ suma6_out1<24> FE_PHN2749_suma6_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1558_Delay34_out1_17_ Delay34_out1<17> FE_PHN1558_Delay34_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1729_n_226 n_226 FE_PHN1729_n_226 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1568_Delay22_out1_33_ Delay22_out1<33> FE_PHN1568_Delay22_out1_33_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1777_n_229 n_229 FE_PHN1777_n_229 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1589_Delay22_out1_29_ Delay22_out1<29> FE_PHN1589_Delay22_out1_29_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1606_Delay22_out1_28_ Delay22_out1<28> FE_PHN1606_Delay22_out1_28_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1672_Delay32_out1_0_ Delay32_out1<0> FE_PHN1672_Delay32_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1552_multa10_out1_0_ multa10_out1<0> FE_PHN1552_multa10_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1556_multa10_out1_1_ multa10_out1<1> FE_PHN1556_multa10_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2305_multa10_out1_15_ multa10_out1<15> FE_PHN2305_multa10_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2804_Delay0_out1_20_ FE_PHN2804_Delay0_out1_20_ Delay0_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
Xu_multa10 sumin_out1<35> Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> 
+ Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> 
+ sumin_out1<22> sumin_out1<21> sumin_out1<20> sumin_out1<19> sumin_out1<18> 
+ sumin_out1<17> sumin_out1<16> sumin_out1<15> sumin_out1<14> sumin_out1<13> 
+ sumin_out1<12> sumin_out1<11> sumin_out1<10> sumin_out1<9> sumin_out1<8> 
+ sumin_out1<7> sumin_out1<6> sumin_out1<5> sumin_out1<4> sumin_out1<3> 
+ sumin_out1<2> sumin_out1<1> sumin_out1<0> vdd5! vdd5! vdd5! 
+ UNCONNECTED_HIER_Z227 vdd5! vdd5! UNCONNECTED_HIER_Z226 
+ UNCONNECTED_HIER_Z225 vdd5! UNCONNECTED_HIER_Z224 UNCONNECTED_HIER_Z223 
+ UNCONNECTED_HIER_Z222 UNCONNECTED_HIER_Z221 UNCONNECTED_HIER_Z220 vdd5! 
+ multa10_out1<25> multa10_out1<24> multa10_out1<23> multa10_out1<22> 
+ multa10_out1<21> multa10_out1<20> multa10_out1<19> multa10_out1<18> 
+ multa10_out1<17> multa10_out1<16> multa10_out1<15> multa10_out1<14> 
+ multa10_out1<13> multa10_out1<12> multa10_out1<11> multa10_out1<10> 
+ multa10_out1<9> multa10_out1<8> multa10_out1<7> multa10_out1<6> 
+ multa10_out1<5> multa10_out1<4> multa10_out1<3> multa10_out1<2> 
+ multa10_out1<1> multa10_out1<0> inh_ground_gnd inh_power_vdd5 / multa10_1
Xu_multa12 sumin_out1<35> Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> 
+ Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> 
+ sumin_out1<22> sumin_out1<21> sumin_out1<20> sumin_out1<19> sumin_out1<18> 
+ sumin_out1<17> sumin_out1<16> sumin_out1<15> sumin_out1<14> sumin_out1<13> 
+ sumin_out1<12> sumin_out1<11> sumin_out1<10> sumin_out1<9> sumin_out1<8> 
+ sumin_out1<7> sumin_out1<6> sumin_out1<5> sumin_out1<4> sumin_out1<3> 
+ sumin_out1<2> sumin_out1<1> sumin_out1<0> vdd5! vdd5! vdd5! vdd5! vdd5! 
+ vdd5! UNCONNECTED_HIER_Z234 UNCONNECTED_HIER_Z233 vdd5! vdd5! 
+ UNCONNECTED_HIER_Z232 UNCONNECTED_HIER_Z231 UNCONNECTED_HIER_Z230 
+ UNCONNECTED_HIER_Z229 UNCONNECTED_HIER_Z228 multa12_out1<26> 
+ multa12_out1<25> multa12_out1<24> multa12_out1<23> multa12_out1<22> 
+ multa12_out1<21> multa12_out1<20> multa12_out1<19> multa12_out1<18> 
+ multa12_out1<17> multa12_out1<16> multa12_out1<15> multa12_out1<14> 
+ multa12_out1<13> multa12_out1<12> multa12_out1<11> multa12_out1<10> 
+ multa12_out1<9> multa12_out1<8> multa12_out1<7> multa12_out1<6> 
+ multa12_out1<5> multa12_out1<4> multa12_out1<3> multa12_out1<2> 
+ multa12_out1<1> multa12_out1<0> FE_OFN45_sumin_out1_4_ 
+ FE_OFN46_sumin_out1_3_ FE_OFN47_sumin_out1_0_ inh_ground_gnd inh_power_vdd5 
+ / multa12_1
Xu_suma4 UNCONNECTED_HIER_Z279 UNCONNECTED_HIER_Z278 multa4_out1<41> 
+ multa4_out1<40> multa4_out1<39> multa4_out1<38> multa4_out1<37> 
+ multa4_out1<36> multa4_out1<35> multa4_out1<34> multa4_out1<33> 
+ multa4_out1<32> multa4_out1<31> multa4_out1<30> multa4_out1<29> 
+ multa4_out1<28> multa4_out1<27> multa4_out1<26> multa4_out1<25> 
+ multa4_out1<24> multa4_out1<23> multa4_out1<22> multa4_out1<21> 
+ multa4_out1<20> multa4_out1<19> multa4_out1<18> multa4_out1<17> 
+ multa4_out1<16> multa4_out1<15> multa4_out1<14> multa4_out1<13> 
+ multa4_out1<12> multa4_out1<11> multa4_out1<10> multa4_out1<9> 
+ multa4_out1<8> multa4_out1<7> multa4_out1<6> multa4_out1<5> multa4_out1<4> 
+ multa4_out1<3> multa4_out1<2> multa4_out1<1> UNCONNECTED_HIER_Z277 
+ Delay11_out1<25> Delay11_out1<24> Delay11_out1<23> Delay11_out1<22> 
+ Delay11_out1<21> Delay11_out1<20> Delay11_out1<19> Delay11_out1<18> 
+ Delay11_out1<17> Delay11_out1<16> FE_PHN3803_Delay11_out1_15_ 
+ Delay11_out1<14> Delay11_out1<13> FE_PHN2923_Delay11_out1_12_ 
+ Delay11_out1<11> Delay11_out1<10> Delay11_out1<9> Delay11_out1<8> 
+ Delay11_out1<7> Delay11_out1<6> Delay11_out1<5> Delay11_out1<4> 
+ Delay11_out1<3> Delay11_out1<2> Delay11_out1<1> Delay11_out1<0> n_369 n_370 
+ Out2<39> Out2<38> Out2<37> Out2<36> Out2<35> Out2<34> Out2<33> Out2<32> 
+ Out2<31> Out2<30> Out2<29> Out2<28> Out2<27> Out2<26> Out2<25> Out2<24> 
+ Out2<23> Out2<22> Out2<21> Out2<20> Out2<19> Out2<18> Out2<17> Out2<16> 
+ Out2<15> Out2<14> Out2<13> Out2<12> Out2<11> Out2<10> Out2<9> Out2<8> 
+ Out2<7> Out2<6> Out2<5> Out2<4> Out2<3> Out2<2> n_409 n_410 inh_ground_gnd 
+ inh_power_vdd5 / suma4_1
Xu_multa4 sumin_out1<35> Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> Out1<29> 
+ Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> sumin_out1<22> 
+ sumin_out1<21> sumin_out1<20> sumin_out1<19> sumin_out1<18> sumin_out1<17> 
+ sumin_out1<16> sumin_out1<15> sumin_out1<14> sumin_out1<13> sumin_out1<12> 
+ sumin_out1<11> sumin_out1<10> sumin_out1<9> sumin_out1<8> sumin_out1<7> 
+ sumin_out1<6> sumin_out1<5> sumin_out1<4> sumin_out1<3> sumin_out1<2> 
+ sumin_out1<1> sumin_out1<0> vdd5! UNCONNECTED_HIER_Z248 vdd5! 
+ UNCONNECTED_HIER_Z247 vdd5! UNCONNECTED_HIER_Z246 UNCONNECTED_HIER_Z245 
+ UNCONNECTED_HIER_Z244 vdd5! UNCONNECTED_HIER_Z243 vdd5! vdd5! 
+ UNCONNECTED_HIER_Z242 vdd5! UNCONNECTED_HIER_Z241 multa4_out1<43> 
+ multa4_out1<42> multa4_out1<41> multa4_out1<40> multa4_out1<39> 
+ multa4_out1<38> multa4_out1<37> multa4_out1<36> multa4_out1<35> 
+ multa4_out1<34> multa4_out1<33> multa4_out1<32> multa4_out1<31> 
+ multa4_out1<30> multa4_out1<29> multa4_out1<28> multa4_out1<27> 
+ multa4_out1<26> multa4_out1<25> multa4_out1<24> multa4_out1<23> 
+ multa4_out1<22> multa4_out1<21> multa4_out1<20> multa4_out1<19> 
+ multa4_out1<18> multa4_out1<17> multa4_out1<16> multa4_out1<15> 
+ multa4_out1<14> multa4_out1<13> multa4_out1<12> multa4_out1<11> 
+ multa4_out1<10> multa4_out1<9> multa4_out1<8> multa4_out1<7> multa4_out1<6> 
+ multa4_out1<5> multa4_out1<4> multa4_out1<3> multa4_out1<2> multa4_out1<1> 
+ multa4_out1<0> inh_ground_gnd inh_power_vdd5 / multa4_1
Xu_multa2 sumin_out1<35> Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> Out1<29> 
+ Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> sumin_out1<22> 
+ sumin_out1<21> sumin_out1<20> sumin_out1<19> sumin_out1<18> sumin_out1<17> 
+ sumin_out1<16> sumin_out1<15> sumin_out1<14> sumin_out1<13> sumin_out1<12> 
+ sumin_out1<11> sumin_out1<10> sumin_out1<9> sumin_out1<8> sumin_out1<7> 
+ sumin_out1<6> sumin_out1<5> sumin_out1<4> sumin_out1<3> sumin_out1<2> 
+ sumin_out1<1> sumin_out1<0> vdd5! vdd5! UNCONNECTED_HIER_Z240 
+ UNCONNECTED_HIER_Z239 vdd5! UNCONNECTED_HIER_Z238 vdd5! vdd5! 
+ UNCONNECTED_HIER_Z237 vdd5! UNCONNECTED_HIER_Z236 vdd5! 
+ UNCONNECTED_HIER_Z235 vdd5! vdd5! multa2_out1<38> multa2_out1<37> 
+ multa2_out1<36> multa2_out1<35> multa2_out1<34> multa2_out1<33> 
+ multa2_out1<32> multa2_out1<31> multa2_out1<30> multa2_out1<29> 
+ multa2_out1<28> multa2_out1<27> multa2_out1<26> multa2_out1<25> 
+ multa2_out1<24> multa2_out1<23> multa2_out1<22> multa2_out1<21> 
+ multa2_out1<20> multa2_out1<19> multa2_out1<18> multa2_out1<17> 
+ multa2_out1<16> multa2_out1<15> multa2_out1<14> multa2_out1<13> 
+ multa2_out1<12> multa2_out1<11> multa2_out1<10> multa2_out1<9> 
+ multa2_out1<8> multa2_out1<7> multa2_out1<6> multa2_out1<5> multa2_out1<4> 
+ multa2_out1<3> multa2_out1<2> multa2_out1<1> multa2_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / multa2_1
Xu_suma2 UNCONNECTED_HIER_Z276 Delay21_out1<34> Delay21_out1<33> 
+ Delay21_out1<32> Delay21_out1<31> Delay21_out1<30> Delay21_out1<29> 
+ Delay21_out1<28> Delay21_out1<27> Delay21_out1<26> Delay21_out1<25> 
+ Delay21_out1<24> Delay21_out1<23> Delay21_out1<22> Delay21_out1<21> 
+ Delay21_out1<20> Delay21_out1<19> Delay21_out1<18> Delay21_out1<17> 
+ Delay21_out1<16> Delay21_out1<15> Delay21_out1<14> Delay21_out1<13> 
+ Delay21_out1<12> Delay21_out1<11> Delay21_out1<10> Delay21_out1<9> 
+ Delay21_out1<8> Delay21_out1<7> Delay21_out1<6> Delay21_out1<5> 
+ Delay21_out1<4> Delay21_out1<3> UNCONNECTED_HIER_Z275 UNCONNECTED_HIER_Z274 
+ UNCONNECTED_HIER_Z273 UNCONNECTED_HIER_Z272 multa2_out1<37> multa2_out1<36> 
+ multa2_out1<35> multa2_out1<34> multa2_out1<33> multa2_out1<32> 
+ multa2_out1<31> multa2_out1<30> multa2_out1<29> multa2_out1<28> 
+ multa2_out1<27> multa2_out1<26> multa2_out1<25> multa2_out1<24> 
+ multa2_out1<23> multa2_out1<22> multa2_out1<21> multa2_out1<20> 
+ multa2_out1<19> multa2_out1<18> multa2_out1<17> multa2_out1<16> 
+ multa2_out1<15> multa2_out1<14> multa2_out1<13> multa2_out1<12> 
+ multa2_out1<11> multa2_out1<10> multa2_out1<9> multa2_out1<8> multa2_out1<7> 
+ multa2_out1<6> UNCONNECTED_HIER_Z271 UNCONNECTED_HIER_Z270 
+ UNCONNECTED_HIER_Z269 UNCONNECTED_HIER_Z268 UNCONNECTED_HIER_Z267 
+ UNCONNECTED_HIER_Z266 UNCONNECTED24 UNCONNECTED23 Out3<30> Out3<29> Out3<28> 
+ Out3<27> Out3<26> Out3<25> Out3<24> Out3<23> Out3<22> Out3<21> Out3<20> 
+ Out3<19> Out3<18> Out3<17> Out3<16> Out3<15> Out3<14> Out3<13> Out3<12> 
+ Out3<11> Out3<10> Out3<9> Out3<8> Out3<7> Out3<6> Out3<5> Out3<4> Out3<3> 
+ Out3<2> Out3<1> Out3<0> inh_ground_gnd inh_power_vdd5 / suma2_1
XFE_PHC3710_n_56 FE_PHN3710_n_56 FE_PHN903_n_56 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX3
XFE_PHC3687_n_195 n_195 FE_PHN3687_n_195 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC3648_Delay32_out1_12_ Delay32_out1<12> FE_PHN3648_Delay32_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3722_n_65 FE_PHN1911_n_65 FE_PHN3722_n_65 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC2414_n_73 FE_PHN1699_n_73 FE_PHN2414_n_73 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_OFC27_reset p3 FE_OFN27_reset inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1983_Delay32_out1_13_ Delay32_out1<13> FE_PHN1983_Delay32_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3701_n_85 FE_PHN3701_n_85 FE_PHN1974_n_85 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3736_n_103 FE_PHN1763_n_103 FE_PHN3736_n_103 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC2042_n_61 FE_PHN2042_n_61 FE_PHN815_n_61 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC2067_Delay32_out1_7_ Delay32_out1<7> FE_PHN2067_Delay32_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3200_n_107 FE_PHN2754_n_107 FE_PHN3200_n_107 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC2476_Delay12_out1_21_ FE_PHN1945_Delay12_out1_21_ 
+ FE_PHN2476_Delay12_out1_21_ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC2075_Delay32_out1_10_ Delay32_out1<10> FE_PHN2075_Delay32_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC2089_Delay32_out1_8_ Delay32_out1<8> FE_PHN2089_Delay32_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3702_n_194 FE_PHN3702_n_194 FE_PHN1918_n_194 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
Xu_sumd UNCONNECTED_HIER_Z289 UNCONNECTED_HIER_Z288 In3<30> In3<29> In3<28> 
+ In3<27> In3<26> In3<25> In3<24> In3<23> In3<22> In3<21> In3<20> In3<19> 
+ In3<18> In3<17> In3<16> In3<15> In3<14> In3<13> In3<12> In3<11> In3<10> 
+ In3<9> In3<8> In3<7> In3<6> In3<5> UNCONNECTED_HIER_Z287 
+ UNCONNECTED_HIER_Z286 UNCONNECTED_HIER_Z285 UNCONNECTED_HIER_Z284 
+ UNCONNECTED_HIER_Z283 UNCONNECTED_HIER_Z291 UNCONNECTED_HIER_Z290 
+ Delay31_out1<25> Delay31_out1<24> Delay31_out1<23> Delay31_out1<22> 
+ Delay31_out1<21> Delay31_out1<20> Delay31_out1<19> Delay31_out1<18> 
+ Delay31_out1<17> Delay31_out1<16> Delay31_out1<15> Delay31_out1<14> 
+ Delay31_out1<13> Delay31_out1<12> Delay31_out1<11> Delay31_out1<10> 
+ Delay31_out1<9> FE_PHN227_Delay31_out1_8_ Delay31_out1<7> 
+ FE_PHN280_Delay31_out1_6_ FE_PHN273_Delay31_out1_5_ 
+ FE_PHN257_Delay31_out1_4_ FE_PHN293_Delay31_out1_3_ Delay31_out1<2> 
+ Delay31_out1<1> Delay31_out1<0> sumd_out1<33> sumd_out1<32> sumd_out1<31> 
+ sumd_out1<30> sumd_out1<29> sumd_out1<28> sumd_out1<27> sumd_out1<26> 
+ sumd_out1<25> sumd_out1<24> sumd_out1<23> sumd_out1<22> sumd_out1<21> 
+ sumd_out1<20> sumd_out1<19> sumd_out1<18> sumd_out1<17> sumd_out1<16> 
+ sumd_out1<15> sumd_out1<14> sumd_out1<13> sumd_out1<12> sumd_out1<11> 
+ sumd_out1<10> sumd_out1<9> sumd_out1<8> sumd_out1<7> sumd_out1<6> 
+ UNCONNECTED30 UNCONNECTED29 UNCONNECTED28 UNCONNECTED27 UNCONNECTED26 
+ UNCONNECTED25 inh_ground_gnd inh_power_vdd5 / sumd_1
Xu_sumq UNCONNECTED_HIER_Z300 UNCONNECTED_HIER_Z299 In2<39> In2<38> In2<37> 
+ In2<36> In2<35> In2<34> In2<33> In2<32> In2<31> In2<30> In2<29> In2<28> 
+ In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> 
+ In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> 
+ In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> 
+ UNCONNECTED_HIER_Z298 UNCONNECTED_HIER_Z297 UNCONNECTED_HIER_Z296 
+ UNCONNECTED_HIER_Z295 sumd_out1<31> sumd_out1<30> sumd_out1<29> 
+ sumd_out1<28> sumd_out1<27> sumd_out1<26> sumd_out1<25> sumd_out1<24> 
+ sumd_out1<23> sumd_out1<22> sumd_out1<21> sumd_out1<20> sumd_out1<19> 
+ sumd_out1<18> sumd_out1<17> sumd_out1<16> sumd_out1<15> sumd_out1<14> 
+ sumd_out1<13> sumd_out1<12> sumd_out1<11> sumd_out1<10> sumd_out1<9> 
+ sumd_out1<8> sumd_out1<7> sumd_out1<6> In3<4> In3<3> In3<2> In3<1> In3<0> 
+ UNCONNECTED_HIER_Z294 sumq_out1<38> sumq_out1<37> sumq_out1<36> 
+ sumq_out1<35> sumq_out1<34> sumq_out1<33> sumq_out1<32> sumq_out1<31> 
+ sumq_out1<30> sumq_out1<29> sumq_out1<28> sumq_out1<27> sumq_out1<26> 
+ sumq_out1<25> sumq_out1<24> sumq_out1<23> sumq_out1<22> sumq_out1<21> 
+ sumq_out1<20> sumq_out1<19> sumq_out1<18> sumq_out1<17> sumq_out1<16> 
+ sumq_out1<15> sumq_out1<14> sumq_out1<13> sumq_out1<12> sumq_out1<11> 
+ sumq_out1<10> sumq_out1<9> sumq_out1<8> sumq_out1<7> sumq_out1<6> 
+ sumq_out1<5> sumq_out1<4> sumq_out1<3> sumq_out1<2> sumq_out1<1> 
+ sumq_out1<0> inh_ground_gnd inh_power_vdd5 / sumq_1
Xu_sumin Delay0_out1<21> Delay0_out1<20> FE_PHN2395_Delay0_out1_19_ 
+ FE_PHN1394_Delay0_out1_18_ FE_PHN1333_Delay0_out1_17_ 
+ FE_PHN1354_Delay0_out1_16_ Delay0_out1<15> FE_PHN59_Delay0_out1_14_ 
+ FE_PHN63_Delay0_out1_13_ Delay0_out1<12> FE_PHN61_Delay0_out1_11_ 
+ Delay0_out1<10> FE_PHN81_Delay0_out1_9_ FE_PHN103_Delay0_out1_8_ 
+ FE_PHN100_Delay0_out1_7_ Delay0_out1<6> FE_PHN110_Delay0_out1_5_ 
+ Delay0_out1<4> FE_PHN108_Delay0_out1_3_ Delay0_out1<2> Delay0_out1<1> 
+ Delay0_out1<0> UNCONNECTED_HIER_Z293 UNCONNECTED_HIER_Z292 sumq_out1<36> 
+ sumq_out1<35> sumq_out1<34> sumq_out1<33> sumq_out1<32> sumq_out1<31> 
+ sumq_out1<30> sumq_out1<29> sumq_out1<28> sumq_out1<27> sumq_out1<26> 
+ sumq_out1<25> sumq_out1<24> sumq_out1<23> sumq_out1<22> sumq_out1<21> 
+ sumq_out1<20> sumq_out1<19> sumq_out1<18> sumq_out1<17> sumq_out1<16> 
+ sumq_out1<15> sumq_out1<14> sumq_out1<13> sumq_out1<12> sumq_out1<11> 
+ sumq_out1<10> sumq_out1<9> sumq_out1<8> sumq_out1<7> sumq_out1<6> 
+ sumq_out1<5> sumq_out1<4> sumq_out1<3> sumq_out1<2> sumq_out1<1> 
+ sumq_out1<0> sumin_out1<35> Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> 
+ Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> 
+ sumin_out1<22> sumin_out1<21> sumin_out1<20> sumin_out1<19> sumin_out1<18> 
+ sumin_out1<17> sumin_out1<16> sumin_out1<15> sumin_out1<14> sumin_out1<13> 
+ sumin_out1<12> sumin_out1<11> sumin_out1<10> sumin_out1<9> sumin_out1<8> 
+ sumin_out1<7> sumin_out1<6> sumin_out1<5> sumin_out1<4> sumin_out1<3> 
+ sumin_out1<2> sumin_out1<1> sumin_out1<0> inh_ground_gnd inh_power_vdd5 / 
+ sumin_1
Xu_multa8 sumin_out1<35> Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> Out1<29> 
+ Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> sumin_out1<22> 
+ sumin_out1<21> sumin_out1<20> sumin_out1<19> sumin_out1<18> sumin_out1<17> 
+ sumin_out1<16> sumin_out1<15> sumin_out1<14> sumin_out1<13> sumin_out1<12> 
+ sumin_out1<11> sumin_out1<10> sumin_out1<9> sumin_out1<8> sumin_out1<7> 
+ sumin_out1<6> sumin_out1<5> FE_OFN45_sumin_out1_4_ FE_OFN46_sumin_out1_3_ 
+ sumin_out1<2> sumin_out1<1> FE_OFN47_sumin_out1_0_ vdd5! vdd5! 
+ UNCONNECTED_HIER_Z265 UNCONNECTED_HIER_Z264 vdd5! UNCONNECTED_HIER_Z263 
+ vdd5! UNCONNECTED_HIER_Z262 UNCONNECTED_HIER_Z261 vdd5! 
+ UNCONNECTED_HIER_Z260 vdd5! UNCONNECTED_HIER_Z259 vdd5! 
+ UNCONNECTED_HIER_Z258 multa8_out1<35> multa8_out1<34> multa8_out1<33> 
+ multa8_out1<32> multa8_out1<31> multa8_out1<30> multa8_out1<29> 
+ multa8_out1<28> multa8_out1<27> multa8_out1<26> multa8_out1<25> 
+ multa8_out1<24> multa8_out1<23> multa8_out1<22> multa8_out1<21> 
+ multa8_out1<20> multa8_out1<19> multa8_out1<18> multa8_out1<17> 
+ multa8_out1<16> multa8_out1<15> multa8_out1<14> multa8_out1<13> 
+ multa8_out1<12> multa8_out1<11> multa8_out1<10> multa8_out1<9> 
+ multa8_out1<8> multa8_out1<7> multa8_out1<6> multa8_out1<5> multa8_out1<4> 
+ multa8_out1<3> multa8_out1<2> multa8_out1<1> multa8_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / multa8_1
Xu_multa6 sumin_out1<35> Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> Out1<29> 
+ Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> sumin_out1<22> 
+ sumin_out1<21> sumin_out1<20> sumin_out1<19> sumin_out1<18> sumin_out1<17> 
+ sumin_out1<16> sumin_out1<15> sumin_out1<14> sumin_out1<13> sumin_out1<12> 
+ sumin_out1<11> sumin_out1<10> sumin_out1<9> sumin_out1<8> sumin_out1<7> 
+ sumin_out1<6> sumin_out1<5> FE_OFN45_sumin_out1_4_ FE_OFN46_sumin_out1_3_ 
+ sumin_out1<2> sumin_out1<1> FE_OFN47_sumin_out1_0_ vdd5! 
+ UNCONNECTED_HIER_Z257 vdd5! UNCONNECTED_HIER_Z256 vdd5! 
+ UNCONNECTED_HIER_Z255 UNCONNECTED_HIER_Z254 vdd5! UNCONNECTED_HIER_Z253 
+ vdd5! vdd5! UNCONNECTED_HIER_Z252 UNCONNECTED_HIER_Z251 
+ UNCONNECTED_HIER_Z250 UNCONNECTED_HIER_Z249 multa6_out1<28> multa6_out1<27> 
+ multa6_out1<26> multa6_out1<25> multa6_out1<24> multa6_out1<23> 
+ multa6_out1<22> multa6_out1<21> multa6_out1<20> multa6_out1<19> 
+ multa6_out1<18> multa6_out1<17> multa6_out1<16> multa6_out1<15> 
+ multa6_out1<14> multa6_out1<13> multa6_out1<12> multa6_out1<11> 
+ multa6_out1<10> multa6_out1<9> multa6_out1<8> multa6_out1<7> multa6_out1<6> 
+ multa6_out1<5> multa6_out1<4> multa6_out1<3> multa6_out1<2> multa6_out1<1> 
+ multa6_out1<0> inh_ground_gnd inh_power_vdd5 / multa6_1
Xu_suma6 UNCONNECTED_HIER_Z281 UNCONNECTED_HIER_Z280 multa6_out1<26> 
+ multa6_out1<25> multa6_out1<24> multa6_out1<23> multa6_out1<22> 
+ multa6_out1<21> multa6_out1<20> multa6_out1<19> multa6_out1<18> 
+ multa6_out1<17> multa6_out1<16> multa6_out1<15> multa6_out1<14> 
+ multa6_out1<13> multa6_out1<12> multa6_out1<11> multa6_out1<10> 
+ multa6_out1<9> multa6_out1<8> multa6_out1<7> multa6_out1<6> multa6_out1<5> 
+ multa6_out1<4> multa6_out1<3> multa6_out1<2> multa6_out1<1> multa6_out1<0> 
+ FE_PHN2814_Delay33_out1_26_ Delay33_out1<25> Delay33_out1<24> 
+ Delay33_out1<23> Delay33_out1<22> Delay33_out1<21> Delay33_out1<20> 
+ Delay33_out1<19> Delay33_out1<18> Delay33_out1<17> Delay33_out1<16> 
+ Delay33_out1<15> Delay33_out1<14> Delay33_out1<13> Delay33_out1<12> 
+ Delay33_out1<11> Delay33_out1<10> Delay33_out1<9> Delay33_out1<8> 
+ Delay33_out1<7> Delay33_out1<6> Delay33_out1<5> Delay33_out1<4> 
+ Delay33_out1<3> Delay33_out1<2> Delay33_out1<1> UNCONNECTED_HIER_Z282 
+ suma6_out1<27> suma6_out1<26> suma6_out1<25> suma6_out1<24> suma6_out1<23> 
+ suma6_out1<22> suma6_out1<21> suma6_out1<20> suma6_out1<19> suma6_out1<18> 
+ suma6_out1<17> suma6_out1<16> suma6_out1<15> suma6_out1<14> suma6_out1<13> 
+ suma6_out1<12> suma6_out1<11> suma6_out1<10> suma6_out1<9> suma6_out1<8> 
+ suma6_out1<7> suma6_out1<6> suma6_out1<5> suma6_out1<4> suma6_out1<3> 
+ suma6_out1<2> suma6_out1<1> suma6_out1<0> inh_ground_gnd inh_power_vdd5 / 
+ suma6_1
XFE_PHC2762_n_119 FE_PHN2302_n_119 FE_PHN2762_n_119 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX4
.ENDS

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    clinvrhdv5
* View Name:    schematic
************************************************************************

.SUBCKT clinvrhdv5 clk in out xclk inh_ground_gnd inh_power_vdd5
*.PININFO clk:I in:I xclk:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMN1 net26 in inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=-1.0 AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMN2 out clk net26 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=-1.0 AS=-1.0 
+ PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMP2 out xclk net34 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=-1.0 AS=-1.0 
+ PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
MMP1 net34 in inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=-1.0 AS=-1.0 PD=-1.0 PS=-1.0 NRD=-1.0 NRS=-1.0
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    MU2_5VX4
* View Name:    cmos_sch
************************************************************************

.SUBCKT MU2_5VX4 IN0 IN1 Q S inh_ground_gnd inh_power_vdd5
*.PININFO IN0:I IN1:I S:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xcin_2 S IN1 net22 net20 inh_ground_gnd inh_power_vdd5 / clinvrhdv5 
+ GT_PUL=500.00n GT_PUW=1.41u GT_PDL=500.00n GT_PDW=870.00n
Xcin_1 net20 IN0 net22 S inh_ground_gnd inh_power_vdd5 / clinvrhdv5 
+ GT_PUL=500.00n GT_PUW=1.41u GT_PDL=500.00n GT_PDW=870.00n
Xin_1 S net20 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=700.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
Xin_2 net22 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=5.64u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=3.56u
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    ON21_5VX4
* View Name:    cmos_sch
************************************************************************

.SUBCKT ON21_5VX4 A B C Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xo2na2_1 A B C net5 inh_ground_gnd inh_power_vdd5 / o2na2_0hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
XI2 net6 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=5.77u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=3.56u
XI1 net5 net6 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.43u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    csa_tree_add_18_33_group_323_324_2
* View Name:    schematic
************************************************************************

.SUBCKT csa_tree_add_18_33_group_323_324_2 in_0<34> in_0<33> in_0<32> in_0<31> 
+ in_0<30> in_0<29> in_0<28> in_0<27> in_0<26> in_0<25> in_0<24> in_0<23> 
+ in_0<22> in_0<21> in_0<20> in_0<19> in_0<18> in_0<17> in_0<16> in_0<15> 
+ in_0<14> in_0<13> in_0<12> in_0<11> in_0<10> in_0<9> in_0<8> in_0<7> in_0<6> 
+ in_0<5> in_0<4> in_0<3> in_0<2> in_0<1> in_0<0> in_1<35> in_1<34> in_1<33> 
+ in_1<32> in_1<31> in_1<30> in_1<29> in_1<28> in_1<27> in_1<26> in_1<25> 
+ in_1<24> in_1<23> in_1<22> in_1<21> in_1<20> in_1<19> in_1<18> in_1<17> 
+ in_1<16> in_1<15> in_1<14> in_1<13> in_1<12> in_1<11> in_1<10> in_1<9> 
+ in_1<8> in_1<7> in_1<6> in_1<5> in_1<4> in_1<3> in_1<2> in_1<1> in_1<0> in_2 
+ out_0<35> out_0<34> out_0<33> out_0<32> out_0<31> out_0<30> out_0<29> 
+ out_0<28> out_0<27> out_0<26> out_0<25> out_0<24> out_0<23> out_0<22> 
+ out_0<21> out_0<20> out_0<19> out_0<18> out_0<17> out_0<16> out_0<15> 
+ out_0<14> out_0<13> out_0<12> out_0<11> out_0<10> out_0<9> out_0<8> out_0<7> 
+ out_0<6> out_0<5> out_0<4> out_0<3> out_0<2> out_0<1> out_0<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO in_0<34>:I in_0<33>:I in_0<32>:I in_0<31>:I in_0<30>:I in_0<29>:I 
*.PININFO in_0<28>:I in_0<27>:I in_0<26>:I in_0<25>:I in_0<24>:I in_0<23>:I 
*.PININFO in_0<22>:I in_0<21>:I in_0<20>:I in_0<19>:I in_0<18>:I in_0<17>:I 
*.PININFO in_0<16>:I in_0<15>:I in_0<14>:I in_0<13>:I in_0<12>:I in_0<11>:I 
*.PININFO in_0<10>:I in_0<9>:I in_0<8>:I in_0<7>:I in_0<6>:I in_0<5>:I 
*.PININFO in_0<4>:I in_0<3>:I in_0<2>:I in_0<1>:I in_0<0>:I in_1<35>:I 
*.PININFO in_1<34>:I in_1<33>:I in_1<32>:I in_1<31>:I in_1<30>:I in_1<29>:I 
*.PININFO in_1<28>:I in_1<27>:I in_1<26>:I in_1<25>:I in_1<24>:I in_1<23>:I 
*.PININFO in_1<22>:I in_1<21>:I in_1<20>:I in_1<19>:I in_1<18>:I in_1<17>:I 
*.PININFO in_1<16>:I in_1<15>:I in_1<14>:I in_1<13>:I in_1<12>:I in_1<11>:I 
*.PININFO in_1<10>:I in_1<9>:I in_1<8>:I in_1<7>:I in_1<6>:I in_1<5>:I 
*.PININFO in_1<4>:I in_1<3>:I in_1<2>:I in_1<1>:I in_1<0>:I in_2:I out_0<35>:O 
*.PININFO out_0<34>:O out_0<33>:O out_0<32>:O out_0<31>:O out_0<30>:O 
*.PININFO out_0<29>:O out_0<28>:O out_0<27>:O out_0<26>:O out_0<25>:O 
*.PININFO out_0<24>:O out_0<23>:O out_0<22>:O out_0<21>:O out_0<20>:O 
*.PININFO out_0<19>:O out_0<18>:O out_0<17>:O out_0<16>:O out_0<15>:O 
*.PININFO out_0<14>:O out_0<13>:O out_0<12>:O out_0<11>:O out_0<10>:O 
*.PININFO out_0<9>:O out_0<8>:O out_0<7>:O out_0<6>:O out_0<5>:O out_0<4>:O 
*.PININFO out_0<3>:O out_0<2>:O out_0<1>:O out_0<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg705 in_1<34> in_0<34> n_170 n_172 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg758 in_1<16> in_0<16> n_178 n_136 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg720 in_1<29> FE_PHN3784_Delay0_out1_16_ n_160 n_162 inh_ground_gnd 
+ inh_power_vdd5 / CAG_5VX1
Xg753 in_1<18> in_0<18> n_138 n_140 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg750 in_1<19> in_0<19> n_140 n_142 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg747 in_1<20> in_0<20> n_142 n_144 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg744 in_1<21> in_0<21> n_144 n_146 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg741 in_1<22> in_0<22> n_146 n_148 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg738 in_1<23> in_0<23> n_148 n_150 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg736 in_1<24> in_0<24> n_150 n_152 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg732 in_1<25> in_0<25> n_152 n_154 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg729 in_1<26> in_0<26> n_154 n_156 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg726 in_1<27> in_0<27> n_156 n_158 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg723 in_1<28> in_0<28> n_158 n_160 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg717 in_1<30> in_0<30> n_162 n_164 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg714 in_1<31> in_0<31> n_164 n_166 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg711 in_1<32> in_0<32> n_166 n_168 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg708 in_1<33> in_0<33> n_168 n_170 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg803 in_1<35> in_0<34> n_175 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2 n_172 n_175 out_0<35> inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg784 FE_PHN3566_Delay0_out1_21_ in_1<34> n_116 inh_ground_gnd inh_power_vdd5 
+ / EN2_5VX1
Xg792 FE_PHN3786_Delay0_out1_13_ in_1<26> n_106 inh_ground_gnd inh_power_vdd5 
+ / EN2_5VX1
Xg799 in_0<21> in_1<21> n_101 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg796 in_0<23> in_1<23> n_103 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg793 in_0<25> in_1<25> n_105 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg791 in_0<27> in_1<27> n_107 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg790 in_0<28> in_1<28> n_110 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg789 in_0<29> in_1<29> n_111 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg788 in_0<30> in_1<30> n_112 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg787 in_0<31> in_1<31> n_113 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg786 in_0<32> in_1<32> n_114 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg785 in_0<33> in_1<33> n_115 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg782 in_0<19> in_1<19> n_117 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg794 in_0<18> in_1<18> n_104 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg755 n_138 n_104 n_139 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg752 n_140 n_117 n_141 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg746 n_144 n_101 n_145 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg740 n_148 n_103 n_149 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg734 n_152 n_105 n_153 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg728 n_156 n_107 n_157 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg725 n_158 n_110 n_159 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg722 n_160 n_111 n_161 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg719 n_162 n_112 n_163 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg716 n_164 n_113 n_165 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg713 n_166 n_114 n_167 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg710 n_168 n_115 n_169 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg731 n_154 n_106 n_155 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg707 n_170 n_116 n_171 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg771 in_1<8> n_126 n_127 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg748 n_142 n_143 out_0<20> n_98 inh_ground_gnd inh_power_vdd5 / MU2_5VX4
Xg742 n_146 n_147 out_0<22> n_99 inh_ground_gnd inh_power_vdd5 / MU2_5VX4
Xg759 n_178 n_135 out_0<16> n_108 inh_ground_gnd inh_power_vdd5 / MU2_5VX4
Xg770 in_1<8> n_97 out_0<8> n_126 inh_ground_gnd inh_power_vdd5 / MU2_5VX4
Xg768 n_1 in_1<9> out_0<9> n_127 inh_ground_gnd inh_power_vdd5 / MU2_5VX4
Xg749 n_142 n_143 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg743 n_146 n_147 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg760 n_178 n_135 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg802 in_1<8> n_97 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg801 in_1<9> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg754 n_138 n_104 n_139 out_0<18> inh_ground_gnd inh_power_vdd5 / ON21_5VX4
Xg751 n_140 n_117 n_141 out_0<19> inh_ground_gnd inh_power_vdd5 / ON21_5VX4
Xg745 n_144 n_101 n_145 out_0<21> inh_ground_gnd inh_power_vdd5 / ON21_5VX4
Xg739 n_148 n_103 n_149 out_0<23> inh_ground_gnd inh_power_vdd5 / ON21_5VX4
Xg733 n_152 n_105 n_153 out_0<25> inh_ground_gnd inh_power_vdd5 / ON21_5VX4
Xg727 n_156 n_107 n_157 out_0<27> inh_ground_gnd inh_power_vdd5 / ON21_5VX4
Xg724 n_158 n_110 n_159 out_0<28> inh_ground_gnd inh_power_vdd5 / ON21_5VX4
Xg721 n_160 n_111 n_161 out_0<29> inh_ground_gnd inh_power_vdd5 / ON21_5VX4
Xg718 n_162 n_112 n_163 out_0<30> inh_ground_gnd inh_power_vdd5 / ON21_5VX4
Xg715 n_164 n_113 n_165 out_0<31> inh_ground_gnd inh_power_vdd5 / ON21_5VX4
Xg712 n_166 n_114 n_167 out_0<32> inh_ground_gnd inh_power_vdd5 / ON21_5VX4
Xg709 n_168 n_115 n_169 out_0<33> inh_ground_gnd inh_power_vdd5 / ON21_5VX4
Xg730 n_154 n_106 n_155 out_0<26> inh_ground_gnd inh_power_vdd5 / ON21_5VX4
Xg706 n_170 n_116 n_171 out_0<34> inh_ground_gnd inh_power_vdd5 / ON21_5VX4
XFE_PHC3806_Delay0_out1_11_ FE_PHN3806_Delay0_out1_11_ 
+ FE_PHN3783_Delay0_out1_11_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3784_Delay0_out1_16_ in_0<29> FE_PHN3784_Delay0_out1_16_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3566_Delay0_out1_21_ in_0<34> FE_PHN3566_Delay0_out1_21_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3786_Delay0_out1_13_ in_0<26> FE_PHN3786_Delay0_out1_13_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
Xg805 in_1<15> in_0<15> n_133 n_178 out_0<15> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg763 in_1<14> in_0<14> n_132 n_133 out_0<14> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg764 n_131 in_0<13> in_1<13> n_132 out_0<13> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg757 in_1<17> in_0<17> n_136 n_138 out_0<17> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
XFE_PHC3783_Delay0_out1_11_ in_0<24> FE_PHN3806_Delay0_out1_11_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
Xg804 n_150 in_1<24> FE_PHN3783_Delay0_out1_11_ out_0<24> inh_ground_gnd 
+ inh_power_vdd5 / EO3_5VX1
Xg800 in_1<20> in_0<20> n_98 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg798 in_1<22> in_0<22> n_99 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg783 in_1<16> in_0<16> n_108 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg765 n_130 in_1<12> n_131 out_0<12> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg766 in_1<11> n_129 n_130 out_0<11> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg767 in_1<10> n_128 n_129 out_0<10> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg772 n_125 in_1<7> n_126 out_0<7> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg774 in_1<5> n_123 n_124 out_0<5> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg773 in_1<6> n_124 n_125 out_0<6> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg775 n_122 in_1<4> n_123 out_0<4> inh_ground_gnd inh_power_vdd5 / HA_5VX2
Xg776 n_121 in_1<3> n_122 out_0<3> inh_ground_gnd inh_power_vdd5 / HA_5VX2
Xg777 n_120 in_1<2> n_121 out_0<2> inh_ground_gnd inh_power_vdd5 / HA_5VX2
Xg778 in_1<1> n_119 n_120 out_0<1> inh_ground_gnd inh_power_vdd5 / HA_5VX2
Xg779 in_1<0> in_2 n_119 out_0<0> inh_ground_gnd inh_power_vdd5 / HA_5VX2
Xg769 n_1 n_127 n_128 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumin
* View Name:    schematic
************************************************************************

.SUBCKT sumin In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> 
+ In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> 
+ In1<3> In1<2> In1<1> In1<0> In2<38> In2<37> In2<36> In2<35> In2<34> In2<33> 
+ In2<32> In2<31> In2<30> In2<29> In2<28> In2<27> In2<26> In2<25> In2<24> 
+ In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<35> Out1<34> Out1<33> Out1<32> 
+ Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> 
+ Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<21>:I In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I 
*.PININFO In1<15>:I In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I 
*.PININFO In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I 
*.PININFO In1<1>:I In1<0>:I In2<38>:I In2<37>:I In2<36>:I In2<35>:I In2<34>:I 
*.PININFO In2<33>:I In2<32>:I In2<31>:I In2<30>:I In2<29>:I In2<28>:I 
*.PININFO In2<27>:I In2<26>:I In2<25>:I In2<24>:I In2<23>:I In2<22>:I 
*.PININFO In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<35>:O Out1<34>:O Out1<33>:O Out1<32>:O 
*.PININFO Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O 
*.PININFO Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O 
*.PININFO Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O 
*.PININFO Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O 
*.PININFO Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O 
*.PININFO Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xcsa_tree_add_18_33_groupi In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> 
+ In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> 
+ In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> UNCONNECTED_HIER_Z58 
+ UNCONNECTED_HIER_Z57 UNCONNECTED_HIER_Z56 UNCONNECTED_HIER_Z55 
+ UNCONNECTED_HIER_Z54 UNCONNECTED_HIER_Z53 UNCONNECTED_HIER_Z52 
+ UNCONNECTED_HIER_Z51 UNCONNECTED_HIER_Z50 UNCONNECTED_HIER_Z49 
+ UNCONNECTED_HIER_Z48 UNCONNECTED_HIER_Z47 UNCONNECTED_HIER_Z46 In2<36> 
+ In2<35> In2<34> In2<33> In2<32> In2<31> In2<30> In2<29> In2<28> In2<27> 
+ In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> 
+ In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> 
+ In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<35> 
+ Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> 
+ Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5 / 
+ csa_tree_add_18_33_group_323_324_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    csa_tree_add_36_34_group_317_318_2
* View Name:    schematic
************************************************************************

.SUBCKT csa_tree_add_36_34_group_317_318_2 in_0<38> in_0<37> in_0<36> in_0<35> 
+ in_0<34> in_0<33> in_0<32> in_0<31> in_0<30> in_0<29> in_0<28> in_0<27> 
+ in_0<26> in_0<25> in_0<24> in_0<23> in_0<22> in_0<21> in_0<20> in_0<19> 
+ in_0<18> in_0<17> in_0<16> in_0<15> in_0<14> in_0<13> in_0<12> in_0<11> 
+ in_0<10> in_0<9> in_0<8> in_0<7> in_0<6> in_0<5> in_0<4> in_0<3> in_0<2> 
+ in_0<1> in_0<0> in_1<38> in_1<37> in_1<36> in_1<35> in_1<34> in_1<33> 
+ in_1<32> in_1<31> in_1<30> in_1<29> in_1<28> in_1<27> in_1<26> in_1<25> 
+ in_1<24> in_1<23> in_1<22> in_1<21> in_1<20> in_1<19> in_1<18> in_1<17> 
+ in_1<16> in_1<15> in_1<14> in_1<13> in_1<12> in_1<11> in_1<10> in_1<9> 
+ in_1<8> in_1<7> in_1<6> in_1<5> in_1<4> in_1<3> in_1<2> in_1<1> in_1<0> in_2 
+ out_0<36> out_0<35> out_0<34> out_0<33> out_0<32> out_0<31> out_0<30> 
+ out_0<29> out_0<28> out_0<27> out_0<26> out_0<25> out_0<24> out_0<23> 
+ out_0<22> out_0<21> out_0<20> out_0<19> out_0<18> out_0<17> out_0<16> 
+ out_0<15> out_0<14> out_0<13> out_0<12> out_0<11> out_0<10> out_0<9> 
+ out_0<8> out_0<7> out_0<6> out_0<5> out_0<4> out_0<3> out_0<2> out_0<1> 
+ out_0<0> inh_ground_gnd inh_power_vdd5
*.PININFO in_0<38>:I in_0<37>:I in_0<36>:I in_0<35>:I in_0<34>:I in_0<33>:I 
*.PININFO in_0<32>:I in_0<31>:I in_0<30>:I in_0<29>:I in_0<28>:I in_0<27>:I 
*.PININFO in_0<26>:I in_0<25>:I in_0<24>:I in_0<23>:I in_0<22>:I in_0<21>:I 
*.PININFO in_0<20>:I in_0<19>:I in_0<18>:I in_0<17>:I in_0<16>:I in_0<15>:I 
*.PININFO in_0<14>:I in_0<13>:I in_0<12>:I in_0<11>:I in_0<10>:I in_0<9>:I 
*.PININFO in_0<8>:I in_0<7>:I in_0<6>:I in_0<5>:I in_0<4>:I in_0<3>:I 
*.PININFO in_0<2>:I in_0<1>:I in_0<0>:I in_1<38>:I in_1<37>:I in_1<36>:I 
*.PININFO in_1<35>:I in_1<34>:I in_1<33>:I in_1<32>:I in_1<31>:I in_1<30>:I 
*.PININFO in_1<29>:I in_1<28>:I in_1<27>:I in_1<26>:I in_1<25>:I in_1<24>:I 
*.PININFO in_1<23>:I in_1<22>:I in_1<21>:I in_1<20>:I in_1<19>:I in_1<18>:I 
*.PININFO in_1<17>:I in_1<16>:I in_1<15>:I in_1<14>:I in_1<13>:I in_1<12>:I 
*.PININFO in_1<11>:I in_1<10>:I in_1<9>:I in_1<8>:I in_1<7>:I in_1<6>:I 
*.PININFO in_1<5>:I in_1<4>:I in_1<3>:I in_1<2>:I in_1<1>:I in_1<0>:I in_2:I 
*.PININFO out_0<36>:O out_0<35>:O out_0<34>:O out_0<33>:O out_0<32>:O 
*.PININFO out_0<31>:O out_0<30>:O out_0<29>:O out_0<28>:O out_0<27>:O 
*.PININFO out_0<26>:O out_0<25>:O out_0<24>:O out_0<23>:O out_0<22>:O 
*.PININFO out_0<21>:O out_0<20>:O out_0<19>:O out_0<18>:O out_0<17>:O 
*.PININFO out_0<16>:O out_0<15>:O out_0<14>:O out_0<13>:O out_0<12>:O 
*.PININFO out_0<11>:O out_0<10>:O out_0<9>:O out_0<8>:O out_0<7>:O out_0<6>:O 
*.PININFO out_0<5>:O out_0<4>:O out_0<3>:O out_0<2>:O out_0<1>:O out_0<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg810 n_177 in_0<36> in_1<36> out_0<36> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg909 in_1<14> in_0<14> n_150 out_0<14> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg911 n_158 in_1<20> in_0<20> out_0<20> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg2 n_160 in_1<22> in_0<22> out_0<22> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg910 n_166 in_0<27> in_1<27> out_0<27> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg908 in_0<21> in_1<21> n_159 out_0<21> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg907 in_0<23> in_1<23> n_162 out_0<23> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg906 in_1<24> in_0<24> n_163 out_0<24> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg905 in_0<25> in_1<25> n_164 out_0<25> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg904 in_0<26> in_1<26> n_165 out_0<26> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg903 in_0<28> in_1<28> n_168 out_0<28> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg902 in_0<29> in_1<29> n_169 out_0<29> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg900 in_0<32> in_1<32> n_173 out_0<32> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg899 in_0<33> in_1<33> n_174 out_0<33> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg898 in_0<34> in_1<34> n_175 out_0<34> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg897 in_0<35> in_1<35> n_176 out_0<35> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg896 n_150 in_0<14> in_1<14> n_181 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg811 in_0<35> in_1<35> n_176 n_177 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg843 in_0<20> in_1<20> n_158 n_159 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg841 in_0<21> in_1<21> n_159 n_160 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg838 in_0<22> in_1<22> n_160 n_162 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg836 in_0<23> in_1<23> n_162 n_163 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg834 in_0<24> in_1<24> n_163 n_164 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg832 in_0<25> in_1<25> n_164 n_165 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg830 in_0<26> in_1<26> n_165 n_166 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg827 in_0<27> in_1<27> n_166 n_168 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg825 in_0<28> in_1<28> n_168 n_169 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg823 in_0<29> in_1<29> n_169 n_170 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg817 in_0<32> in_1<32> n_173 n_174 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg815 in_0<33> in_1<33> n_174 n_175 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg813 in_0<34> in_1<34> n_175 n_176 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg846 in_0<19> in_1<19> n_156 n_158 out_0<19> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg847 in_0<18> in_1<18> n_155 n_156 out_0<18> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg819 in_0<31> in_1<31> n_186 n_173 out_0<31> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg912 in_0<16> in_1<16> n_152 n_198 out_0<16> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg853 in_0<15> in_1<15> n_181 n_152 out_0<15> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg856 in_0<13> in_1<13> n_149 n_150 out_0<13> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg857 n_148 in_1<12> in_0<12> n_149 out_0<12> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg858 in_0<11> in_1<11> n_147 n_148 out_0<11> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg859 in_0<10> in_1<10> n_146 n_147 out_0<10> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg860 in_0<9> in_1<9> n_145 n_146 out_0<9> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg861 in_0<8> in_1<8> n_144 n_145 out_0<8> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg863 n_142 in_1<6> in_0<6> n_143 out_0<6> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg862 n_143 in_1<7> in_0<7> n_144 out_0<7> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg870 in_0<17> in_1<17> n_134 n_135 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg872 in_0<30> in_1<30> n_131 n_132 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg864 n_141 in_1<5> n_142 out_0<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg865 n_140 in_1<4> n_141 out_0<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg866 n_139 in_1<3> n_140 out_0<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg867 n_138 in_1<2> n_139 out_0<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg868 n_133 in_1<1> n_138 out_0<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg871 in_1<0> in_2 n_133 out_0<0> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg848 n_198 n_113 n_134 n_155 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
Xg901 n_170 n_114 n_131 n_186 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
Xg849 n_135 n_198 out_0<17> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg821 n_132 n_170 out_0<30> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg890 in_0<17> in_1<17> n_113 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg889 in_0<30> in_1<30> n_114 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumq
* View Name:    schematic
************************************************************************

.SUBCKT sumq In1<41> In1<40> In1<39> In1<38> In1<37> In1<36> In1<35> In1<34> 
+ In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> In1<27> In1<26> In1<25> 
+ In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> 
+ In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> 
+ In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> In2<33> In2<32> In2<31> In2<30> 
+ In2<29> In2<28> In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> 
+ In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> 
+ In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> 
+ In2<1> In2<0> Out1<38> Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> Out1<32> 
+ Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> 
+ Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<41>:I In1<40>:I In1<39>:I In1<38>:I In1<37>:I In1<36>:I 
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<33>:I In2<32>:I 
*.PININFO In2<31>:I In2<30>:I In2<29>:I In2<28>:I In2<27>:I In2<26>:I 
*.PININFO In2<25>:I In2<24>:I In2<23>:I In2<22>:I In2<21>:I In2<20>:I 
*.PININFO In2<19>:I In2<18>:I In2<17>:I In2<16>:I In2<15>:I In2<14>:I 
*.PININFO In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I 
*.PININFO In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I 
*.PININFO Out1<38>:O Out1<37>:O Out1<36>:O Out1<35>:O Out1<34>:O Out1<33>:O 
*.PININFO Out1<32>:O Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O 
*.PININFO Out1<26>:O Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O 
*.PININFO Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O 
*.PININFO Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O 
*.PININFO Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O 
*.PININFO Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xcsa_tree_add_36_34_groupi UNCONNECTED_HIER_Z66 UNCONNECTED_HIER_Z65 In2<31> 
+ In2<30> In2<29> In2<28> In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> 
+ In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> 
+ In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> 
+ In2<2> In2<1> UNCONNECTED_HIER_Z64 UNCONNECTED_HIER_Z63 UNCONNECTED_HIER_Z62 
+ UNCONNECTED_HIER_Z61 UNCONNECTED_HIER_Z60 UNCONNECTED_HIER_Z59 
+ UNCONNECTED_HIER_Z68 UNCONNECTED_HIER_Z67 In1<39> In1<38> In1<37> In1<36> 
+ In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> In1<27> 
+ In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> 
+ In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> 
+ In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> Out1<36> Out1<35> Out1<34> 
+ Out1<33> Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> 
+ Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5 / csa_tree_add_36_34_group_317_318_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_1756
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_1756 A<32> A<31> A<30> A<29> A<28> A<27> A<26> A<25> 
+ A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> 
+ A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> B<32> 
+ B<31> B<30> B<29> B<28> B<27> B<26> B<25> B<24> B<23> B<22> B<21> B<20> 
+ B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> B<8> B<7> 
+ B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> 
+ Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> 
+ Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I A<27>:I A<26>:I A<25>:I 
*.PININFO A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I 
*.PININFO A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I 
*.PININFO A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I 
*.PININFO B<32>:I B<31>:I B<30>:I B<29>:I B<28>:I B<27>:I B<26>:I B<25>:I 
*.PININFO B<24>:I B<23>:I B<22>:I B<21>:I B<20>:I B<19>:I B<18>:I B<17>:I 
*.PININFO B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I B<9>:I 
*.PININFO B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I B<0>:I 
*.PININFO Z<32>:O Z<31>:O Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O Z<25>:O 
*.PININFO Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O 
*.PININFO Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O 
*.PININFO Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg669 A<6> B<6> n_1 n_3 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg667 A<8> B<8> n_5 n_7 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg666 A<9> B<9> n_7 n_9 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg665 A<10> B<10> n_9 n_11 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg664 A<11> B<11> n_11 n_13 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg663 A<12> B<12> n_13 n_15 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg662 A<13> B<13> n_15 n_17 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg661 A<14> B<14> n_17 n_19 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg668 A<7> B<7> n_3 n_5 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg659 A<16> B<16> n_21 n_23 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg658 A<17> B<17> n_23 n_25 Z<17> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg657 A<18> B<18> n_25 n_27 Z<18> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg656 A<19> B<19> n_27 n_29 Z<19> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg655 A<20> B<20> n_29 n_31 Z<20> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg654 A<21> B<21> n_31 n_33 Z<21> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg653 A<22> B<22> n_33 n_35 Z<22> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg660 A<15> B<15> n_19 n_21 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg651 A<24> B<24> n_37 n_39 Z<24> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg650 A<25> B<25> n_39 n_41 Z<25> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg649 A<26> B<26> n_41 n_43 Z<26> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg648 A<27> B<27> n_43 n_45 Z<27> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg647 A<28> B<28> n_45 n_47 Z<28> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg646 A<29> B<29> n_47 n_49 Z<29> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg652 A<23> B<23> n_35 n_37 Z<23> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg645 n_49 A<30> B<30> Z<30> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg670 A<5> B<5> n_1 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumd
* View Name:    schematic
************************************************************************

.SUBCKT sumd In1<32> In1<31> In1<30> In1<29> In1<28> In1<27> In1<26> In1<25> 
+ In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> 
+ In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> 
+ In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> In2<27> In2<26> In2<25> In2<24> 
+ In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<33> Out1<32> Out1<31> Out1<30> 
+ Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> 
+ Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> 
+ Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> 
+ Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<32>:I In1<31>:I In1<30>:I In1<29>:I In1<28>:I In1<27>:I 
*.PININFO In1<26>:I In1<25>:I In1<24>:I In1<23>:I In1<22>:I In1<21>:I 
*.PININFO In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I 
*.PININFO In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I 
*.PININFO In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I 
*.PININFO In1<0>:I In2<27>:I In2<26>:I In2<25>:I In2<24>:I In2<23>:I In2<22>:I 
*.PININFO In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<33>:O Out1<32>:O Out1<31>:O Out1<30>:O 
*.PININFO Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O Out1<25>:O Out1<24>:O 
*.PININFO Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_49_22 UNCONNECTED_HIER_Z38 UNCONNECTED_HIER_Z37 In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> UNCONNECTED_HIER_Z36 UNCONNECTED_HIER_Z35 
+ UNCONNECTED_HIER_Z34 UNCONNECTED_HIER_Z33 UNCONNECTED_HIER_Z32 
+ UNCONNECTED_HIER_Z45 UNCONNECTED_HIER_Z44 In2<25> In2<24> In2<23> In2<22> 
+ In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> 
+ In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> 
+ In2<2> In2<1> In2<0> UNCONNECTED_HIER_Z43 UNCONNECTED_HIER_Z42 
+ UNCONNECTED_HIER_Z41 UNCONNECTED_HIER_Z40 UNCONNECTED_HIER_Z39 n_59 n_60 
+ Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> 
+ Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> UNCONNECTED6 UNCONNECTED5 UNCONNECTED4 UNCONNECTED3 
+ UNCONNECTED2 inh_ground_gnd inh_power_vdd5 / add_unsigned_1756
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_253_2
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_253_2 A<38> A<37> A<36> A<35> A<34> A<33> A<32> 
+ A<31> A<30> A<29> A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> 
+ A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> 
+ A<6> A<5> A<4> A<3> A<2> A<1> A<0> CI Z<38> Z<37> Z<36> Z<35> Z<34> Z<33> 
+ Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> Z<25> Z<24> Z<23> Z<22> Z<21> 
+ Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> 
+ Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<38>:I A<37>:I A<36>:I A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I 
*.PININFO A<30>:I A<29>:I A<28>:I A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I 
*.PININFO A<22>:I A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I 
*.PININFO A<14>:I A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I 
*.PININFO A<5>:I A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I CI:I Z<38>:O Z<37>:O 
*.PININFO Z<36>:O Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O Z<30>:O Z<29>:O 
*.PININFO Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O 
*.PININFO Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O 
*.PININFO Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O 
*.PININFO Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg289 A<7> n_3 n_5 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg288 A<8> n_5 n_7 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg287 n_7 A<9> n_9 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg286 A<10> n_9 n_11 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg285 A<11> n_11 n_13 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg284 A<12> n_13 n_15 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg283 n_15 A<13> n_17 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg290 A<6> n_2 n_3 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg281 A<15> n_19 n_21 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg280 A<16> n_21 n_23 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg279 n_23 A<17> n_25 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg278 A<18> n_25 n_27 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg277 A<19> n_27 n_29 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg276 A<20> n_29 n_31 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg275 n_31 A<21> n_33 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg282 n_17 A<14> n_19 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg273 n_35 A<23> n_37 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg272 n_37 A<24> n_39 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg271 n_39 A<25> n_41 Z<25> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg270 n_41 A<26> n_43 Z<26> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg269 A<27> n_43 n_45 Z<27> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg268 A<28> n_45 n_47 Z<28> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg267 n_47 A<29> n_49 Z<29> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg274 n_33 A<22> n_35 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg265 n_51 A<31> n_53 Z<31> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg264 n_53 A<32> n_55 Z<32> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg263 n_55 A<33> n_57 Z<33> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg262 n_57 A<34> n_59 Z<34> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg261 n_59 A<35> n_61 Z<35> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg260 n_61 A<36> n_63 Z<36> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg266 n_49 A<30> n_51 Z<30> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg259 n_63 A<37> Z<37> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg291 A<5> A<4> A<3> n_1 n_2 inh_ground_gnd inh_power_vdd5 / AND4_5VX1
Xg292 A<2> A<1> A<0> CI n_1 inh_ground_gnd inh_power_vdd5 / AND4_5VX1
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    NO3I1_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT NO3I1_5VX1 AN B C Q inh_ground_gnd inh_power_vdd5
*.PININFO AN:I B:I C:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 AN net17 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=720.0n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
Xno3_1 net17 B C Q inh_ground_gnd inh_power_vdd5 / nor3hdv5 GT_PDL=500.00n 
+ GT_PDW=890.00n GT_PUL=500.00n GT_PUW=1.41u
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_841_2
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_841_2 A<35> A<34> A<33> A<32> A<31> A<30> A<29> 
+ A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> 
+ A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> 
+ A<2> A<1> A<0> Z<47> Z<46> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> Z<38> 
+ Z<37> Z<36> Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> 
+ Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> 
+ Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> p 
+ p1 p2 p3 p4 p5 p6 p7 inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I p:I p1:I p2:I p3:I p4:I p5:I p6:I p7:I Z<47>:O 
*.PININFO Z<46>:O Z<45>:O Z<44>:O Z<43>:O Z<42>:O Z<41>:O Z<40>:O Z<39>:O 
*.PININFO Z<38>:O Z<37>:O Z<36>:O Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O 
*.PININFO Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O 
*.PININFO Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg6395 A<27> n_18 n_133 n_146 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6449 A<27> A<26> A<28> n_83 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6310 A<7> n_237 n_249 n_274 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6352 n_186 n_142 A<5> n_211 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6330 n_211 n_178 A<6> n_249 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6400 n_91 n_88 n_119 n_144 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6371 n_103 n_90 n_144 n_184 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6370 n_120 A<0> n_111 n_185 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6420 A<4> A<0> n_89 n_118 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6421 A<3> n_26 n_63 n_116 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6356 n_184 n_127 n_33 n_207 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6314 n_207 n_169 n_28 n_270 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6396 A<3> n_94 n_121 n_150 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6002 FE_PHN3131_n_136 n_180 n_614 n_616 inh_ground_gnd inh_power_vdd5 / 
+ CAG_5VX1
Xg6405 p2 n_29 n_123 n_137 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6201 n_314 n_299 n_348 n_418 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6215 n_371 n_30 n_308 n_400 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6202 n_313 n_287 n_328 n_417 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6232 n_316 n_303 n_350 n_381 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6010 n_281 n_322 n_606 n_608 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6012 n_318 n_323 n_604 n_606 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6014 n_368 n_319 n_602 n_604 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6016 n_369 n_412 n_600 n_602 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6218 n_370 n_283 n_337 n_397 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6286 A<31> n_302 A<33> n_313 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6231 n_317 n_279 n_342 n_382 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6285 A<28> n_290 A<30> n_314 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6118 n_466 n_293 n_341 n_506 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6032 n_520 n_515 n_584 n_586 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6277 n_262 n_285 A<11> n_325 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6006 n_205 n_231 n_610 n_612 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6008 n_280 n_232 n_608 n_610 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6004 n_181 n_204 n_612 n_614 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6018 n_413 n_397 n_598 n_600 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6020 n_701 n_400 n_596 n_598 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6022 n_702 n_417 n_594 n_596 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6024 n_699 n_382 n_592 n_594 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6026 n_703 n_381 n_590 n_592 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6028 n_704 n_418 n_588 n_590 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6030 n_700 n_506 n_586 n_588 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6158 A<27> n_452 A<29> n_466 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6163 n_446 n_373 n_340 n_461 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6284 n_177 n_300 A<15> n_315 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6228 n_210 n_32 n_351 n_385 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6258 n_195 n_21 n_270 n_351 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6273 A<19> n_264 n_312 n_329 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6112 n_437 n_706 n_396 n_510 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6164 n_367 n_407 n_426 n_460 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6203 n_301 n_405 A<14> n_416 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6105 A<18> n_500 A<20> n_516 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6050 n_685 n_545 n_566 n_568 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6136 A<17> n_474 A<19> n_487 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6246 A<20> n_311 n_321 n_364 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6155 A<25> n_424 n_444 n_469 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6184 A<21> n_379 A<23> n_437 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6235 A<18> n_315 n_265 n_379 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6207 A<23> n_364 A<25> n_411 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6205 p n_406 A<26> n_414 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6143 n_411 n_425 n_434 n_480 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6131 n_697 A<27> n_414 n_492 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6038 n_693 n_480 n_578 n_580 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6040 n_695 n_460 n_576 n_578 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6042 n_698 n_510 n_574 n_576 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6044 n_690 n_535 n_572 n_574 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6083 n_507 n_708 n_456 n_535 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6117 A<20> n_467 n_410 n_507 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6157 n_343 n_416 A<17> n_467 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6046 n_544 n_548 n_570 n_572 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6070 n_521 A<22> n_531 n_548 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6088 A<19> n_495 A<21> n_531 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6127 n_433 n_485 A<16> n_495 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6048 n_556 n_551 n_568 n_570 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6067 n_516 n_479 n_540 n_551 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6073 n_487 n_514 n_524 n_545 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6292 n_273 n_269 A<11> n_305 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6089 n_518 n_498 n_503 n_530 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6103 n_491 n_448 A<16> n_518 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6142 n_394 n_325 n_461 n_481 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6237 n_361 n_258 A<12> n_377 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6185 n_409 n_360 A<13> n_436 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6236 A<9> n_363 A<11> n_378 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6166 n_441 n_378 A<14> n_458 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6175 A<11> n_432 A<13> n_448 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6052 n_686 n_530 n_564 n_566 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6167 A<26> n_443 A<28> n_457 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6106 n_457 n_291 n_478 n_515 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6119 n_469 n_453 n_471 n_505 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6036 n_504 n_492 n_580 n_582 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6114 n_481 n_366 n_391 n_508 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6238 n_324 n_352 A<13> n_376 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6092 n_454 n_376 n_508 n_528 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6186 n_408 n_305 A<14> n_435 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6076 n_696 n_435 n_528 n_542 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6141 n_455 n_377 A<15> n_482 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6068 n_691 n_482 n_542 n_550 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6113 A<16> n_436 n_472 n_509 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6060 n_688 n_509 n_550 n_558 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6098 A<17> n_458 n_694 n_522 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6134 n_465 n_423 A<15> n_489 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6056 n_529 n_522 n_558 n_562 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6084 A<18> n_489 n_689 n_534 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6054 n_539 n_534 n_562 n_564 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6034 n_513 n_505 n_582 n_584 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6599 n_113 p A<22> n_712 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6260 A<31> A<29> n_292 n_347 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6600 n_118 n_64 n_91 n_713 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6598 n_144 n_103 n_90 n_711 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6597 n_120 n_111 A<0> n_710 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6601 p5 p4 A<30> n_714 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6587 n_347 n_314 n_299 n_700 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6259 A<32> A<30> n_298 n_349 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6589 p1 n_308 n_371 n_702 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6275 A<34> A<32> n_278 n_327 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6586 n_327 n_313 n_287 n_699 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6319 A<9> n_21 n_222 n_262 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6591 n_349 n_316 n_303 n_704 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6546 n_281 n_322 n_606 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6547 n_318 n_323 n_604 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6548 n_368 n_319 n_602 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6549 n_369 n_412 n_600 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6557 n_520 n_515 n_584 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6544 n_205 n_231 n_610 Z<43> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6545 n_280 n_232 n_608 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6543 n_181 n_204 n_612 Z<44> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6542 FE_PHN3131_n_136 n_180 n_614 Z<45> inh_ground_gnd inh_power_vdd5 / 
+ EN3_5VX1
Xg6550 n_413 n_397 n_598 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6551 n_701 n_400 n_596 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6552 n_702 n_417 n_594 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6553 n_699 n_382 n_592 Z<34> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6554 n_703 n_381 n_590 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6555 n_704 n_418 n_588 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6556 n_700 n_506 n_586 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6604 n_340 n_373 n_446 Z<11> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6332 A<14> n_200 A<12> n_247 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6313 A<15> A<13> n_234 n_271 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6264 A<15> n_176 n_300 n_343 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6592 n_351 n_210 n_32 n_705 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6594 n_270 n_195 n_21 n_707 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6220 p A<22> n_329 n_395 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6566 n_685 n_545 n_566 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6577 n_395 n_437 n_706 n_690 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6560 n_693 n_480 n_578 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6561 n_695 n_460 n_576 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6562 n_698 n_510 n_574 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6563 n_690 n_535 n_572 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6188 A<14> n_301 n_385 n_433 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6133 A<14> A<12> n_464 n_490 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6564 n_544 n_548 n_570 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6565 n_556 n_551 n_568 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6096 A<20> A<18> n_499 n_524 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6121 A<19> A<17> n_473 n_503 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6278 A<11> n_272 n_269 n_324 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6079 n_503 n_518 n_692 n_539 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6576 n_490 A<16> n_448 n_689 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6181 A<12> A<10> n_404 n_440 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6603 n_394 n_325 n_461 Z<12> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6567 n_686 n_530 n_564 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6559 n_504 n_492 n_580 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2 n_391 n_366 n_481 Z<13> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6602 n_454 n_376 n_508 Z<14> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6574 n_528 n_696 n_435 Z<15> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6571 n_542 n_691 n_482 Z<16> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6151 A<14> n_440 n_378 n_472 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6570 n_688 n_509 n_550 Z<17> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6569 n_529 n_522 n_558 Z<18> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6568 n_539 n_534 n_562 Z<19> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6558 n_513 n_505 n_582 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6378 A<12> A<10> n_131 n_176 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6434 n_22 A<29> A<28> n_104 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6290 A<9> A<7> n_261 n_307 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6596 A<34> A<32> n_214 n_709 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6333 A<5> n_184 n_127 n_246 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6293 A<6> n_207 n_169 n_304 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6000 n_616 n_114 n_137 Z<46> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6304 A<32> n_254 A<30> n_283 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6312 A<9> n_21 n_241 n_272 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6588 n_337 n_283 n_370 n_701 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6265 A<33> A<31> n_302 n_342 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6590 n_317 n_279 n_342 n_703 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6266 A<30> A<28> n_290 n_341 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6100 n_341 n_466 n_293 n_520 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6267 A<11> n_262 n_285 n_340 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6579 n_486 n_16 A<15> n_692 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6148 A<29> A<27> n_452 n_478 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6585 n_367 n_407 n_426 n_698 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6595 A<19> n_264 n_312 n_708 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6593 A<20> n_311 n_321 n_706 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6584 A<25> n_424 n_444 n_697 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6208 n_265 A<18> n_315 n_410 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6168 A<23> A<21> n_379 n_456 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6194 A<25> A<23> n_364 n_426 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6187 A<26> p n_406 n_434 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6582 n_411 n_425 n_434 n_695 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6580 n_414 A<27> n_697 n_693 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6074 n_456 n_507 n_708 n_544 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6099 n_410 A<20> n_467 n_521 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6147 A<17> n_343 n_416 n_479 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6062 n_521 n_531 A<22> n_556 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6107 A<16> n_433 n_485 n_514 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6078 A<21> A<19> n_495 n_540 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6572 n_516 n_479 n_540 n_685 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6573 n_487 n_514 n_524 n_686 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6210 A<12> n_361 n_258 n_408 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6169 A<13> n_409 n_360 n_455 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6209 A<11> A<9> n_363 n_409 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6159 A<13> A<11> n_432 n_465 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6152 A<28> A<26> n_443 n_471 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6108 n_478 n_457 n_291 n_513 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6120 n_471 n_469 n_453 n_504 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6221 A<12> n_353 A<10> n_394 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6224 A<13> n_324 n_352 n_391 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6170 A<14> n_408 n_305 n_454 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6583 A<15> n_377 n_455 n_696 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6578 A<16> n_436 n_472 n_691 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6575 A<17> n_458 n_694 n_688 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6581 A<15> n_423 n_465 n_694 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6090 n_689 A<18> n_489 n_529 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6349 n_192 n_149 A<28> n_215 n_216 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6326 n_167 n_191 A<29> n_254 n_253 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6366 n_72 n_5 A<25> n_191 n_192 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6268 n_288 n_224 A<34> n_336 n_337 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6241 A<33> n_286 n_289 n_370 n_371 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6301 A<31> n_215 n_253 n_288 n_289 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6389 n_75 n_2 A<23> n_155 n_156 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6307 A<29> n_225 n_218 n_278 n_279 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6348 n_712 n_155 A<27> n_217 n_218 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6302 A<30> n_217 n_216 n_286 n_287 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6390 n_76 n_40 A<22> n_153 n_154 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6294 n_226 n_242 A<28> n_302 n_303 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6344 n_156 n_153 A<26> n_225 n_226 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6385 n_74 n_41 A<21> n_162 n_163 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6296 A<27> n_238 n_243 n_298 n_299 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6335 n_154 n_162 A<25> n_242 n_243 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6384 n_79 n_42 A<20> n_164 n_165 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6299 A<26> n_227 n_239 n_292 n_293 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6337 n_163 n_164 p n_238 n_239 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6386 n_77 n_43 A<19> n_160 n_161 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6300 A<25> n_229 n_228 n_290 n_291 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6343 n_165 n_160 A<23> n_227 n_228 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6383 n_101 n_1 A<26> n_166 n_167 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6345 n_135 A<27> n_166 n_223 n_224 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6407 n_100 n_24 A<25> n_134 n_135 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6342 n_161 n_158 A<22> n_229 n_230 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6387 n_78 n_51 A<18> n_158 n_159 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6367 n_109 n_146 A<30> n_189 n_190 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6279 n_276 A<34> n_220 n_322 n_323 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6347 n_189 n_83 n_104 n_219 n_220 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6359 n_70 n_62 n_170 n_202 n_203 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6303 n_260 n_173 A<6> n_285 n_284 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6320 n_202 n_110 A<5> n_260 n_261 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6381 n_69 A<0> n_121 n_170 n_171 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6338 n_179 n_171 A<5> n_236 n_237 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6252 n_267 A<8> n_274 n_354 n_355 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6316 n_236 n_203 A<6> n_266 n_267 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6226 n_354 n_266 n_307 n_388 n_389 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6248 A<8> n_295 A<10> n_360 n_361 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6247 n_294 n_711 A<6> n_362 n_363 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6298 n_240 n_713 A<5> n_294 n_295 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6336 n_198 n_6 n_115 n_240 n_241 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6308 n_190 n_213 A<33> n_276 n_277 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6408 A<25> A<24> A<26> n_133 n_132 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6350 n_143 A<29> n_187 n_213 n_214 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6297 n_188 n_223 A<31> n_296 n_297 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6242 n_709 n_296 n_332 n_368 n_369 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6368 n_132 n_134 A<28> n_187 n_188 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6315 n_221 n_710 A<6> n_269 n_268 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6346 n_172 n_108 A<5> n_221 n_222 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6380 A<4> n_94 n_116 n_172 n_173 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6189 A<8> n_304 n_403 n_431 n_432 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6213 A<7> n_246 n_362 n_403 n_404 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6358 n_714 n_174 p2 n_204 n_205 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6414 p4 p6 p3 n_123 n_122 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6374 n_122 n_117 n_30 n_180 n_181 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6410 A<29> A<28> A<30> n_128 n_129 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6341 n_175 p3 n_196 n_231 n_232 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6379 p7 n_34 n_128 n_174 n_175 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6306 n_197 n_219 n_30 n_280 n_281 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6363 n_129 A<32> n_84 n_196 n_197 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6270 n_263 A<33> n_30 n_332 n_333 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6206 n_336 n_297 n_333 n_412 n_413 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6281 n_277 n_30 n_251 n_318 n_319 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6177 A<10> n_388 n_372 n_446 n_445 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6240 n_284 A<8> n_275 n_373 n_372 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6280 n_271 n_212 A<18> n_320 n_321 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6211 A<21> n_320 n_358 n_406 n_407 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6288 n_257 A<14> A<16> n_309 n_310 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6195 A<22> n_357 n_387 n_424 n_425 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6250 n_310 n_259 A<19> n_357 n_358 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6269 n_71 n_252 A<17> n_334 n_335 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6178 A<23> n_386 n_402 n_443 n_444 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6227 n_335 n_309 A<20> n_386 n_387 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6287 n_247 n_244 A<17> n_311 n_312 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6317 n_245 A<13> A<16> n_264 n_265 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6334 A<11> n_145 n_148 n_244 n_245 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6171 n_230 n_401 p n_452 n_453 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6214 n_159 n_334 A<21> n_401 n_402 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6295 n_80 n_206 A<11> n_300 n_301 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6137 A<10> n_705 n_463 n_485 n_486 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6160 n_707 A<9> n_431 n_463 n_464 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6253 n_268 A<8> n_250 n_352 n_353 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6447 n_44 n_85 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6468 n_0 n_59 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6531 A<28> n_12 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6525 A<26> n_18 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6522 A<7> n_21 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6520 A<31> n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6516 A<0> n_26 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6506 A<30> n_34 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6530 A<22> n_13 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6518 p n_24 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6529 A<3> n_14 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6528 A<9> n_15 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6527 A<13> n_16 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6526 A<15> n_17 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6524 A<12> n_19 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6523 A<1> n_20 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6519 A<16> n_23 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6517 A<2> n_25 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6515 A<11> n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6514 A<6> n_28 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6509 A<19> n_31 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6498 A<18> n_39 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6502 A<17> n_38 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6508 A<8> n_32 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6507 A<5> n_33 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6505 A<4> n_35 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6504 A<14> n_36 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6503 A<32> n_37 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6225 n_389 Z<9> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6415 n_118 n_119 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6362 n_185 n_198 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6444 n_73 n_89 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6251 n_355 Z<8> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6445 n_64 n_88 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6440 n_95 n_94 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6441 n_93 n_92 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6512 FE_PHN3237_IIR_out1_0__33_ n_29 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6255 n_347 n_348 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6511 p1 n_30 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6274 n_327 n_328 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6176 n_445 Z<10> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6254 n_349 n_350 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6360 n_200 n_201 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6339 n_234 n_235 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6377 n_176 n_177 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6219 n_395 n_396 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6212 n_385 n_405 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6122 n_499 n_500 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6149 n_473 n_474 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6311 n_272 n_273 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6124 n_692 n_498 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6132 n_490 n_491 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6180 n_440 n_441 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6448 n_12 n_4 n_48 n_84 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6283 n_292 n_4 n_48 n_316 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6243 n_329 n_44 n_50 n_367 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6417 n_22 n_45 n_53 n_117 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6375 n_125 n_150 n_152 n_179 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6369 n_157 n_125 n_152 n_186 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6282 n_298 n_45 n_53 n_317 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6318 n_254 n_45 n_53 n_263 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6289 n_278 n_3 n_57 n_308 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6328 n_214 n_3 n_57 n_251 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6309 n_261 n_61 n_60 n_275 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6322 n_241 n_61 n_60 n_258 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6329 n_222 n_61 n_60 n_250 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6244 n_353 n_0 n_58 n_366 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6196 n_404 n_0 n_58 n_423 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6455 A<16> A<17> n_77 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6424 A<21> n_49 n_113 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6428 n_81 A<28> n_109 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6426 n_63 n_96 n_110 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6452 A<8> A<9> n_80 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6451 A<26> A<27> n_81 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6427 A<3> n_95 n_111 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6423 A<35> n_82 n_114 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6450 p3 p2 n_82 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6353 A<7> n_194 n_210 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6490 n_31 n_39 n_40 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6489 n_39 n_38 n_41 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6487 n_38 n_23 n_42 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6483 n_23 n_17 n_43 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6480 n_17 n_36 n_51 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6493 n_25 A<0> n_47 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6481 n_17 n_16 n_54 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6477 n_36 n_19 n_56 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6471 n_14 n_20 n_62 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6470 n_35 n_25 n_63 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6469 n_25 n_20 n_64 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6327 n_16 n_233 n_252 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6357 n_194 n_21 n_206 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6463 n_25 n_20 n_73 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6462 n_14 A<1> n_69 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6461 n_35 A<2> n_70 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6422 n_87 n_73 n_115 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6398 n_81 n_133 n_143 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6399 n_121 n_111 n_142 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6429 n_99 n_92 n_108 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6376 n_150 n_151 n_178 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6425 n_99 n_35 n_112 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6406 n_82 n_123 n_136 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6397 A<10> n_130 n_145 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6323 A<13> n_233 n_257 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6437 A<24> A<23> n_100 n_101 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6442 n_20 n_26 n_93 n_95 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6409 n_52 n_15 n_130 n_131 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6443 n_14 n_25 n_90 n_91 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6439 n_14 n_26 n_97 n_96 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6436 n_35 n_14 n_102 n_103 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6411 n_102 n_35 n_126 n_127 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6446 n_35 A<0> n_86 n_87 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6391 n_112 n_93 n_152 n_151 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6364 n_28 n_168 n_194 n_195 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6382 n_33 n_126 n_168 n_169 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6438 A<2> n_26 n_98 n_99 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6361 n_27 n_138 n_199 n_200 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6340 n_19 n_199 n_233 n_234 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6541 A<10> n_19 n_0 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg6537 A<29> n_22 n_4 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg6538 A<34> n_37 n_3 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg6404 n_130 A<10> n_138 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg6419 n_98 n_92 n_47 n_120 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg6150 n_55 n_464 n_56 n_473 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg6123 n_46 n_486 n_54 n_499 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg6388 n_47 A<3> n_147 n_157 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg6351 n_55 n_201 n_56 n_212 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg6321 n_46 n_235 n_54 n_259 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
XFE_PHC3131_n_136 n_136 FE_PHN3131_n_136 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC3237_IIR_out1_0__33_ p3 FE_PHN3237_IIR_out1_0__33_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
Xg6475 A<12> A<10> n_58 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6472 n_15 n_21 n_61 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6496 n_37 n_34 n_45 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6479 A<9> A<8> n_52 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6497 n_24 n_13 n_44 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6491 A<31> A<29> n_48 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6494 n_17 n_16 n_46 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6488 A<21> A<20> n_49 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6485 p A<22> n_50 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6482 A<32> A<30> n_53 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6478 n_36 n_19 n_55 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6476 A<34> A<32> n_57 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6473 A<9> A<7> n_60 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6412 n_112 n_93 n_125 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6416 n_47 n_63 n_86 n_121 inh_ground_gnd inh_power_vdd5 / NO3I2_5VX1
Xg6413 n_64 A<0> n_47 A<3> n_124 inh_ground_gnd inh_power_vdd5 / ON211_5VX1
Xg6394 n_124 n_95 n_97 n_88 n_147 inh_ground_gnd inh_power_vdd5 / AN22_5VX1
Xg6535 n_62 n_93 n_97 n_6 inh_ground_gnd inh_power_vdd5 / NO3I1_5VX1
Xg6459 A<22> A<23> n_72 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6457 A<20> A<21> n_75 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6456 A<19> A<20> n_76 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6458 A<18> A<19> n_74 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6453 A<17> A<18> n_79 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6454 A<15> A<16> n_78 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6460 A<14> A<15> n_71 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6392 n_85 n_113 n_50 n_149 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6393 n_59 n_131 n_58 n_148 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6536 A<21> n_49 n_5 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6539 A<20> n_31 n_2 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6540 A<23> n_13 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa2
* View Name:    schematic
************************************************************************

.SUBCKT multa2 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<38> Out1<37> Out1<36> Out1<35> 
+ Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> 
+ Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> p p1 p2 p3 p4 p5 p6 p7 inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I p:I p1:I p2:I 
*.PININFO p3:I p4:I p5:I p6:I p7:I Out1<38>:O Out1<37>:O Out1<36>:O Out1<35>:O 
*.PININFO Out1<34>:O Out1<33>:O Out1<32>:O Out1<31>:O Out1<30>:O Out1<29>:O 
*.PININFO Out1<28>:O Out1<27>:O Out1<26>:O Out1<25>:O Out1<24>:O Out1<23>:O 
*.PININFO Out1<22>:O Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O 
*.PININFO Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O 
*.PININFO Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O 
*.PININFO Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xinc_add_16_39_4 UNCONNECTED_HIER_Z0 multa2_mul_temp<46> multa2_mul_temp<45> 
+ multa2_mul_temp<44> multa2_mul_temp<43> multa2_mul_temp<42> 
+ multa2_mul_temp<41> multa2_mul_temp<40> multa2_mul_temp<39> 
+ multa2_mul_temp<38> multa2_mul_temp<37> multa2_mul_temp<36> 
+ multa2_mul_temp<35> multa2_mul_temp<34> multa2_mul_temp<33> 
+ multa2_mul_temp<32> multa2_mul_temp<31> multa2_mul_temp<30> 
+ multa2_mul_temp<29> multa2_mul_temp<28> multa2_mul_temp<27> 
+ multa2_mul_temp<26> multa2_mul_temp<25> multa2_mul_temp<24> 
+ multa2_mul_temp<23> multa2_mul_temp<22> multa2_mul_temp<21> 
+ multa2_mul_temp<20> multa2_mul_temp<19> multa2_mul_temp<18> 
+ multa2_mul_temp<17> multa2_mul_temp<16> multa2_mul_temp<15> 
+ multa2_mul_temp<14> multa2_mul_temp<13> multa2_mul_temp<12> 
+ multa2_mul_temp<11> multa2_mul_temp<10> multa2_mul_temp<9> 
+ multa2_mul_temp<8> n_43 Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> 
+ Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> 
+ Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> n_20 n_31 n_42 n_53 n_64 n_75 inh_ground_gnd 
+ inh_power_vdd5 / increment_unsigned_253_2
Xmul_14_32 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa2_mul_temp<47> multa2_mul_temp<46> multa2_mul_temp<45> 
+ multa2_mul_temp<44> multa2_mul_temp<43> multa2_mul_temp<42> 
+ multa2_mul_temp<41> multa2_mul_temp<40> multa2_mul_temp<39> 
+ multa2_mul_temp<38> multa2_mul_temp<37> multa2_mul_temp<36> 
+ multa2_mul_temp<35> multa2_mul_temp<34> multa2_mul_temp<33> 
+ multa2_mul_temp<32> multa2_mul_temp<31> multa2_mul_temp<30> 
+ multa2_mul_temp<29> multa2_mul_temp<28> multa2_mul_temp<27> 
+ multa2_mul_temp<26> multa2_mul_temp<25> multa2_mul_temp<24> 
+ multa2_mul_temp<23> multa2_mul_temp<22> multa2_mul_temp<21> 
+ multa2_mul_temp<20> multa2_mul_temp<19> multa2_mul_temp<18> 
+ multa2_mul_temp<17> multa2_mul_temp<16> multa2_mul_temp<15> 
+ multa2_mul_temp<14> multa2_mul_temp<13> multa2_mul_temp<12> 
+ multa2_mul_temp<11> multa2_mul_temp<10> multa2_mul_temp<9> 
+ multa2_mul_temp<8> multa2_mul_temp<7> multa2_mul_temp<6> multa2_mul_temp<5> 
+ multa2_mul_temp<4> multa2_mul_temp<3> multa2_mul_temp<2> multa2_mul_temp<1> 
+ multa2_mul_temp<0> p p1 p2 p3 p4 p5 p6 p7 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_841_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_signed_1770
* View Name:    schematic
************************************************************************

.SUBCKT add_signed_1770 A<29> A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> 
+ A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> 
+ A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> B<26> B<25> B<24> B<23> B<22> B<21> 
+ B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> B<8> 
+ B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<29> Z<28> Z<27> Z<26> Z<25> Z<24> 
+ Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> 
+ Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<29>:I A<28>:I A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I 
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<26>:I B<25>:I B<24>:I B<23>:I 
*.PININFO B<22>:I B<21>:I B<20>:I B<19>:I B<18>:I B<17>:I B<16>:I B<15>:I 
*.PININFO B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I B<9>:I B<8>:I B<7>:I B<6>:I 
*.PININFO B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I B<0>:I Z<29>:O Z<28>:O Z<27>:O 
*.PININFO Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O 
*.PININFO Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O 
*.PININFO Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O 
*.PININFO Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg660 A<15> B<15> n_27 n_29 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg659 A<16> FE_PHN3777_Delay33_out1_16_ n_29 n_31 Z<16> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg657 A<18> FE_PHN2684_Delay33_out1_18_ n_33 n_35 Z<18> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg658 A<17> FE_PHN3716_Delay33_out1_17_ n_31 n_33 Z<17> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg655 A<20> FE_PHN2573_Delay33_out1_20_ n_37 n_39 Z<20> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg656 A<19> FE_PHN2652_Delay33_out1_19_ n_35 n_37 Z<19> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg653 A<22> FE_PHN2572_Delay33_out1_22_ n_41 n_43 Z<22> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg654 A<21> FE_PHN2570_Delay33_out1_21_ n_39 n_41 Z<21> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg651 A<24> FE_PHN2555_Delay33_out1_24_ n_45 n_47 Z<24> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg652 A<23> FE_PHN2569_Delay33_out1_23_ n_43 n_45 Z<23> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg649 A<26> B<26> n_49 n_51 Z<26> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg650 A<25> FE_PHN2554_Delay33_out1_25_ n_47 n_49 Z<25> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg667 A<8> B<8> n_13 n_15 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg666 A<9> B<9> n_15 n_17 Z<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg665 A<10> B<10> n_17 n_19 Z<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg664 A<11> B<11> n_19 n_21 Z<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg663 A<12> B<12> n_21 n_23 Z<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg662 A<13> B<13> n_23 n_25 Z<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg661 A<14> B<14> n_25 n_27 Z<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg673 n_1 B<2> A<2> n_3 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg672 A<3> B<3> n_3 n_5 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg671 A<4> B<4> n_5 n_7 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg670 A<5> B<5> n_7 n_9 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg669 A<6> B<6> n_9 n_11 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg668 A<7> B<7> n_11 n_13 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg674 A<1> B<1> n_1 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg648 n_51 A<27> B<26> Z<27> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
XFE_PHC2554_Delay33_out1_25_ B<25> FE_PHN2554_Delay33_out1_25_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC2925_Delay33_out1_24_ B<24> FE_PHN2925_Delay33_out1_24_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC3716_Delay33_out1_17_ B<17> FE_PHN3716_Delay33_out1_17_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2573_Delay33_out1_20_ B<20> FE_PHN2573_Delay33_out1_20_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2570_Delay33_out1_21_ B<21> FE_PHN2570_Delay33_out1_21_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2572_Delay33_out1_22_ B<22> FE_PHN2572_Delay33_out1_22_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2569_Delay33_out1_23_ B<23> FE_PHN2569_Delay33_out1_23_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2555_Delay33_out1_24_ FE_PHN2925_Delay33_out1_24_ 
+ FE_PHN2555_Delay33_out1_24_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3777_Delay33_out1_16_ B<16> FE_PHN3777_Delay33_out1_16_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX4
XFE_PHC3769_Delay33_out1_19_ B<19> FE_PHN3769_Delay33_out1_19_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX4
XFE_PHC2684_Delay33_out1_18_ B<18> FE_PHN2684_Delay33_out1_18_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2652_Delay33_out1_19_ FE_PHN3769_Delay33_out1_19_ 
+ FE_PHN2652_Delay33_out1_19_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_302_2
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_302_2 A<27> A<26> A<25> A<24> A<23> A<22> A<21> 
+ A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> 
+ A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> CI Z<27> Z<26> Z<25> Z<24> Z<23> 
+ Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> 
+ Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I CI:I Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O 
*.PININFO Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg209 A<1> n_1 n_3 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg210 A<0> CI n_1 Z<0> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg208 A<2> n_3 n_5 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg207 A<3> n_5 n_7 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg205 n_9 A<5> n_11 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg204 A<6> n_11 n_13 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg203 A<7> n_13 n_15 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg202 A<8> n_15 n_17 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg201 A<9> n_17 n_19 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg206 A<4> n_7 n_9 FE_PHN601_suma6_out1_4_ inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg199 A<11> n_21 n_23 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg198 A<12> n_23 n_25 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg197 n_25 A<13> n_27 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg196 A<14> n_27 n_29 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg195 A<15> n_29 n_31 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg194 A<16> n_31 n_33 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg193 A<17> n_33 n_35 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg200 A<10> n_19 n_21 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg191 A<19> n_37 n_39 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg190 A<20> n_39 n_41 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg189 A<21> n_41 n_43 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg188 A<22> n_43 n_45 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg187 A<23> n_45 n_47 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg186 A<24> n_47 n_49 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg192 A<18> n_35 n_37 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg185 n_49 A<25> Z<25> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
XFE_PHC601_suma6_out1_4_ FE_PHN601_suma6_out1_4_ Z<4> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    suma6
* View Name:    schematic
************************************************************************

.SUBCKT suma6 In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> 
+ In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> 
+ In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ In1<1> In1<0> In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> 
+ In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> 
+ In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> 
+ In2<0> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> 
+ Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> 
+ Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> 
+ Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I In1<23>:I 
*.PININFO In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I In1<17>:I 
*.PININFO In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I In1<11>:I 
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<26>:I In2<25>:I In2<24>:I 
*.PININFO In2<23>:I In2<22>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I 
*.PININFO In2<17>:I In2<16>:I In2<15>:I In2<14>:I In2<13>:I In2<12>:I 
*.PININFO In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I In2<5>:I 
*.PININFO In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I Out1<27>:O Out1<26>:O 
*.PININFO Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O 
*.PININFO Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O 
*.PININFO Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O 
*.PININFO Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O 
*.PININFO Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xadd_105_43 UNCONNECTED_HIER_Z28 UNCONNECTED_HIER_Z27 In1<26> In1<25> In1<24> 
+ In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> 
+ In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> 
+ In1<4> In1<3> In1<2> In1<1> In1<0> UNCONNECTED_HIER_Z26 In2<26> In2<25> 
+ In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> 
+ In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> UNCONNECTED_HIER_Z29 suma6_add_temp<29> 
+ suma6_add_temp<28> suma6_add_temp<27> suma6_add_temp<26> suma6_add_temp<25> 
+ suma6_add_temp<24> suma6_add_temp<23> suma6_add_temp<22> suma6_add_temp<21> 
+ suma6_add_temp<20> suma6_add_temp<19> suma6_add_temp<18> suma6_add_temp<17> 
+ suma6_add_temp<16> suma6_add_temp<15> suma6_add_temp<14> suma6_add_temp<13> 
+ suma6_add_temp<12> suma6_add_temp<11> suma6_add_temp<10> suma6_add_temp<9> 
+ suma6_add_temp<8> suma6_add_temp<7> suma6_add_temp<6> suma6_add_temp<5> 
+ suma6_add_temp<4> suma6_add_temp<3> suma6_add_temp<2> suma6_add_temp<1> 
+ suma6_add_temp<0> inh_ground_gnd inh_power_vdd5 / add_signed_1770
Xinc_add_107_38_15 UNCONNECTED_HIER_Z31 UNCONNECTED_HIER_Z30 
+ suma6_add_temp<27> suma6_add_temp<26> suma6_add_temp<25> suma6_add_temp<24> 
+ suma6_add_temp<23> suma6_add_temp<22> suma6_add_temp<21> suma6_add_temp<20> 
+ suma6_add_temp<19> suma6_add_temp<18> suma6_add_temp<17> suma6_add_temp<16> 
+ suma6_add_temp<15> suma6_add_temp<14> suma6_add_temp<13> suma6_add_temp<12> 
+ suma6_add_temp<11> suma6_add_temp<10> suma6_add_temp<9> suma6_add_temp<8> 
+ suma6_add_temp<7> suma6_add_temp<6> suma6_add_temp<5> suma6_add_temp<4> 
+ suma6_add_temp<3> suma6_add_temp<2> suma6_add_temp<1> n_8 n_9 Out1<25> 
+ Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5 / increment_unsigned_302_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_255_2
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_255_2 A<28> A<27> A<26> A<25> A<24> A<23> A<22> 
+ A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> 
+ A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> CI Z<28> Z<27> Z<26> Z<25> 
+ Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> 
+ Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<28>:I A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I 
*.PININFO A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I 
*.PININFO A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I 
*.PININFO A<3>:I A<2>:I A<1>:I A<0>:I CI:I Z<28>:O Z<27>:O Z<26>:O Z<25>:O 
*.PININFO Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O 
*.PININFO Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O 
*.PININFO Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg217 A<1> n_1 n_3 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg216 n_3 A<2> n_5 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg218 A<0> CI n_1 Z<0> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg214 A<4> n_7 n_9 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg213 n_9 A<5> n_11 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg212 n_11 A<6> n_13 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg211 n_13 A<7> n_15 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg210 A<8> n_15 n_17 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg209 n_17 A<9> n_19 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg208 n_19 A<10> n_21 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg215 A<3> n_5 n_7 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg206 n_23 A<12> n_25 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg205 n_25 A<13> n_27 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg204 n_27 A<14> n_29 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg203 n_29 A<15> n_31 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg202 n_31 A<16> n_33 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg201 n_33 A<17> n_35 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg200 n_35 A<18> n_37 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg207 n_21 A<11> n_23 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg198 n_39 A<20> n_41 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg197 n_41 A<21> n_43 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg196 n_43 A<22> n_45 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg195 A<23> n_45 n_47 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg194 A<24> n_47 n_49 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg193 A<25> n_49 n_51 Z<25> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg199 n_37 A<19> n_39 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg192 A<26> n_51 Z<26> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1439_2
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1439_2 A<35> A<34> A<33> A<32> A<31> A<30> A<29> 
+ A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> 
+ A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> 
+ A<2> A<1> A<0> Z<48> Z<47> Z<46> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> 
+ Z<38> Z<37> Z<36> Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> 
+ Z<26> Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> 
+ Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> 
+ Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I Z<48>:O Z<47>:O Z<46>:O Z<45>:O Z<44>:O Z<43>:O 
*.PININFO Z<42>:O Z<41>:O Z<40>:O Z<39>:O Z<38>:O Z<37>:O Z<36>:O Z<35>:O 
*.PININFO Z<34>:O Z<33>:O Z<32>:O Z<31>:O Z<30>:O Z<29>:O Z<28>:O Z<27>:O 
*.PININFO Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O 
*.PININFO Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O 
*.PININFO Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O 
*.PININFO Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg4985 n_188 n_148 n_490 n_491 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5254 n_99 n_51 n_22 n_130 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4990 n_227 n_250 n_486 n_488 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5256 n_91 n_42 n_18 n_128 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5002 n_270 n_277 n_474 n_476 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4988 n_226 n_189 n_488 n_490 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5095 n_85 n_358 n_14 n_364 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5257 n_72 n_35 n_26 n_127 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5222 n_25 n_128 n_133 n_171 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5000 n_269 n_292 n_476 n_478 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4998 n_296 n_291 n_478 n_480 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5241 n_76 n_45 n_20 n_143 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5173 n_191 n_210 A<6> n_242 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5053 n_405 n_370 n_382 n_418 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5063 n_391 n_350 n_371 n_405 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5074 n_372 n_343 n_351 n_391 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5101 n_333 n_337 A<10> n_355 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5088 n_355 n_336 n_344 n_372 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5120 n_309 A<8> n_268 n_322 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5114 n_324 A<9> n_322 n_333 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5155 A<7> n_256 n_242 n_268 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5255 n_82 n_88 A<23> n_129 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5226 n_117 n_2 n_145 n_166 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5239 n_65 A<3> n_120 n_145 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5209 n_166 n_175 A<5> n_191 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5243 n_78 n_37 n_16 n_141 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5004 n_278 n_273 n_472 n_474 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4996 n_264 n_295 n_480 n_482 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5020 n_434 n_440 n_456 n_458 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5008 n_266 n_289 n_468 n_470 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5006 n_265 n_274 n_470 n_472 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5010 n_290 n_283 n_466 n_468 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5012 n_284 n_281 n_464 n_466 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4994 n_260 n_263 n_482 n_484 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4992 n_259 n_251 n_484 n_486 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5014 n_282 n_279 n_462 n_464 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5016 n_428 n_280 n_460 n_462 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5018 n_429 n_433 n_458 n_460 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5068 n_342 n_374 n_366 n_399 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5242 n_74 n_50 n_17 n_142 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5032 n_402 n_411 n_444 n_446 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5022 n_441 n_431 n_454 n_456 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5034 n_412 n_409 n_436 n_444 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5041 n_410 n_397 n_424 n_436 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5049 n_418 n_376 n_398 n_424 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5244 n_87 n_84 n_13 n_140 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5030 n_556 n_401 n_446 n_448 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5028 n_420 n_399 n_448 n_450 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5026 n_427 n_419 n_450 n_452 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5024 n_432 n_426 n_452 n_454 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5414 n_76 n_20 n_45 n_558 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5214 A<32> A<30> n_127 n_183 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5210 A<33> A<31> n_143 n_190 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5387 n_227 n_250 n_486 Z<43> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5251 A<23> n_83 n_49 n_133 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5393 n_270 n_277 n_474 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5386 n_188 n_148 n_490 Z<45> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5418 n_488 n_226 n_189 Z<44> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5096 A<15> A<13> n_339 n_363 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5392 n_269 n_292 n_476 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5391 n_296 n_291 n_478 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5064 A<21> A<19> n_364 n_404 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5176 A<29> A<27> n_171 n_239 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5413 n_78 n_16 n_37 n_557 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5394 n_278 n_273 n_472 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5390 n_264 n_295 n_480 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5402 n_434 n_440 n_456 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5396 n_266 n_289 n_468 Z<34> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5395 n_265 n_274 n_470 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5397 n_290 n_283 n_466 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5398 n_284 n_281 n_464 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5389 n_260 n_263 n_482 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5388 n_251 n_259 n_484 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5399 n_282 n_279 n_462 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5400 n_428 n_280 n_460 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5401 n_429 n_433 n_458 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5084 A<16> A<14> n_359 n_378 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5075 A<20> A<18> n_369 n_390 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5412 n_342 n_374 n_365 n_556 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5415 n_74 n_17 n_50 n_559 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5408 n_444 n_402 n_411 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5403 n_441 n_431 n_454 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5409 n_436 n_412 n_409 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5410 n_424 n_410 n_397 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5411 n_418 n_398 n_376 Z<19> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5416 n_87 n_13 n_84 n_560 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5407 n_446 n_556 n_401 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5406 n_448 n_420 n_399 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5405 n_450 n_427 n_419 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5404 n_432 n_426 n_452 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5099 n_24 n_338 n_358 n_359 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5111 n_21 n_312 n_338 n_339 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5295 n_10 n_23 n_84 n_85 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5304 A<26> A<24> n_71 n_72 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5306 A<33> A<31> n_69 n_70 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5302 A<27> A<25> n_75 n_76 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5289 n_12 A<0> n_93 n_94 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5285 A<2> n_19 n_100 n_101 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5299 A<21> A<19> n_80 n_83 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5286 A<25> A<23> n_98 n_99 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5287 A<30> A<28> n_96 n_97 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5293 A<20> A<18> n_89 n_91 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5300 A<19> A<17> n_77 n_78 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5294 A<16> A<14> n_86 n_87 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5303 A<18> A<16> n_73 n_74 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5196 n_131 n_156 A<28> n_214 n_213 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5194 A<27> n_159 n_157 n_218 n_217 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5232 n_55 n_3 A<26> n_156 n_157 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5154 n_233 n_196 n_229 n_269 n_270 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5206 A<29> n_146 n_134 n_195 n_196 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5142 n_234 n_183 n_253 n_291 n_292 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5190 n_167 n_150 n_15 n_222 n_223 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5139 n_252 n_190 n_223 n_295 n_296 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5165 n_195 n_558 A<34> n_252 n_253 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5237 FE_PHN3147_FE_RN_ n_11 n_122 n_147 n_148 inh_ground_gnd inh_power_vdd5 
+ / FA_5VX1
Xg5211 n_15 n_119 n_151 n_188 n_189 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5188 n_180 n_123 n_152 n_226 n_227 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5235 A<34> n_102 n_15 n_151 n_152 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5149 n_232 n_213 n_246 n_277 n_278 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5230 n_60 n_40 A<25> n_159 n_160 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5233 n_54 n_0 A<19> n_154 n_155 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5163 n_209 n_179 A<5> n_255 n_256 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5219 n_108 A<3> n_7 n_174 n_175 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5198 n_114 n_105 n_174 n_209 n_210 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5197 A<26> n_162 n_160 n_212 n_211 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5207 A<25> n_129 n_163 n_194 n_193 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5228 n_61 n_79 A<24> n_162 n_163 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5122 A<10> n_262 A<12> n_318 n_319 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5087 A<15> n_334 n_349 n_373 n_374 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5100 n_335 A<13> A<14> n_357 n_356 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5113 A<11> n_294 n_318 n_334 n_335 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5227 n_95 A<0> n_7 n_164 n_165 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5213 n_57 n_52 n_164 n_184 n_185 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5144 n_243 n_144 A<6> n_287 n_288 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5145 A<7> n_244 A<8> n_285 n_286 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5110 n_314 n_285 A<11> n_340 n_341 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5172 n_184 n_118 A<5> n_243 n_244 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5117 n_316 A<9> A<10> n_327 n_328 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5124 A<7> n_172 n_287 n_315 n_316 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5137 A<9> n_241 A<11> n_299 n_300 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5097 A<12> n_329 n_300 n_362 n_361 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5107 A<10> n_330 A<11> n_345 n_346 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5116 A<8> n_198 n_315 n_329 n_330 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5059 n_383 n_331 n_379 n_411 n_412 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5115 n_319 n_299 A<13> n_332 n_331 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5060 A<16> n_375 n_384 n_409 n_410 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5080 n_361 n_345 A<14> n_383 n_384 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5086 n_346 n_327 A<13> n_375 n_376 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5125 n_288 A<8> A<9> n_313 n_314 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5069 A<15> n_352 n_381 n_397 n_398 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5103 n_328 n_313 A<12> n_352 n_353 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5081 n_353 n_340 A<14> n_381 n_382 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5089 n_341 n_325 A<13> n_370 n_371 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5104 n_326 n_320 A<12> n_350 n_351 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5118 n_286 n_271 A<10> n_325 n_326 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5108 n_321 n_272 A<11> n_343 n_344 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5153 n_237 n_185 A<6> n_271 n_272 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5138 n_257 n_238 A<6> n_297 n_298 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5177 n_176 n_165 A<5> n_237 n_238 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5121 n_297 A<7> A<9> n_320 n_321 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5119 A<7> n_258 n_308 n_323 n_324 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5112 n_298 A<8> n_323 n_336 n_337 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5218 n_117 n_52 n_126 n_176 n_177 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5162 n_199 n_177 A<5> n_257 n_258 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5129 n_255 n_200 A<6> n_308 n_309 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5203 n_116 n_121 n_178 n_199 n_200 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5217 n_115 n_39 n_125 n_178 n_179 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5076 A<16> n_348 n_363 n_389 n_388 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5105 A<12> n_317 A<14> n_348 n_349 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5212 n_149 n_4 A<32> n_186 n_187 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5158 n_206 n_187 n_222 n_263 n_264 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5143 n_235 n_193 n_239 n_289 n_290 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5146 n_6 n_182 n_249 n_283 n_284 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5236 n_63 n_5 A<30> n_149 n_150 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5166 n_181 n_169 n_224 n_250 n_251 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5161 n_205 n_170 n_225 n_259 n_260 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5189 n_186 n_67 n_15 n_224 n_225 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5223 n_109 A<32> A<33> n_169 n_170 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5216 n_103 n_124 A<34> n_180 n_181 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5157 n_220 n_211 n_219 n_265 n_266 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5152 n_221 n_217 n_245 n_273 n_274 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5200 A<34> n_104 n_173 n_205 n_206 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5147 n_230 n_215 n_248 n_281 n_282 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5199 A<22> n_158 n_557 n_208 n_207 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5195 A<23> n_161 n_132 n_216 n_215 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5201 A<21> n_154 n_559 n_204 n_203 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5046 n_406 n_203 n_228 n_428 n_429 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5148 n_231 n_207 n_247 n_279 n_280 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5202 A<20> n_153 n_155 n_202 n_201 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5043 n_407 n_201 n_417 n_433 n_434 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5037 n_421 n_404 n_408 n_440 n_441 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5051 n_377 n_395 A<22> n_421 n_422 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5061 n_380 n_560 A<23> n_407 n_408 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5052 n_367 n_388 n_386 n_419 n_420 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5047 n_387 n_396 n_392 n_426 n_427 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5070 A<17> n_347 n_378 n_395 n_396 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5044 n_393 n_390 n_422 n_431 n_432 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5066 n_368 n_356 n_354 n_401 n_402 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5253 A<27> n_99 n_51 n_131 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5250 A<28> n_72 n_35 n_134 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5417 n_11 A<33> n_15 n_561 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg4983 n_491 n_561 n_147 Z<46> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5283 n_11 A<30> n_20 n_102 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5170 A<32> n_218 A<30> n_246 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5085 A<17> n_85 n_358 n_377 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5215 n_133 A<24> n_128 n_182 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5171 A<31> n_212 A<29> n_245 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5083 A<17> A<15> n_362 n_379 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5054 A<24> n_394 A<22> n_417 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5167 A<28> A<26> n_216 n_249 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5168 A<27> A<25> n_208 n_248 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5252 A<22> n_91 n_42 n_132 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5169 A<26> A<24> n_204 n_247 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5102 A<18> A<16> n_332 n_354 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5180 n_214 n_69 n_46 n_234 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5263 n_69 n_66 n_46 n_122 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5181 n_218 n_47 n_44 n_233 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5182 n_212 n_1 n_38 n_232 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5091 n_362 n_27 n_50 n_368 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5062 n_394 n_29 n_51 n_406 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5185 n_204 n_71 n_45 n_230 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5264 A<3> n_100 n_30 n_121 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5265 n_2 A<2> n_30 n_120 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5072 n_389 n_80 n_43 n_393 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5179 n_216 n_4 n_53 n_235 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5261 A<27> n_96 n_41 n_124 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5191 n_194 n_96 n_41 n_221 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5184 n_202 n_98 n_35 n_231 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5077 n_373 n_89 n_49 n_387 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5307 n_22 n_1 n_38 n_67 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5092 n_357 n_77 n_42 n_367 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5109 n_332 n_73 n_37 n_342 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5369 A<21> n_16 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5238 n_130 n_146 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5360 A<11> n_21 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5357 A<12> n_24 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5321 n_48 n_47 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5367 A<20> n_17 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5358 A<13> n_23 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5376 A<32> n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5370 A<35> n_15 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5362 A<29> n_20 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5305 n_69 n_68 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5377 A<15> n_10 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5374 A<4> n_12 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5373 A<18> n_13 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5372 A<17> n_14 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5366 A<22> n_18 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5364 A<0> n_19 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5359 A<27> n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5356 A<24> n_25 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5354 A<28> n_26 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5298 n_43 n_79 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5290 n_34 n_92 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5288 n_59 n_95 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5296 n_83 n_82 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5292 n_49 n_88 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5297 n_80 n_81 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5229 n_141 n_161 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5231 n_142 n_158 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5291 n_89 n_90 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5234 n_140 n_153 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5098 n_359 n_360 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5093 n_365 n_366 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5090 n_86 n_360 n_0 n_369 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg5320 A<15> A<17> n_54 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5276 n_22 n_97 n_109 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5282 n_64 A<33> n_103 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5094 n_357 n_78 n_365 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5126 n_276 A<10> n_312 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5384 A<31> n_20 n_1 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5381 A<26> n_26 n_4 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5150 n_254 A<9> n_276 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5164 n_236 A<8> n_254 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5178 n_192 A<7> n_236 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5208 n_168 A<6> n_192 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5224 n_135 A<5> n_168 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5249 n_106 A<4> n_135 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5311 n_32 n_31 n_62 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5225 n_48 n_127 n_44 n_167 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5262 n_68 A<29> n_46 n_123 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5106 n_28 n_339 n_84 n_347 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5308 n_48 n_20 n_44 n_66 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5220 n_68 n_143 n_46 n_173 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5259 n_59 n_36 n_33 n_126 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5260 n_36 n_58 n_33 n_125 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5071 n_81 n_364 n_43 n_394 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5192 n_32 n_171 n_31 n_220 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5082 n_90 n_369 n_49 n_380 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5186 n_70 n_214 n_229 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5266 n_70 n_66 n_119 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5271 n_94 n_58 n_114 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5277 n_65 A<0> n_108 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5140 n_254 A<9> n_294 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5267 n_34 A<3> n_118 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5221 A<5> n_135 n_172 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5204 A<6> n_168 n_198 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5240 n_106 A<4> n_144 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5316 n_12 A<2> n_57 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5269 n_94 n_59 n_116 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5270 n_101 A<3> n_115 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5123 A<10> n_276 n_317 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5159 n_236 A<8> n_262 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5174 n_192 A<7> n_241 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5317 A<2> A<1> n_58 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5315 A<3> A<1> n_59 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5073 n_83 n_389 n_392 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5268 A<4> n_101 n_117 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5193 n_97 n_194 n_219 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5187 n_99 n_202 n_228 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5078 n_91 n_373 n_386 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5319 A<22> A<24> n_55 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg5314 A<21> A<23> n_60 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg5313 A<20> A<22> n_61 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg5281 n_62 A<31> n_104 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg5338 A<31> A<29> n_38 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5353 n_14 n_10 n_27 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5327 A<17> A<15> n_50 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5351 n_25 n_18 n_29 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5335 A<19> A<17> n_42 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5329 A<20> A<18> n_49 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5331 A<33> A<31> n_46 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5333 A<32> A<30> n_44 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5350 A<2> n_19 n_30 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5349 A<29> A<27> n_31 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5345 A<4> A<0> n_33 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5343 A<4> A<2> n_34 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5342 A<25> A<23> n_35 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5340 A<18> A<16> n_37 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5336 A<30> A<28> n_41 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5334 A<21> A<19> n_43 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5332 A<26> A<24> n_45 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5325 A<24> A<22> n_51 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5323 A<28> A<26> n_53 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5279 n_92 A<3> n_106 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5310 n_4 n_53 n_63 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5309 n_38 n_1 n_64 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5280 A<1> n_19 n_2 n_105 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg5379 n_208 n_75 n_5 n_6 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg5312 A<1> A<0> n_2 n_65 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg5378 n_92 n_30 n_93 n_7 inh_ground_gnd inh_power_vdd5 / NO3I1_5VX1
Xg5385 A<16> A<14> n_0 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg5337 A<2> A<1> n_39 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg5324 A<3> A<1> n_52 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg5328 n_18 n_17 n_40 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5352 A<15> A<13> n_28 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5330 A<32> A<30> n_48 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5348 A<29> A<27> n_32 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5341 A<4> A<0> n_36 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5382 A<23> n_16 n_3 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg5383 A<1> n_19 n_2 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg5380 A<25> n_22 n_5 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
XFE_PHC3147_FE_RN_ A<34> FE_PHN3147_FE_RN_ inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa6
* View Name:    schematic
************************************************************************

.SUBCKT multa6 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<28> Out1<27> Out1<26> Out1<25> 
+ Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I Out1<28>:O 
*.PININFO Out1<27>:O Out1<26>:O Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O 
*.PININFO Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O 
*.PININFO Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O 
*.PININFO Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O 
*.PININFO Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xinc_add_50_40_6 UNCONNECTED_HIER_Z4 UNCONNECTED_HIER_Z3 multa6_mul_temp<46> 
+ multa6_mul_temp<45> multa6_mul_temp<44> multa6_mul_temp<43> 
+ multa6_mul_temp<42> multa6_mul_temp<41> multa6_mul_temp<40> 
+ multa6_mul_temp<39> multa6_mul_temp<38> multa6_mul_temp<37> 
+ multa6_mul_temp<36> multa6_mul_temp<35> multa6_mul_temp<34> 
+ multa6_mul_temp<33> multa6_mul_temp<32> multa6_mul_temp<31> 
+ multa6_mul_temp<30> multa6_mul_temp<29> multa6_mul_temp<28> 
+ multa6_mul_temp<27> multa6_mul_temp<26> multa6_mul_temp<25> 
+ multa6_mul_temp<24> multa6_mul_temp<23> multa6_mul_temp<22> 
+ multa6_mul_temp<21> multa6_mul_temp<20> multa6_mul_temp<19> n_44 n_45 
+ Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5 / increment_unsigned_255_2
Xmul_48_32 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa6_mul_temp<48> multa6_mul_temp<47> multa6_mul_temp<46> 
+ multa6_mul_temp<45> multa6_mul_temp<44> multa6_mul_temp<43> 
+ multa6_mul_temp<42> multa6_mul_temp<41> multa6_mul_temp<40> 
+ multa6_mul_temp<39> multa6_mul_temp<38> multa6_mul_temp<37> 
+ multa6_mul_temp<36> multa6_mul_temp<35> multa6_mul_temp<34> 
+ multa6_mul_temp<33> multa6_mul_temp<32> multa6_mul_temp<31> 
+ multa6_mul_temp<30> multa6_mul_temp<29> multa6_mul_temp<28> 
+ multa6_mul_temp<27> multa6_mul_temp<26> multa6_mul_temp<25> 
+ multa6_mul_temp<24> multa6_mul_temp<23> multa6_mul_temp<22> 
+ multa6_mul_temp<21> multa6_mul_temp<20> multa6_mul_temp<19> 
+ multa6_mul_temp<18> multa6_mul_temp<17> multa6_mul_temp<16> 
+ multa6_mul_temp<15> multa6_mul_temp<14> multa6_mul_temp<13> 
+ multa6_mul_temp<12> multa6_mul_temp<11> multa6_mul_temp<10> 
+ multa6_mul_temp<9> multa6_mul_temp<8> multa6_mul_temp<7> multa6_mul_temp<6> 
+ multa6_mul_temp<5> multa6_mul_temp<4> multa6_mul_temp<3> multa6_mul_temp<2> 
+ multa6_mul_temp<1> multa6_mul_temp<0> inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1439_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    csa_tree_add_67_33_group_337_338_2
* View Name:    schematic
************************************************************************

.SUBCKT csa_tree_add_67_33_group_337_338_2 in_0<32> in_0<31> in_0<30> in_0<29> 
+ in_0<28> in_0<27> in_0<26> in_0<25> in_0<24> in_0<23> in_0<22> in_0<21> 
+ in_0<20> in_0<19> in_0<18> in_0<17> in_0<16> in_0<15> in_0<14> in_0<13> 
+ in_0<12> in_0<11> in_0<10> in_0<9> in_0<8> in_0<7> in_0<6> in_0<5> in_0<4> 
+ in_0<3> in_0<2> in_0<1> in_0<0> in_1 in_2<32> in_2<31> in_2<30> in_2<29> 
+ in_2<28> in_2<27> in_2<26> in_2<25> in_2<24> in_2<23> in_2<22> in_2<21> 
+ in_2<20> in_2<19> in_2<18> in_2<17> in_2<16> in_2<15> in_2<14> in_2<13> 
+ in_2<12> in_2<11> in_2<10> in_2<9> in_2<8> in_2<7> in_2<6> in_2<5> in_2<4> 
+ in_2<3> in_2<2> in_2<1> in_2<0> in_3 out_0<32> out_0<31> out_0<30> out_0<29> 
+ out_0<28> out_0<27> out_0<26> out_0<25> out_0<24> out_0<23> out_0<22> 
+ out_0<21> out_0<20> out_0<19> out_0<18> out_0<17> out_0<16> out_0<15> 
+ out_0<14> out_0<13> out_0<12> out_0<11> out_0<10> out_0<9> out_0<8> out_0<7> 
+ out_0<6> out_0<5> out_0<4> out_0<3> out_0<2> out_0<1> out_0<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO in_0<32>:I in_0<31>:I in_0<30>:I in_0<29>:I in_0<28>:I in_0<27>:I 
*.PININFO in_0<26>:I in_0<25>:I in_0<24>:I in_0<23>:I in_0<22>:I in_0<21>:I 
*.PININFO in_0<20>:I in_0<19>:I in_0<18>:I in_0<17>:I in_0<16>:I in_0<15>:I 
*.PININFO in_0<14>:I in_0<13>:I in_0<12>:I in_0<11>:I in_0<10>:I in_0<9>:I 
*.PININFO in_0<8>:I in_0<7>:I in_0<6>:I in_0<5>:I in_0<4>:I in_0<3>:I 
*.PININFO in_0<2>:I in_0<1>:I in_0<0>:I in_1:I in_2<32>:I in_2<31>:I 
*.PININFO in_2<30>:I in_2<29>:I in_2<28>:I in_2<27>:I in_2<26>:I in_2<25>:I 
*.PININFO in_2<24>:I in_2<23>:I in_2<22>:I in_2<21>:I in_2<20>:I in_2<19>:I 
*.PININFO in_2<18>:I in_2<17>:I in_2<16>:I in_2<15>:I in_2<14>:I in_2<13>:I 
*.PININFO in_2<12>:I in_2<11>:I in_2<10>:I in_2<9>:I in_2<8>:I in_2<7>:I 
*.PININFO in_2<6>:I in_2<5>:I in_2<4>:I in_2<3>:I in_2<2>:I in_2<1>:I 
*.PININFO in_2<0>:I in_3:I out_0<32>:O out_0<31>:O out_0<30>:O out_0<29>:O 
*.PININFO out_0<28>:O out_0<27>:O out_0<26>:O out_0<25>:O out_0<24>:O 
*.PININFO out_0<23>:O out_0<22>:O out_0<21>:O out_0<20>:O out_0<19>:O 
*.PININFO out_0<18>:O out_0<17>:O out_0<16>:O out_0<15>:O out_0<14>:O 
*.PININFO out_0<13>:O out_0<12>:O out_0<11>:O out_0<10>:O out_0<9>:O 
*.PININFO out_0<8>:O out_0<7>:O out_0<6>:O out_0<5>:O out_0<4>:O out_0<3>:O 
*.PININFO out_0<2>:O out_0<1>:O out_0<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg113 in_2<10> in_0<10> n_137 n_103 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg114 in_2<11> in_0<11> n_138 n_104 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg115 in_2<12> in_0<12> n_139 n_105 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg116 in_2<13> in_0<13> n_140 n_106 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg119 in_2<16> in_0<16> n_144 n_109 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg120 in_2<17> in_0<17> n_145 n_110 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg121 in_2<18> FE_PHN2693_Delay21_out1_22_ n_146 n_112 inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg124 in_2<20> FE_PHN2656_Delay21_out1_24_ n_148 n_114 inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg125 in_2<21> FE_PHN2615_Delay21_out1_25_ FE_PHN1764_n_149 n_115 
+ inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg127 in_2<23> FE_PHN2633_Delay21_out1_27_ n_151 n_117 inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg141 in_2<9> in_0<9> n_136 n_102 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg140 in_2<8> in_0<8> n_135 n_101 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg139 in_2<7> in_0<7> n_134 n_99 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg138 in_2<6> in_0<6> n_133 n_98 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg137 in_2<5> in_0<5> n_132 n_97 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg136 in_2<4> in_0<4> n_131 n_96 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg135 in_2<3> in_0<3> n_129 n_95 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg134 in_2<2> in_0<2> n_128 n_94 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg123 in_2<1> in_0<1> n_127 n_93 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg112 in_3 in_0<0> n_126 n_92 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg117 in_2<14> FE_PHN2940_Delay21_out1_18_ n_142 n_107 inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg118 in_2<15> FE_PHN3764_Delay21_out1_19_ n_143 n_108 inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg122 in_2<19> FE_PHN2631_Delay21_out1_23_ n_147 FE_PHN2127_n_113 
+ inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg126 in_2<22> FE_PHN2150_Delay21_out1_26_ n_150 n_116 inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg128 in_2<24> FE_PHN2604_Delay21_out1_28_ n_153 n_118 inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg129 in_2<25> FE_PHN2654_Delay21_out1_29_ n_154 n_119 inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg130 in_2<26> FE_PHN2653_Delay21_out1_30_ n_155 n_120 inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg131 in_2<27> FE_PHN2902_Delay21_out1_31_ n_156 n_121 inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg132 in_2<28> FE_PHN3020_Delay21_out1_32_ n_157 n_123 inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg133 in_2<29> FE_PHN3138_Delay21_out1_33_ n_158 n_124 inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
XFE_PHC2930_Delay21_out1_30_ in_0<26> FE_PHN2930_Delay21_out1_30_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3159_Delay21_out1_31_ FE_PHN3215_Delay21_out1_31_ 
+ FE_PHN3159_Delay21_out1_31_ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3019_Delay21_out1_31_ in_0<27> FE_PHN3019_Delay21_out1_31_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3228_Delay21_out1_32_ FE_PHN3136_Delay21_out1_32_ 
+ FE_PHN3282_Delay21_out1_32_ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3020_Delay21_out1_32_ in_0<28> FE_PHN3136_Delay21_out1_32_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3138_Delay21_out1_33_ in_0<29> FE_PHN3212_Delay21_out1_33_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC1324_IIR_out3_0__23_ FE_PHN2175_IIR_out3_0__23_ out_0<23> 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC3212_Delay21_out1_33_ FE_PHN3212_Delay21_out1_33_ 
+ FE_PHN3138_Delay21_out1_33_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
Xg747 n_192 FE_PHN3243_n_125 FE_PHN3240_n_158 out_0<30> inh_ground_gnd 
+ inh_power_vdd5 / EO3_5VX1
XFE_PHC2974_Delay21_out1_23_ in_0<19> FE_PHN2974_Delay21_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3746_n_125 FE_PHN3746_n_125 n_125 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX2
Xg106 in_2<30> FE_PHN3335_Delay21_out1_34_ FE_PHN3746_n_125 inh_ground_gnd 
+ inh_power_vdd5 / EO2_5VX1
XFE_PHC2140_n_110 FE_PHN2537_n_110 FE_PHN2140_n_110 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2537_n_110 n_110 FE_PHN2537_n_110 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2062_n_145 FE_PHN2396_n_145 FE_PHN2062_n_145 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2134_n_112 FE_PHN2536_n_112 FE_PHN2134_n_112 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2050_n_146 FE_PHN2388_n_146 FE_PHN2050_n_146 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2127_n_113 FE_PHN2127_n_113 n_113 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2060_n_147 n_147 FE_PHN2060_n_147 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2103_n_114 FE_PHN2529_n_114 FE_PHN2103_n_114 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2085_n_115 FE_PHN2521_n_115 FE_PHN2085_n_115 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2521_n_115 n_115 FE_PHN2521_n_115 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2114_n_116 n_116 FE_PHN2114_n_116 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2102_n_117 FE_PHN2525_n_117 FE_PHN2102_n_117 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2525_n_117 n_117 FE_PHN2525_n_117 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2088_n_118 FE_PHN2522_n_118 FE_PHN2088_n_118 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2396_n_145 n_145 FE_PHN2396_n_145 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2388_n_146 n_146 FE_PHN2388_n_146 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2505_n_153 n_153 FE_PHN2505_n_153 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3173_Delay21_out1_28_ FE_PHN2885_Delay21_out1_28_ 
+ FE_PHN3173_Delay21_out1_28_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2885_Delay21_out1_28_ FE_PHN3761_Delay21_out1_28_ 
+ FE_PHN2885_Delay21_out1_28_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2041_n_119 FE_PHN2503_n_119 FE_PHN2041_n_119 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2503_n_119 n_119 FE_PHN2503_n_119 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2479_n_154 n_154 FE_PHN2479_n_154 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2039_n_120 FE_PHN2489_n_120 FE_PHN2039_n_120 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2489_n_120 n_120 FE_PHN2489_n_120 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2047_n_123 FE_PHN2451_n_123 FE_PHN2047_n_123 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2451_n_123 FE_PHN2783_n_123 FE_PHN2451_n_123 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2976_n_123 n_123 FE_PHN2976_n_123 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2449_n_155 n_155 FE_PHN2449_n_155 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3134_Delay21_out1_30_ FE_PHN3051_Delay21_out1_30_ 
+ FE_PHN3134_Delay21_out1_30_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2037_n_121 FE_PHN2468_n_121 FE_PHN2037_n_121 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2468_n_121 FE_PHN2790_n_121 FE_PHN2468_n_121 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2790_n_121 n_121 FE_PHN2790_n_121 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2902_Delay21_out1_31_ FE_PHN3159_Delay21_out1_31_ 
+ FE_PHN2902_Delay21_out1_31_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3136_Delay21_out1_32_ FE_PHN3228_Delay21_out1_32_ 
+ FE_PHN3020_Delay21_out1_32_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2061_n_124 FE_PHN2795_n_124 FE_PHN2061_n_124 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2460_n_124 n_124 FE_PHN2460_n_124 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3240_n_158 n_158 FE_PHN3240_n_158 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3243_n_125 n_125 FE_PHN3243_n_125 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3335_Delay21_out1_34_ FE_PHN3373_Delay21_out1_34_ 
+ FE_PHN3335_Delay21_out1_34_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2177_IIR_out3_0__22_ FE_PHN2177_IIR_out3_0__22_ out_0<22> 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2175_IIR_out3_0__23_ FE_PHN1324_IIR_out3_0__23_ 
+ FE_PHN2175_IIR_out3_0__23_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2150_Delay21_out1_26_ in_0<22> FE_PHN2150_Delay21_out1_26_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3410_Delay21_out1_34_ FE_PHN3410_Delay21_out1_34_ 
+ FE_PHN3373_Delay21_out1_34_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2693_Delay21_out1_22_ in_0<18> FE_PHN2693_Delay21_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2656_Delay21_out1_24_ in_0<20> FE_PHN2656_Delay21_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1860_n_148 FE_PHN2517_n_148 FE_PHN1860_n_148 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2615_Delay21_out1_25_ in_0<21> FE_PHN2615_Delay21_out1_25_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1764_n_149 FE_PHN2495_n_149 n_149 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1986_n_150 n_150 FE_PHN1986_n_150 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2633_Delay21_out1_27_ FE_PHN2861_Delay21_out1_27_ 
+ FE_PHN2633_Delay21_out1_27_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1929_n_151 FE_PHN2513_n_151 FE_PHN1929_n_151 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2291_IIR_out3_0__24_ FE_PHN2291_IIR_out3_0__24_ out_0<24> 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2631_Delay21_out1_23_ FE_PHN2974_Delay21_out1_23_ 
+ FE_PHN2631_Delay21_out1_23_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1701_n_153 FE_PHN2505_n_153 FE_PHN1701_n_153 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2604_Delay21_out1_28_ FE_PHN3260_Delay21_out1_28_ 
+ FE_PHN2604_Delay21_out1_28_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2654_Delay21_out1_29_ in_0<25> FE_PHN2654_Delay21_out1_29_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1608_n_154 FE_PHN2479_n_154 FE_PHN1608_n_154 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC1686_n_156 FE_PHN2796_n_156 FE_PHN1686_n_156 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC1630_n_155 FE_PHN2449_n_155 FE_PHN1630_n_155 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2653_Delay21_out1_30_ FE_PHN3134_Delay21_out1_30_ 
+ FE_PHN2653_Delay21_out1_30_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3215_Delay21_out1_31_ FE_PHN3303_Delay21_out1_31_ 
+ FE_PHN3215_Delay21_out1_31_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1739_n_157 FE_PHN2978_n_157 FE_PHN1739_n_157 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3282_Delay21_out1_32_ FE_PHN3282_Delay21_out1_32_ 
+ FE_PHN3228_Delay21_out1_32_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3373_Delay21_out1_34_ in_0<30> FE_PHN3410_Delay21_out1_34_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
Xg766 n_104 n_137 n_173 n_174 FE_PHN505_IIR_out3_0__11_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg765 n_105 n_138 n_174 n_175 out_0<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg764 n_106 n_139 n_175 n_176 out_0<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg762 n_108 n_142 n_177 n_178 out_0<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg761 n_109 n_143 n_178 n_179 out_0<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg763 n_107 n_140 n_176 n_177 out_0<14> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg760 FE_PHN2140_n_110 n_144 n_179 n_180 out_0<17> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg759 FE_PHN2134_n_112 FE_PHN2062_n_145 n_180 n_181 out_0<18> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg758 n_113 FE_PHN2050_n_146 n_181 n_182 FE_PHN492_IIR_out3_0__19_ 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg757 FE_PHN2103_n_114 FE_PHN2060_n_147 n_182 n_183 out_0<20> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg756 FE_PHN2085_n_115 FE_PHN1860_n_148 n_183 n_184 out_0<21> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg755 FE_PHN2114_n_116 n_149 n_184 n_185 FE_PHN2177_IIR_out3_0__22_ 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg754 FE_PHN2102_n_117 FE_PHN1986_n_150 n_185 n_186 FE_PHN1324_IIR_out3_0__23_ 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg753 FE_PHN2088_n_118 FE_PHN1929_n_151 n_186 n_187 FE_PHN2291_IIR_out3_0__24_ 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg767 n_103 n_136 n_172 n_173 out_0<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg768 n_102 n_135 n_171 n_172 out_0<9> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg769 n_101 n_134 n_170 n_171 out_0<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg770 n_99 n_133 n_169 n_170 out_0<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg771 n_98 n_132 n_168 n_169 out_0<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg772 n_97 n_131 n_167 n_168 out_0<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg773 n_96 n_129 n_166 n_167 out_0<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg774 n_95 n_128 n_165 n_166 out_0<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg775 n_94 n_127 n_164 n_165 out_0<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg776 n_163 n_126 n_93 n_164 out_0<1> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg777 in_2<0> in_1 n_92 n_163 out_0<0> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg752 FE_PHN2041_n_119 FE_PHN1701_n_153 n_187 n_188 out_0<25> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg751 FE_PHN2039_n_120 FE_PHN1608_n_154 n_188 n_189 out_0<26> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg749 FE_PHN2047_n_123 FE_PHN1686_n_156 n_190 n_191 out_0<28> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg750 FE_PHN2037_n_121 FE_PHN1630_n_155 n_189 n_190 out_0<27> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg748 FE_PHN2061_n_124 FE_PHN1739_n_157 n_191 n_192 out_0<29> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
XFE_PHC2536_n_112 n_112 FE_PHN2536_n_112 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2529_n_114 n_114 FE_PHN2529_n_114 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2522_n_118 n_118 FE_PHN2522_n_118 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3764_Delay21_out1_19_ FE_PHN2941_Delay21_out1_19_ 
+ FE_PHN3764_Delay21_out1_19_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2517_n_148 n_148 FE_PHN2517_n_148 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2495_n_149 FE_PHN1764_n_149 FE_PHN2495_n_149 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2513_n_151 n_151 FE_PHN2513_n_151 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3260_Delay21_out1_28_ FE_PHN3173_Delay21_out1_28_ 
+ FE_PHN3260_Delay21_out1_28_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3761_Delay21_out1_28_ in_0<24> FE_PHN3761_Delay21_out1_28_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2783_n_123 FE_PHN2976_n_123 FE_PHN2783_n_123 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2796_n_156 FE_PHN2463_n_156 FE_PHN2796_n_156 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2463_n_156 n_156 FE_PHN2463_n_156 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3051_Delay21_out1_30_ FE_PHN2930_Delay21_out1_30_ 
+ FE_PHN3051_Delay21_out1_30_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3759_Delay21_out1_31_ FE_PHN3759_Delay21_out1_31_ 
+ FE_PHN3303_Delay21_out1_31_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3303_Delay21_out1_31_ FE_PHN3019_Delay21_out1_31_ 
+ FE_PHN3759_Delay21_out1_31_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2496_n_157 n_157 FE_PHN2496_n_157 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2801_n_157 FE_PHN2496_n_157 FE_PHN2801_n_157 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2978_n_157 FE_PHN2801_n_157 FE_PHN2978_n_157 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2795_n_124 FE_PHN3109_n_124 FE_PHN2795_n_124 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3109_n_124 FE_PHN2977_n_124 FE_PHN3109_n_124 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2977_n_124 FE_PHN2460_n_124 FE_PHN2977_n_124 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2861_Delay21_out1_27_ in_0<23> FE_PHN2861_Delay21_out1_27_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX4
XFE_PHC2940_Delay21_out1_18_ in_0<14> FE_PHN2940_Delay21_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX4
XFE_PHC2941_Delay21_out1_19_ in_0<15> FE_PHN2941_Delay21_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX4
XFE_PHC505_IIR_out3_0__11_ FE_PHN505_IIR_out3_0__11_ out_0<11> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC492_IIR_out3_0__19_ FE_PHN492_IIR_out3_0__19_ out_0<19> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    suma2
* View Name:    schematic
************************************************************************

.SUBCKT suma2 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ In2<38> In2<37> In2<36> In2<35> In2<34> In2<33> In2<32> In2<31> In2<30> 
+ In2<29> In2<28> In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> 
+ In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> 
+ In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> 
+ In2<1> In2<0> Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> 
+ Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<38>:I In2<37>:I 
*.PININFO In2<36>:I In2<35>:I In2<34>:I In2<33>:I In2<32>:I In2<31>:I 
*.PININFO In2<30>:I In2<29>:I In2<28>:I In2<27>:I In2<26>:I In2<25>:I 
*.PININFO In2<24>:I In2<23>:I In2<22>:I In2<21>:I In2<20>:I In2<19>:I 
*.PININFO In2<18>:I In2<17>:I In2<16>:I In2<15>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I Out1<32>:O 
*.PININFO Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O 
*.PININFO Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O 
*.PININFO Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O 
*.PININFO Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O 
*.PININFO Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O 
*.PININFO Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xcsa_tree_add_67_33_groupi UNCONNECTED_HIER_Z7 UNCONNECTED_HIER_Z6 In1<34> 
+ In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> In1<27> In1<26> In1<25> 
+ In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> 
+ In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> 
+ In1<5> In1<4> In1<3> UNCONNECTED_HIER_Z9 UNCONNECTED_HIER_Z8 In2<37> In2<36> 
+ In2<35> In2<34> In2<33> In2<32> In2<31> In2<30> In2<29> In2<28> In2<27> 
+ In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> 
+ In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> 
+ In2<8> In2<7> In2<6> UNCONNECTED1 UNCONNECTED0 Out1<30> Out1<29> Out1<28> 
+ Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> 
+ Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> 
+ Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> 
+ Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5 / 
+ csa_tree_add_67_33_group_337_338_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_252_2
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_252_2 A<26> A<25> A<24> A<23> A<22> A<21> A<20> 
+ A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> 
+ A<6> A<5> A<4> A<3> A<2> A<1> A<0> CI Z<26> Z<25> Z<24> Z<23> Z<22> Z<21> 
+ Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> 
+ Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I A<19>:I 
*.PININFO A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I A<11>:I 
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I CI:I Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O 
*.PININFO Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O 
*.PININFO Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O 
*.PININFO Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg208 A<1> n_1 n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg207 A<2> n_2 n_4 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg205 A<4> n_6 n_8 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg204 A<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg203 A<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg202 A<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg201 n_14 A<8> n_16 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg200 A<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg199 A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg206 A<3> n_4 n_6 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg197 A<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg196 A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg195 A<14> n_26 n_28 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg194 A<15> n_28 n_30 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg193 A<16> n_30 n_32 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg192 A<17> n_32 n_34 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg191 n_34 A<18> n_36 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg198 A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg189 A<20> n_38 n_40 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg188 A<21> n_40 n_42 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg187 n_42 A<22> n_44 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg186 n_44 A<23> n_46 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg185 A<24> n_46 n_48 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg184 n_48 A<25> n_50 Z<25> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg190 A<19> n_36 n_38 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg183 n_50 A<25> Z<26> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg209 A<0> CI n_1 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_632_2
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_632_2 A<35> A<34> A<33> A<32> A<31> A<30> A<29> 
+ A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> 
+ A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> 
+ A<2> A<1> A<0> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> Z<38> Z<37> Z<36> 
+ Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> Z<25> Z<24> 
+ Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> 
+ Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> p 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I p:I Z<45>:O Z<44>:O Z<43>:O Z<42>:O Z<41>:O 
*.PININFO Z<40>:O Z<39>:O Z<38>:O Z<37>:O Z<36>:O Z<35>:O Z<34>:O Z<33>:O 
*.PININFO Z<32>:O Z<31>:O Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O Z<25>:O 
*.PININFO Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O 
*.PININFO Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O 
*.PININFO Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg2269 n_119 n_121 A<5> n_141 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2257 A<7> n_153 n_147 n_160 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2249 A<8> n_167 n_160 n_171 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2264 n_141 n_143 A<6> n_147 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2286 n_72 n_65 n_78 n_119 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2318 n_52 A<0> n_66 n_72 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2248 n_149 n_166 n_171 n_172 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2246 n_173 n_156 n_155 n_174 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2247 n_172 n_148 n_157 n_173 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2245 n_125 n_154 n_174 n_175 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2325 n_51 n_5 A<34> n_64 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2240 n_159 n_151 n_180 n_182 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2238 n_163 n_158 n_182 n_184 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2236 n_165 n_162 n_184 n_186 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2234 n_96 n_164 n_186 n_188 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2232 n_98 n_95 n_188 n_190 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2230 n_100 n_97 n_190 n_192 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2228 n_74 n_99 n_192 n_194 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2226 n_76 n_73 n_194 n_196 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2224 n_90 n_75 n_196 n_198 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2222 n_127 n_89 n_198 n_200 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2220 n_131 n_126 n_200 n_202 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2218 n_88 n_130 n_202 n_204 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2196 n_59 n_64 n_224 n_226 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2216 n_92 n_87 n_204 n_206 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2214 n_102 n_91 n_206 n_208 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2212 n_123 n_101 n_208 n_210 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2210 n_129 n_122 n_210 n_212 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2208 n_80 n_128 n_212 n_214 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2206 n_94 n_79 n_214 n_216 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2204 n_82 n_93 n_216 n_218 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2202 n_86 n_81 n_218 n_220 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2200 n_84 n_85 n_220 n_222 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2198 n_61 n_83 n_222 n_224 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2193 n_49 n_4 n_226 Z<45> inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2339 A<34> A<33> n_4 n_49 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2389 A<35> n_49 n_226 Z<43> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg2412 n_159 n_151 n_180 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2411 n_163 n_158 n_182 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2410 n_165 n_162 n_184 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2409 n_96 n_164 n_186 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2408 n_98 n_95 n_188 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2407 n_100 n_97 n_190 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2406 n_74 n_99 n_192 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2405 n_76 n_73 n_194 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2404 n_90 n_75 n_196 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2403 n_127 n_89 n_198 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2402 n_131 n_126 n_200 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2401 n_88 n_130 n_202 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2390 n_59 n_64 n_224 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2400 n_92 n_87 n_204 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2399 n_102 n_91 n_206 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2398 n_123 n_101 n_208 Z<34> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2397 n_129 n_122 n_210 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2396 n_80 n_128 n_212 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2395 n_94 n_79 n_214 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2394 n_82 n_93 n_216 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2393 n_86 n_81 n_218 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2392 n_84 n_85 n_220 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2391 n_61 n_83 n_222 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2360 A<1> A<2> n_28 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2346 A<2> A<3> n_42 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2354 A<3> A<4> n_34 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2350 A<8> A<9> n_38 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2356 A<18> A<19> n_32 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2342 A<14> A<15> n_46 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2348 A<15> A<16> n_40 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2359 A<16> A<17> n_29 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2352 A<17> A<18> n_36 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2355 A<19> A<20> n_33 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2343 A<22> A<23> n_45 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2341 A<27> A<28> n_47 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2357 A<28> A<29> n_31 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2353 A<31> A<32> n_35 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2351 A<23> A<24> n_37 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2349 A<29> A<30> n_39 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2347 A<30> A<31> n_41 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2345 A<24> A<25> n_43 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2340 A<33> A<34> n_48 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2330 n_4 n_48 n_59 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2315 A<4> A<0> n_28 n_77 n_78 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2285 n_42 n_21 n_77 n_120 n_121 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2268 n_34 n_11 n_120 n_142 n_143 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2324 A<1> n_6 A<3> n_65 n_66 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2261 n_142 n_63 A<5> n_152 n_153 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2253 n_152 n_71 A<6> n_166 n_167 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2263 n_118 A<7> A<9> n_148 n_149 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2259 n_140 A<8> A<10> n_156 n_157 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2260 n_38 n_0 A<11> n_154 n_155 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2283 A<10> n_60 A<12> n_124 n_125 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2244 n_175 n_124 n_145 n_176 n_177 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2262 n_117 A<12> A<14> n_151 n_150 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2242 n_150 n_144 n_176 n_180 n_179 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2267 A<11> n_70 A<13> n_144 n_145 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2317 n_32 n_10 A<21> n_73 n_74 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2254 n_46 n_1 A<17> n_164 n_165 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2306 n_40 n_23 A<18> n_95 n_96 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2305 n_29 n_26 A<19> n_97 n_98 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2304 n_36 n_20 A<20> n_99 n_100 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2316 n_33 n_18 A<22> n_75 n_76 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2309 n_44 n_25 A<23> n_89 n_90 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2280 n_45 n_55 A<25> n_130 n_131 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2258 A<13> n_139 A<15> n_158 n_159 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2255 n_146 A<14> A<16> n_162 n_163 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2282 n_58 A<22> A<24> n_126 n_127 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2281 n_47 n_53 A<30> n_128 n_129 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2303 n_30 n_19 A<28> n_101 n_102 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2284 n_62 A<27> A<29> n_122 n_123 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2312 n_50 n_13 n_4 n_83 n_84 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2314 n_31 n_14 A<31> n_79 n_80 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2311 n_35 n_22 A<34> n_85 n_86 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2310 n_37 n_12 A<26> n_87 n_88 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2307 n_39 n_24 A<32> n_93 n_94 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2313 n_41 n_9 A<33> n_81 n_82 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2308 n_43 n_8 A<27> n_91 n_92 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2326 n_15 A<4> n_63 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2319 A<5> n_56 n_71 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2287 A<6> n_69 n_118 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2270 n_116 A<7> n_140 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2329 n_17 A<9> n_60 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2288 A<11> n_68 n_117 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2320 A<10> n_54 n_70 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2344 n_3 A<20> n_44 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2271 n_115 A<12> n_139 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2265 A<13> n_138 n_146 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2331 n_16 A<21> n_58 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2358 n_7 A<25> n_30 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2327 n_27 A<26> n_62 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2328 n_48 n_51 n_61 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2338 A<33> A<32> n_51 n_50 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg2334 n_16 n_3 n_55 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg2336 n_27 n_7 n_53 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg2333 n_15 A<4> n_56 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2321 n_56 A<5> n_69 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2289 n_69 A<6> n_116 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2335 n_17 A<9> n_54 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2322 n_54 A<10> n_68 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2290 n_68 A<11> n_115 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2273 n_115 A<12> n_138 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2380 A<4> p n_15 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg2376 A<21> A<20> n_16 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg2371 A<9> A<8> n_17 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg2363 A<26> A<25> n_27 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg2367 A<2> A<1> n_21 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2375 A<3> A<2> n_11 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2377 A<18> A<17> n_10 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2365 A<15> A<14> n_23 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2361 A<16> A<15> n_26 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2368 A<17> A<16> n_20 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2370 A<19> A<18> n_18 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2362 A<20> A<19> n_25 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2379 A<24> A<23> n_8 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2378 A<30> A<29> n_9 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2374 A<23> A<22> n_12 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2373 A<32> A<31> n_13 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2372 A<28> A<27> n_14 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2369 A<25> A<24> n_19 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2366 A<31> A<30> n_22 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2364 A<29> A<28> n_24 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2243 n_177 Z<18> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2241 n_179 Z<19> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2383 A<33> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2387 A<21> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2385 A<35> n_4 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2382 A<0> n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2381 A<26> n_7 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2388 A<7> n_116 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg2 A<13> n_138 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg2337 A<1> n_6 A<2> n_52 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa12
* View Name:    schematic
************************************************************************

.SUBCKT multa12 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<26> Out1<25> Out1<24> 
+ Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> p 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I p:I Out1<26>:O 
*.PININFO Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O 
*.PININFO Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O 
*.PININFO Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O 
*.PININFO Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O 
*.PININFO Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xinc_add_101_41_3 UNCONNECTED_HIER_Z multa12_mul_temp<45> multa12_mul_temp<43> 
+ multa12_mul_temp<42> multa12_mul_temp<41> multa12_mul_temp<40> 
+ multa12_mul_temp<39> multa12_mul_temp<38> multa12_mul_temp<37> 
+ multa12_mul_temp<36> multa12_mul_temp<35> multa12_mul_temp<34> 
+ multa12_mul_temp<33> multa12_mul_temp<32> multa12_mul_temp<31> 
+ multa12_mul_temp<30> multa12_mul_temp<29> multa12_mul_temp<28> 
+ multa12_mul_temp<27> multa12_mul_temp<26> multa12_mul_temp<25> 
+ multa12_mul_temp<24> multa12_mul_temp<23> multa12_mul_temp<22> 
+ multa12_mul_temp<21> multa12_mul_temp<20> multa12_mul_temp<19> 
+ multa12_mul_temp<18> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> 
+ Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> 
+ Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> 
+ Out1<3> Out1<2> Out1<1> n_63 inh_ground_gnd inh_power_vdd5 / 
+ increment_unsigned_252_2
Xmul_99_33 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa12_mul_temp<45> UNCONNECTED multa12_mul_temp<43> multa12_mul_temp<42> 
+ multa12_mul_temp<41> multa12_mul_temp<40> multa12_mul_temp<39> 
+ multa12_mul_temp<38> multa12_mul_temp<37> multa12_mul_temp<36> 
+ multa12_mul_temp<35> multa12_mul_temp<34> multa12_mul_temp<33> 
+ multa12_mul_temp<32> multa12_mul_temp<31> multa12_mul_temp<30> 
+ multa12_mul_temp<29> multa12_mul_temp<28> multa12_mul_temp<27> 
+ multa12_mul_temp<26> multa12_mul_temp<25> multa12_mul_temp<24> 
+ multa12_mul_temp<23> multa12_mul_temp<22> multa12_mul_temp<21> 
+ multa12_mul_temp<20> multa12_mul_temp<19> multa12_mul_temp<18> 
+ multa12_mul_temp<17> multa12_mul_temp<16> multa12_mul_temp<15> 
+ multa12_mul_temp<14> multa12_mul_temp<13> multa12_mul_temp<12> 
+ multa12_mul_temp<11> multa12_mul_temp<10> multa12_mul_temp<9> 
+ multa12_mul_temp<8> multa12_mul_temp<7> multa12_mul_temp<6> 
+ multa12_mul_temp<5> multa12_mul_temp<4> multa12_mul_temp<3> 
+ multa12_mul_temp<2> multa12_mul_temp<1> multa12_mul_temp<0> p inh_ground_gnd 
+ inh_power_vdd5 / mult_signed_const_632_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_256_2
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_256_2 A<35> A<34> A<33> A<32> A<31> A<30> A<29> 
+ A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> 
+ A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> 
+ A<2> A<1> A<0> CI Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> 
+ Z<26> Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> 
+ Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> 
+ Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I CI:I Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O 
*.PININFO Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O 
*.PININFO Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg269 A<8> n_10 n_12 FE_PHN678_multa8_out1_8_ inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg274 A<3> n_1 n_2 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg273 A<4> n_2 n_4 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg272 n_4 A<5> n_6 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg271 A<6> n_6 n_8 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg270 n_8 A<7> n_10 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg267 A<10> n_14 n_16 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg266 A<11> n_16 n_18 FE_PHN674_multa8_out1_11_ inh_ground_gnd inh_power_vdd5 
+ / HA_5VX1
Xg268 A<9> n_12 n_14 FE_PHN676_multa8_out1_9_ inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX1
Xg264 A<13> n_20 n_22 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg263 A<14> n_22 n_24 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg262 A<15> n_24 n_26 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg261 A<16> n_26 n_28 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg260 A<17> n_28 n_30 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg259 A<18> n_30 n_32 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg258 A<19> n_32 n_34 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg265 A<12> n_18 n_20 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg256 A<21> n_36 n_38 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg255 n_38 A<22> n_40 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg254 A<23> n_40 n_42 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg253 A<24> n_42 n_44 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg252 FE_PHN2171_multa8_mul_temp_37_ FE_PHN2167_n_44 n_46 Z<25> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg257 A<20> n_34 n_36 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg250 FE_PHN2698_multa8_mul_temp_39_ n_48 n_50 Z<27> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg251 n_46 FE_PHN2170_multa8_mul_temp_38_ n_48 Z<26> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg248 A<29> n_52 n_54 Z<29> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg247 n_54 A<30> n_56 Z<30> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg246 A<31> n_56 n_58 Z<31> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg245 A<32> n_58 n_60 Z<32> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg244 A<33> n_60 n_62 Z<33> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg249 A<28> n_50 n_52 Z<28> inh_ground_gnd inh_power_vdd5 / HA_5VX1
XFE_PHC3037_multa8_mul_temp_46_ FE_PHN2731_multa8_mul_temp_46_ 
+ FE_PHN3037_multa8_mul_temp_46_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2731_multa8_mul_temp_46_ A<34> FE_PHN2731_multa8_mul_temp_46_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
Xg243 FE_PHN3037_multa8_mul_temp_46_ n_62 Z<34> inh_ground_gnd inh_power_vdd5 
+ / EO2_5VX1
XFE_PHC2698_multa8_mul_temp_39_ A<27> FE_PHN2698_multa8_mul_temp_39_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2167_n_44 n_44 FE_PHN2167_n_44 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2171_multa8_mul_temp_37_ A<25> FE_PHN2171_multa8_mul_temp_37_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2170_multa8_mul_temp_38_ A<26> FE_PHN2170_multa8_mul_temp_38_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC678_multa8_out1_8_ FE_PHN678_multa8_out1_8_ Z<8> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC676_multa8_out1_9_ FE_PHN676_multa8_out1_9_ Z<9> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC674_multa8_out1_11_ FE_PHN674_multa8_out1_11_ Z<11> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
Xg275 A<2> A<1> A<0> CI n_1 inh_ground_gnd inh_power_vdd5 / AND4_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1085_2
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1085_2 A<35> A<34> A<33> A<32> A<31> A<30> A<29> 
+ A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> 
+ A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> 
+ A<2> A<1> A<0> Z<47> Z<46> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> Z<38> 
+ Z<37> Z<36> Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> 
+ Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> 
+ Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> p 
+ p1 p2 p3 p4 p5 p6 p7 inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I p:I p1:I p2:I p3:I p4:I p5:I p6:I p7:I Z<47>:O 
*.PININFO Z<46>:O Z<45>:O Z<44>:O Z<43>:O Z<42>:O Z<41>:O Z<40>:O Z<39>:O 
*.PININFO Z<38>:O Z<37>:O Z<36>:O Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O 
*.PININFO Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O 
*.PININFO Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg7203 A<29> n_23 A<31> n_68 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7134 A<34> n_14 n_70 n_154 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6768 n_217 n_163 n_664 n_666 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7202 FE_PHN3266_FE_RN_2 n_10 p2 n_69 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6782 n_493 n_434 n_650 n_652 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7201 A<32> A<31> A<33> n_70 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6770 n_283 n_218 n_662 n_664 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6772 n_328 n_284 n_660 n_662 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6774 n_329 n_336 n_658 n_660 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6776 n_337 n_402 n_656 n_658 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6778 n_403 n_438 n_654 n_656 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6780 n_439 n_433 n_652 n_654 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7007 n_272 n_304 A<6> n_320 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7121 n_76 n_33 n_9 n_170 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7037 n_226 n_233 A<5> n_272 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6966 n_320 A<7> n_363 n_385 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6946 n_385 n_362 n_353 n_419 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7098 n_108 n_32 n_21 n_195 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7097 n_81 n_34 n_24 n_192 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7096 n_89 n_31 n_19 n_200 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7119 n_94 n_82 n_22 n_172 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7120 n_105 n_36 n_15 n_171 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7093 n_92 n_49 n_17 n_202 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7090 n_152 n_123 n_167 n_197 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7072 n_137 n_166 n_196 n_226 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7095 n_155 n_123 n_134 n_196 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7088 n_71 A<0> n_151 n_199 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7089 n_162 n_5 n_71 n_198 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6923 n_419 n_333 n_393 n_456 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7200 A<2> n_5 A<4> n_71 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7109 n_118 n_59 n_168 n_184 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7080 n_114 n_57 n_184 n_214 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7031 n_7 n_204 n_205 n_279 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7048 n_214 n_176 n_26 n_260 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7008 n_260 n_223 n_27 n_319 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6967 n_265 n_12 n_319 n_384 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7122 n_116 n_52 n_7 n_169 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6820 n_589 n_571 n_612 n_614 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6818 n_591 n_588 n_614 n_616 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6816 n_597 n_590 n_616 n_618 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6814 n_599 n_596 n_618 n_620 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7099 n_83 n_50 n_20 n_194 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7100 n_85 n_136 n_13 n_193 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7092 n_120 n_51 n_25 n_203 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6822 n_572 n_567 n_610 n_612 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6808 n_540 n_603 n_624 n_626 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6824 n_568 n_570 n_601 n_610 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6806 n_527 n_539 n_626 n_628 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6804 n_536 n_526 n_628 n_630 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6802 n_525 n_535 n_630 n_632 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6800 n_507 n_524 n_632 n_634 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6798 n_512 n_506 n_634 n_636 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6841 n_542 n_538 n_579 n_586 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7094 n_99 n_47 n_18 n_201 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6812 n_595 n_598 n_620 n_622 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6810 n_604 n_594 n_622 n_624 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6796 n_473 n_511 n_636 n_638 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6794 n_461 n_472 n_638 n_640 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6792 FE_PHN2789_n_465 n_460 n_640 n_642 inh_ground_gnd inh_power_vdd5 / 
+ CAG_5VX1
Xg6790 FE_PHN2787_n_475 n_464 n_642 n_644 inh_ground_gnd inh_power_vdd5 / 
+ CAG_5VX1
Xg6788 n_488 n_474 n_644 n_646 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6786 n_492 n_487 n_646 n_648 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6784 n_491 n_494 n_648 n_650 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7283 n_493 n_434 n_650 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7276 n_217 n_163 n_664 Z<45> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7277 n_283 n_218 n_662 Z<44> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7278 n_328 n_284 n_660 Z<43> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7279 n_329 n_336 n_658 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7280 n_337 n_402 n_656 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7281 n_403 n_438 n_654 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7282 n_439 n_433 n_652 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7046 A<26> A<25> n_171 n_262 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7045 A<27> A<26> n_170 n_263 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6984 A<8> n_12 n_316 n_353 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7041 A<29> A<28> n_195 n_268 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7043 A<23> A<22> n_202 n_266 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7038 A<30> A<29> n_200 n_271 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7047 A<22> A<21> n_172 n_261 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6986 A<8> n_12 n_312 n_351 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7308 n_114 n_57 n_184 n_737 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7073 A<12> A<10> n_174 n_225 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6992 A<17> A<16> n_279 n_342 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7306 n_319 n_265 n_12 n_735 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7302 n_589 n_571 n_612 Z<19> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7301 n_591 n_588 n_614 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7300 n_597 n_590 n_616 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7299 n_599 n_596 n_618 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7042 A<21> A<20> n_194 n_267 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7025 A<20> A<19> n_193 n_289 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7309 n_83 n_20 n_50 n_738 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7040 A<24> A<23> n_203 n_269 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7039 A<25> A<24> n_201 n_270 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7303 n_572 n_567 n_610 Z<18> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7296 n_540 n_603 n_624 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7304 n_568 n_570 n_601 Z<17> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7295 n_527 n_539 n_626 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7294 n_536 n_526 n_628 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7293 n_525 n_535 n_630 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7292 n_507 n_524 n_632 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7291 n_512 n_506 n_634 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7305 n_579 n_542 n_538 Z<15> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7313 n_99 n_18 n_47 n_742 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7298 n_595 n_598 n_620 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7297 n_604 n_594 n_622 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7290 n_473 n_511 n_636 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7289 n_461 n_472 n_638 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7288 FE_PHN2789_n_465 n_460 n_640 Z<33> inh_ground_gnd inh_power_vdd5 / 
+ EN3_5VX1
Xg7287 FE_PHN2787_n_475 n_464 n_642 Z<34> inh_ground_gnd inh_power_vdd5 / 
+ EN3_5VX1
Xg7286 n_488 n_474 n_644 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7285 n_492 n_487 n_646 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7284 n_491 n_494 n_648 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6766 n_666 n_153 n_154 Z<46> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7312 n_81 n_34 A<24> n_741 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7113 A<23> n_76 n_33 n_180 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7311 n_108 n_32 A<25> n_740 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7314 n_92 n_49 A<19> n_743 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7310 n_89 n_31 A<26> n_739 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7116 A<18> n_94 n_82 n_177 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6924 A<10> n_413 A<9> n_455 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7115 A<11> n_116 n_52 n_178 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6858 A<18> A<17> n_534 n_557 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7307 n_204 A<11> n_205 n_736 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7033 A<5> n_214 n_176 n_277 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6994 A<6> n_260 n_223 n_340 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6863 A<17> A<16> n_510 n_550 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7001 A<18> A<17> n_288 n_330 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7315 n_120 n_51 A<20> n_744 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7114 A<22> n_105 n_36 n_179 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7074 A<16> n_85 n_136 n_224 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7024 A<19> A<18> n_249 n_290 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6891 A<16> A<15> n_471 n_508 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6985 A<29> n_314 A<27> n_352 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6975 A<30> A<28> n_325 n_370 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7002 n_252 n_234 n_257 n_328 n_329 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6996 n_301 n_235 n_253 n_336 n_337 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7066 n_142 p4 n_68 n_234 n_235 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7052 n_209 A<34> n_28 n_252 n_253 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7084 n_131 n_73 A<33> n_209 n_210 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6955 n_302 n_275 n_360 n_402 n_403 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6980 n_322 n_220 n_28 n_360 n_361 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6934 n_354 n_276 n_361 n_438 n_439 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7018 A<34> n_219 n_210 n_301 n_302 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7034 n_230 n_72 A<33> n_275 n_276 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7068 n_129 n_159 A<31> n_230 n_231 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7005 A<32> n_242 n_231 n_322 n_323 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6937 n_355 n_334 n_375 n_433 n_434 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6997 A<33> n_240 n_295 n_334 n_335 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6983 A<34> n_285 n_323 n_354 n_355 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6902 n_428 n_408 n_376 n_493 n_494 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6972 n_28 n_286 n_335 n_375 n_376 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7027 A<31> n_141 n_245 n_285 n_286 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7078 n_28 n_135 n_69 n_217 n_218 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7028 n_130 n_207 n_256 n_283 n_284 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7050 n_208 A<33> n_28 n_256 n_257 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7085 p6 A<30> n_160 n_207 n_208 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7077 A<30> n_132 A<32> n_219 n_220 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7079 n_66 n_37 A<27> n_216 n_215 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7021 n_243 n_215 A<32> n_295 n_296 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6941 n_366 n_296 n_28 n_428 n_429 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7067 n_133 n_1 n_161 n_232 n_233 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6979 n_303 n_259 A<6> n_362 n_363 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7017 n_182 n_232 A<5> n_303 n_304 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6981 n_299 n_282 A<32> n_358 n_359 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6965 n_343 n_300 A<32> n_386 n_387 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7019 n_228 n_741 A<29> n_299 n_300 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6963 n_326 n_263 A<31> n_390 n_391 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6957 p7 n_327 n_332 n_398 n_399 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7003 n_244 n_180 n_262 n_326 n_327 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6912 n_386 n_359 n_425 n_474 n_475 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6943 n_390 n_294 A<33> n_424 n_425 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6918 n_398 n_391 n_387 n_464 n_465 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6977 n_293 n_268 A<33> n_366 n_367 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6905 n_424 n_367 n_427 n_487 n_488 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7022 n_227 n_740 A<30> n_293 n_294 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7029 A<27> n_221 A<28> n_281 n_282 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6974 n_309 n_266 A<27> n_371 n_372 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7013 n_241 n_743 A<24> n_309 n_310 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6903 n_426 n_409 n_429 n_491 n_492 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6942 n_358 n_345 A<34> n_426 n_427 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6990 n_281 n_739 A<31> n_344 n_345 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6952 n_344 n_271 A<34> n_408 n_409 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7049 n_164 n_156 n_199 n_258 n_259 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7010 n_213 n_258 A<5> n_315 n_316 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7053 n_138 n_166 n_197 n_250 n_251 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6950 A<7> n_318 n_377 n_412 n_413 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6971 n_315 n_251 A<6> n_377 n_378 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7009 n_250 n_237 A<5> n_317 n_318 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7065 n_133 n_56 n_3 n_236 n_237 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6976 n_305 n_255 A<6> n_368 n_369 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7016 n_181 n_236 A<5> n_305 n_306 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6948 n_381 A<7> A<9> n_416 n_417 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6969 n_317 n_306 A<6> n_381 n_382 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6888 A<12> n_446 n_481 n_513 n_514 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6930 n_382 A<8> n_412 n_446 n_447 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6909 n_417 n_369 A<11> n_480 n_481 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6879 n_459 n_450 n_469 n_528 n_529 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6928 n_351 n_368 n_416 n_450 n_451 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6887 n_456 n_394 n_455 n_515 n_516 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6910 n_432 A<10> A<11> n_478 n_479 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6868 n_515 n_447 n_479 n_544 n_545 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6855 n_514 n_478 n_544 n_562 n_563 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7051 n_198 n_157 n_164 n_254 n_255 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6973 n_311 n_737 A<6> n_373 n_374 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7012 n_212 n_254 A<5> n_311 n_312 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6921 n_392 n_331 A<11> n_458 n_459 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6846 n_562 n_513 n_537 n_579 n_578 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6873 A<13> n_480 n_468 n_538 n_537 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6982 n_297 n_736 A<18> n_356 n_357 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6861 A<15> n_504 n_298 n_552 n_553 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7020 n_225 n_206 A<14> n_297 n_298 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6936 n_109 n_264 n_384 n_435 n_437 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6893 n_178 n_436 n_457 n_504 n_505 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6898 A<12> n_420 n_463 n_498 n_499 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6882 A<13> n_462 n_454 n_522 n_523 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6839 n_532 n_556 n_557 n_588 n_589 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6859 A<15> n_498 n_523 n_555 n_556 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6834 n_573 n_561 n_583 n_596 n_597 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6833 n_566 n_582 n_577 n_598 n_599 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6843 n_558 n_553 A<20> n_582 n_583 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6838 n_551 n_559 n_574 n_590 n_591 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6857 A<16> n_522 A<18> n_558 n_559 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6849 n_555 n_518 A<19> n_573 n_574 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6835 n_576 n_423 n_585 n_594 n_595 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6847 n_560 n_357 A<21> n_576 n_577 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6853 n_140 n_552 A<20> n_565 n_566 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7026 n_61 n_2 A<14> n_288 n_287 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6951 n_348 n_330 A<22> n_410 n_411 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6988 n_158 n_287 A<19> n_348 n_349 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6842 n_565 n_349 A<22> n_584 n_585 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6906 n_422 n_389 A<23> n_485 n_486 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6944 n_356 n_342 A<21> n_422 n_423 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6830 n_584 n_411 n_486 n_603 n_604 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6919 n_735 A<9> A<11> n_462 n_463 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6907 n_421 n_406 A<11> n_483 n_484 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6945 n_340 A<8> A<10> n_420 n_421 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6953 A<7> n_277 n_373 n_406 n_407 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6850 n_497 n_533 n_550 n_571 n_572 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6875 n_499 n_483 A<14> n_534 n_533 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6856 A<17> n_519 A<19> n_560 n_561 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6995 n_274 n_177 n_267 n_338 n_339 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6956 n_338 n_261 A<26> n_400 n_401 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6892 n_448 n_372 n_467 n_506 n_507 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7023 n_229 n_744 A<25> n_291 n_292 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6889 n_466 n_365 n_405 n_511 n_512 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6917 n_400 n_292 A<28> n_466 n_467 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6881 n_476 n_401 n_449 n_524 n_525 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6911 A<26> n_339 n_440 n_476 n_477 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6929 n_414 n_310 A<27> n_448 n_449 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6874 n_489 n_415 n_477 n_535 n_536 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6949 A<23> n_346 A<25> n_414 n_415 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6989 n_273 n_738 n_289 n_346 n_347 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6880 n_442 n_441 n_490 n_526 n_527 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6904 n_444 n_347 A<25> n_489 n_490 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6933 n_379 A<22> A<24> n_440 n_441 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6970 n_308 n_224 A<21> n_379 n_380 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6872 n_485 n_445 n_443 n_539 n_540 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6932 n_410 n_380 A<24> n_442 n_443 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6931 n_388 n_290 A<23> n_444 n_445 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7054 A<13> n_150 A<15> n_249 n_248 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6964 n_321 n_248 A<20> n_388 n_389 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6852 n_520 n_509 n_508 n_567 n_568 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6890 n_484 n_431 A<13> n_510 n_509 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6914 n_430 n_395 A<12> n_471 n_470 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6851 A<15> n_528 n_521 n_570 n_569 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6832 n_569 n_543 n_586 n_601 n_600 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6883 n_470 n_458 A<14> n_520 n_521 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6978 n_291 n_269 A<28> n_364 n_365 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7011 n_246 n_742 A<26> n_314 n_313 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6913 n_404 n_352 n_397 n_472 n_473 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6954 n_371 n_313 A<29> n_404 n_405 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6920 n_396 n_370 n_399 n_460 n_461 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6958 A<30> n_324 n_364 n_396 n_397 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7004 n_247 n_179 n_270 n_325 n_324 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7260 A<33> n_14 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7266 A<31> n_10 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7272 A<0> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7269 A<11> n_7 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7268 A<15> n_8 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7267 A<23> n_9 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7265 A<9> n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7262 A<7> n_12 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7261 A<16> n_13 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7245 A<35> n_28 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7250 A<28> n_23 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7254 A<26> n_19 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7189 n_37 n_87 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7188 n_86 n_88 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7252 A<25> n_21 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7076 n_192 n_221 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7196 n_74 n_75 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7251 A<18> n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7259 A<22> n_15 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7176 n_106 n_107 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7193 n_79 n_80 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7258 A<14> n_16 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7257 A<19> n_17 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7255 A<21> n_18 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7253 A<17> n_20 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7249 A<24> n_24 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7248 A<20> n_25 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7247 A<5> n_26 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7246 A<6> n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7123 n_168 n_167 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6886 n_516 Z<11> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6867 n_545 Z<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6854 n_563 Z<13> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6845 n_578 Z<14> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7271 p n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7183 n_96 n_97 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7167 n_59 n_123 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7164 n_127 n_128 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7086 n_169 n_206 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6935 n_435 n_436 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7180 n_100 n_101 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7178 n_103 n_104 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7186 n_90 n_91 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6831 n_600 Z<16> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7148 n_78 A<29> n_142 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7163 A<29> n_67 n_129 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7162 p2 n_63 n_130 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7062 n_78 n_216 n_240 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7137 n_62 n_70 n_163 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7081 n_183 n_152 n_213 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7154 n_122 n_128 n_138 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7135 n_71 n_5 n_165 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7112 n_165 n_162 n_181 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7155 n_114 n_97 n_137 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7151 n_127 n_5 n_151 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6961 n_116 n_378 n_393 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6916 n_102 n_451 n_468 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6962 n_116 n_374 n_392 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7207 A<2> A<0> n_64 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7138 n_96 A<3> n_162 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7136 n_122 n_60 n_164 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7150 n_118 n_5 n_152 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7110 n_168 n_59 n_183 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6885 n_85 n_505 n_518 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7152 n_94 A<13> n_140 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6870 n_85 n_529 n_542 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7140 n_35 A<12> n_150 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6940 n_124 n_407 n_430 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7174 n_19 n_21 n_112 n_111 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7195 A<30> A<28> n_77 n_78 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7190 A<24> A<23> n_86 n_89 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7197 A<21> A<20> n_74 n_76 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7177 A<23> A<22> n_106 n_108 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7194 A<22> A<21> n_79 n_81 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7192 n_8 n_16 n_82 n_83 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7187 A<17> A<16> n_90 n_92 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7165 A<3> A<1> n_126 n_127 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7184 A<1> A<0> n_95 n_96 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7173 p p1 n_113 n_114 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7171 p1 A<2> n_117 n_118 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7169 p A<0> n_121 n_122 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7117 n_54 n_6 n_175 n_176 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7175 A<8> A<7> n_110 n_109 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7172 A<9> A<8> n_115 n_116 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7118 n_55 n_11 n_173 n_174 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7185 A<16> A<15> n_93 n_94 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7181 A<12> A<10> n_100 n_102 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7075 n_26 n_175 n_222 n_223 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7044 n_27 n_222 n_264 n_265 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7170 A<18> A<17> n_119 n_120 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7191 A<14> A<13> n_84 n_85 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7182 A<19> A<18> n_98 n_99 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7179 A<20> A<19> n_103 n_105 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7166 A<10> A<9> n_125 n_124 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7199 n_19 n_0 n_46 n_72 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7060 n_216 n_77 n_38 n_242 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6999 n_314 n_0 n_46 n_332 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6991 n_325 n_77 n_38 n_343 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6998 n_316 n_110 n_52 n_333 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6915 n_451 n_100 n_48 n_469 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6960 n_378 n_115 n_55 n_394 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6938 n_413 n_125 n_53 n_432 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7000 n_312 n_110 n_52 n_331 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7125 n_97 n_113 n_54 n_161 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7131 n_5 n_117 n_57 n_166 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6959 n_374 n_115 n_55 n_395 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7129 A<13> n_93 n_49 n_158 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7014 n_288 n_119 n_47 n_308 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6862 n_534 n_119 n_47 n_551 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6884 n_505 n_84 n_50 n_519 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6869 n_529 n_84 n_50 n_543 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6899 n_471 n_93 n_49 n_497 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7036 n_249 n_98 n_36 n_273 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6876 n_510 n_90 n_51 n_532 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6939 n_407 n_125 n_53 n_431 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7198 n_23 n_44 n_45 n_73 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7128 n_30 n_42 n_112 n_159 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7057 n_29 n_200 n_39 n_245 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7059 n_40 n_195 n_43 n_243 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7071 n_44 n_170 n_45 n_227 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7058 n_42 n_201 n_41 n_244 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7070 n_30 n_171 n_112 n_228 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7055 n_88 n_203 n_87 n_247 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7061 n_75 n_194 n_34 n_241 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7056 n_107 n_202 n_31 n_246 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7069 n_80 n_172 n_32 n_229 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6922 n_101 n_437 n_48 n_457 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7035 n_104 n_193 n_33 n_274 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7006 n_91 n_279 n_51 n_321 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7206 n_40 n_43 n_65 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg7205 n_42 n_41 n_66 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg7156 n_35 A<12> n_136 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg7149 n_42 n_111 n_141 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7139 p5 n_62 n_153 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7209 p3 p2 n_62 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7157 p3 n_63 n_135 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7160 A<28> n_67 n_132 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7208 A<31> A<32> n_63 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7111 n_151 n_165 n_182 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7159 n_64 p n_133 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7158 p1 n_64 n_134 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7082 n_118 n_183 n_212 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7211 A<1> A<2> n_60 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7210 A<11> A<12> n_61 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7091 n_173 A<10> n_204 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6925 n_437 n_102 n_454 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7087 n_101 n_174 n_48 n_205 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
Xg7274 A<1> n_5 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg7204 n_45 n_44 n_67 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg7273 A<10> n_173 n_2 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg7230 A<29> A<28> n_43 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7235 A<30> A<28> n_38 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7234 A<30> A<29> n_39 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7228 A<27> A<26> n_45 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7226 A<29> A<27> n_46 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7232 A<25> A<24> n_41 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7238 A<19> A<18> n_36 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7243 A<23> A<22> n_31 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7242 A<22> A<21> n_32 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7223 A<16> A<15> n_49 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7241 A<20> A<19> n_33 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7240 A<21> A<20> n_34 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7224 A<12> A<10> n_48 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7219 A<10> A<9> n_53 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7239 A<12> A<11> n_35 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7225 A<18> A<17> n_47 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7222 A<14> A<13> n_50 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7221 A<17> A<16> n_51 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7220 A<8> A<7> n_52 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7218 p p1 n_54 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7217 A<9> A<8> n_55 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7214 p1 A<2> n_57 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7212 A<2> A<1> n_59 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7127 n_121 n_60 n_58 n_168 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg7236 A<30> A<29> n_29 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7233 A<29> A<28> n_40 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7229 A<27> A<26> n_44 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7231 A<25> A<24> n_42 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7244 A<26> A<25> n_30 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7237 n_24 n_9 n_37 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7213 n_6 n_5 n_58 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7215 A<3> A<1> n_56 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg7132 n_126 n_5 n_56 n_156 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg2 n_128 n_121 n_58 n_3 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg7133 n_60 n_95 n_1 n_155 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg7130 A<0> A<3> n_1 n_56 n_157 inh_ground_gnd inh_power_vdd5 / OA211_5VX1
XFE_PHC2787_n_475 n_475 FE_PHN2787_n_475 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2789_n_465 n_465 FE_PHN2789_n_465 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
Xg7275 A<29> A<27> n_0 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
Xg7126 n_43 n_38 n_39 n_160 inh_ground_gnd inh_power_vdd5 / NO3_5VX1
XFE_PHC3266_FE_RN_2 A<32> FE_PHN3266_FE_RN_2 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
Xg7161 n_65 A<31> n_131 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa8
* View Name:    schematic
************************************************************************

.SUBCKT multa8 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<35> Out1<34> Out1<33> Out1<32> 
+ Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> 
+ Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> p p1 p2 p3 
+ p4 p5 p6 p7 inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I p:I p1:I p2:I 
*.PININFO p3:I p4:I p5:I p6:I p7:I Out1<35>:O Out1<34>:O Out1<33>:O Out1<32>:O 
*.PININFO Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O 
*.PININFO Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O 
*.PININFO Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O 
*.PININFO Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O 
*.PININFO Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O 
*.PININFO Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xinc_add_67_40_7 UNCONNECTED_HIER_Z5 multa8_mul_temp<46> multa8_mul_temp<45> 
+ multa8_mul_temp<44> multa8_mul_temp<43> multa8_mul_temp<42> 
+ multa8_mul_temp<41> multa8_mul_temp<40> multa8_mul_temp<39> 
+ multa8_mul_temp<38> multa8_mul_temp<37> multa8_mul_temp<36> 
+ multa8_mul_temp<35> multa8_mul_temp<34> multa8_mul_temp<33> 
+ multa8_mul_temp<32> multa8_mul_temp<31> multa8_mul_temp<30> 
+ multa8_mul_temp<29> multa8_mul_temp<28> multa8_mul_temp<27> 
+ multa8_mul_temp<26> multa8_mul_temp<25> multa8_mul_temp<24> 
+ multa8_mul_temp<23> multa8_mul_temp<22> multa8_mul_temp<21> 
+ multa8_mul_temp<20> multa8_mul_temp<19> multa8_mul_temp<18> 
+ multa8_mul_temp<17> multa8_mul_temp<16> multa8_mul_temp<15> 
+ multa8_mul_temp<14> multa8_mul_temp<13> multa8_mul_temp<12> 
+ multa8_mul_temp<11> n_43 Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> 
+ Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> 
+ Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> 
+ Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> 
+ Out1<4> Out1<3> n_50 n_61 n_72 inh_ground_gnd inh_power_vdd5 / 
+ increment_unsigned_256_2
Xmul_65_32 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa8_mul_temp<47> multa8_mul_temp<46> multa8_mul_temp<45> 
+ multa8_mul_temp<44> multa8_mul_temp<43> multa8_mul_temp<42> 
+ multa8_mul_temp<41> multa8_mul_temp<40> multa8_mul_temp<39> 
+ multa8_mul_temp<38> multa8_mul_temp<37> multa8_mul_temp<36> 
+ multa8_mul_temp<35> multa8_mul_temp<34> multa8_mul_temp<33> 
+ multa8_mul_temp<32> multa8_mul_temp<31> multa8_mul_temp<30> 
+ multa8_mul_temp<29> multa8_mul_temp<28> multa8_mul_temp<27> 
+ multa8_mul_temp<26> multa8_mul_temp<25> multa8_mul_temp<24> 
+ multa8_mul_temp<23> multa8_mul_temp<22> multa8_mul_temp<21> 
+ multa8_mul_temp<20> multa8_mul_temp<19> multa8_mul_temp<18> 
+ multa8_mul_temp<17> multa8_mul_temp<16> multa8_mul_temp<15> 
+ multa8_mul_temp<14> multa8_mul_temp<13> multa8_mul_temp<12> 
+ multa8_mul_temp<11> multa8_mul_temp<10> multa8_mul_temp<9> 
+ multa8_mul_temp<8> multa8_mul_temp<7> multa8_mul_temp<6> multa8_mul_temp<5> 
+ multa8_mul_temp<4> multa8_mul_temp<3> multa8_mul_temp<2> multa8_mul_temp<1> 
+ multa8_mul_temp<0> p p1 p2 p3 p4 p5 p6 p7 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1085_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_251_2
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_251_2 A<25> A<24> A<23> A<22> A<21> A<20> A<19> 
+ A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> 
+ A<5> A<4> A<3> A<2> A<1> A<0> CI Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> 
+ Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> 
+ Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I A<19>:I A<18>:I 
*.PININFO A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I A<11>:I A<10>:I 
*.PININFO A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I A<1>:I 
*.PININFO A<0>:I CI:I Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O 
*.PININFO Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O 
*.PININFO Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O 
*.PININFO Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg186 n_34 A<18> n_36 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg185 A<19> n_36 n_38 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg184 A<20> n_38 n_40 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg183 n_40 A<21> n_42 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg182 A<22> n_42 n_44 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg180 A<24> n_46 n_48 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg181 FE_PHN2229_multa10_mul_temp_44_ FE_PHN1488_n_44 n_46 Z<23> 
+ inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg192 A<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg191 A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg190 A<14> n_26 n_28 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg189 A<15> n_28 n_30 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg188 A<16> n_30 n_32 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg187 n_32 A<17> n_34 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg198 n_10 A<6> n_12 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg197 A<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg196 A<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg195 n_16 A<9> n_18 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg194 A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg193 A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg203 A<1> n_0 n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg204 A<0> CI n_0 Z<0> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg202 A<2> n_2 n_4 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg201 A<3> n_4 n_6 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg200 A<4> n_6 n_8 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg199 A<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
XFE_PHC2229_multa10_mul_temp_44_ A<23> FE_PHN2229_multa10_mul_temp_44_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2275_multa10_mul_temp_46_ A<25> FE_PHN2275_multa10_mul_temp_46_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
Xg179 FE_PHN2275_multa10_mul_temp_46_ n_48 Z<25> inh_ground_gnd inh_power_vdd5 
+ / EO2_5VX1
XFE_PHC1488_n_44 n_44 FE_PHN1488_n_44 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    BU_5VX8
* View Name:    cmos_sch
************************************************************************

.SUBCKT BU_5VX8 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 A net9 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=5.88u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=2.02u
Xin_2 net9 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=11.62u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=5.32u
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_2
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_2 A<35> A<34> A<33> A<32> A<31> A<30> A<29> A<28> 
+ A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> A<16> 
+ A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<46> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> Z<38> Z<37> Z<36> 
+ Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> Z<25> Z<24> 
+ Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> 
+ Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> p p1 p2 p3 p4 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I p:I p1:I p2:I p3:I p4:I Z<46>:O Z<45>:O Z<44>:O 
*.PININFO Z<43>:O Z<42>:O Z<41>:O Z<40>:O Z<39>:O Z<38>:O Z<37>:O Z<36>:O 
*.PININFO Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O Z<30>:O Z<29>:O Z<28>:O 
*.PININFO Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O 
*.PININFO Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O 
*.PININFO Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O 
*.PININFO Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg3021 n_207 n_203 n_201 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3020 n_110 n_202 n_208 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3019 n_108 n_109 n_210 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3018 n_118 n_107 n_212 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2 n_86 n_47 n_254 Z<44> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3011 n_136 n_105 n_226 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3012 n_106 n_115 n_224 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3013 n_116 n_131 n_222 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3014 n_132 n_127 n_220 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3015 n_128 n_125 n_218 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3016 n_126 n_121 n_216 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3017 n_122 n_117 n_214 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2999 n_113 n_96 n_250 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3000 n_114 n_119 n_248 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2998 n_48 n_95 n_252 Z<43> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3001 n_120 n_140 n_246 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3002 n_141 n_138 n_244 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3003 n_139 n_133 n_242 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3004 n_134 n_142 n_240 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3005 n_129 n_143 n_238 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3006 n_130 n_123 n_236 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3007 n_124 n_111 n_234 Z<34> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3008 n_112 n_103 n_232 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3009 n_104 n_101 n_230 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3010 n_102 n_135 n_228 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2879 n_19 n_171 n_167 n_174 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2883 n_137 n_145 n_27 n_167 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2873 n_6 n_181 n_179 n_184 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2876 n_174 n_176 n_10 n_179 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2867 n_22 n_191 n_189 n_194 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2870 n_14 n_186 n_184 n_189 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2859 n_196 n_197 n_199 n_206 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2864 n_30 n_198 n_194 n_199 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2930 n_5 n_37 n_89 n_97 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2909 n_97 n_93 n_11 n_137 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2935 n_7 n_34 n_40 n_89 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2858 n_200 n_195 n_206 n_207 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2857 n_203 n_201 n_207 n_208 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2855 n_110 n_202 n_208 n_210 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2853 n_108 n_109 n_210 n_212 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2851 n_118 n_107 n_212 n_214 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2809 n_86 n_47 n_254 n_256 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2837 n_136 n_105 n_226 n_228 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2839 n_106 n_115 n_224 n_226 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2841 n_116 n_131 n_222 n_224 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2843 n_132 n_127 n_220 n_222 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2845 n_128 n_125 n_218 n_220 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2847 n_126 n_121 n_216 n_218 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2849 n_122 n_117 n_214 n_216 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2813 n_113 n_96 n_250 n_252 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2815 n_114 n_119 n_248 n_250 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2811 n_48 n_95 n_252 n_254 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2817 n_120 n_140 n_246 n_248 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2819 n_141 n_138 n_244 n_246 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2821 n_139 n_133 n_242 n_244 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2823 n_134 n_142 n_240 n_242 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2825 n_129 n_143 n_238 n_240 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2827 n_130 n_123 n_236 n_238 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2829 n_124 n_111 n_234 n_236 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2831 n_112 n_103 n_232 n_234 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2833 n_104 n_101 n_230 n_232 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2835 n_102 n_135 n_228 n_230 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
XFE_PHC2739_IIR_out1_0__34_ p FE_PHN2739_IIR_out1_0__34_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX16
Xg2878 n_8 n_99 n_170 n_175 n_176 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2905 n_92 n_39 n_15 n_144 n_145 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2934 A<3> A<1> n_38 n_90 n_91 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2881 n_144 n_91 n_18 n_170 n_171 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2882 n_98 A<3> A<5> n_168 n_169 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2929 A<4> A<2> n_90 n_98 n_99 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2872 n_5 n_173 n_180 n_185 n_186 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2875 n_7 n_169 n_175 n_180 n_181 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2877 A<7> A<5> n_172 n_177 n_178 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2880 n_168 A<4> A<6> n_172 n_173 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2865 n_190 n_183 n_27 n_197 n_198 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2869 n_185 n_178 n_11 n_190 n_191 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2933 n_29 A<1> n_36 n_92 n_93 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2871 A<9> A<7> n_182 n_187 n_188 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2874 A<8> A<6> n_177 n_182 n_183 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2866 n_19 n_188 n_1 n_195 n_196 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2863 n_10 n_193 n_28 n_201 n_200 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2952 A<11> A<9> n_6 n_55 n_56 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2862 n_56 n_192 n_4 n_202 n_203 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2868 n_187 A<8> A<10> n_192 n_193 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2914 n_46 n_65 n_2 n_127 n_128 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2957 A<17> A<15> n_4 n_45 n_46 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2953 A<18> A<16> n_23 n_53 n_54 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2912 n_54 n_45 n_16 n_131 n_132 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2947 A<16> A<14> n_28 n_65 n_66 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2915 n_66 n_77 n_26 n_125 n_126 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2958 A<20> A<18> n_24 n_43 n_44 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2925 n_44 n_75 n_20 n_105 n_106 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2942 A<19> A<17> n_32 n_75 n_76 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2920 n_76 n_53 n_21 n_115 n_116 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2959 A<13> A<11> n_22 n_41 n_42 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2954 A<14> A<12> n_30 n_51 n_52 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2917 n_78 n_51 n_33 n_121 n_122 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2919 n_52 n_41 n_24 n_117 n_118 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2924 n_42 n_49 n_32 n_107 n_108 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2955 A<12> A<10> n_14 n_49 n_50 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2923 n_50 n_55 n_23 n_109 n_110 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2941 A<15> A<13> n_1 n_77 n_78 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2937 p1 p2 n_13 n_85 n_86 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2946 A<26> n_33 n_20 n_67 n_68 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2950 n_20 A<28> p4 n_59 n_60 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2807 n_85 n_31 n_256 n_258 n_259 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2918 n_60 n_81 n_31 n_119 n_120 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2939 n_21 A<27> A<30> n_81 n_82 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2907 n_82 n_87 n_12 n_140 n_141 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2936 n_16 A<26> A<29> n_87 n_88 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2908 n_88 n_61 n_9 n_138 n_139 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2913 n_68 n_83 A<35> n_129 n_130 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2916 n_84 n_79 n_31 n_123 n_124 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2938 A<25> A<23> n_21 n_83 n_84 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2940 A<24> A<22> n_16 n_79 n_80 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2951 A<23> A<21> n_2 n_57 n_58 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2926 n_58 n_69 n_9 n_103 n_104 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2945 A<22> A<20> n_26 n_69 n_70 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2927 n_70 n_71 n_17 n_101 n_102 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2944 A<21> A<19> n_33 n_71 n_72 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2910 n_72 n_43 n_25 n_135 n_136 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2922 n_80 n_57 n_12 n_111 n_112 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2943 n_26 A<24> A<27> n_73 n_74 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2906 n_25 n_74 n_67 n_142 n_143 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2911 n_62 n_73 n_17 n_133 n_134 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2949 n_2 A<25> A<28> n_61 n_62 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2931 FE_PHN3185_FE_RN_1 n_17 n_63 n_95 n_96 inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg2948 A<30> A<29> A<32> n_63 n_64 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2921 n_64 n_59 A<35> n_113 n_114 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2956 n_9 p3 FE_PHN2739_IIR_out1_0__34_ n_47 n_48 inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg2990 A<7> n_8 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2983 A<5> n_15 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2980 A<6> n_18 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2969 A<4> n_29 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2995 A<3> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2964 A<2> n_34 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2996 A<26> n_2 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2982 A<27> n_16 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2977 A<28> n_21 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2985 A<35> n_13 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2978 A<29> n_20 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2965 A<24> n_33 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2997 A<18> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2994 A<20> n_4 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2993 A<9> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2992 A<14> n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2991 A<8> n_7 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2989 A<32> n_9 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2988 A<13> n_10 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2987 A<10> n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2986 A<33> n_12 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2984 A<15> n_14 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2971 A<11> n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2979 A<12> n_19 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2976 A<16> n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2970 A<19> n_28 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2968 A<17> n_30 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2966 A<22> n_32 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2974 A<23> n_24 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2975 A<21> n_23 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2806 FE_PHN2295_n_259 Z<45> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2967 FE_PHN3273_FE_RN_ n_31 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2981 A<31> n_17 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2973 A<30> n_25 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2972 A<25> n_26 inh_ground_gnd inh_power_vdd5 / IN_5VX1
XFE_PHC3185_FE_RN_1 A<33> FE_PHN3185_FE_RN_1 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX4
XFE_PHC3273_FE_RN_ A<34> FE_PHN3273_FE_RN_ inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX4
XFE_PHC2295_n_259 n_259 FE_PHN2295_n_259 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX8
Xg2805 n_258 A<35> FE_PHN2739_IIR_out1_0__34_ Z<46> inh_ground_gnd 
+ inh_power_vdd5 / EO3_5VX1
Xg2963 A<7> A<1> A<0> n_35 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg2960 n_35 A<6> A<7> A<1> n_40 inh_ground_gnd inh_power_vdd5 / AN22_5VX1
Xg2961 A<2> A<0> n_38 n_39 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg2962 n_3 A<0> n_36 n_37 inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa10
* View Name:    schematic
************************************************************************

.SUBCKT multa10 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<25> Out1<24> Out1<23> 
+ Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> 
+ Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> 
+ Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> p p1 p2 p3 p4 inh_ground_gnd 
+ inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I p:I p1:I p2:I 
*.PININFO p3:I p4:I Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O 
*.PININFO Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O 
*.PININFO Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O 
*.PININFO Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O 
*.PININFO Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xinc_add_84_41_2 multa10_mul_temp<46> multa10_mul_temp<45> 
+ multa10_mul_temp<44> multa10_mul_temp<43> multa10_mul_temp<42> 
+ multa10_mul_temp<41> multa10_mul_temp<40> multa10_mul_temp<39> 
+ multa10_mul_temp<38> multa10_mul_temp<37> multa10_mul_temp<36> 
+ multa10_mul_temp<35> multa10_mul_temp<34> multa10_mul_temp<33> 
+ multa10_mul_temp<32> multa10_mul_temp<31> multa10_mul_temp<30> 
+ multa10_mul_temp<29> multa10_mul_temp<28> multa10_mul_temp<27> 
+ multa10_mul_temp<26> multa10_mul_temp<25> multa10_mul_temp<24> 
+ multa10_mul_temp<23> multa10_mul_temp<22> multa10_mul_temp<21> 
+ multa10_mul_temp<20> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> 
+ Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> 
+ Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> 
+ Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5 / 
+ increment_unsigned_251_2
Xmul_82_33 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa10_mul_temp<46> multa10_mul_temp<45> multa10_mul_temp<44> 
+ multa10_mul_temp<43> multa10_mul_temp<42> multa10_mul_temp<41> 
+ multa10_mul_temp<40> multa10_mul_temp<39> multa10_mul_temp<38> 
+ multa10_mul_temp<37> multa10_mul_temp<36> multa10_mul_temp<35> 
+ multa10_mul_temp<34> multa10_mul_temp<33> multa10_mul_temp<32> 
+ multa10_mul_temp<31> multa10_mul_temp<30> multa10_mul_temp<29> 
+ multa10_mul_temp<28> multa10_mul_temp<27> multa10_mul_temp<26> 
+ multa10_mul_temp<25> multa10_mul_temp<24> multa10_mul_temp<23> 
+ multa10_mul_temp<22> multa10_mul_temp<21> multa10_mul_temp<20> 
+ multa10_mul_temp<19> multa10_mul_temp<18> multa10_mul_temp<17> 
+ multa10_mul_temp<16> multa10_mul_temp<15> multa10_mul_temp<14> 
+ multa10_mul_temp<13> multa10_mul_temp<12> multa10_mul_temp<11> 
+ multa10_mul_temp<10> multa10_mul_temp<9> multa10_mul_temp<8> 
+ multa10_mul_temp<7> multa10_mul_temp<6> multa10_mul_temp<5> 
+ multa10_mul_temp<4> multa10_mul_temp<3> multa10_mul_temp<2> 
+ multa10_mul_temp<1> multa10_mul_temp<0> p p1 p2 p3 p4 inh_ground_gnd 
+ inh_power_vdd5 / mult_signed_const_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_254_2
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_254_2 A<43> A<42> A<41> A<40> A<39> A<38> A<37> 
+ A<36> A<35> A<34> A<33> A<32> A<31> A<30> A<29> A<28> A<27> A<26> A<25> 
+ A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> 
+ A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> CI Z<43> 
+ Z<42> Z<41> Z<40> Z<39> Z<38> Z<37> Z<36> Z<35> Z<34> Z<33> Z<32> Z<31> 
+ Z<30> Z<29> Z<28> Z<27> Z<26> Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> 
+ Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> 
+ Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<43>:I A<42>:I A<41>:I A<40>:I A<39>:I A<38>:I A<37>:I A<36>:I 
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I CI:I Z<43>:O Z<42>:O Z<41>:O Z<40>:O Z<39>:O 
*.PININFO Z<38>:O Z<37>:O Z<36>:O Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O 
*.PININFO Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O 
*.PININFO Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg334 A<1> n_1 n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg332 A<3> n_4 n_6 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg331 A<4> n_6 n_8 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg330 n_8 A<5> n_10 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg329 A<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg328 A<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg327 A<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg326 A<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg333 A<2> n_2 n_4 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg324 n_20 A<11> n_22 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg323 n_22 A<12> n_24 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg322 A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg321 n_26 A<14> n_28 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg320 n_28 A<15> n_30 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg319 n_30 A<16> n_32 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg318 n_32 A<17> n_34 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg325 A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg316 n_36 A<19> n_38 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg315 A<20> n_38 n_40 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg314 A<21> n_40 n_42 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg313 n_42 A<22> n_44 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg312 n_44 A<23> n_46 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg311 n_46 A<24> n_48 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg310 n_48 A<25> n_50 Z<25> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg317 n_34 A<18> n_36 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg308 n_52 A<27> n_54 Z<27> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg307 n_54 A<28> n_56 Z<28> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg306 A<29> n_56 n_58 Z<29> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg305 A<30> n_58 n_60 Z<30> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg304 n_60 A<31> n_62 Z<31> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg303 n_62 A<32> n_64 Z<32> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg302 n_64 A<33> n_66 Z<33> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg309 n_50 A<26> n_52 Z<26> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg300 n_68 A<35> n_70 Z<35> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg299 n_70 A<36> n_72 Z<36> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg298 n_72 A<37> n_74 Z<37> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg297 n_74 A<38> n_76 Z<38> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg296 n_76 A<39> n_78 Z<39> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg295 n_78 A<40> n_80 Z<40> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg301 n_66 A<34> n_68 Z<34> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg294 n_80 A<41> Z<41> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg335 A<0> CI n_1 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1265_2
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1265_2 A<35> A<34> A<33> A<32> A<31> A<30> A<29> 
+ A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> 
+ A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> 
+ A<2> A<1> A<0> Z<48> Z<47> Z<46> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> 
+ Z<38> Z<37> Z<36> Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> 
+ Z<26> Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> 
+ Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> 
+ Z<0> p p1 inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I p:I p1:I Z<48>:O Z<47>:O Z<46>:O Z<45>:O 
*.PININFO Z<44>:O Z<43>:O Z<42>:O Z<41>:O Z<40>:O Z<39>:O Z<38>:O Z<37>:O 
*.PININFO Z<36>:O Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O Z<30>:O Z<29>:O 
*.PININFO Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O 
*.PININFO Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O 
*.PININFO Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O 
*.PININFO Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg6153 n_11 n_88 n_112 n_171 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6152 A<4> n_87 n_109 n_172 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6064 n_292 n_228 A<6> n_320 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6218 A<2> n_4 n_80 n_99 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6149 n_146 A<13> n_24 n_177 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6105 n_247 n_29 A<15> n_254 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6033 n_294 A<7> n_320 n_359 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6169 A<12> A<10> n_100 n_148 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6219 n_17 A<25> A<28> n_92 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5860 n_221 n_183 n_567 n_569 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5876 n_422 n_415 n_551 n_553 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5870 n_381 n_413 n_557 n_559 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5868 n_329 n_380 n_559 n_561 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5872 n_414 n_388 n_555 n_557 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5874 n_389 n_421 n_553 n_555 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5866 n_328 n_314 n_561 n_563 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5862 n_184 n_258 n_565 n_567 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6001 n_326 A<27> n_373 n_405 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6016 n_306 n_318 n_344 n_384 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5896 n_365 n_366 n_531 n_533 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5882 n_426 n_396 n_545 n_547 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5864 n_313 n_259 n_563 n_565 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5886 n_424 n_440 n_541 n_543 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5884 n_397 n_423 n_543 n_545 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5888 n_441 n_451 n_539 n_541 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5890 n_452 n_436 n_537 n_539 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5892 n_437 n_405 n_535 n_537 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5894 n_645 n_384 n_533 n_535 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6168 A<4> A<2> n_108 n_149 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5945 n_433 n_371 n_469 n_477 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5939 n_483 n_331 n_321 n_485 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5927 n_497 n_253 n_487 n_500 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6004 n_288 n_300 n_369 n_402 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6015 n_349 n_278 n_345 n_385 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5977 n_286 n_185 n_404 n_434 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6002 n_226 n_293 n_359 n_404 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5916 n_489 n_471 n_508 n_513 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5914 n_502 n_488 n_513 n_515 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5912 n_505 n_501 n_515 n_517 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5921 n_472 n_464 n_498 n_508 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5929 n_492 n_439 n_465 n_498 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5951 n_459 n_390 n_403 n_469 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5958 n_391 A<10> n_434 n_459 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5910 n_506 n_504 n_517 n_519 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5908 n_494 n_500 n_519 n_521 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5906 n_644 n_485 n_521 n_523 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5904 n_400 n_402 n_523 n_525 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6027 n_308 n_282 n_304 n_367 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6014 n_327 n_252 n_339 n_386 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5902 n_646 n_385 n_525 n_527 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6028 n_262 n_302 n_335 n_366 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5880 n_399 n_425 n_547 n_549 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5878 n_416 n_398 n_549 n_551 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5900 n_647 n_386 n_527 n_529 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5898 n_358 n_367 n_529 n_531 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6350 n_320 n_294 A<7> Z<8> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6194 A<19> n_31 A<16> n_123 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6188 A<20> n_22 A<17> n_129 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6144 n_173 A<35> n_32 n_182 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6186 A<26> A<25> A<23> n_131 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6189 A<25> n_7 A<22> n_128 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6050 A<33> n_18 n_284 n_337 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6193 A<23> n_25 A<20> n_124 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6191 A<31> A<30> A<28> n_126 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2 n_221 n_183 n_567 Z<45> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6318 n_422 n_415 n_551 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6192 A<33> A<32> A<30> n_125 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6076 A<24> A<23> n_251 n_303 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6315 n_381 n_413 n_557 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6314 n_329 n_380 n_559 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6316 n_388 n_414 n_555 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6317 n_389 n_421 n_553 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6185 A<21> n_35 A<18> n_132 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6184 A<9> n_14 A<6> n_133 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6313 n_328 n_314 n_561 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6311 n_184 n_258 n_565 Z<44> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6328 n_365 n_366 n_531 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6321 n_426 n_396 n_545 Z<34> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6312 n_313 n_259 n_563 Z<43> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6323 n_424 n_440 n_541 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6322 n_397 n_423 n_543 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6324 n_441 n_451 n_539 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6325 n_452 n_436 n_537 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6326 n_437 n_405 n_535 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6327 n_645 n_384 n_533 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5989 A<11> A<9> n_377 n_419 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6187 A<11> A<10> n_14 n_130 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5955 A<12> A<10> n_443 n_463 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5938 A<19> A<18> n_474 n_486 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6341 n_469 n_433 n_371 Z<13> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5932 n_321 n_482 n_331 n_494 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5923 n_486 n_497 n_253 n_506 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6346 n_368 n_288 n_300 n_644 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6006 n_345 n_348 n_278 n_400 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6344 n_404 n_286 n_185 Z<10> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6345 n_359 n_226 n_293 Z<9> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6338 n_489 n_471 n_508 Z<17> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6337 n_502 n_488 n_513 Z<18> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6336 n_505 n_501 n_515 Z<19> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6339 n_472 n_464 n_498 Z<16> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6340 n_492 n_465 n_439 Z<15> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6342 n_459 n_403 n_390 Z<12> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6343 n_434 n_391 A<10> Z<11> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6335 n_506 n_504 n_517 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6334 n_494 n_500 n_519 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6333 n_644 n_485 n_521 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6026 A<21> A<20> n_330 n_368 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6332 n_400 n_402 n_523 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6349 n_303 n_308 n_282 n_647 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6348 n_338 n_327 n_252 n_646 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6049 A<23> A<22> n_277 n_338 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6331 n_646 n_385 n_525 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6320 n_399 n_425 n_547 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6319 n_416 n_398 n_549 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6330 n_647 n_386 n_527 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6329 n_358 n_367 n_529 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6117 n_171 n_139 n_16 n_233 n_234 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6137 n_121 A<3> n_150 n_194 n_195 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6054 n_8 n_243 n_265 n_332 n_333 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6098 n_233 n_195 n_30 n_265 n_266 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6112 n_194 n_120 n_134 n_242 n_243 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6143 FE_PHN3018_FE_RN_ n_136 n_94 n_183 n_184 inh_ground_gnd inh_power_vdd5 
+ / FA_5VX1
Xg6108 n_142 n_118 n_224 n_249 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6083 n_249 n_169 n_16 n_291 Z<6> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6122 n_119 n_75 n_181 n_224 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6081 n_227 n_143 A<6> n_293 n_294 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6120 n_172 n_147 A<5> n_227 n_228 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6160 A<14> A<12> A<15> n_159 n_160 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6077 A<21> n_239 n_230 n_301 n_302 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6125 n_123 n_167 n_25 n_218 n_219 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6156 A<17> A<15> A<18> n_167 n_168 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6159 A<13> A<11> A<14> n_161 n_162 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6090 A<20> n_222 n_240 n_281 n_282 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6114 n_160 n_161 n_31 n_239 n_240 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6119 n_141 n_159 n_22 n_229 n_230 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6107 A<19> n_177 n_223 n_251 n_252 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6123 n_162 n_148 n_23 n_222 n_223 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6158 A<27> n_26 A<28> n_163 n_164 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6101 n_202 n_152 n_164 n_260 n_261 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5993 n_289 n_209 n_342 n_413 n_414 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6130 n_135 A<29> n_163 n_208 n_209 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6056 n_273 n_196 n_213 n_328 n_329 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6151 p p1 A<34> n_173 n_174 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6124 n_174 n_153 n_15 n_220 n_221 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6018 n_274 n_15 n_341 n_380 n_381 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6094 n_197 n_208 n_32 n_273 n_274 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6162 A<27> A<26> A<29> n_155 n_156 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6136 A<30> n_92 n_156 n_196 n_197 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6046 n_18 n_260 A<34> n_341 n_342 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6133 A<27> n_144 n_107 n_202 n_203 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6132 n_131 n_95 n_13 n_204 n_205 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6012 n_287 n_256 n_352 n_388 n_389 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6037 n_271 A<32> n_15 n_352 n_353 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6103 n_34 n_203 n_204 n_256 n_257 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6030 n_272 n_297 A<34> n_363 n_364 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6095 n_205 n_214 A<31> n_271 n_272 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5987 n_363 n_257 n_353 n_421 n_422 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6127 n_128 n_151 n_1 n_214 n_215 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6126 n_140 n_96 n_36 n_216 n_217 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6036 n_298 n_275 A<33> n_354 n_355 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6079 n_215 n_216 A<30> n_297 n_298 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5992 n_15 n_354 n_364 n_415 n_416 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5985 n_356 n_276 n_337 n_425 n_426 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6093 A<29> n_200 n_217 n_275 n_276 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6089 A<28> n_192 n_201 n_284 n_283 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6134 n_124 n_104 n_17 n_200 n_201 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6141 n_129 n_93 n_27 n_186 n_187 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6128 n_126 n_155 n_20 n_212 n_213 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6138 n_122 n_97 n_26 n_192 n_193 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6019 n_296 n_311 A<28> n_378 n_379 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6080 n_187 n_218 A<25> n_295 n_296 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6069 n_219 n_231 A<24> n_311 n_312 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6157 A<16> A<14> A<17> n_165 n_166 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6118 n_168 n_165 n_3 n_231 n_232 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5986 n_361 n_280 n_336 n_423 n_424 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6091 A<27> n_190 n_193 n_279 n_280 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6096 n_191 n_186 A<26> n_270 n_269 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6139 n_132 n_98 n_7 n_190 n_191 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6099 A<23> n_198 n_232 n_263 n_264 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6066 A<22> n_229 n_199 n_317 n_318 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6135 n_166 n_101 n_35 n_198 n_199 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6102 n_237 n_157 n_125 n_258 n_259 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6008 n_307 n_283 n_357 n_396 n_397 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6068 A<35> n_238 n_212 n_313 n_314 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6115 A<32> n_158 n_103 n_237 n_238 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6161 A<29> A<28> A<31> n_157 n_158 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5973 A<30> n_378 n_362 n_440 n_441 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6031 n_269 n_295 A<29> n_361 n_362 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6035 A<31> n_279 A<32> n_356 n_357 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5975 A<28> n_372 n_383 n_436 n_437 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6022 n_264 n_317 A<26> n_372 n_373 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6017 n_312 n_263 A<27> n_382 n_383 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5965 A<29> n_382 n_379 n_451 n_452 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6092 A<18> n_206 n_178 n_277 n_278 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5943 n_5 n_462 n_456 n_480 n_481 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6131 n_137 n_102 n_28 n_206 n_207 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6110 A<10> n_176 n_188 n_246 n_247 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6140 n_133 n_106 n_33 n_188 n_189 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6020 n_315 n_211 A<6> n_376 n_377 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6129 n_149 A<3> A<5> n_210 n_211 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6097 n_210 A<4> A<6> n_267 n_268 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6021 n_14 n_316 n_332 n_374 n_375 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5949 A<15> n_438 n_467 n_471 n_472 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5936 A<16> n_466 n_479 n_488 n_489 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5953 n_419 n_374 A<14> n_466 n_467 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6150 A<9> A<7> n_105 n_175 n_176 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6078 n_207 n_235 A<17> n_299 n_300 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6055 n_236 n_246 A<16> n_330 n_331 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6116 n_130 n_175 n_19 n_235 n_236 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6067 n_242 n_145 A<5> n_315 n_316 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5972 n_376 A<7> n_268 n_442 n_443 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6111 n_180 n_113 A<5> n_244 n_245 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5956 n_127 n_267 n_442 n_461 n_462 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6038 A<7> n_234 n_309 n_350 n_351 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6011 A<9> n_310 n_255 n_390 n_391 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6070 n_244 n_170 A<6> n_309 n_310 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5966 n_395 n_392 A<13> n_449 n_450 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6009 n_333 A<9> A<12> n_394 n_395 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6010 n_266 A<8> n_350 n_392 n_393 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5974 A<10> n_375 A<13> n_438 n_439 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5930 n_473 n_480 A<17> n_497 n_496 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5924 A<18> n_484 n_496 n_504 n_505 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5948 n_189 n_461 A<14> n_474 n_473 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5926 A<17> n_478 n_490 n_501 n_502 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5944 n_463 n_409 A<15> n_478 n_479 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5954 A<14> n_394 n_449 n_464 n_465 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5934 n_477 n_412 n_450 n_492 n_491 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6007 n_305 A<34> n_355 n_398 n_399 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6351 A<6> n_228 n_291 Z<7> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5858 n_569 n_220 n_182 Z<46> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6195 n_25 n_3 A<19> n_122 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6044 A<26> A<25> n_301 n_344 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6052 A<25> A<24> n_281 n_335 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6051 A<31> A<30> n_270 n_336 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6063 A<20> A<19> n_254 n_321 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6347 n_326 A<27> n_373 n_645 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6029 n_344 n_306 n_318 n_365 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5935 A<16> n_481 A<13> n_490 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6043 A<22> A<21> n_299 n_345 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6190 n_14 n_8 A<5> n_127 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6121 A<8> n_8 n_179 n_226 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6003 A<11> A<10> n_351 n_403 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5978 A<12> A<11> n_393 n_433 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6087 A<9> A<8> n_245 n_286 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6034 n_335 n_262 n_302 n_358 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6215 n_34 n_52 n_53 n_94 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6166 n_77 n_116 n_75 n_150 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6074 n_284 n_52 n_53 n_305 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6164 n_114 A<26> n_72 n_152 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6084 n_261 n_111 n_39 n_289 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6203 n_27 n_47 n_46 n_107 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6214 A<22> n_70 n_71 n_95 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6073 n_281 n_70 n_71 n_306 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6165 A<21> n_114 n_72 n_151 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6163 A<30> n_111 n_39 n_153 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6058 n_301 n_47 n_46 n_326 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6100 n_251 n_114 n_72 n_262 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6211 A<17> n_57 n_61 n_98 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6085 n_254 n_57 n_61 n_288 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6210 A<15> n_64 n_65 n_101 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6208 n_1 n_44 n_45 n_103 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6072 n_270 n_44 n_45 n_307 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5961 n_443 n_37 n_38 n_456 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6217 A<9> n_69 n_68 n_100 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5994 n_393 n_69 n_68 n_412 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6209 A<8> n_66 n_67 n_102 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6023 n_351 n_66 n_67 n_371 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5997 n_377 n_41 n_40 n_409 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5940 n_481 n_64 n_65 n_484 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6104 n_245 n_54 n_56 n_255 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6205 A<6> n_54 n_56 n_105 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6071 n_277 n_60 n_59 n_308 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6213 A<20> n_60 n_59 n_96 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6057 n_299 n_62 n_63 n_327 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6207 A<19> n_62 n_63 n_104 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6300 A<4> n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6281 A<6> n_30 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6303 A<7> n_8 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6231 n_77 n_76 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6223 n_88 n_87 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6293 A<32> n_18 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6279 A<33> n_32 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6304 A<24> n_7 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6297 A<8> n_14 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6294 A<26> n_17 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6284 A<23> n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6082 n_291 n_292 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6230 n_81 n_80 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6310 A<28> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6309 A<31> n_2 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6308 A<21> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6307 A<0> n_4 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6306 A<11> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6305 A<2> n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6302 A<9> n_9 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6301 A<3> n_10 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6299 A<1> n_12 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6298 A<29> n_13 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6296 A<35> n_15 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6295 A<5> n_16 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6292 A<14> n_19 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6291 A<34> n_20 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6290 A<10> n_21 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6289 A<19> n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6288 A<17> n_23 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6287 A<16> n_24 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6286 A<22> n_25 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6285 A<25> n_26 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6283 A<15> n_28 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6282 A<13> n_29 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6280 A<18> n_31 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6278 A<12> n_33 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6277 A<30> n_34 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6276 A<20> n_35 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6275 A<27> n_36 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5933 n_491 Z<14> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5941 n_482 n_483 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5937 n_486 n_487 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6025 n_368 n_369 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6039 n_348 n_349 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6075 n_303 n_304 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6048 n_338 n_339 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6216 n_51 A<16> n_50 n_93 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg6212 n_58 A<18> n_55 n_97 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg6167 n_99 n_73 n_74 n_154 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg5942 n_51 n_474 n_50 n_482 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg6040 n_58 n_330 n_55 n_348 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg6202 n_79 A<0> n_78 n_109 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6206 n_79 n_12 n_78 n_108 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6204 n_49 n_16 n_48 n_106 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6142 n_49 n_179 n_48 n_185 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6146 n_154 n_43 n_42 n_180 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6225 n_73 n_74 n_86 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6226 n_42 n_43 n_85 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6180 n_89 A<33> n_136 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6174 A<4> n_113 n_142 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6155 n_138 n_109 n_169 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6147 n_154 n_85 n_179 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6183 n_86 A<4> n_134 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6170 n_121 n_81 n_147 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6178 n_117 n_77 n_139 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6086 n_110 n_261 n_287 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6154 n_138 n_112 n_170 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6172 A<26> n_115 n_144 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6171 n_85 n_108 n_145 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6227 n_40 n_41 n_84 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg6173 n_99 n_86 n_143 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6182 n_88 A<4> n_138 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6176 A<16> n_82 n_141 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6181 n_90 A<28> n_135 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6177 n_3 n_115 n_140 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6229 A<13> A<15> n_82 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6148 n_146 n_91 n_178 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6175 n_83 n_100 n_146 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6179 n_33 n_84 n_137 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6266 A<31> A<30> n_45 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6267 n_2 n_34 n_44 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6222 n_45 n_44 n_89 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6259 n_32 n_18 n_52 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6241 n_26 n_7 n_70 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6257 n_9 n_14 n_54 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6264 n_17 n_26 n_47 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6251 n_27 n_25 n_60 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6258 A<33> A<32> n_53 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6274 n_33 A<10> n_37 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6273 A<12> n_21 n_38 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6245 n_5 n_21 n_66 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6272 A<33> n_2 n_39 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6271 A<11> n_9 n_40 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6270 n_5 A<9> n_41 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6269 A<4> n_6 n_42 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6265 A<26> A<25> n_46 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6263 A<8> A<7> n_48 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6260 n_22 n_31 n_51 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6255 A<9> A<8> n_56 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6254 n_35 n_22 n_57 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6253 n_3 n_35 n_58 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6252 A<23> A<22> n_59 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6250 A<20> A<19> n_61 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6249 n_25 n_3 n_62 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6248 A<22> A<21> n_63 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6247 n_24 n_29 n_64 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6246 A<16> A<13> n_65 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6244 A<11> A<10> n_67 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6243 A<12> A<11> n_68 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6242 n_33 n_5 n_69 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6240 A<25> A<24> n_71 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6239 A<24> A<23> n_72 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6238 n_10 A<1> n_73 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6236 A<2> A<1> n_75 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6235 n_12 n_4 n_77 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6232 A<1> A<0> n_81 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6224 n_81 n_77 n_88 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6234 A<4> A<3> n_78 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6221 n_46 n_47 n_90 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6220 n_65 n_64 n_91 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6228 n_38 n_37 n_83 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6196 A<2> A<0> n_120 n_121 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6197 n_10 n_6 n_118 n_119 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6200 n_10 A<0> n_112 n_113 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6198 A<2> A<1> n_116 n_117 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6201 A<33> n_2 n_111 n_110 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6199 A<24> A<23> n_114 n_115 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6106 n_82 n_247 n_253 inh_ground_gnd inh_power_vdd5 / EO2_5VX0
Xg6268 A<4> n_6 n_43 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6262 A<8> A<7> n_49 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6261 n_22 n_31 n_50 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6256 n_3 n_35 n_55 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6237 n_10 A<1> n_74 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6233 A<4> A<3> n_79 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6145 n_117 n_76 n_81 n_181 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
XFE_PHC3018_FE_RN_ A<34> FE_PHN3018_FE_RN_ inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa4
* View Name:    schematic
************************************************************************

.SUBCKT multa4 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<43> Out1<42> Out1<41> Out1<40> 
+ Out1<39> Out1<38> Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> Out1<32> 
+ Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> 
+ Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> p p1 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I p:I p1:I 
*.PININFO Out1<43>:O Out1<42>:O Out1<41>:O Out1<40>:O Out1<39>:O Out1<38>:O 
*.PININFO Out1<37>:O Out1<36>:O Out1<35>:O Out1<34>:O Out1<33>:O Out1<32>:O 
*.PININFO Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O 
*.PININFO Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O 
*.PININFO Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O 
*.PININFO Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O 
*.PININFO Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O 
*.PININFO Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xinc_add_33_39_5 UNCONNECTED_HIER_Z2 UNCONNECTED_HIER_Z1 multa4_mul_temp<46> 
+ multa4_mul_temp<45> multa4_mul_temp<44> multa4_mul_temp<43> 
+ multa4_mul_temp<42> multa4_mul_temp<41> multa4_mul_temp<40> 
+ multa4_mul_temp<39> multa4_mul_temp<38> multa4_mul_temp<37> 
+ multa4_mul_temp<36> multa4_mul_temp<35> multa4_mul_temp<34> 
+ multa4_mul_temp<33> multa4_mul_temp<32> multa4_mul_temp<31> 
+ multa4_mul_temp<30> multa4_mul_temp<29> multa4_mul_temp<28> 
+ multa4_mul_temp<27> multa4_mul_temp<26> multa4_mul_temp<25> 
+ multa4_mul_temp<24> multa4_mul_temp<23> multa4_mul_temp<22> 
+ multa4_mul_temp<21> multa4_mul_temp<20> multa4_mul_temp<19> 
+ multa4_mul_temp<18> multa4_mul_temp<17> multa4_mul_temp<16> 
+ multa4_mul_temp<15> multa4_mul_temp<14> multa4_mul_temp<13> 
+ multa4_mul_temp<12> multa4_mul_temp<11> multa4_mul_temp<10> 
+ multa4_mul_temp<9> multa4_mul_temp<8> multa4_mul_temp<7> multa4_mul_temp<6> 
+ multa4_mul_temp<5> multa4_mul_temp<4> n_42 n_43 Out1<41> Out1<40> Out1<39> 
+ Out1<38> Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> Out1<32> Out1<31> 
+ Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> 
+ Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> 
+ Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> 
+ Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> n_80 inh_ground_gnd inh_power_vdd5 / 
+ increment_unsigned_254_2
Xmul_31_32 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa4_mul_temp<48> multa4_mul_temp<47> multa4_mul_temp<46> 
+ multa4_mul_temp<45> multa4_mul_temp<44> multa4_mul_temp<43> 
+ multa4_mul_temp<42> multa4_mul_temp<41> multa4_mul_temp<40> 
+ multa4_mul_temp<39> multa4_mul_temp<38> multa4_mul_temp<37> 
+ multa4_mul_temp<36> multa4_mul_temp<35> multa4_mul_temp<34> 
+ multa4_mul_temp<33> multa4_mul_temp<32> multa4_mul_temp<31> 
+ multa4_mul_temp<30> multa4_mul_temp<29> multa4_mul_temp<28> 
+ multa4_mul_temp<27> multa4_mul_temp<26> multa4_mul_temp<25> 
+ multa4_mul_temp<24> multa4_mul_temp<23> multa4_mul_temp<22> 
+ multa4_mul_temp<21> multa4_mul_temp<20> multa4_mul_temp<19> 
+ multa4_mul_temp<18> multa4_mul_temp<17> multa4_mul_temp<16> 
+ multa4_mul_temp<15> multa4_mul_temp<14> multa4_mul_temp<13> 
+ multa4_mul_temp<12> multa4_mul_temp<11> multa4_mul_temp<10> 
+ multa4_mul_temp<9> multa4_mul_temp<8> multa4_mul_temp<7> multa4_mul_temp<6> 
+ multa4_mul_temp<5> multa4_mul_temp<4> multa4_mul_temp<3> multa4_mul_temp<2> 
+ multa4_mul_temp<1> multa4_mul_temp<0> p p1 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1265_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    csa_tree_add_86_33_group_331_332_2
* View Name:    schematic
************************************************************************

.SUBCKT csa_tree_add_86_33_group_331_332_2 in_0<39> in_0<38> in_0<37> in_0<36> 
+ in_0<35> in_0<34> in_0<33> in_0<32> in_0<31> in_0<30> in_0<29> in_0<28> 
+ in_0<27> in_0<26> in_0<25> in_0<24> in_0<23> in_0<22> in_0<21> in_0<20> 
+ in_0<19> in_0<18> in_0<17> in_0<16> in_0<15> in_0<14> in_0<13> in_0<12> 
+ in_0<11> in_0<10> in_0<9> in_0<8> in_0<7> in_0<6> in_0<5> in_0<4> in_0<3> 
+ in_0<2> in_0<1> in_0<0> in_1<41> in_1<40> in_1<39> in_1<38> in_1<37> 
+ in_1<36> in_1<35> in_1<34> in_1<33> in_1<32> in_1<31> in_1<30> in_1<29> 
+ in_1<28> in_1<27> in_1<26> in_1<25> in_1<24> in_1<23> in_1<22> in_1<21> 
+ in_1<20> in_1<19> in_1<18> in_1<17> in_1<16> in_1<15> in_1<14> in_1<13> 
+ in_1<12> in_1<11> in_1<10> in_1<9> in_1<8> in_1<7> in_1<6> in_1<5> in_1<4> 
+ in_1<3> in_1<2> in_1<1> in_1<0> in_2 out_0<41> out_0<40> out_0<39> out_0<38> 
+ out_0<37> out_0<36> out_0<35> out_0<34> out_0<33> out_0<32> out_0<31> 
+ out_0<30> out_0<29> out_0<28> out_0<27> out_0<26> out_0<25> out_0<24> 
+ out_0<23> out_0<22> out_0<21> out_0<20> out_0<19> out_0<18> out_0<17> 
+ out_0<16> out_0<15> out_0<14> out_0<13> out_0<12> out_0<11> out_0<10> 
+ out_0<9> out_0<8> out_0<7> out_0<6> out_0<5> out_0<4> out_0<3> out_0<2> 
+ out_0<1> out_0<0> inh_ground_gnd inh_power_vdd5
*.PININFO in_0<39>:I in_0<38>:I in_0<37>:I in_0<36>:I in_0<35>:I in_0<34>:I 
*.PININFO in_0<33>:I in_0<32>:I in_0<31>:I in_0<30>:I in_0<29>:I in_0<28>:I 
*.PININFO in_0<27>:I in_0<26>:I in_0<25>:I in_0<24>:I in_0<23>:I in_0<22>:I 
*.PININFO in_0<21>:I in_0<20>:I in_0<19>:I in_0<18>:I in_0<17>:I in_0<16>:I 
*.PININFO in_0<15>:I in_0<14>:I in_0<13>:I in_0<12>:I in_0<11>:I in_0<10>:I 
*.PININFO in_0<9>:I in_0<8>:I in_0<7>:I in_0<6>:I in_0<5>:I in_0<4>:I 
*.PININFO in_0<3>:I in_0<2>:I in_0<1>:I in_0<0>:I in_1<41>:I in_1<40>:I 
*.PININFO in_1<39>:I in_1<38>:I in_1<37>:I in_1<36>:I in_1<35>:I in_1<34>:I 
*.PININFO in_1<33>:I in_1<32>:I in_1<31>:I in_1<30>:I in_1<29>:I in_1<28>:I 
*.PININFO in_1<27>:I in_1<26>:I in_1<25>:I in_1<24>:I in_1<23>:I in_1<22>:I 
*.PININFO in_1<21>:I in_1<20>:I in_1<19>:I in_1<18>:I in_1<17>:I in_1<16>:I 
*.PININFO in_1<15>:I in_1<14>:I in_1<13>:I in_1<12>:I in_1<11>:I in_1<10>:I 
*.PININFO in_1<9>:I in_1<8>:I in_1<7>:I in_1<6>:I in_1<5>:I in_1<4>:I 
*.PININFO in_1<3>:I in_1<2>:I in_1<1>:I in_1<0>:I in_2:I out_0<41>:O 
*.PININFO out_0<40>:O out_0<39>:O out_0<38>:O out_0<37>:O out_0<36>:O 
*.PININFO out_0<35>:O out_0<34>:O out_0<33>:O out_0<32>:O out_0<31>:O 
*.PININFO out_0<30>:O out_0<29>:O out_0<28>:O out_0<27>:O out_0<26>:O 
*.PININFO out_0<25>:O out_0<24>:O out_0<23>:O out_0<22>:O out_0<21>:O 
*.PININFO out_0<20>:O out_0<19>:O out_0<18>:O out_0<17>:O out_0<16>:O 
*.PININFO out_0<15>:O out_0<14>:O out_0<13>:O out_0<12>:O out_0<11>:O 
*.PININFO out_0<10>:O out_0<9>:O out_0<8>:O out_0<7>:O out_0<6>:O out_0<5>:O 
*.PININFO out_0<4>:O out_0<3>:O out_0<2>:O out_0<1>:O out_0<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg821 in_1<13> n_123 n_124 out_0<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg822 n_122 in_1<12> n_123 out_0<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg823 in_1<11> n_121 n_122 out_0<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg824 in_1<10> n_120 n_121 out_0<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg825 in_1<9> n_119 n_120 out_0<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg827 in_1<7> n_117 n_118 out_0<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg828 in_1<6> n_116 n_117 out_0<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg829 in_1<5> n_115 n_116 out_0<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg830 in_1<4> n_114 n_115 out_0<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg831 in_1<3> n_113 n_114 out_0<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg832 in_1<2> n_112 n_113 out_0<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg826 in_1<8> n_118 n_119 out_0<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg833 in_1<1> in_1<0> in_2 n_112 inh_ground_gnd inh_power_vdd5 / AND3_5VX1
Xg820 n_124 in_0<14> in_1<14> n_125 out_0<14> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg819 in_1<15> in_0<15> n_125 n_126 out_0<15> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg817 in_1<17> in_0<17> n_127 n_128 FE_PHN338_IIR_out2_0__17_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg818 in_1<16> FE_PHN2748_Delay11_out1_2_ n_126 n_127 out_0<16> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg815 in_1<19> in_0<19> n_129 n_130 out_0<19> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg814 in_1<20> in_0<20> n_130 n_131 out_0<20> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg813 in_1<21> in_0<21> n_131 n_132 out_0<21> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg812 in_1<22> in_0<22> n_132 n_133 out_0<22> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg811 in_1<23> in_0<23> n_133 n_134 out_0<23> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg810 in_1<24> in_0<24> n_134 n_135 out_0<24> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg809 in_1<25> in_0<25> n_135 n_136 out_0<25> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg816 in_1<18> in_0<18> n_128 n_129 out_0<18> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg807 in_1<27> FE_PHN2936_Delay11_out1_13_ n_50 n_137 out_0<27> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg808 in_1<26> in_0<26> n_136 n_50 FE_PHN336_IIR_out2_0__26_ inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg806 in_1<28> FE_PHN2914_Delay11_out1_14_ n_137 n_138 
+ FE_PHN333_IIR_out2_0__28_ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg804 in_1<30> in_0<30> n_139 n_140 out_0<30> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg805 in_1<29> FE_PHN2904_Delay11_out1_15_ n_138 n_139 out_0<29> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg802 in_1<32> FE_PHN2841_Delay11_out1_18_ n_141 n_142 out_0<32> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg803 in_1<31> FE_PHN2879_Delay11_out1_17_ n_140 n_141 out_0<31> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg799 in_1<35> FE_PHN2818_Delay11_out1_21_ n_144 n_145 out_0<35> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg800 FE_PHN2464_multa4_out1_36_ FE_PHN2822_Delay11_out1_20_ n_143 n_144 
+ out_0<34> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg801 in_1<33> FE_PHN2823_Delay11_out1_19_ n_142 n_143 out_0<33> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg797 in_1<37> FE_PHN2808_Delay11_out1_23_ n_146 n_147 out_0<37> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg798 in_1<36> FE_PHN2810_Delay11_out1_22_ n_145 n_146 out_0<36> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg796 in_1<38> FE_PHN2816_Delay11_out1_24_ n_147 n_74 out_0<38> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
XFE_PHC2914_Delay11_out1_14_ in_0<28> FE_PHN2914_Delay11_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2841_Delay11_out1_18_ in_0<32> FE_PHN2841_Delay11_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3030_Delay11_out1_24_ in_0<38> FE_PHN3030_Delay11_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2748_Delay11_out1_2_ in_0<16> FE_PHN2748_Delay11_out1_2_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2904_Delay11_out1_15_ in_0<29> FE_PHN2904_Delay11_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2822_Delay11_out1_20_ in_0<34> FE_PHN2822_Delay11_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2818_Delay11_out1_21_ in_0<35> FE_PHN2818_Delay11_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2823_Delay11_out1_19_ in_0<33> FE_PHN2823_Delay11_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2810_Delay11_out1_22_ in_0<36> FE_PHN2810_Delay11_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2808_Delay11_out1_23_ in_0<37> FE_PHN2808_Delay11_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2821_Delay11_out1_25_ FE_PHN3669_Delay11_out1_25_ 
+ FE_PHN2821_Delay11_out1_25_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2816_Delay11_out1_24_ FE_PHN3030_Delay11_out1_24_ 
+ FE_PHN2816_Delay11_out1_24_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3760_Delay11_out1_13_ FE_PHN3103_Delay11_out1_13_ 
+ FE_PHN3760_Delay11_out1_13_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3669_Delay11_out1_25_ in_0<39> FE_PHN3669_Delay11_out1_25_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
Xg795 n_74 in_1<39> FE_PHN2821_Delay11_out1_25_ out_0<39> inh_ground_gnd 
+ inh_power_vdd5 / EO3_5VX1
XFE_PHC2936_Delay11_out1_13_ FE_PHN3760_Delay11_out1_13_ 
+ FE_PHN2936_Delay11_out1_13_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2879_Delay11_out1_17_ FE_PHN3105_Delay11_out1_17_ 
+ FE_PHN2879_Delay11_out1_17_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2464_multa4_out1_36_ in_1<34> FE_PHN2464_multa4_out1_36_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3103_Delay11_out1_13_ in_0<27> FE_PHN3103_Delay11_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3105_Delay11_out1_17_ in_0<31> FE_PHN3105_Delay11_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC338_IIR_out2_0__17_ FE_PHN338_IIR_out2_0__17_ out_0<17> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC336_IIR_out2_0__26_ FE_PHN336_IIR_out2_0__26_ out_0<26> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC333_IIR_out2_0__28_ FE_PHN333_IIR_out2_0__28_ out_0<28> inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    suma4
* View Name:    schematic
************************************************************************

.SUBCKT suma4 In1<43> In1<42> In1<41> In1<40> In1<39> In1<38> In1<37> In1<36> 
+ In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> In1<27> 
+ In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> 
+ In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> 
+ In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> In2<25> 
+ In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> 
+ In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<41> Out1<40> Out1<39> 
+ Out1<38> Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> Out1<32> Out1<31> 
+ Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> 
+ Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> 
+ Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> 
+ Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<43>:I In1<42>:I In1<41>:I In1<40>:I In1<39>:I In1<38>:I 
*.PININFO In1<37>:I In1<36>:I In1<35>:I In1<34>:I In1<33>:I In1<32>:I 
*.PININFO In1<31>:I In1<30>:I In1<29>:I In1<28>:I In1<27>:I In1<26>:I 
*.PININFO In1<25>:I In1<24>:I In1<23>:I In1<22>:I In1<21>:I In1<20>:I 
*.PININFO In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I In1<14>:I 
*.PININFO In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I 
*.PININFO In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I 
*.PININFO In2<25>:I In2<24>:I In2<23>:I In2<22>:I In2<21>:I In2<20>:I 
*.PININFO In2<19>:I In2<18>:I In2<17>:I In2<16>:I In2<15>:I In2<14>:I 
*.PININFO In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I 
*.PININFO In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I 
*.PININFO Out1<41>:O Out1<40>:O Out1<39>:O Out1<38>:O Out1<37>:O Out1<36>:O 
*.PININFO Out1<35>:O Out1<34>:O Out1<33>:O Out1<32>:O Out1<31>:O Out1<30>:O 
*.PININFO Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O Out1<25>:O Out1<24>:O 
*.PININFO Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xcsa_tree_add_86_33_groupi In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> 
+ In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> 
+ In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> 
+ In2<0> UNCONNECTED_HIER_Z23 UNCONNECTED_HIER_Z22 UNCONNECTED_HIER_Z21 
+ UNCONNECTED_HIER_Z20 UNCONNECTED_HIER_Z19 UNCONNECTED_HIER_Z18 
+ UNCONNECTED_HIER_Z17 UNCONNECTED_HIER_Z16 UNCONNECTED_HIER_Z15 
+ UNCONNECTED_HIER_Z14 UNCONNECTED_HIER_Z13 UNCONNECTED_HIER_Z12 
+ UNCONNECTED_HIER_Z11 UNCONNECTED_HIER_Z10 UNCONNECTED_HIER_Z25 
+ UNCONNECTED_HIER_Z24 In1<41> In1<40> In1<39> In1<38> In1<37> In1<36> In1<35> 
+ In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> In1<27> In1<26> 
+ In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> In1<17> 
+ In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> 
+ In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> n_44 n_45 Out1<39> Out1<38> 
+ Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> 
+ Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> 
+ Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> 
+ Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> 
+ Out1<4> Out1<3> Out1<2> n_84 n_85 inh_ground_gnd inh_power_vdd5 / 
+ csa_tree_add_86_33_group_331_332_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    IIR_section
* View Name:    schematic
************************************************************************

.SUBCKT IIR_section In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> 
+ In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> 
+ In1<4> In1<3> In1<2> In1<1> In1<0> In2<41> In2<40> In2<39> In2<38> In2<37> 
+ In2<36> In2<35> In2<34> In2<33> In2<32> In2<31> In2<30> In2<29> In2<28> 
+ In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> 
+ In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> 
+ In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> 
+ In3<32> In3<31> In3<30> In3<29> In3<28> In3<27> In3<26> In3<25> In3<24> 
+ In3<23> In3<22> In3<21> In3<20> In3<19> In3<18> In3<17> In3<16> In3<15> 
+ In3<14> In3<13> In3<12> In3<11> In3<10> In3<9> In3<8> In3<7> In3<6> In3<5> 
+ In3<4> In3<3> In3<2> In3<1> In3<0> Out1<35> Out1<34> Out1<33> Out1<32> 
+ Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> 
+ Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> Out2<41> 
+ Out2<40> Out2<39> Out2<38> Out2<37> Out2<36> Out2<35> Out2<34> Out2<33> 
+ Out2<32> Out2<31> Out2<30> Out2<29> Out2<28> Out2<27> Out2<26> Out2<25> 
+ Out2<24> Out2<23> Out2<22> Out2<21> Out2<20> Out2<19> Out2<18> Out2<17> 
+ Out2<16> Out2<15> Out2<14> Out2<13> Out2<12> Out2<11> Out2<10> Out2<9> 
+ Out2<8> Out2<7> Out2<6> Out2<5> Out2<4> Out2<3> Out2<2> Out2<1> Out2<0> 
+ Out3<32> Out3<31> Out3<30> Out3<29> Out3<28> Out3<27> Out3<26> Out3<25> 
+ Out3<24> Out3<23> Out3<22> Out3<21> Out3<20> Out3<19> Out3<18> Out3<17> 
+ Out3<16> Out3<15> Out3<14> Out3<13> Out3<12> Out3<11> Out3<10> Out3<9> 
+ Out3<8> Out3<7> Out3<6> Out3<5> Out3<4> Out3<3> Out3<2> Out3<1> Out3<0> clk 
+ clk_div_3__L5_N2 clk_div_3__L5_N3 clk_div_3__L5_N4 clk_div_3__L5_N7 
+ clk_div_3__L5_N8 clk_div_3__L5_N10 clk_div_3__L5_N11 clk_div_3__L5_N12 
+ clk_div_3__L5_N13 clk_div_3__L5_N14 clk_div_3__L5_N15 clk_div_3__L5_N16 
+ clk_div_3__L5_N17 clk_div_3__L5_N18 clk_div_3__L5_N39 clk_div_3__L5_N40 
+ clk_div_3__L5_N42 clk_div_3__L5_N45 clk_div_3__L5_N47 clk_div_3__L5_N48 
+ clk_div_3__L5_N49 clk_div_3__L5_N50 clk_div_3__L5_N51 clk_div_3__L5_N52 
+ clk_div_3__L5_N53 clk_div_3__L5_N54 clk_div_3__L5_N55 clk_div_3__L5_N56 
+ clk_div_3__L5_N57 clk_div_3__L5_N58 clk_div_3__L5_N118 clk_div_3__L5_N120 
+ clk_div_3__L5_N121 clk_div_3__L5_N146 clk_div_3__L5_N147 clk_div_3__L5_N152 
+ clk_div_3__L5_N154 clk_div_3__L5_N157 clk_div_3__L5_N158 clk_div_3__L5_N160 
+ clk_div_3__L5_N161 clk_div_3__L5_N162 clk_div_3__L5_N164 clk_div_3__L5_N165 
+ clk_div_3__L5_N167 clk_div_3__L5_N168 clk_div_3__L5_N171 clk_div_3__L5_N172 
+ clk_div_3__L5_N174 clk_div_3__L5_N176 p p1 p2 p3 p4 p5 p6 p7 p8 reset 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<21>:I In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I 
*.PININFO In1<15>:I In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I 
*.PININFO In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I 
*.PININFO In1<1>:I In1<0>:I In2<41>:I In2<40>:I In2<39>:I In2<38>:I In2<37>:I 
*.PININFO In2<36>:I In2<35>:I In2<34>:I In2<33>:I In2<32>:I In2<31>:I 
*.PININFO In2<30>:I In2<29>:I In2<28>:I In2<27>:I In2<26>:I In2<25>:I 
*.PININFO In2<24>:I In2<23>:I In2<22>:I In2<21>:I In2<20>:I In2<19>:I 
*.PININFO In2<18>:I In2<17>:I In2<16>:I In2<15>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I In3<32>:I 
*.PININFO In3<31>:I In3<30>:I In3<29>:I In3<28>:I In3<27>:I In3<26>:I 
*.PININFO In3<25>:I In3<24>:I In3<23>:I In3<22>:I In3<21>:I In3<20>:I 
*.PININFO In3<19>:I In3<18>:I In3<17>:I In3<16>:I In3<15>:I In3<14>:I 
*.PININFO In3<13>:I In3<12>:I In3<11>:I In3<10>:I In3<9>:I In3<8>:I In3<7>:I 
*.PININFO In3<6>:I In3<5>:I In3<4>:I In3<3>:I In3<2>:I In3<1>:I In3<0>:I clk:I 
*.PININFO clk_div_3__L5_N2:I clk_div_3__L5_N3:I clk_div_3__L5_N4:I 
*.PININFO clk_div_3__L5_N7:I clk_div_3__L5_N8:I clk_div_3__L5_N10:I 
*.PININFO clk_div_3__L5_N11:I clk_div_3__L5_N12:I clk_div_3__L5_N13:I 
*.PININFO clk_div_3__L5_N14:I clk_div_3__L5_N15:I clk_div_3__L5_N16:I 
*.PININFO clk_div_3__L5_N17:I clk_div_3__L5_N18:I clk_div_3__L5_N39:I 
*.PININFO clk_div_3__L5_N40:I clk_div_3__L5_N42:I clk_div_3__L5_N45:I 
*.PININFO clk_div_3__L5_N47:I clk_div_3__L5_N48:I clk_div_3__L5_N49:I 
*.PININFO clk_div_3__L5_N50:I clk_div_3__L5_N51:I clk_div_3__L5_N52:I 
*.PININFO clk_div_3__L5_N53:I clk_div_3__L5_N54:I clk_div_3__L5_N55:I 
*.PININFO clk_div_3__L5_N56:I clk_div_3__L5_N57:I clk_div_3__L5_N58:I 
*.PININFO clk_div_3__L5_N118:I clk_div_3__L5_N120:I clk_div_3__L5_N121:I 
*.PININFO clk_div_3__L5_N146:I clk_div_3__L5_N147:I clk_div_3__L5_N152:I 
*.PININFO clk_div_3__L5_N154:I clk_div_3__L5_N157:I clk_div_3__L5_N158:I 
*.PININFO clk_div_3__L5_N160:I clk_div_3__L5_N161:I clk_div_3__L5_N162:I 
*.PININFO clk_div_3__L5_N164:I clk_div_3__L5_N165:I clk_div_3__L5_N167:I 
*.PININFO clk_div_3__L5_N168:I clk_div_3__L5_N171:I clk_div_3__L5_N172:I 
*.PININFO clk_div_3__L5_N174:I clk_div_3__L5_N176:I p:I p1:I p2:I p3:I p4:I 
*.PININFO p5:I p6:I p7:I p8:I reset:I Out1<35>:O Out1<34>:O Out1<33>:O 
*.PININFO Out1<32>:O Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O 
*.PININFO Out1<26>:O Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O 
*.PININFO Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O 
*.PININFO Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O 
*.PININFO Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O 
*.PININFO Out1<2>:O Out1<1>:O Out1<0>:O Out2<41>:O Out2<40>:O Out2<39>:O 
*.PININFO Out2<38>:O Out2<37>:O Out2<36>:O Out2<35>:O Out2<34>:O Out2<33>:O 
*.PININFO Out2<32>:O Out2<31>:O Out2<30>:O Out2<29>:O Out2<28>:O Out2<27>:O 
*.PININFO Out2<26>:O Out2<25>:O Out2<24>:O Out2<23>:O Out2<22>:O Out2<21>:O 
*.PININFO Out2<20>:O Out2<19>:O Out2<18>:O Out2<17>:O Out2<16>:O Out2<15>:O 
*.PININFO Out2<14>:O Out2<13>:O Out2<12>:O Out2<11>:O Out2<10>:O Out2<9>:O 
*.PININFO Out2<8>:O Out2<7>:O Out2<6>:O Out2<5>:O Out2<4>:O Out2<3>:O 
*.PININFO Out2<2>:O Out2<1>:O Out2<0>:O Out3<32>:O Out3<31>:O Out3<30>:O 
*.PININFO Out3<29>:O Out3<28>:O Out3<27>:O Out3<26>:O Out3<25>:O Out3<24>:O 
*.PININFO Out3<23>:O Out3<22>:O Out3<21>:O Out3<20>:O Out3<19>:O Out3<18>:O 
*.PININFO Out3<17>:O Out3<16>:O Out3<15>:O Out3<14>:O Out3<13>:O Out3<12>:O 
*.PININFO Out3<11>:O Out3<10>:O Out3<9>:O Out3<8>:O Out3<7>:O Out3<6>:O 
*.PININFO Out3<5>:O Out3<4>:O Out3<3>:O Out3<2>:O Out3<1>:O Out3<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xu_sumin FE_PHN3371_Delay0_out1_21_ FE_PHN3565_Delay0_out1_20_ Delay0_out1<19> 
+ FE_PHN3456_Delay0_out1_18_ Delay0_out1<17> Delay0_out1<16> Delay0_out1<15> 
+ Delay0_out1<14> FE_PHN3372_Delay0_out1_13_ FE_PHN3785_Delay0_out1_12_ 
+ Delay0_out1<11> FE_PHN3110_Delay0_out1_10_ Delay0_out1<9> Delay0_out1<8> 
+ Delay0_out1<7> Delay0_out1<6> Delay0_out1<5> Delay0_out1<4> Delay0_out1<3> 
+ Delay0_out1<2> Delay0_out1<1> Delay0_out1<0> UNCONNECTED_HIER_Z142 
+ UNCONNECTED_HIER_Z141 sumq_out1<36> sumq_out1<35> sumq_out1<34> 
+ sumq_out1<33> sumq_out1<32> sumq_out1<31> sumq_out1<30> sumq_out1<29> 
+ sumq_out1<28> sumq_out1<27> sumq_out1<26> sumq_out1<25> sumq_out1<24> 
+ sumq_out1<23> sumq_out1<22> sumq_out1<21> sumq_out1<20> sumq_out1<19> 
+ sumq_out1<18> sumq_out1<17> sumq_out1<16> sumq_out1<15> sumq_out1<14> 
+ sumq_out1<13> sumq_out1<12> sumq_out1<11> sumq_out1<10> sumq_out1<9> 
+ sumq_out1<8> sumq_out1<7> sumq_out1<6> sumq_out1<5> sumq_out1<4> 
+ sumq_out1<3> sumq_out1<2> sumq_out1<1> sumq_out1<0> sumin_out1<35> FE_RN_ 
+ FE_RN_1 FE_RN_2 FE_RN_3 Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> 
+ Out1<25> Out1<24> Out1<23> sumin_out1<22> sumin_out1<21> sumin_out1<20> 
+ sumin_out1<19> sumin_out1<18> sumin_out1<17> sumin_out1<16> sumin_out1<15> 
+ sumin_out1<14> sumin_out1<13> sumin_out1<12> sumin_out1<11> sumin_out1<10> 
+ sumin_out1<9> sumin_out1<8> sumin_out1<7> sumin_out1<6> sumin_out1<5> 
+ sumin_out1<4> sumin_out1<3> sumin_out1<2> sumin_out1<1> sumin_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / sumin
XFE_PHC3763_Delay21_out1_17_ Delay21_out1<17> FE_PHN3763_Delay21_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2456_Delay32_out1_4_ FE_PHN1702_Delay32_out1_4_ 
+ FE_PHN2456_Delay32_out1_4_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2122_n_56 n_56 FE_PHN2122_n_56 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2106_n_62 n_62 FE_PHN3704_n_62 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3704_n_62 FE_PHN3704_n_62 FE_PHN2106_n_62 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3636_n_8 n_8 FE_PHN3636_n_8 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3775_Delay11_out1_0_ FE_PHN3775_Delay11_out1_0_ Delay11_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3797_n_69 n_69 FE_PHN3797_n_69 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2076_n_71 n_71 FE_PHN2076_n_71 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3625_n_71 FE_PHN2076_n_71 FE_PHN3625_n_71 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_OFC3_reset reset FE_OFN3_reset inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_OFC42_sumin_out1_35_ sumin_out1<35> FE_OFN42_sumin_out1_35_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_OFC43_sumin_out1_4_ sumin_out1<4> FE_OFN43_sumin_out1_4_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_OFC44_sumin_out1_3_ sumin_out1<3> FE_OFN44_sumin_out1_3_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3766_Delay33_out1_24_ Delay33_out1<24> FE_PHN3766_Delay33_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3768_Delay11_out1_12_ Delay11_out1<12> FE_PHN3768_Delay11_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3785_Delay0_out1_12_ Delay0_out1<12> FE_PHN3785_Delay0_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3771_FE_RN_3 FE_PHN3403_FE_RN_3 FE_PHN3771_FE_RN_3 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3657_n_81 FE_PHN1971_n_81 FE_PHN3657_n_81 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC1971_n_81 n_81 FE_PHN1971_n_81 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3714_n_80 n_80 FE_PHN3714_n_80 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2011_n_82 n_82 FE_PHN2011_n_82 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3747_n_82 FE_PHN2011_n_82 FE_PHN3747_n_82 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2107_n_83 n_83 FE_PHN2107_n_83 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3750_n_83 FE_PHN2107_n_83 FE_PHN3750_n_83 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2130_n_85 n_85 FE_PHN2130_n_85 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3697_n_85 FE_PHN2130_n_85 FE_PHN3697_n_85 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2516_Delay32_out1_2_ FE_PHN1619_Delay32_out1_2_ 
+ FE_PHN2516_Delay32_out1_2_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3725_Delay22_out1_21_ FE_PHN1746_Delay22_out1_21_ 
+ FE_PHN3725_Delay22_out1_21_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3735_Delay12_out1_25_ FE_PHN1888_Delay12_out1_25_ 
+ FE_PHN3735_Delay12_out1_25_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2478_n_198 FE_PHN1845_n_198 FE_PHN2478_n_198 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2046_n_178 n_178 FE_PHN3717_n_178 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3717_n_178 FE_PHN3717_n_178 FE_PHN2046_n_178 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2078_n_183 n_183 FE_PHN2078_n_183 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3675_n_183 FE_PHN2078_n_183 FE_PHN3675_n_183 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1927_n_184 FE_PHN858_n_184 FE_PHN3661_n_184 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3661_n_184 FE_PHN3661_n_184 FE_PHN1927_n_184 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1940_n_185 n_185 FE_PHN1940_n_185 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3670_n_185 FE_PHN1940_n_185 FE_PHN3670_n_185 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1943_n_186 n_186 FE_PHN3662_n_186 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3662_n_186 FE_PHN3662_n_186 FE_PHN1943_n_186 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1953_n_188 n_188 FE_PHN1953_n_188 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3658_n_188 FE_PHN1953_n_188 FE_PHN3658_n_188 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2002_n_196 n_196 FE_PHN3703_n_196 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3703_n_196 FE_PHN3703_n_196 FE_PHN2002_n_196 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2387_n_199 FE_PHN1851_n_199 FE_PHN2387_n_199 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3242_multa8_out1_33_ FE_PHN2938_multa8_out1_33_ 
+ FE_PHN3242_multa8_out1_33_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3593_n_217 n_217 FE_PHN3593_n_217 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3639_n_218 n_218 FE_PHN3639_n_218 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2487_Delay32_out1_18_ FE_PHN1740_Delay32_out1_18_ 
+ FE_PHN2487_Delay32_out1_18_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3624_Delay32_out1_17_ FE_PHN3624_Delay32_out1_17_ 
+ FE_PHN389_Delay32_out1_17_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3057_Delay21_out1_29_ FE_PHN2869_Delay21_out1_29_ 
+ FE_PHN3057_Delay21_out1_29_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3158_multa8_out1_32_ FE_PHN2900_multa8_out1_32_ 
+ FE_PHN3158_multa8_out1_32_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3652_n_219 n_219 FE_PHN3652_n_219 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2450_Delay32_out1_5_ FE_PHN1692_Delay32_out1_5_ 
+ FE_PHN2450_Delay32_out1_5_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2399_Delay32_out1_10_ FE_PHN2399_Delay32_out1_10_ Delay32_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2455_n_240 FE_PHN1933_n_240 FE_PHN2455_n_240 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3692_Delay12_out1_19_ FE_PHN1835_Delay12_out1_19_ 
+ FE_PHN3692_Delay12_out1_19_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2457_n_73 n_73 FE_PHN2457_n_73 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3297_n_19 FE_PHN3232_n_19 FE_PHN3297_n_19 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3232_n_19 n_19 FE_PHN3232_n_19 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3668_n_221 n_221 FE_PHN3668_n_221 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2024_n_226 n_226 FE_PHN2024_n_226 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3336_multa8_out1_22_ FE_PHN3336_multa8_out1_22_ 
+ FE_PHN2290_multa8_out1_22_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3153_multa8_out1_22_ FE_PHN3153_multa8_out1_22_ 
+ FE_PHN3336_multa8_out1_22_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2424_Delay32_out1_13_ FE_PHN1856_Delay32_out1_13_ 
+ FE_PHN2424_Delay32_out1_13_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2750_n_22 n_22 FE_PHN2750_n_22 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2751_multa8_out1_17_ FE_PHN2285_multa8_out1_17_ 
+ FE_PHN2751_multa8_out1_17_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2886_IIR_out1_0__34_ FE_PHN3323_FE_RN_ Out1<34> inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3804_Delay21_out1_18_ FE_PHN3754_Delay21_out1_18_ 
+ FE_PHN3804_Delay21_out1_18_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1702_Delay32_out1_4_ FE_PHN421_Delay32_out1_4_ 
+ FE_PHN1702_Delay32_out1_4_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2477_n_33 FE_PHN2477_n_33 n_33 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3606_n_69 FE_PHN3797_n_69 FE_PHN3606_n_69 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3325_FE_RN_3 FE_PHN3369_FE_RN_3 FE_PHN3325_FE_RN_3 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3369_FE_RN_3 FE_PHN3405_FE_RN_3 FE_PHN3369_FE_RN_3 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3110_Delay0_out1_10_ Delay0_out1<10> FE_PHN3110_Delay0_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3171_FE_RN_2 FE_RN_2 FE_PHN3171_FE_RN_2 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3199_sumin_out1_35_ sumin_out1<35> FE_PHN3199_sumin_out1_35_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3371_Delay0_out1_21_ Delay0_out1<21> FE_PHN3371_Delay0_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3372_Delay0_out1_13_ Delay0_out1<13> FE_PHN3372_Delay0_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3456_Delay0_out1_18_ Delay0_out1<18> FE_PHN3456_Delay0_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3403_FE_RN_3 FE_PHN3325_FE_RN_3 FE_PHN3403_FE_RN_3 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3433_FE_RN_3 FE_PHN3771_FE_RN_3 FE_PHN3433_FE_RN_3 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3269_FE_RN_3 FE_PHN3433_FE_RN_3 FE_PHN3269_FE_RN_3 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3203_IIR_out1_0__31_ FE_PHN3269_FE_RN_3 FE_RN_4 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC1619_Delay32_out1_2_ Delay32_out1<2> FE_PHN1619_Delay32_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3782_Delay0_out1_17_ FE_PHN3782_Delay0_out1_17_ Delay0_out1<17> 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3267_IIR_out1_0__31_ FE_RN_4 Out1<31> inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1845_n_198 n_198 FE_PHN1845_n_198 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1757_Delay32_out1_22_ Delay32_out1<22> FE_PHN1757_Delay32_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1851_n_199 n_199 FE_PHN1851_n_199 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2938_multa8_out1_33_ multa8_out1<33> FE_PHN2938_multa8_out1_33_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2966_n_84 FE_PHN3102_n_84 FE_PHN2966_n_84 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC1740_Delay32_out1_18_ Delay32_out1<18> FE_PHN1740_Delay32_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3155_n_106 n_106 FE_PHN3155_n_106 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2869_Delay21_out1_29_ FE_PHN3057_Delay21_out1_29_ Delay21_out1<29> 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2900_multa8_out1_32_ multa8_out1<32> FE_PHN2900_multa8_out1_32_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1692_Delay32_out1_5_ FE_PHN401_Delay32_out1_5_ 
+ FE_PHN1692_Delay32_out1_5_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1933_n_240 n_240 FE_PHN1933_n_240 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1876_n_73 FE_PHN2457_n_73 FE_PHN1876_n_73 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC1847_n_74 FE_PHN1847_n_74 n_74 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1856_Delay32_out1_13_ Delay32_out1<13> FE_PHN1856_Delay32_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1755_Delay32_out1_8_ Delay32_out1<8> FE_PHN1755_Delay32_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3323_FE_RN_ FE_PHN3368_FE_RN_ FE_PHN3323_FE_RN_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3097_IIR_out1_0__32_ FE_PHN3435_FE_RN_2 Out1<32> inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3326_FE_RN_2 FE_RN_2 FE_PHN3326_FE_RN_2 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3367_FE_RN_2 FE_PHN3326_FE_RN_2 FE_PHN3367_FE_RN_2 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3404_FE_RN_2 FE_PHN3367_FE_RN_2 FE_PHN3404_FE_RN_2 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3435_FE_RN_2 FE_PHN3404_FE_RN_2 FE_PHN3435_FE_RN_2 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3754_Delay21_out1_18_ Delay21_out1<18> FE_PHN3754_Delay21_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC1906_n_51 n_51 FE_PHN1906_n_51 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1907_n_54 n_54 FE_PHN1907_n_54 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1922_n_58 n_58 FE_PHN1922_n_58 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1864_n_33 n_33 FE_PHN1864_n_33 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2294_multa10_out1_20_ multa10_out1<20> FE_PHN2294_multa10_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1935_n_64 n_64 FE_PHN1935_n_64 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2779_Delay11_out1_0_ FE_PHN2779_Delay11_out1_0_ 
+ FE_PHN3775_Delay11_out1_0_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1973_n_70 n_70 FE_PHN1973_n_70 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1648_Delay32_out1_3_ Delay32_out1<3> FE_PHN1648_Delay32_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3139_n_88 n_88 FE_PHN3139_n_88 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2769_n_88 FE_PHN2878_n_88 FE_PHN2769_n_88 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC1837_Delay32_out1_1_ Delay32_out1<1> FE_PHN1837_Delay32_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1633_Delay32_out1_0_ Delay32_out1<0> FE_PHN1633_Delay32_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1638_n_161 n_161 FE_PHN1638_n_161 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2501_n_24 n_24 FE_PHN2501_n_24 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1867_suma6_out1_24_ suma6_out1<24> FE_PHN1867_suma6_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1770_n_72 n_72 FE_PHN1770_n_72 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1636_Delay32_out1_20_ Delay32_out1<20> FE_PHN1636_Delay32_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1902_n_187 n_187 FE_PHN1902_n_187 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1684_n_191 n_191 FE_PHN1684_n_191 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1663_n_192 n_192 FE_PHN1663_n_192 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1653_n_195 FE_PHN1002_n_195 FE_PHN1653_n_195 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2380_n_10 n_10 FE_PHN2380_n_10 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1760_n_200 n_200 FE_PHN1760_n_200 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1923_n_207 n_207 FE_PHN1923_n_207 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2000_n_236 n_236 FE_PHN2000_n_236 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1654_n_202 n_202 FE_PHN1654_n_202 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1643_n_211 n_211 FE_PHN1643_n_211 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1655_n_213 n_213 FE_PHN1655_n_213 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1537_Delay34_out1_3_ Delay34_out1<3> FE_PHN1537_Delay34_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1529_Delay34_out1_11_ Delay34_out1<11> FE_PHN1529_Delay34_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1520_Delay34_out1_9_ Delay34_out1<9> FE_PHN1520_Delay34_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1540_Delay34_out1_8_ Delay34_out1<8> FE_PHN1540_Delay34_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2690_multa8_out1_33_ FE_PHN3242_multa8_out1_33_ 
+ FE_PHN2690_multa8_out1_33_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2304_n_126 n_126 FE_PHN2304_n_126 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2756_n_220 FE_PHN2828_n_220 FE_PHN2756_n_220 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2777_n_66 FE_PHN2824_n_66 FE_PHN2777_n_66 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC2741_n_106 FE_PHN2835_n_106 FE_PHN2741_n_106 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2286_multa8_out1_27_ multa8_out1<27> FE_PHN2286_multa8_out1_27_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2755_n_222 FE_PHN2826_n_222 FE_PHN2755_n_222 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2757_n_223 FE_PHN2825_n_223 FE_PHN2757_n_223 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2689_multa8_out1_32_ FE_PHN3158_multa8_out1_32_ 
+ FE_PHN2689_multa8_out1_32_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1920_n_181 n_181 FE_PHN1920_n_181 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1895_n_237 n_237 FE_PHN1895_n_237 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1904_n_239 n_239 FE_PHN1904_n_239 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1987_n_241 n_241 FE_PHN1987_n_241 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2306_n_19 FE_PHN3297_n_19 FE_PHN2306_n_19 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC2770_n_224 FE_PHN2829_n_224 FE_PHN2770_n_224 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2772_n_227 FE_PHN2827_n_227 FE_PHN2772_n_227 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC1625_n_91 n_91 FE_PHN1625_n_91 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2288_multa8_out1_31_ multa8_out1<31> FE_PHN2288_multa8_out1_31_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2292_multa8_out1_29_ multa8_out1<29> FE_PHN2292_multa8_out1_29_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2290_multa8_out1_22_ multa8_out1<22> FE_PHN3153_multa8_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1532_Delay34_out1_25_ Delay34_out1<25> FE_PHN1532_Delay34_out1_25_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2095_n_216 n_216 FE_PHN2095_n_216 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC3645_n_215 n_215 FE_PHN3645_n_215 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2300_n_22 FE_PHN2750_n_22 FE_PHN2300_n_22 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC1644_Delay32_out1_9_ Delay32_out1<9> FE_PHN1644_Delay32_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2285_multa8_out1_17_ multa8_out1<17> FE_PHN2285_multa8_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1528_Delay34_out1_16_ Delay34_out1<16> FE_PHN1528_Delay34_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1538_Delay34_out1_17_ Delay34_out1<17> FE_PHN1538_Delay34_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1549_Delay34_out1_18_ Delay34_out1<18> FE_PHN1549_Delay34_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1573_Delay34_out1_21_ Delay34_out1<21> FE_PHN1573_Delay34_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1548_Delay34_out1_19_ Delay34_out1<19> FE_PHN1548_Delay34_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1557_Delay34_out1_20_ Delay34_out1<20> FE_PHN1557_Delay34_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1544_Delay34_out1_5_ Delay34_out1<5> FE_PHN1544_Delay34_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1555_Delay34_out1_7_ Delay34_out1<7> FE_PHN1555_Delay34_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1545_Delay34_out1_15_ Delay34_out1<15> FE_PHN1545_Delay34_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1531_Delay34_out1_13_ Delay34_out1<13> FE_PHN1531_Delay34_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1546_Delay34_out1_14_ Delay34_out1<14> FE_PHN1546_Delay34_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1862_Delay32_out1_11_ Delay32_out1<11> FE_PHN1862_Delay32_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1990_Delay32_out1_23_ Delay32_out1<23> FE_PHN1990_Delay32_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1515_multa10_out1_24_ multa10_out1<24> FE_PHN1515_multa10_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2881_Delay33_out1_26_ Delay33_out1<26> FE_PHN2881_Delay33_out1_26_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2266_n_35 n_35 FE_PHN2266_n_35 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2218_suma6_out1_19_ suma6_out1<19> FE_PHN2218_suma6_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2256_n_34 n_34 FE_PHN2256_n_34 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2217_suma6_out1_21_ suma6_out1<21> FE_PHN2217_suma6_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2766_Delay11_out1_1_ Delay11_out1<1> FE_PHN2766_Delay11_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2878_n_88 FE_PHN2995_n_88 FE_PHN2878_n_88 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2369_n_90 FE_PHN2599_n_90 FE_PHN2369_n_90 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2322_n_86 FE_PHN2632_n_86 FE_PHN2322_n_86 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2320_n_228 FE_PHN2622_n_228 FE_PHN2320_n_228 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2245_multa10_out1_22_ multa10_out1<22> FE_PHN2245_multa10_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2250_multa8_out1_23_ multa8_out1<23> FE_PHN2250_multa8_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2279_multa8_out1_24_ multa8_out1<24> FE_PHN2279_multa8_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2297_n_109 FE_PHN2671_n_109 FE_PHN2297_n_109 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2327_n_229 FE_PHN2614_n_229 FE_PHN2327_n_229 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2345_n_231 FE_PHN2626_n_231 FE_PHN2345_n_231 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2363_n_230 FE_PHN2627_n_230 FE_PHN2363_n_230 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2262_multa8_out1_20_ multa8_out1<20> FE_PHN2262_multa8_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2272_multa8_out1_15_ multa8_out1<15> FE_PHN2272_multa8_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2280_multa8_out1_16_ multa8_out1<16> FE_PHN2280_multa8_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2282_multa8_out1_19_ multa8_out1<19> FE_PHN2282_multa8_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2281_multa8_out1_18_ multa8_out1<18> FE_PHN2281_multa8_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2252_multa10_out1_21_ multa10_out1<21> FE_PHN2252_multa10_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2562_Delay33_out1_26_ FE_PHN2881_Delay33_out1_26_ 
+ FE_PHN2562_Delay33_out1_26_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC593_suma6_out1_14_ suma6_out1<14> FE_PHN593_suma6_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC581_suma6_out1_13_ suma6_out1<13> FE_PHN581_suma6_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1192_n_11 n_11 FE_PHN1192_n_11 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC421_Delay32_out1_4_ FE_PHN2456_Delay32_out1_4_ Delay32_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC585_suma6_out1_6_ suma6_out1<6> FE_PHN585_suma6_out1_6_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC583_suma6_out1_7_ suma6_out1<7> FE_PHN583_suma6_out1_7_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC662_multa10_out1_18_ multa10_out1<18> FE_PHN662_multa10_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC675_multa10_out1_2_ multa10_out1<2> FE_PHN675_multa10_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC832_n_51 FE_PHN1906_n_51 FE_PHN832_n_51 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC823_n_54 FE_PHN1907_n_54 FE_PHN823_n_54 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC691_multa10_out1_6_ multa10_out1<6> FE_PHN691_multa10_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC576_suma6_out1_8_ suma6_out1<8> FE_PHN576_suma6_out1_8_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC881_n_56 FE_PHN2122_n_56 FE_PHN881_n_56 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC804_n_58 FE_PHN1922_n_58 FE_PHN804_n_58 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC784_n_62 FE_PHN2106_n_62 FE_PHN784_n_62 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1007_n_64 FE_PHN1935_n_64 FE_PHN1007_n_64 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC579_suma6_out1_3_ suma6_out1<3> FE_PHN579_suma6_out1_3_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC577_suma6_out1_2_ suma6_out1<2> FE_PHN577_suma6_out1_2_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC578_suma6_out1_1_ suma6_out1<1> FE_PHN578_suma6_out1_1_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC658_multa10_out1_0_ multa10_out1<0> FE_PHN658_multa10_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC559_suma6_out1_0_ suma6_out1<0> FE_PHN559_suma6_out1_0_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC965_n_69 FE_PHN3606_n_69 FE_PHN965_n_69 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC975_n_70 FE_PHN1973_n_70 FE_PHN975_n_70 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC780_n_71 FE_PHN3625_n_71 FE_PHN780_n_71 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC580_suma6_out1_9_ suma6_out1<9> FE_PHN580_suma6_out1_9_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC455_Delay32_out1_3_ FE_PHN1648_Delay32_out1_3_ 
+ FE_PHN455_Delay32_out1_3_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1195_n_113 n_113 FE_PHN1195_n_113 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2599_n_90 n_90 FE_PHN2599_n_90 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC912_n_81 FE_PHN3657_n_81 FE_PHN912_n_81 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC991_n_80 FE_PHN3714_n_80 FE_PHN991_n_80 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC928_n_82 FE_PHN3747_n_82 FE_PHN928_n_82 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC649_multa8_out1_7_ multa8_out1<7> FE_PHN649_multa8_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1032_n_83 FE_PHN3750_n_83 FE_PHN1032_n_83 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC1079_n_85 FE_PHN3697_n_85 FE_PHN1079_n_85 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC437_Delay32_out1_2_ FE_PHN2516_Delay32_out1_2_ 
+ FE_PHN437_Delay32_out1_2_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC485_Delay32_out1_1_ FE_PHN1837_Delay32_out1_1_ 
+ FE_PHN485_Delay32_out1_1_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC466_Delay32_out1_0_ FE_PHN1633_Delay32_out1_0_ 
+ FE_PHN466_Delay32_out1_0_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC682_multa8_out1_10_ multa8_out1<10> FE_PHN682_multa8_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC370_Delay22_out1_21_ FE_PHN3725_Delay22_out1_21_ 
+ FE_PHN370_Delay22_out1_21_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2632_n_86 n_86 FE_PHN2632_n_86 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2622_n_228 n_228 FE_PHN2622_n_228 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1188_n_96 n_96 FE_PHN1188_n_96 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1187_n_98 n_98 FE_PHN1187_n_98 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1186_n_99 n_99 FE_PHN1186_n_99 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1174_n_116 n_116 FE_PHN1174_n_116 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1152_n_119 n_119 FE_PHN1152_n_119 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1150_n_122 n_122 FE_PHN1150_n_122 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1153_n_177 n_177 FE_PHN1153_n_177 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1148_n_123 n_123 FE_PHN1148_n_123 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1160_n_124 n_124 FE_PHN1160_n_124 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC474_Delay32_out1_24_ FE_PHN2108_Delay32_out1_24_ 
+ FE_PHN474_Delay32_out1_24_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC443_Delay12_out1_25_ FE_PHN3735_Delay12_out1_25_ Delay12_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1183_n_144 n_144 FE_PHN1183_n_144 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1185_n_151 n_151 FE_PHN1185_n_151 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC987_n_198 FE_PHN2478_n_198 FE_PHN987_n_198 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1189_n_173 n_173 FE_PHN1189_n_173 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC966_n_178 FE_PHN2046_n_178 FE_PHN966_n_178 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC434_Delay32_out1_22_ FE_PHN1757_Delay32_out1_22_ 
+ FE_PHN434_Delay32_out1_22_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC382_Delay32_out1_21_ Delay32_out1<21> FE_PHN382_Delay32_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC403_Delay32_out1_20_ FE_PHN1636_Delay32_out1_20_ 
+ FE_PHN403_Delay32_out1_20_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC515_FIR_out_0__8_ In1<8> FE_PHN515_FIR_out_0__8_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1170_n_135 FE_PHN1170_n_135 n_135 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1122_n_183 FE_PHN3675_n_183 FE_PHN1122_n_183 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC858_n_184 FE_PHN1927_n_184 n_184 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC605_suma6_out1_18_ suma6_out1<18> FE_PHN605_suma6_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC609_suma6_out1_17_ suma6_out1<17> FE_PHN609_suma6_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC599_suma6_out1_16_ suma6_out1<16> FE_PHN599_suma6_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC809_n_185 FE_PHN3670_n_185 FE_PHN809_n_185 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC776_n_186 FE_PHN1943_n_186 FE_PHN776_n_186 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC595_suma6_out1_15_ suma6_out1<15> FE_PHN595_suma6_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC794_n_187 FE_PHN1902_n_187 FE_PHN794_n_187 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1008_n_188 FE_PHN3658_n_188 FE_PHN1008_n_188 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1006_n_191 FE_PHN1684_n_191 FE_PHN1006_n_191 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC905_n_192 FE_PHN1663_n_192 FE_PHN905_n_192 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1002_n_195 FE_PHN1653_n_195 n_195 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1070_n_196 FE_PHN2002_n_196 FE_PHN1070_n_196 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC949_n_199 FE_PHN2387_n_199 FE_PHN949_n_199 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1004_n_200 FE_PHN1760_n_200 FE_PHN1004_n_200 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC641_multa12_out1_22_ multa12_out1<22> FE_PHN641_multa12_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC697_multa10_out1_10_ multa10_out1<10> FE_PHN697_multa10_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC648_multa10_out1_12_ multa10_out1<12> FE_PHN648_multa10_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC873_n_207 FE_PHN1923_n_207 FE_PHN873_n_207 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC969_n_236 FE_PHN2000_n_236 FE_PHN969_n_236 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC584_suma6_out1_12_ suma6_out1<12> FE_PHN584_suma6_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC594_suma6_out1_11_ suma6_out1<11> FE_PHN594_suma6_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1024_n_202 FE_PHN1654_n_202 FE_PHN1024_n_202 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC961_n_211 FE_PHN1643_n_211 FE_PHN961_n_211 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1086_n_213 FE_PHN1655_n_213 FE_PHN1086_n_213 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC632_multa12_out1_9_ multa12_out1<9> FE_PHN632_multa12_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC623_multa12_out1_2_ multa12_out1<2> FE_PHN623_multa12_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC900_n_194 n_194 FE_PHN900_n_194 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC635_multa12_out1_13_ multa12_out1<13> FE_PHN635_multa12_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC630_multa12_out1_12_ multa12_out1<12> FE_PHN630_multa12_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC624_multa12_out1_11_ multa12_out1<11> FE_PHN624_multa12_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC997_n_214 n_214 FE_PHN997_n_214 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC639_multa12_out1_10_ multa12_out1<10> FE_PHN639_multa12_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC463_Delay34_out1_9_ FE_PHN1520_Delay34_out1_9_ 
+ FE_PHN463_Delay34_out1_9_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1027_n_189 n_189 FE_PHN1027_n_189 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC901_n_217 FE_PHN3593_n_217 FE_PHN901_n_217 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC887_n_218 FE_PHN3639_n_218 FE_PHN887_n_218 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC2828_n_220 n_220 FE_PHN2828_n_220 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC3113_n_84 FE_PHN3113_n_84 FE_PHN3102_n_84 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC2824_n_66 n_66 FE_PHN2824_n_66 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC430_Delay32_out1_18_ FE_PHN2487_Delay32_out1_18_ 
+ FE_PHN430_Delay32_out1_18_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC389_Delay32_out1_17_ FE_PHN1748_Delay32_out1_17_ 
+ FE_PHN3624_Delay32_out1_17_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2826_n_222 n_222 FE_PHN2826_n_222 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2825_n_223 n_223 FE_PHN2825_n_223 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC973_n_219 FE_PHN3652_n_219 FE_PHN973_n_219 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC575_suma6_out1_10_ suma6_out1<10> FE_PHN575_suma6_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC606_suma6_out1_5_ suma6_out1<5> FE_PHN606_suma6_out1_5_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC401_Delay32_out1_5_ FE_PHN2450_Delay32_out1_5_ Delay32_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC845_n_181 FE_PHN1920_n_181 FE_PHN845_n_181 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC825_n_237 FE_PHN1895_n_237 FE_PHN825_n_237 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC683_multa10_out1_11_ multa10_out1<11> FE_PHN683_multa10_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC816_n_239 FE_PHN1904_n_239 FE_PHN816_n_239 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC689_multa10_out1_7_ multa10_out1<7> FE_PHN689_multa10_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC828_n_240 FE_PHN2455_n_240 FE_PHN828_n_240 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC690_multa10_out1_1_ multa10_out1<1> FE_PHN690_multa10_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC895_n_241 FE_PHN1987_n_241 FE_PHN895_n_241 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC687_multa10_out1_5_ multa10_out1<5> FE_PHN687_multa10_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC680_multa10_out1_19_ multa10_out1<19> FE_PHN680_multa10_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC448_Delay12_out1_19_ FE_PHN3692_Delay12_out1_19_ 
+ FE_PHN448_Delay12_out1_19_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC673_multa10_out1_9_ multa10_out1<9> FE_PHN673_multa10_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC699_multa10_out1_8_ multa10_out1<8> FE_PHN699_multa10_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC367_Delay32_out1_15_ Delay32_out1<15> FE_PHN367_Delay32_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC397_Delay32_out1_14_ Delay32_out1<14> FE_PHN397_Delay32_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC951_n_221 FE_PHN3668_n_221 FE_PHN951_n_221 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC2829_n_224 n_224 FE_PHN2829_n_224 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2827_n_227 n_227 FE_PHN2827_n_227 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC385_Delay22_out1_25_ Delay22_out1<25> FE_PHN385_Delay22_out1_25_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2614_n_229 n_229 FE_PHN2614_n_229 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2626_n_231 n_231 FE_PHN2626_n_231 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2627_n_230 n_230 FE_PHN2627_n_230 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC450_Delay22_out1_13_ Delay22_out1<13> FE_PHN450_Delay22_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC644_multa12_out1_24_ multa12_out1<24> FE_PHN644_multa12_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC415_Delay34_out1_25_ FE_PHN1532_Delay34_out1_25_ 
+ FE_PHN415_Delay34_out1_25_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC444_Delay32_out1_10_ Delay32_out1<10> FE_PHN444_Delay32_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC426_Delay32_out1_13_ FE_PHN2424_Delay32_out1_13_ 
+ FE_PHN426_Delay32_out1_13_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC663_multa8_out1_3_ multa8_out1<3> FE_PHN663_multa8_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC652_multa8_out1_5_ multa8_out1<5> FE_PHN652_multa8_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC666_multa8_out1_4_ multa8_out1<4> FE_PHN666_multa8_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC656_multa8_out1_6_ multa8_out1<6> FE_PHN656_multa8_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC944_n_216 FE_PHN2095_n_216 FE_PHN944_n_216 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1041_n_215 FE_PHN3645_n_215 FE_PHN1041_n_215 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC672_multa8_out1_14_ multa8_out1<14> FE_PHN672_multa8_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC686_multa8_out1_12_ multa8_out1<12> FE_PHN686_multa8_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC451_Delay32_out1_7_ FE_PHN1883_Delay32_out1_7_ 
+ FE_PHN451_Delay32_out1_7_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC379_Delay32_out1_9_ FE_PHN1644_Delay32_out1_9_ 
+ FE_PHN379_Delay32_out1_9_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC398_Delay32_out1_8_ FE_PHN1755_Delay32_out1_8_ 
+ FE_PHN398_Delay32_out1_8_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1073_n_208 n_208 FE_PHN1073_n_208 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC633_multa12_out1_17_ multa12_out1<17> FE_PHN633_multa12_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC628_multa12_out1_16_ multa12_out1<16> FE_PHN628_multa12_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC981_n_206 n_206 FE_PHN981_n_206 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1022_n_205 n_205 FE_PHN1022_n_205 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC621_multa12_out1_19_ multa12_out1<19> FE_PHN621_multa12_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC622_multa12_out1_20_ multa12_out1<20> FE_PHN622_multa12_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1029_n_201 n_201 FE_PHN1029_n_201 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC907_n_204 n_204 FE_PHN907_n_204 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1057_n_203 n_203 FE_PHN1057_n_203 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC625_multa12_out1_4_ multa12_out1<4> FE_PHN625_multa12_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC629_multa12_out1_5_ multa12_out1<5> FE_PHN629_multa12_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC637_multa12_out1_3_ multa12_out1<3> FE_PHN637_multa12_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1056_n_193 n_193 FE_PHN1056_n_193 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC626_multa12_out1_7_ multa12_out1<7> FE_PHN626_multa12_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC627_multa12_out1_8_ multa12_out1<8> FE_PHN627_multa12_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC634_multa12_out1_6_ multa12_out1<6> FE_PHN634_multa12_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1091_n_190 n_190 FE_PHN1091_n_190 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC631_multa12_out1_14_ multa12_out1<14> FE_PHN631_multa12_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC636_multa12_out1_15_ multa12_out1<15> FE_PHN636_multa12_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1028_n_209 n_209 FE_PHN1028_n_209 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC963_n_212 n_212 FE_PHN963_n_212 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1030_n_210 n_210 FE_PHN1030_n_210 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC461_Delay32_out1_12_ FE_PHN1898_Delay32_out1_12_ 
+ FE_PHN461_Delay32_out1_12_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC468_Delay32_out1_11_ FE_PHN1862_Delay32_out1_11_ 
+ FE_PHN468_Delay32_out1_11_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC441_Delay32_out1_23_ FE_PHN1990_Delay32_out1_23_ 
+ FE_PHN441_Delay32_out1_23_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC516_FIR_out_0__12_ In1<12> FE_PHN516_FIR_out_0__12_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC511_FIR_out_0__9_ In1<9> FE_PHN511_FIR_out_0__9_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC519_FIR_out_0__7_ In1<7> FE_PHN519_FIR_out_0__7_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC526_FIR_out_0__5_ In1<5> FE_PHN526_FIR_out_0__5_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC700_multa10_out1_15_ multa10_out1<15> FE_PHN700_multa10_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC704_multa10_out1_14_ multa10_out1<14> FE_PHN704_multa10_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC671_multa10_out1_13_ multa10_out1<13> FE_PHN671_multa10_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC695_multa10_out1_17_ multa10_out1<17> FE_PHN695_multa10_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC701_multa10_out1_16_ multa10_out1<16> FE_PHN701_multa10_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1171_n_118 n_118 FE_PHN1171_n_118 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1172_n_160 n_160 FE_PHN1172_n_160 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1155_n_147 n_147 FE_PHN1155_n_147 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1149_n_145 n_145 FE_PHN1149_n_145 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XDelay22_out1_reg[9] clk_div_3__L5_N176 n_12 Delay22_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[11] clk_div_3__L5_N176 n_23 Delay22_out1<11> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[4] clk_div_3__L5_N174 n_52 Delay31_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[12] clk_div_3__L5_N174 FE_PHN1501_n_235 Delay21_out1<12> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[14] clk_div_3__L5_N53 n_6 Delay32_out1<14> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[13] clk_div_3__L5_N53 n_43 Delay32_out1<13> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[4] clk_div_3__L5_N11 FE_PHN1192_n_11 Delay12_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[4] clk_div_3__L5_N13 n_30 FE_PHN421_Delay32_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[20] clk_div_3__L5_N7 FE_PHN1421_n_35 Delay32_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[6] clk_div_3__L5_N11 n_41 Delay32_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[7] clk_div_3__L5_N11 n_37 Delay32_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[19] clk_div_3__L5_N7 n_36 Delay32_out1<19> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[18] clk_div_3__L5_N7 n_28 Delay12_out1<18> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[2] clk_div_3__L5_N13 n_7 Delay12_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[5] clk_div_3__L5_N172 n_46 Delay31_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[6] clk_div_3__L5_N172 FE_PHN1505_n_49 Delay31_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[4] clk_div_3__L5_N13 FE_PHN832_n_51 Delay11_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[6] clk_div_3__L5_N58 FE_PHN823_n_54 Delay11_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[6] clk_div_3__L5_N58 n_0 Delay12_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[8] clk_div_3__L5_N58 n_42 Delay32_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[25] clk_div_3__L5_N47 FE_PHN881_n_56 Delay31_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[2] clk_div_3__L5_N13 FE_PHN804_n_58 Delay11_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[22] clk_div_3__L5_N45 FE_PHN1402_n_60 Delay11_out1<22> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[25] clk_div_3__L5_N45 FE_PHN1864_n_33 Delay32_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[20] clk_div_3__L5_N2 FE_PHN784_n_62 Delay11_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[22] clk_div_3__L5_N2 FE_PHN2256_n_34 Delay32_out1<22> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[20] clk_div_3__L5_N2 FE_PHN1414_n_8 Delay12_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[21] clk_div_3__L5_N2 n_3 Delay32_out1<21> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[0] clk_div_3__L5_N15 FE_PHN1007_n_64 
+ FE_PHN2779_Delay11_out1_0_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[3] clk_div_3__L5_N15 n_31 Delay32_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[2] clk_div_3__L5_N15 n_32 Delay32_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[1] clk_div_3__L5_N15 n_26 Delay32_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[0] clk_div_3__L5_N15 n_4 Delay12_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[0] clk_div_3__L5_N15 n_9 Delay32_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[18] clk_div_3__L5_N7 FE_PHN965_n_69 Delay11_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[10] clk_div_3__L5_N53 FE_PHN975_n_70 Delay11_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[16] clk_div_3__L5_N162 FE_PHN780_n_71 Delay31_out1<16> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[9] clk_div_3__L5_N56 n_27 Delay32_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[3] clk_div_3__L5_N176 n_53 Delay31_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[3] clk_div_3__L5_N11 FE_PHN1195_n_113 Delay12_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[19] clk_div_3__L5_N164 FE_PHN2769_n_88 Delay21_out1<19> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[11] clk_div_3__L5_N176 FE_PHN1499_n_89 Delay21_out1<11> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[15] clk_div_3__L5_N171 FE_PHN2369_n_90 Delay21_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[10] clk_div_3__L5_N176 FE_PHN1500_n_232 Delay21_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[7] clk_div_3__L5_N120 FE_PHN912_n_81 Delay21_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[9] clk_div_3__L5_N118 FE_PHN991_n_80 Delay21_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[5] clk_div_3__L5_N121 FE_PHN928_n_82 Delay21_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[7] clk_div_3__L5_N121 n_14 Delay22_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[4] clk_div_3__L5_N121 FE_PHN1032_n_83 Delay21_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[3] clk_div_3__L5_N121 FE_PHN1079_n_85 Delay21_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[2] clk_div_3__L5_N118 n_55 Delay31_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[1] clk_div_3__L5_N118 n_65 Delay31_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[0] clk_div_3__L5_N118 n_78 Delay31_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[10] clk_div_3__L5_N118 n_141 Delay22_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[21] clk_div_3__L5_N161 n_87 Delay21_out1<21> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[23] clk_div_3__L5_N160 FE_PHN2322_n_86 Delay21_out1<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[22] clk_div_3__L5_N160 FE_PHN2320_n_228 Delay21_out1<22> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[25] clk_div_3__L5_N3 FE_PHN1188_n_96 Delay34_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[23] clk_div_3__L5_N3 FE_PHN1187_n_98 Delay34_out1<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[1] clk_div_3__L5_N17 FE_PHN1186_n_99 Delay34_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[4] clk_div_3__L5_N56 FE_PHN1174_n_116 Delay0_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[3] clk_div_3__L5_N56 n_101 Delay0_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[17] clk_div_3__L5_N42 FE_PHN1152_n_119 
+ FE_PHN3782_Delay0_out1_17_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[15] clk_div_3__L5_N40 FE_PHN1150_n_122 Delay0_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[16] clk_div_3__L5_N40 FE_PHN1153_n_177 Delay0_out1<16> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[14] clk_div_3__L5_N45 FE_PHN1148_n_123 Delay0_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[13] clk_div_3__L5_N45 FE_PHN1160_n_124 Delay0_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[11] clk_div_3__L5_N47 n_130 Delay0_out1<11> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[24] clk_div_3__L5_N47 n_57 Delay31_out1<24> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[6] clk_div_3__L5_N7 n_112 Delay0_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[8] clk_div_3__L5_N121 n_115 Delay22_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[25] clk FE_PHN1205_n_161 FE_PHN443_Delay12_out1_25_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[22] clk n_1 Delay12_out1<22> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
XDelay32_out1_reg[24] clk FE_PHN1201_n_24 Delay32_out1<24> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[18] clk_div_3__L5_N50 FE_PHN1183_n_144 Delay34_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[26] clk_div_3__L5_N3 FE_PHN1185_n_151 Delay34_out1<26> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[24] clk_div_3__L5_N3 FE_PHN987_n_198 Delay33_out1<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[21] clk_div_3__L5_N8 FE_PHN1189_n_173 Delay34_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[24] clk_div_3__L5_N45 FE_PHN966_n_178 Delay11_out1<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[23] clk_div_3__L5_N45 FE_PHN1399_n_179 Delay11_out1<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[21] clk_div_3__L5_N4 FE_PHN1403_n_180 Delay11_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[22] clk_div_3__L5_N4 n_61 Delay31_out1<22> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[21] clk_div_3__L5_N4 FE_PHN1770_n_72 Delay31_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[20] clk_div_3__L5_N4 n_63 Delay31_out1<20> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[8] clk_div_3__L5_N4 n_120 Delay0_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[10] clk n_135 Delay0_out1<10> inh_ground_gnd inh_power_vdd5 / 
+ DFRQ_5VX1
XDelay11_out1_reg[17] clk_div_3__L5_N7 FE_PHN1122_n_183 Delay11_out1<17> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[16] clk_div_3__L5_N49 n_184 Delay11_out1<16> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[18] clk_div_3__L5_N49 n_29 Delay32_out1<18> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[17] clk_div_3__L5_N49 n_38 Delay32_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[16] clk_div_3__L5_N49 n_39 Delay32_out1<16> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[15] clk_div_3__L5_N49 FE_PHN809_n_185 Delay11_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[14] clk_div_3__L5_N51 FE_PHN776_n_186 Delay11_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[15] clk_div_3__L5_N51 n_40 Delay32_out1<15> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[13] clk_div_3__L5_N51 FE_PHN794_n_187 Delay11_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[11] clk_div_3__L5_N53 FE_PHN1008_n_188 Delay11_out1<11> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[6] clk_div_3__L5_N14 FE_PHN1006_n_191 Delay33_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[4] clk_div_3__L5_N16 FE_PHN905_n_192 Delay33_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[2] clk_div_3__L5_N17 n_195 Delay33_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[26] clk_div_3__L5_N48 FE_PHN1070_n_196 Delay33_out1<26> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[23] clk_div_3__L5_N48 FE_PHN2380_n_10 Delay32_out1<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[23] clk_div_3__L5_N8 FE_PHN949_n_199 Delay33_out1<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[22] clk_div_3__L5_N8 FE_PHN1004_n_200 Delay33_out1<22> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[22] clk_div_3__L5_N8 n_152 Delay34_out1<22> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[25] clk_div_3__L5_N45 n_238 Delay11_out1<25> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[0] clk_div_3__L5_N11 n_142 Delay0_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[2] clk_div_3__L5_N56 n_175 Delay0_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[1] clk_div_3__L5_N58 n_176 Delay0_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[10] clk_div_3__L5_N55 n_2 Delay12_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[12] clk_div_3__L5_N53 n_170 Delay12_out1<12> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[9] clk_div_3__L5_N55 FE_PHN969_n_236 Delay11_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[12] clk_div_3__L5_N53 FE_PHN873_n_207 Delay11_out1<12> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[12] clk_div_3__L5_N55 n_44 Delay32_out1<12> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[11] clk_div_3__L5_N55 n_45 Delay32_out1<11> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[1] clk_div_3__L5_N17 FE_PHN1024_n_202 Delay33_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[10] clk_div_3__L5_N12 FE_PHN961_n_211 Delay33_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[12] clk_div_3__L5_N57 FE_PHN1086_n_213 Delay33_out1<12> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[9] clk_div_3__L5_N12 n_174 Delay34_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[2] clk_div_3__L5_N17 n_149 Delay34_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[3] clk_div_3__L5_N17 FE_PHN900_n_194 Delay33_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[13] clk_div_3__L5_N57 n_103 Delay34_out1<13> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[12] clk_div_3__L5_N57 n_104 Delay34_out1<12> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[11] clk_div_3__L5_N57 n_121 Delay34_out1<11> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[11] clk_div_3__L5_N57 FE_PHN997_n_214 Delay33_out1<11> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[10] clk_div_3__L5_N12 n_105 Delay34_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[9] clk_div_3__L5_N12 n_225 Delay33_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[8] clk_div_3__L5_N12 FE_PHN1027_n_189 Delay33_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[33] clk_div_3__L5_N147 n_127 Delay22_out1<33> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[34] clk_div_3__L5_N146 FE_PHN1413_n_126 Delay22_out1<34> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[34] clk_div_3__L5_N146 FE_PHN901_n_217 Delay21_out1<34> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[33] clk_div_3__L5_N146 FE_PHN887_n_218 Delay21_out1<33> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[31] clk_div_3__L5_N152 FE_PHN2756_n_220 Delay21_out1<31> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[27] clk_div_3__L5_N152 FE_PHN2966_n_84 Delay21_out1<27> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[19] clk_div_3__L5_N158 FE_PHN2777_n_66 Delay31_out1<19> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[23] clk_div_3__L5_N158 n_18 Delay22_out1<23> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[18] clk_div_3__L5_N158 n_67 Delay31_out1<18> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[17] clk_div_3__L5_N158 n_68 Delay31_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[24] clk_div_3__L5_N158 n_134 Delay22_out1<24> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[30] clk_div_3__L5_N152 FE_PHN2741_n_106 Delay22_out1<30> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[28] clk_div_3__L5_N154 FE_PHN2297_n_109 Delay22_out1<28> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[27] clk_div_3__L5_N154 n_17 Delay22_out1<27> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[29] clk_div_3__L5_N152 FE_PHN2755_n_222 
+ FE_PHN2869_Delay21_out1_29_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[28] clk_div_3__L5_N152 FE_PHN2757_n_223 Delay21_out1<28> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[32] clk_div_3__L5_N146 n_133 Delay22_out1<32> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[32] clk_div_3__L5_N146 FE_PHN973_n_219 Delay21_out1<32> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[5] clk_div_3__L5_N11 n_25 FE_PHN401_Delay32_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[10] clk_div_3__L5_N56 n_5 FE_PHN2070_Delay32_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[1] clk_div_3__L5_N13 FE_PHN845_n_181 Delay11_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[8] clk_div_3__L5_N55 FE_PHN825_n_237 Delay11_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[11] clk_div_3__L5_N55 n_171 Delay12_out1<11> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[7] clk_div_3__L5_N58 FE_PHN816_n_239 Delay11_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[7] clk_div_3__L5_N58 n_117 Delay12_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[3] clk_div_3__L5_N13 FE_PHN828_n_240 Delay11_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[1] clk_div_3__L5_N13 n_164 Delay12_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[5] clk_div_3__L5_N11 FE_PHN895_n_241 Delay11_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[5] clk_div_3__L5_N11 n_156 Delay12_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[19] clk_div_3__L5_N7 n_182 Delay11_out1<19> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[19] clk_div_3__L5_N7 n_165 Delay12_out1<19> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[9] clk_div_3__L5_N56 n_159 Delay12_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[8] clk_div_3__L5_N56 n_157 Delay12_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[15] clk_div_3__L5_N162 FE_PHN1876_n_73 Delay31_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[21] clk_div_3__L5_N162 FE_PHN2306_n_19 Delay22_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[14] clk_div_3__L5_N162 n_74 Delay31_out1<14> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[30] clk_div_3__L5_N152 FE_PHN951_n_221 Delay21_out1<30> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[26] clk_div_3__L5_N154 FE_PHN2770_n_224 Delay21_out1<26> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[24] clk_div_3__L5_N157 FE_PHN2772_n_227 Delay21_out1<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[25] clk_div_3__L5_N157 FE_PHN2024_n_226 Delay21_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[20] clk_div_3__L5_N164 FE_PHN2327_n_229 Delay21_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[18] clk_div_3__L5_N164 FE_PHN2345_n_231 Delay21_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[17] clk_div_3__L5_N168 FE_PHN2363_n_230 Delay21_out1<17> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[16] clk_div_3__L5_N168 FE_PHN1502_n_233 Delay21_out1<16> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[14] clk_div_3__L5_N172 FE_PHN1509_n_234 Delay21_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[13] clk_div_3__L5_N172 FE_PHN1625_n_91 Delay21_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[31] clk_div_3__L5_N152 n_110 Delay22_out1<31> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[29] clk_div_3__L5_N152 n_129 Delay22_out1<29> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[26] clk_div_3__L5_N154 n_131 Delay22_out1<26> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[25] clk_div_3__L5_N154 n_132 Delay22_out1<25> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[22] clk_div_3__L5_N162 n_95 Delay22_out1<22> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[20] clk_div_3__L5_N162 n_136 Delay22_out1<20> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[24] clk_div_3__L5_N3 n_97 Delay34_out1<24> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[25] clk_div_3__L5_N3 n_197 Delay33_out1<25> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[10] clk_div_3__L5_N167 n_79 Delay31_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[13] clk_div_3__L5_N165 n_75 Delay31_out1<13> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[3] clk_div_3__L5_N18 n_13 Delay22_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[5] clk_div_3__L5_N18 n_15 Delay22_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[4] clk_div_3__L5_N18 n_16 Delay22_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[6] clk_div_3__L5_N18 n_125 Delay22_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[8] clk_div_3__L5_N121 FE_PHN1041_n_215 Delay21_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[6] clk_div_3__L5_N121 FE_PHN944_n_216 Delay21_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[14] clk_div_3__L5_N10 n_139 Delay22_out1<14> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[15] clk_div_3__L5_N10 n_21 Delay22_out1<15> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[13] clk_div_3__L5_N10 FE_PHN2300_n_22 Delay22_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[12] clk_div_3__L5_N10 n_140 Delay22_out1<12> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[7] clk_div_3__L5_N10 n_50 Delay31_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[9] clk_div_3__L5_N167 n_47 Delay31_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[8] clk_div_3__L5_N167 n_48 Delay31_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[17] clk_div_3__L5_N167 n_138 Delay22_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[16] clk_div_3__L5_N167 n_92 Delay22_out1<16> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[16] clk_div_3__L5_N52 FE_PHN1073_n_208 Delay33_out1<16> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[17] clk_div_3__L5_N52 n_146 Delay34_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[16] clk_div_3__L5_N52 n_100 Delay34_out1<16> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[17] clk_div_3__L5_N52 FE_PHN981_n_206 Delay33_out1<17> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[18] clk_div_3__L5_N52 FE_PHN1022_n_205 Delay33_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[19] clk_div_3__L5_N50 n_148 Delay34_out1<19> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[20] clk_div_3__L5_N50 n_150 Delay34_out1<20> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[21] clk_div_3__L5_N50 FE_PHN1029_n_201 Delay33_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[19] clk_div_3__L5_N50 FE_PHN907_n_204 Delay33_out1<19> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[20] clk_div_3__L5_N50 FE_PHN1057_n_203 Delay33_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[4] clk_div_3__L5_N16 n_154 Delay34_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[5] clk_div_3__L5_N16 n_153 Delay34_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[3] clk_div_3__L5_N16 n_158 Delay34_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[5] clk_div_3__L5_N16 FE_PHN1056_n_193 Delay33_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[7] clk_div_3__L5_N14 n_172 Delay34_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[8] clk_div_3__L5_N14 n_93 Delay34_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[6] clk_div_3__L5_N14 n_94 Delay34_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[7] clk_div_3__L5_N14 FE_PHN1091_n_190 Delay33_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[14] clk_div_3__L5_N54 n_102 Delay34_out1<14> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[15] clk_div_3__L5_N54 n_143 Delay34_out1<15> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[15] clk_div_3__L5_N54 FE_PHN1028_n_209 Delay33_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[13] clk_div_3__L5_N54 FE_PHN963_n_212 Delay33_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[14] clk_div_3__L5_N54 FE_PHN1030_n_210 Delay33_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[18] clk_div_3__L5_N165 n_137 Delay22_out1<18> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[19] clk_div_3__L5_N165 n_20 Delay22_out1<19> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[12] clk_div_3__L5_N165 n_76 Delay31_out1<12> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[11] clk_div_3__L5_N165 n_77 Delay31_out1<11> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[23] clk_div_3__L5_N47 n_59 Delay31_out1<23> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[12] clk_div_3__L5_N47 n_128 Delay0_out1<12> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[9] clk_div_3__L5_N2 n_155 Delay0_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[7] clk_div_3__L5_N2 n_107 Delay0_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[21] clk_div_3__L5_N2 n_108 Delay12_out1<21> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[5] clk_div_3__L5_N51 n_114 Delay0_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[15] clk_div_3__L5_N51 n_167 Delay12_out1<15> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[14] clk_div_3__L5_N51 n_168 Delay12_out1<14> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[13] clk_div_3__L5_N51 n_169 Delay12_out1<13> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[17] clk_div_3__L5_N49 n_166 Delay12_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[16] clk_div_3__L5_N49 n_111 Delay12_out1<16> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[24] clk FE_PHN1207_n_162 Delay12_out1<24> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[23] clk FE_PHN2738_n_163 Delay12_out1<23> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[20] clk_div_3__L5_N39 FE_PHN1171_n_118 Delay0_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[21] clk_div_3__L5_N39 FE_PHN1172_n_160 Delay0_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[18] clk_div_3__L5_N42 FE_PHN1155_n_147 Delay0_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[19] clk_div_3__L5_N42 FE_PHN1149_n_145 Delay0_out1<19> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
Xg182 multa8_out1<9> p2 n_12 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg171 multa8_out1<11> p2 n_23 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg332 Delay32_out1<4> p3 n_52 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg81 Delay22_out1<12> p3 n_235 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg188 FE_PHN593_suma6_out1_14_ p n_6 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg151 FE_PHN581_suma6_out1_13_ p n_43 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg183 multa10_out1<4> FE_OFN3_reset n_11 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg164 suma6_out1<4> reset n_30 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg159 suma6_out1<20> p5 n_35 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg153 FE_PHN585_suma6_out1_6_ reset n_41 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg157 FE_PHN583_suma6_out1_7_ reset n_37 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg158 FE_PHN1371_suma6_out1_19_ p5 n_36 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg166 FE_PHN662_multa10_out1_18_ p5 n_28 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg187 FE_PHN675_multa10_out1_2_ FE_OFN3_reset n_7 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg338 Delay32_out1<5> p3 n_46 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg335 Delay32_out1<6> p3 n_49 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg333 Delay12_out1<4> FE_OFN3_reset n_51 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg330 Delay12_out1<6> FE_OFN3_reset n_54 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg194 FE_PHN691_multa10_out1_6_ reset n_0 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg152 FE_PHN576_suma6_out1_8_ reset n_42 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg328 Delay32_out1<25> p5 n_56 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg326 Delay12_out1<2> FE_OFN3_reset n_58 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg161 FE_PHN1176_suma6_out1_25_ p4 FE_PHN2477_n_33 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg324 Delay12_out1<22> p4 n_60 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg322 Delay12_out1<20> p5 n_62 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg160 FE_PHN1343_suma6_out1_22_ p5 n_34 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg186 FE_PHN2294_multa10_out1_20_ p5 n_8 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg191 FE_PHN1372_suma6_out1_21_ p4 n_3 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg320 Delay12_out1<0> FE_OFN3_reset n_64 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg163 FE_PHN579_suma6_out1_3_ reset n_31 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg162 FE_PHN577_suma6_out1_2_ reset n_32 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg168 FE_PHN578_suma6_out1_1_ reset n_26 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg190 FE_PHN658_multa10_out1_0_ FE_OFN3_reset n_4 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg185 FE_PHN559_suma6_out1_0_ reset n_9 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg315 Delay12_out1<18> p5 n_69 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg314 Delay12_out1<10> p5 n_70 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg313 Delay32_out1<16> p5 n_71 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg167 FE_PHN580_suma6_out1_9_ reset n_27 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg289 multa10_out1<3> FE_OFN3_reset n_113 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg331 FE_PHN455_Delay32_out1_3_ FE_OFN3_reset n_53 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg60 Delay22_out1<19> p3 n_88 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg59 Delay22_out1<11> p3 n_89 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg58 Delay22_out1<15> p3 n_90 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg84 Delay22_out1<10> p3 n_232 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg67 Delay22_out1<7> p2 n_81 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg68 Delay22_out1<9> p2 n_80 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg66 Delay22_out1<5> p2 n_82 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg180 FE_PHN649_multa8_out1_7_ p2 n_14 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg65 Delay22_out1<4> p2 n_83 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg63 Delay22_out1<3> p2 n_85 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg329 FE_PHN437_Delay32_out1_2_ reset n_55 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg319 FE_PHN485_Delay32_out1_1_ reset n_65 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg70 FE_PHN466_Delay32_out1_0_ reset n_78 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg261 FE_PHN682_multa8_out1_10_ p2 n_141 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg61 FE_PHN370_Delay22_out1_21_ p6 n_87 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg62 Delay22_out1<23> p6 n_86 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg88 Delay22_out1<22> p6 n_228 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg306 multa12_out1<25> p4 n_96 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg304 multa12_out1<23> p4 n_98 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg303 multa12_out1<1> reset n_99 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg301 In1<3> p n_101 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg286 In1<4> p n_116 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg283 In1<17> p5 n_119 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg280 In1<15> p5 n_122 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg225 In1<16> p5 n_177 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg279 In1<14> p5 n_123 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg278 In1<13> p5 n_124 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg272 In1<11> p5 n_130 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg327 FE_PHN474_Delay32_out1_24_ p4 n_57 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg290 In1<6> p5 n_112 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg287 multa8_out1<8> p2 n_115 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg241 multa10_out1<25> p4 n_161 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg193 FE_PHN2245_multa10_out1_22_ p4 FE_PHN1408_n_1 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg170 FE_PHN1867_suma6_out1_24_ p4 n_24 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg258 multa12_out1<18> p n_144 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg251 multa12_out1<26> p4 n_151 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg118 Delay34_out1<24> p4 n_198 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg229 multa12_out1<21> p n_173 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg138 Delay12_out1<24> p5 n_178 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg137 Delay12_out1<23> p4 n_179 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg136 Delay12_out1<21> p4 n_180 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg323 FE_PHN434_Delay32_out1_22_ p4 n_61 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg312 FE_PHN382_Delay32_out1_21_ p4 n_72 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg321 FE_PHN403_Delay32_out1_20_ p5 n_63 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg282 FE_PHN515_FIR_out_0__8_ p4 n_120 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg267 In1<10> p4 FE_PHN1170_n_135 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg133 Delay12_out1<17> p5 n_183 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg132 Delay12_out1<16> p5 FE_PHN858_n_184 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg165 FE_PHN605_suma6_out1_18_ p5 n_29 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg156 FE_PHN609_suma6_out1_17_ p5 n_38 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg155 FE_PHN599_suma6_out1_16_ p5 n_39 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg131 Delay12_out1<15> p5 n_185 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg130 Delay12_out1<14> p5 n_186 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg154 FE_PHN595_suma6_out1_15_ p n_40 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg129 Delay12_out1<13> p5 n_187 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg128 Delay12_out1<11> p5 n_188 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg125 Delay34_out1<6> reset n_191 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg124 Delay34_out1<4> reset n_192 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg121 Delay34_out1<2> reset FE_PHN1002_n_195 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg184 FE_PHN1344_suma6_out1_23_ p4 n_10 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg120 Delay34_out1<26> p4 n_196 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg117 Delay34_out1<23> p n_199 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg116 Delay34_out1<22> p n_200 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg250 FE_PHN641_multa12_out1_22_ p n_152 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg78 Delay12_out1<25> p5 n_238 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg260 In1<0> p n_142 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg227 In1<2> p n_175 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg226 In1<1> p n_176 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg192 FE_PHN697_multa10_out1_10_ p n_2 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg232 FE_PHN648_multa10_out1_12_ p n_170 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg109 Delay12_out1<12> p5 n_207 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg80 Delay12_out1<9> p5 n_236 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg150 FE_PHN584_suma6_out1_12_ p n_44 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg149 FE_PHN594_suma6_out1_11_ p n_45 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg114 Delay34_out1<1> reset n_202 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg105 Delay34_out1<10> reset n_211 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg103 Delay34_out1<12> reset n_213 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg228 FE_PHN632_multa12_out1_9_ reset n_174 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg253 FE_PHN623_multa12_out1_2_ reset n_149 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg122 FE_PHN1537_Delay34_out1_3_ reset n_194 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg299 FE_PHN635_multa12_out1_13_ reset n_103 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg298 FE_PHN630_multa12_out1_12_ reset n_104 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg281 FE_PHN624_multa12_out1_11_ reset n_121 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg102 FE_PHN1529_Delay34_out1_11_ reset n_214 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg297 FE_PHN639_multa12_out1_10_ reset n_105 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg91 FE_PHN463_Delay34_out1_9_ reset n_225 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg127 FE_PHN1540_Delay34_out1_8_ reset n_189 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg275 FE_PHN1334_multa8_out1_33_ p7 n_127 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg276 multa8_out1<34> p7 n_126 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg99 Delay22_out1<34> p7 n_217 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg98 Delay22_out1<33> p7 n_218 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg96 Delay22_out1<31> p7 n_220 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg64 Delay22_out1<27> p1 n_84 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg318 Delay32_out1<19> p1 n_66 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg176 FE_PHN1340_multa8_out1_23_ p1 n_18 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg317 FE_PHN430_Delay32_out1_18_ p5 n_67 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg316 FE_PHN389_Delay32_out1_17_ p5 n_68 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg268 FE_PHN1351_multa8_out1_24_ p1 n_134 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg296 multa8_out1<30> p1 n_106 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg293 multa8_out1<28> p1 n_109 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg177 FE_PHN1349_multa8_out1_27_ p1 n_17 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg94 Delay22_out1<29> p1 n_222 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg93 Delay22_out1<28> p1 n_223 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg269 FE_PHN1336_multa8_out1_32_ p7 n_133 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg97 Delay22_out1<32> p6 n_219 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg169 FE_PHN606_suma6_out1_5_ FE_OFN3_reset n_25 inh_ground_gnd inh_power_vdd5 
+ / NO2I1_5VX1
Xg189 FE_PHN575_suma6_out1_10_ p n_5 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg135 Delay12_out1<1> FE_OFN3_reset n_181 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg79 Delay12_out1<8> FE_OFN3_reset n_237 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg231 FE_PHN683_multa10_out1_11_ p n_171 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg77 Delay12_out1<7> FE_OFN3_reset n_239 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg285 FE_PHN689_multa10_out1_7_ reset n_117 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg76 Delay12_out1<3> FE_OFN3_reset n_240 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg238 FE_PHN690_multa10_out1_1_ FE_OFN3_reset n_164 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg75 Delay12_out1<5> FE_OFN3_reset n_241 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg246 FE_PHN687_multa10_out1_5_ FE_OFN3_reset n_156 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg237 FE_PHN680_multa10_out1_19_ p5 n_165 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg134 FE_PHN448_Delay12_out1_19_ p5 n_182 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg243 FE_PHN673_multa10_out1_9_ p5 n_159 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg245 FE_PHN699_multa10_out1_8_ p n_157 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg311 FE_PHN367_Delay32_out1_15_ p5 n_73 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg175 FE_PHN1378_multa8_out1_21_ p6 n_19 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg74 FE_PHN397_Delay32_out1_14_ p5 FE_PHN1847_n_74 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg95 Delay22_out1<30> p6 n_221 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg92 Delay22_out1<26> p6 n_224 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg89 Delay22_out1<24> p6 n_227 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg90 FE_PHN385_Delay22_out1_25_ p6 n_226 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg87 Delay22_out1<20> p6 n_229 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg85 Delay22_out1<18> p3 n_231 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg86 Delay22_out1<17> p3 n_230 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg83 Delay22_out1<16> p3 n_233 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg82 Delay22_out1<14> p3 n_234 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg57 FE_PHN450_Delay22_out1_13_ p3 n_91 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg292 FE_PHN1342_multa8_out1_31_ p7 n_110 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg273 FE_PHN1360_multa8_out1_29_ p1 n_129 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg271 FE_PHN1359_multa8_out1_26_ p1 n_131 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg270 FE_PHN1383_multa8_out1_25_ p1 n_132 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg307 FE_PHN1352_multa8_out1_22_ p1 n_95 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg266 FE_PHN1373_multa8_out1_20_ p3 n_136 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg305 FE_PHN644_multa12_out1_24_ p4 n_97 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg119 FE_PHN415_Delay34_out1_25_ p4 n_197 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg69 FE_PHN444_Delay32_out1_10_ p5 n_79 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg73 FE_PHN426_Delay32_out1_13_ p5 n_75 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg181 FE_PHN663_multa8_out1_3_ p2 n_13 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg179 FE_PHN652_multa8_out1_5_ p2 n_15 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg178 FE_PHN666_multa8_out1_4_ p2 n_16 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg277 FE_PHN656_multa8_out1_6_ p2 n_125 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg101 Delay22_out1<8> p2 n_215 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg100 Delay22_out1<6> p2 n_216 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg263 FE_PHN672_multa8_out1_14_ p3 n_139 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg173 FE_PHN1338_multa8_out1_15_ p3 n_21 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg172 FE_PHN1356_multa8_out1_13_ p3 n_22 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg262 FE_PHN686_multa8_out1_12_ p3 n_140 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg334 FE_PHN451_Delay32_out1_7_ FE_OFN3_reset n_50 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg337 FE_PHN379_Delay32_out1_9_ FE_OFN3_reset n_47 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg336 FE_PHN398_Delay32_out1_8_ FE_OFN3_reset n_48 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg264 FE_PHN1376_multa8_out1_17_ p3 n_138 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg310 FE_PHN1367_multa8_out1_16_ p3 n_92 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg108 FE_PHN1528_Delay34_out1_16_ p n_208 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg256 FE_PHN633_multa12_out1_17_ p n_146 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg302 FE_PHN628_multa12_out1_16_ reset n_100 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg110 FE_PHN1538_Delay34_out1_17_ p n_206 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg111 FE_PHN1549_Delay34_out1_18_ p n_205 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg254 FE_PHN621_multa12_out1_19_ p n_148 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg252 FE_PHN622_multa12_out1_20_ p n_150 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg115 FE_PHN1573_Delay34_out1_21_ p n_201 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg112 FE_PHN1548_Delay34_out1_19_ p n_204 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg113 FE_PHN1557_Delay34_out1_20_ p n_203 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg248 FE_PHN625_multa12_out1_4_ reset n_154 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg249 FE_PHN629_multa12_out1_5_ reset n_153 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg244 FE_PHN637_multa12_out1_3_ reset n_158 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg123 FE_PHN1544_Delay34_out1_5_ reset n_193 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg230 FE_PHN626_multa12_out1_7_ reset n_172 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg309 FE_PHN627_multa12_out1_8_ reset n_93 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg308 FE_PHN634_multa12_out1_6_ reset n_94 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg126 FE_PHN1555_Delay34_out1_7_ reset n_190 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg300 FE_PHN631_multa12_out1_14_ reset n_102 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg259 FE_PHN636_multa12_out1_15_ reset n_143 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg107 FE_PHN1545_Delay34_out1_15_ reset n_209 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg104 FE_PHN1531_Delay34_out1_13_ reset n_212 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg106 FE_PHN1546_Delay34_out1_14_ reset n_210 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg174 FE_PHN1385_multa8_out1_19_ p3 n_20 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg265 FE_PHN1364_multa8_out1_18_ p3 n_137 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg72 FE_PHN461_Delay32_out1_12_ p5 n_76 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg71 FE_PHN468_Delay32_out1_11_ p5 n_77 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg325 FE_PHN441_Delay32_out1_23_ p4 n_59 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg274 FE_PHN516_FIR_out_0__12_ p5 n_128 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg247 FE_PHN511_FIR_out_0__9_ p4 n_155 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg295 FE_PHN519_FIR_out_0__7_ p4 n_107 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg294 FE_PHN1347_multa10_out1_21_ p5 n_108 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg288 FE_PHN526_FIR_out_0__5_ p4 n_114 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg235 FE_PHN700_multa10_out1_15_ p5 n_167 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg234 FE_PHN704_multa10_out1_14_ p5 n_168 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg233 FE_PHN671_multa10_out1_13_ p5 n_169 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg236 FE_PHN695_multa10_out1_17_ p5 n_166 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg291 FE_PHN701_multa10_out1_16_ p5 n_111 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg240 FE_PHN1515_multa10_out1_24_ p4 n_162 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg239 FE_PHN1339_multa10_out1_23_ p4 FE_PHN2937_n_163 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg284 In1<20> p8 n_118 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg242 In1<21> p8 n_160 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg257 In1<19> p8 n_145 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg255 In1<18> p8 n_147 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
XFE_PHC3405_FE_RN_3 FE_PHN3436_FE_RN_3 FE_PHN3405_FE_RN_3 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC3043_IIR_out1_0__33_ FE_RN_1 Out1<33> inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX2
XFE_PHC3436_FE_RN_3 FE_RN_3 FE_PHN3436_FE_RN_3 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX2
XFE_PHC3664_n_88 FE_PHN3139_n_88 FE_PHN3664_n_88 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC1746_Delay22_out1_21_ Delay22_out1<21> FE_PHN1746_Delay22_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC2108_Delay32_out1_24_ Delay32_out1<24> FE_PHN2108_Delay32_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1888_Delay12_out1_25_ FE_PHN443_Delay12_out1_25_ 
+ FE_PHN1888_Delay12_out1_25_ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1748_Delay32_out1_17_ Delay32_out1<17> FE_PHN1748_Delay32_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC2070_Delay32_out1_10_ FE_PHN2070_Delay32_out1_10_ 
+ FE_PHN2399_Delay32_out1_10_ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1835_Delay12_out1_19_ Delay12_out1<19> FE_PHN1835_Delay12_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1883_Delay32_out1_7_ Delay32_out1<7> FE_PHN1883_Delay32_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3758_multa8_out1_17_ FE_PHN2751_multa8_out1_17_ 
+ FE_PHN3758_multa8_out1_17_ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC1898_Delay32_out1_12_ Delay32_out1<12> FE_PHN1898_Delay32_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_PHC3239_n_163 FE_PHN3239_n_163 n_163 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX2
XFE_PHC3368_FE_RN_ FE_RN_ FE_PHN3368_FE_RN_ inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX2
XFE_PHC3141_multa8_out1_29_ FE_PHN2292_multa8_out1_29_ 
+ FE_PHN3141_multa8_out1_29_ inh_ground_gnd inh_power_vdd5 / BU_5VX4
XFE_PHC2738_n_163 n_163 FE_PHN2738_n_163 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX4
XFE_PHC2937_n_163 FE_PHN2937_n_163 FE_PHN3239_n_163 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX4
XFE_PHC1501_n_235 FE_PHN2191_n_235 FE_PHN1501_n_235 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC2191_n_235 n_235 FE_PHN2191_n_235 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC1421_n_35 FE_PHN2266_n_35 FE_PHN1421_n_35 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1371_suma6_out1_19_ FE_PHN2218_suma6_out1_19_ FE_PHN1371_suma6_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2211_n_49 n_49 FE_PHN2211_n_49 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1505_n_49 FE_PHN2211_n_49 FE_PHN1505_n_49 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC2194_n_60 n_60 FE_PHN2194_n_60 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1402_n_60 FE_PHN2194_n_60 FE_PHN1402_n_60 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1176_suma6_out1_25_ suma6_out1<25> FE_PHN1176_suma6_out1_25_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1343_suma6_out1_22_ suma6_out1<22> FE_PHN1343_suma6_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1414_n_8 FE_PHN3636_n_8 FE_PHN1414_n_8 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC1372_suma6_out1_21_ FE_PHN2217_suma6_out1_21_ FE_PHN1372_suma6_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2995_n_88 FE_PHN3664_n_88 FE_PHN2995_n_88 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC2188_n_89 n_89 FE_PHN2188_n_89 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1499_n_89 FE_PHN2188_n_89 FE_PHN1499_n_89 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1500_n_232 FE_PHN2190_n_232 FE_PHN1500_n_232 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC2190_n_232 n_232 FE_PHN2190_n_232 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC1205_n_161 FE_PHN1638_n_161 FE_PHN1205_n_161 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1408_n_1 FE_PHN1408_n_1 n_1 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1201_n_24 FE_PHN2501_n_24 FE_PHN1201_n_24 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC2189_n_179 n_179 FE_PHN2189_n_179 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC1399_n_179 FE_PHN2189_n_179 FE_PHN1399_n_179 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC2192_n_180 n_180 FE_PHN2192_n_180 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC1403_n_180 FE_PHN2192_n_180 FE_PHN1403_n_180 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1344_suma6_out1_23_ suma6_out1<23> FE_PHN1344_suma6_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1334_multa8_out1_33_ FE_PHN2690_multa8_out1_33_ 
+ FE_PHN1334_multa8_out1_33_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1413_n_126 FE_PHN2304_n_126 FE_PHN1413_n_126 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1340_multa8_out1_23_ FE_PHN2250_multa8_out1_23_ 
+ FE_PHN1340_multa8_out1_23_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1351_multa8_out1_24_ FE_PHN2279_multa8_out1_24_ 
+ FE_PHN1351_multa8_out1_24_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2835_n_106 FE_PHN3155_n_106 FE_PHN2835_n_106 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC2671_n_109 n_109 FE_PHN2671_n_109 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC1349_multa8_out1_27_ FE_PHN2286_multa8_out1_27_ 
+ FE_PHN1349_multa8_out1_27_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1336_multa8_out1_32_ FE_PHN2689_multa8_out1_32_ 
+ FE_PHN1336_multa8_out1_32_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1378_multa8_out1_21_ multa8_out1<21> FE_PHN1378_multa8_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1502_n_233 FE_PHN2212_n_233 FE_PHN1502_n_233 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC2212_n_233 n_233 FE_PHN2212_n_233 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC2201_n_234 n_234 FE_PHN2201_n_234 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC1509_n_234 FE_PHN2201_n_234 FE_PHN1509_n_234 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1342_multa8_out1_31_ FE_PHN3145_multa8_out1_31_ 
+ FE_PHN1342_multa8_out1_31_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1360_multa8_out1_29_ FE_PHN3141_multa8_out1_29_ 
+ FE_PHN1360_multa8_out1_29_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1359_multa8_out1_26_ multa8_out1<26> FE_PHN1359_multa8_out1_26_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1383_multa8_out1_25_ multa8_out1<25> FE_PHN1383_multa8_out1_25_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1352_multa8_out1_22_ FE_PHN2290_multa8_out1_22_ 
+ FE_PHN1352_multa8_out1_22_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1373_multa8_out1_20_ FE_PHN2262_multa8_out1_20_ 
+ FE_PHN1373_multa8_out1_20_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1338_multa8_out1_15_ FE_PHN2272_multa8_out1_15_ 
+ FE_PHN1338_multa8_out1_15_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1356_multa8_out1_13_ multa8_out1<13> FE_PHN1356_multa8_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1376_multa8_out1_17_ FE_PHN3758_multa8_out1_17_ 
+ FE_PHN1376_multa8_out1_17_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1367_multa8_out1_16_ FE_PHN2280_multa8_out1_16_ 
+ FE_PHN1367_multa8_out1_16_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1385_multa8_out1_19_ FE_PHN2282_multa8_out1_19_ 
+ FE_PHN1385_multa8_out1_19_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1364_multa8_out1_18_ FE_PHN2281_multa8_out1_18_ 
+ FE_PHN1364_multa8_out1_18_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1347_multa10_out1_21_ FE_PHN2252_multa10_out1_21_ 
+ FE_PHN1347_multa10_out1_21_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1339_multa10_out1_23_ multa10_out1<23> FE_PHN1339_multa10_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1207_n_162 n_162 FE_PHN1207_n_162 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
Xu_sumq UNCONNECTED_HIER_Z149 UNCONNECTED_HIER_Z148 In2<39> In2<38> In2<37> 
+ In2<36> In2<35> In2<34> In2<33> In2<32> In2<31> In2<30> In2<29> In2<28> 
+ In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> 
+ In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> 
+ In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> 
+ UNCONNECTED_HIER_Z147 UNCONNECTED_HIER_Z146 UNCONNECTED_HIER_Z145 
+ UNCONNECTED_HIER_Z144 sumd_out1<31> sumd_out1<30> sumd_out1<29> 
+ sumd_out1<28> sumd_out1<27> sumd_out1<26> sumd_out1<25> sumd_out1<24> 
+ sumd_out1<23> sumd_out1<22> sumd_out1<21> sumd_out1<20> sumd_out1<19> 
+ sumd_out1<18> sumd_out1<17> sumd_out1<16> sumd_out1<15> sumd_out1<14> 
+ sumd_out1<13> sumd_out1<12> sumd_out1<11> sumd_out1<10> sumd_out1<9> 
+ sumd_out1<8> sumd_out1<7> sumd_out1<6> In3<4> In3<3> In3<2> In3<1> In3<0> 
+ UNCONNECTED_HIER_Z143 sumq_out1<38> sumq_out1<37> sumq_out1<36> 
+ sumq_out1<35> sumq_out1<34> sumq_out1<33> sumq_out1<32> sumq_out1<31> 
+ sumq_out1<30> sumq_out1<29> sumq_out1<28> sumq_out1<27> sumq_out1<26> 
+ sumq_out1<25> sumq_out1<24> sumq_out1<23> sumq_out1<22> sumq_out1<21> 
+ sumq_out1<20> sumq_out1<19> sumq_out1<18> sumq_out1<17> sumq_out1<16> 
+ sumq_out1<15> sumq_out1<14> sumq_out1<13> sumq_out1<12> sumq_out1<11> 
+ sumq_out1<10> sumq_out1<9> sumq_out1<8> sumq_out1<7> sumq_out1<6> 
+ sumq_out1<5> sumq_out1<4> sumq_out1<3> sumq_out1<2> sumq_out1<1> 
+ sumq_out1<0> inh_ground_gnd inh_power_vdd5 / sumq
Xu_sumd UNCONNECTED_HIER_Z138 UNCONNECTED_HIER_Z137 In3<30> In3<29> In3<28> 
+ In3<27> In3<26> In3<25> In3<24> In3<23> In3<22> In3<21> In3<20> In3<19> 
+ In3<18> In3<17> In3<16> In3<15> In3<14> In3<13> In3<12> In3<11> In3<10> 
+ In3<9> In3<8> In3<7> In3<6> In3<5> UNCONNECTED_HIER_Z136 
+ UNCONNECTED_HIER_Z135 UNCONNECTED_HIER_Z134 UNCONNECTED_HIER_Z133 
+ UNCONNECTED_HIER_Z132 UNCONNECTED_HIER_Z140 UNCONNECTED_HIER_Z139 
+ Delay31_out1<25> Delay31_out1<24> Delay31_out1<23> Delay31_out1<22> 
+ Delay31_out1<21> Delay31_out1<20> Delay31_out1<19> Delay31_out1<18> 
+ Delay31_out1<17> Delay31_out1<16> Delay31_out1<15> Delay31_out1<14> 
+ Delay31_out1<13> Delay31_out1<12> Delay31_out1<11> Delay31_out1<10> 
+ Delay31_out1<9> Delay31_out1<8> Delay31_out1<7> Delay31_out1<6> 
+ Delay31_out1<5> Delay31_out1<4> Delay31_out1<3> Delay31_out1<2> 
+ Delay31_out1<1> Delay31_out1<0> sumd_out1<33> sumd_out1<32> sumd_out1<31> 
+ sumd_out1<30> sumd_out1<29> sumd_out1<28> sumd_out1<27> sumd_out1<26> 
+ sumd_out1<25> sumd_out1<24> sumd_out1<23> sumd_out1<22> sumd_out1<21> 
+ sumd_out1<20> sumd_out1<19> sumd_out1<18> sumd_out1<17> sumd_out1<16> 
+ sumd_out1<15> sumd_out1<14> sumd_out1<13> sumd_out1<12> sumd_out1<11> 
+ sumd_out1<10> sumd_out1<9> sumd_out1<8> sumd_out1<7> sumd_out1<6> 
+ UNCONNECTED14 UNCONNECTED13 UNCONNECTED12 UNCONNECTED11 UNCONNECTED10 
+ UNCONNECTED9 inh_ground_gnd inh_power_vdd5 / sumd
XFE_OFC31_IIR_out1_0__24_ Out1<24> FE_OFN31_IIR_out1_0__24_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_PHC3565_Delay0_out1_20_ Delay0_out1<20> FE_PHN3565_Delay0_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3102_n_84 n_84 FE_PHN3113_n_84 inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3145_multa8_out1_31_ FE_PHN2288_multa8_out1_31_ 
+ FE_PHN3145_multa8_out1_31_ inh_ground_gnd inh_power_vdd5 / BU_5VX3
Xu_multa2 FE_PHN3199_sumin_out1_35_ FE_RN_ FE_RN_1 FE_RN_2 FE_RN_3 Out1<30> 
+ Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> 
+ sumin_out1<22> sumin_out1<21> sumin_out1<20> sumin_out1<19> sumin_out1<18> 
+ sumin_out1<17> sumin_out1<16> sumin_out1<15> sumin_out1<14> sumin_out1<13> 
+ sumin_out1<12> sumin_out1<11> sumin_out1<10> sumin_out1<9> sumin_out1<8> 
+ sumin_out1<7> sumin_out1<6> sumin_out1<5> sumin_out1<4> sumin_out1<3> 
+ sumin_out1<2> sumin_out1<1> sumin_out1<0> vdd5! vdd5! UNCONNECTED_HIER_Z89 
+ UNCONNECTED_HIER_Z88 vdd5! UNCONNECTED_HIER_Z87 vdd5! vdd5! 
+ UNCONNECTED_HIER_Z86 vdd5! UNCONNECTED_HIER_Z85 vdd5! UNCONNECTED_HIER_Z84 
+ vdd5! vdd5! multa2_out1<38> multa2_out1<37> multa2_out1<36> multa2_out1<35> 
+ multa2_out1<34> multa2_out1<33> multa2_out1<32> multa2_out1<31> 
+ multa2_out1<30> multa2_out1<29> multa2_out1<28> multa2_out1<27> 
+ multa2_out1<26> multa2_out1<25> multa2_out1<24> multa2_out1<23> 
+ multa2_out1<22> multa2_out1<21> multa2_out1<20> multa2_out1<19> 
+ multa2_out1<18> multa2_out1<17> multa2_out1<16> multa2_out1<15> 
+ multa2_out1<14> multa2_out1<13> multa2_out1<12> multa2_out1<11> 
+ multa2_out1<10> multa2_out1<9> multa2_out1<8> multa2_out1<7> multa2_out1<6> 
+ multa2_out1<5> multa2_out1<4> multa2_out1<3> multa2_out1<2> multa2_out1<1> 
+ multa2_out1<0> FE_OFN31_IIR_out1_0__24_ FE_OFN42_sumin_out1_35_ Out1<34> 
+ Out1<33> Out1<32> FE_RN_4 Out1<31> FE_PHN3325_FE_RN_3 inh_ground_gnd 
+ inh_power_vdd5 / multa2
Xu_suma6 UNCONNECTED_HIER_Z130 UNCONNECTED_HIER_Z129 multa6_out1<26> 
+ multa6_out1<25> multa6_out1<24> multa6_out1<23> multa6_out1<22> 
+ multa6_out1<21> multa6_out1<20> multa6_out1<19> multa6_out1<18> 
+ multa6_out1<17> multa6_out1<16> multa6_out1<15> multa6_out1<14> 
+ multa6_out1<13> multa6_out1<12> multa6_out1<11> multa6_out1<10> 
+ multa6_out1<9> multa6_out1<8> multa6_out1<7> multa6_out1<6> multa6_out1<5> 
+ multa6_out1<4> multa6_out1<3> multa6_out1<2> multa6_out1<1> multa6_out1<0> 
+ FE_PHN2562_Delay33_out1_26_ Delay33_out1<25> FE_PHN3766_Delay33_out1_24_ 
+ Delay33_out1<23> Delay33_out1<22> Delay33_out1<21> Delay33_out1<20> 
+ Delay33_out1<19> Delay33_out1<18> Delay33_out1<17> Delay33_out1<16> 
+ Delay33_out1<15> Delay33_out1<14> Delay33_out1<13> Delay33_out1<12> 
+ Delay33_out1<11> Delay33_out1<10> Delay33_out1<9> Delay33_out1<8> 
+ Delay33_out1<7> Delay33_out1<6> Delay33_out1<5> Delay33_out1<4> 
+ Delay33_out1<3> Delay33_out1<2> Delay33_out1<1> UNCONNECTED_HIER_Z131 
+ suma6_out1<27> suma6_out1<26> suma6_out1<25> suma6_out1<24> suma6_out1<23> 
+ suma6_out1<22> suma6_out1<21> suma6_out1<20> suma6_out1<19> suma6_out1<18> 
+ suma6_out1<17> suma6_out1<16> suma6_out1<15> suma6_out1<14> suma6_out1<13> 
+ suma6_out1<12> suma6_out1<11> suma6_out1<10> suma6_out1<9> suma6_out1<8> 
+ suma6_out1<7> suma6_out1<6> suma6_out1<5> suma6_out1<4> suma6_out1<3> 
+ suma6_out1<2> suma6_out1<1> suma6_out1<0> inh_ground_gnd inh_power_vdd5 / 
+ suma6
Xu_multa6 FE_OFN42_sumin_out1_35_ FE_RN_ FE_RN_1 FE_RN_2 FE_RN_3 Out1<30> 
+ Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> FE_OFN31_IIR_out1_0__24_ 
+ Out1<23> sumin_out1<22> sumin_out1<21> sumin_out1<20> sumin_out1<19> 
+ sumin_out1<18> sumin_out1<17> sumin_out1<16> sumin_out1<15> sumin_out1<14> 
+ sumin_out1<13> sumin_out1<12> sumin_out1<11> sumin_out1<10> sumin_out1<9> 
+ sumin_out1<8> sumin_out1<7> sumin_out1<6> sumin_out1<5> 
+ FE_OFN43_sumin_out1_4_ FE_OFN44_sumin_out1_3_ sumin_out1<2> sumin_out1<1> 
+ sumin_out1<0> vdd5! UNCONNECTED_HIER_Z106 vdd5! UNCONNECTED_HIER_Z105 vdd5! 
+ UNCONNECTED_HIER_Z104 UNCONNECTED_HIER_Z103 vdd5! UNCONNECTED_HIER_Z102 
+ vdd5! vdd5! UNCONNECTED_HIER_Z101 UNCONNECTED_HIER_Z100 UNCONNECTED_HIER_Z99 
+ UNCONNECTED_HIER_Z98 multa6_out1<28> multa6_out1<27> multa6_out1<26> 
+ multa6_out1<25> multa6_out1<24> multa6_out1<23> multa6_out1<22> 
+ multa6_out1<21> multa6_out1<20> multa6_out1<19> multa6_out1<18> 
+ multa6_out1<17> multa6_out1<16> multa6_out1<15> multa6_out1<14> 
+ multa6_out1<13> multa6_out1<12> multa6_out1<11> multa6_out1<10> 
+ multa6_out1<9> multa6_out1<8> multa6_out1<7> multa6_out1<6> multa6_out1<5> 
+ multa6_out1<4> multa6_out1<3> multa6_out1<2> multa6_out1<1> multa6_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / multa6
Xu_suma2 UNCONNECTED_HIER_Z125 Delay21_out1<34> Delay21_out1<33> 
+ Delay21_out1<32> Delay21_out1<31> Delay21_out1<30> Delay21_out1<29> 
+ Delay21_out1<28> Delay21_out1<27> Delay21_out1<26> Delay21_out1<25> 
+ Delay21_out1<24> Delay21_out1<23> Delay21_out1<22> Delay21_out1<21> 
+ Delay21_out1<20> Delay21_out1<19> FE_PHN3804_Delay21_out1_18_ 
+ FE_PHN3763_Delay21_out1_17_ Delay21_out1<16> Delay21_out1<15> 
+ Delay21_out1<14> Delay21_out1<13> Delay21_out1<12> Delay21_out1<11> 
+ Delay21_out1<10> Delay21_out1<9> Delay21_out1<8> Delay21_out1<7> 
+ Delay21_out1<6> Delay21_out1<5> Delay21_out1<4> Delay21_out1<3> 
+ UNCONNECTED_HIER_Z124 UNCONNECTED_HIER_Z123 UNCONNECTED_HIER_Z122 
+ UNCONNECTED_HIER_Z121 multa2_out1<37> multa2_out1<36> multa2_out1<35> 
+ multa2_out1<34> multa2_out1<33> multa2_out1<32> multa2_out1<31> 
+ multa2_out1<30> multa2_out1<29> multa2_out1<28> multa2_out1<27> 
+ multa2_out1<26> multa2_out1<25> multa2_out1<24> multa2_out1<23> 
+ multa2_out1<22> multa2_out1<21> multa2_out1<20> multa2_out1<19> 
+ multa2_out1<18> multa2_out1<17> multa2_out1<16> multa2_out1<15> 
+ multa2_out1<14> multa2_out1<13> multa2_out1<12> multa2_out1<11> 
+ multa2_out1<10> multa2_out1<9> multa2_out1<8> multa2_out1<7> multa2_out1<6> 
+ UNCONNECTED_HIER_Z120 UNCONNECTED_HIER_Z119 UNCONNECTED_HIER_Z118 
+ UNCONNECTED_HIER_Z117 UNCONNECTED_HIER_Z116 UNCONNECTED_HIER_Z115 
+ UNCONNECTED8 UNCONNECTED7 Out3<30> Out3<29> Out3<28> Out3<27> Out3<26> 
+ Out3<25> Out3<24> Out3<23> Out3<22> Out3<21> Out3<20> Out3<19> Out3<18> 
+ Out3<17> Out3<16> Out3<15> Out3<14> Out3<13> Out3<12> Out3<11> Out3<10> 
+ Out3<9> Out3<8> Out3<7> Out3<6> Out3<5> Out3<4> Out3<3> Out3<2> Out3<1> 
+ Out3<0> inh_ground_gnd inh_power_vdd5 / suma2
Xu_multa12 FE_OFN42_sumin_out1_35_ FE_RN_ FE_RN_1 FE_RN_2 FE_RN_3 Out1<30> 
+ Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> FE_OFN31_IIR_out1_0__24_ 
+ Out1<23> sumin_out1<22> sumin_out1<21> sumin_out1<20> sumin_out1<19> 
+ sumin_out1<18> sumin_out1<17> sumin_out1<16> sumin_out1<15> sumin_out1<14> 
+ sumin_out1<13> sumin_out1<12> sumin_out1<11> sumin_out1<10> sumin_out1<9> 
+ sumin_out1<8> sumin_out1<7> sumin_out1<6> sumin_out1<5> sumin_out1<4> 
+ sumin_out1<3> sumin_out1<2> sumin_out1<1> sumin_out1<0> vdd5! vdd5! vdd5! 
+ vdd5! vdd5! vdd5! UNCONNECTED_HIER_Z83 UNCONNECTED_HIER_Z82 vdd5! vdd5! 
+ UNCONNECTED_HIER_Z81 UNCONNECTED_HIER_Z80 UNCONNECTED_HIER_Z79 
+ UNCONNECTED_HIER_Z78 UNCONNECTED_HIER_Z77 multa12_out1<26> multa12_out1<25> 
+ multa12_out1<24> multa12_out1<23> multa12_out1<22> multa12_out1<21> 
+ multa12_out1<20> multa12_out1<19> multa12_out1<18> multa12_out1<17> 
+ multa12_out1<16> multa12_out1<15> multa12_out1<14> multa12_out1<13> 
+ multa12_out1<12> multa12_out1<11> multa12_out1<10> multa12_out1<9> 
+ multa12_out1<8> multa12_out1<7> multa12_out1<6> multa12_out1<5> 
+ multa12_out1<4> multa12_out1<3> multa12_out1<2> multa12_out1<1> 
+ multa12_out1<0> FE_OFN44_sumin_out1_3_ inh_ground_gnd inh_power_vdd5 / 
+ multa12
Xu_multa8 sumin_out1<35> FE_RN_ FE_RN_1 FE_RN_2 FE_RN_3 Out1<30> Out1<29> 
+ Out1<28> Out1<27> Out1<26> Out1<25> FE_OFN31_IIR_out1_0__24_ Out1<23> 
+ sumin_out1<22> sumin_out1<21> sumin_out1<20> sumin_out1<19> sumin_out1<18> 
+ sumin_out1<17> sumin_out1<16> sumin_out1<15> sumin_out1<14> sumin_out1<13> 
+ sumin_out1<12> sumin_out1<11> sumin_out1<10> sumin_out1<9> sumin_out1<8> 
+ sumin_out1<7> sumin_out1<6> sumin_out1<5> sumin_out1<4> sumin_out1<3> 
+ sumin_out1<2> sumin_out1<1> sumin_out1<0> vdd5! vdd5! UNCONNECTED_HIER_Z114 
+ UNCONNECTED_HIER_Z113 vdd5! UNCONNECTED_HIER_Z112 vdd5! 
+ UNCONNECTED_HIER_Z111 UNCONNECTED_HIER_Z110 vdd5! UNCONNECTED_HIER_Z109 
+ vdd5! UNCONNECTED_HIER_Z108 vdd5! UNCONNECTED_HIER_Z107 multa8_out1<35> 
+ multa8_out1<34> multa8_out1<33> multa8_out1<32> multa8_out1<31> 
+ multa8_out1<30> multa8_out1<29> multa8_out1<28> multa8_out1<27> 
+ multa8_out1<26> multa8_out1<25> multa8_out1<24> multa8_out1<23> 
+ multa8_out1<22> multa8_out1<21> multa8_out1<20> multa8_out1<19> 
+ multa8_out1<18> multa8_out1<17> multa8_out1<16> multa8_out1<15> 
+ multa8_out1<14> multa8_out1<13> multa8_out1<12> multa8_out1<11> 
+ multa8_out1<10> multa8_out1<9> multa8_out1<8> multa8_out1<7> multa8_out1<6> 
+ multa8_out1<5> multa8_out1<4> multa8_out1<3> multa8_out1<2> multa8_out1<1> 
+ multa8_out1<0> FE_OFN43_sumin_out1_4_ FE_OFN44_sumin_out1_3_ Out1<34> 
+ Out1<33> FE_PHN3171_FE_RN_2 FE_PHN3199_sumin_out1_35_ FE_PHN3325_FE_RN_3 
+ FE_PHN3436_FE_RN_3 inh_ground_gnd inh_power_vdd5 / multa8
Xu_multa10 FE_OFN42_sumin_out1_35_ FE_RN_ FE_RN_1 FE_RN_2 FE_RN_3 Out1<30> 
+ Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> FE_OFN31_IIR_out1_0__24_ 
+ Out1<23> sumin_out1<22> sumin_out1<21> sumin_out1<20> sumin_out1<19> 
+ sumin_out1<18> sumin_out1<17> sumin_out1<16> sumin_out1<15> sumin_out1<14> 
+ sumin_out1<13> sumin_out1<12> sumin_out1<11> sumin_out1<10> sumin_out1<9> 
+ sumin_out1<8> sumin_out1<7> sumin_out1<6> sumin_out1<5> 
+ FE_OFN43_sumin_out1_4_ FE_OFN44_sumin_out1_3_ sumin_out1<2> sumin_out1<1> 
+ sumin_out1<0> vdd5! vdd5! vdd5! UNCONNECTED_HIER_Z76 vdd5! vdd5! 
+ UNCONNECTED_HIER_Z75 UNCONNECTED_HIER_Z74 vdd5! UNCONNECTED_HIER_Z73 
+ UNCONNECTED_HIER_Z72 UNCONNECTED_HIER_Z71 UNCONNECTED_HIER_Z70 
+ UNCONNECTED_HIER_Z69 vdd5! multa10_out1<25> multa10_out1<24> 
+ multa10_out1<23> multa10_out1<22> multa10_out1<21> multa10_out1<20> 
+ multa10_out1<19> multa10_out1<18> multa10_out1<17> multa10_out1<16> 
+ multa10_out1<15> multa10_out1<14> multa10_out1<13> multa10_out1<12> 
+ multa10_out1<11> multa10_out1<10> multa10_out1<9> multa10_out1<8> 
+ multa10_out1<7> multa10_out1<6> multa10_out1<5> multa10_out1<4> 
+ multa10_out1<3> multa10_out1<2> multa10_out1<1> multa10_out1<0> Out1<34> 
+ Out1<33> Out1<32> FE_PHN3269_FE_RN_3 FE_PHN3369_FE_RN_3 inh_ground_gnd 
+ inh_power_vdd5 / multa10
Xu_multa4 FE_OFN42_sumin_out1_35_ FE_RN_ FE_RN_1 FE_RN_2 FE_RN_3 Out1<30> 
+ Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> FE_OFN31_IIR_out1_0__24_ 
+ Out1<23> sumin_out1<22> sumin_out1<21> sumin_out1<20> sumin_out1<19> 
+ sumin_out1<18> sumin_out1<17> sumin_out1<16> sumin_out1<15> sumin_out1<14> 
+ sumin_out1<13> sumin_out1<12> sumin_out1<11> sumin_out1<10> sumin_out1<9> 
+ sumin_out1<8> sumin_out1<7> sumin_out1<6> sumin_out1<5> sumin_out1<4> 
+ sumin_out1<3> sumin_out1<2> sumin_out1<1> sumin_out1<0> vdd5! 
+ UNCONNECTED_HIER_Z97 vdd5! UNCONNECTED_HIER_Z96 vdd5! UNCONNECTED_HIER_Z95 
+ UNCONNECTED_HIER_Z94 UNCONNECTED_HIER_Z93 vdd5! UNCONNECTED_HIER_Z92 vdd5! 
+ vdd5! UNCONNECTED_HIER_Z91 vdd5! UNCONNECTED_HIER_Z90 multa4_out1<43> 
+ multa4_out1<42> multa4_out1<41> multa4_out1<40> multa4_out1<39> 
+ multa4_out1<38> multa4_out1<37> multa4_out1<36> multa4_out1<35> 
+ multa4_out1<34> multa4_out1<33> multa4_out1<32> multa4_out1<31> 
+ multa4_out1<30> multa4_out1<29> multa4_out1<28> multa4_out1<27> 
+ multa4_out1<26> multa4_out1<25> multa4_out1<24> multa4_out1<23> 
+ multa4_out1<22> multa4_out1<21> multa4_out1<20> multa4_out1<19> 
+ multa4_out1<18> multa4_out1<17> multa4_out1<16> multa4_out1<15> 
+ multa4_out1<14> multa4_out1<13> multa4_out1<12> multa4_out1<11> 
+ multa4_out1<10> multa4_out1<9> multa4_out1<8> multa4_out1<7> multa4_out1<6> 
+ multa4_out1<5> multa4_out1<4> multa4_out1<3> multa4_out1<2> multa4_out1<1> 
+ multa4_out1<0> FE_PHN3171_FE_RN_2 FE_PHN3269_FE_RN_3 inh_ground_gnd 
+ inh_power_vdd5 / multa4
Xu_suma4 UNCONNECTED_HIER_Z128 UNCONNECTED_HIER_Z127 multa4_out1<41> 
+ multa4_out1<40> multa4_out1<39> multa4_out1<38> multa4_out1<37> 
+ multa4_out1<36> multa4_out1<35> multa4_out1<34> multa4_out1<33> 
+ multa4_out1<32> multa4_out1<31> multa4_out1<30> multa4_out1<29> 
+ multa4_out1<28> multa4_out1<27> multa4_out1<26> multa4_out1<25> 
+ multa4_out1<24> multa4_out1<23> multa4_out1<22> multa4_out1<21> 
+ multa4_out1<20> multa4_out1<19> multa4_out1<18> multa4_out1<17> 
+ multa4_out1<16> multa4_out1<15> multa4_out1<14> multa4_out1<13> 
+ multa4_out1<12> multa4_out1<11> multa4_out1<10> multa4_out1<9> 
+ multa4_out1<8> multa4_out1<7> multa4_out1<6> multa4_out1<5> multa4_out1<4> 
+ multa4_out1<3> multa4_out1<2> multa4_out1<1> UNCONNECTED_HIER_Z126 
+ Delay11_out1<25> Delay11_out1<24> Delay11_out1<23> Delay11_out1<22> 
+ Delay11_out1<21> Delay11_out1<20> Delay11_out1<19> Delay11_out1<18> 
+ Delay11_out1<17> Delay11_out1<16> Delay11_out1<15> Delay11_out1<14> 
+ Delay11_out1<13> FE_PHN3768_Delay11_out1_12_ Delay11_out1<11> 
+ Delay11_out1<10> Delay11_out1<9> Delay11_out1<8> Delay11_out1<7> 
+ Delay11_out1<6> Delay11_out1<5> Delay11_out1<4> Delay11_out1<3> 
+ Delay11_out1<2> FE_PHN2766_Delay11_out1_1_ Delay11_out1<0> n_369 n_370 
+ Out2<39> Out2<38> Out2<37> Out2<36> Out2<35> Out2<34> Out2<33> Out2<32> 
+ Out2<31> Out2<30> Out2<29> Out2<28> Out2<27> Out2<26> Out2<25> Out2<24> 
+ Out2<23> Out2<22> Out2<21> Out2<20> Out2<19> Out2<18> Out2<17> Out2<16> 
+ Out2<15> Out2<14> Out2<13> Out2<12> Out2<11> Out2<10> Out2<9> Out2<8> 
+ Out2<7> Out2<6> Out2<5> Out2<4> Out2<3> Out2<2> n_409 n_410 inh_ground_gnd 
+ inh_power_vdd5 / suma4
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_unsigned_1756_2
* View Name:    schematic
************************************************************************

.SUBCKT add_unsigned_1756_2 A<32> A<31> A<30> A<29> A<28> A<27> A<26> A<25> 
+ A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> 
+ A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> B<32> 
+ B<31> B<30> B<29> B<28> B<27> B<26> B<25> B<24> B<23> B<22> B<21> B<20> 
+ B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> B<8> B<7> 
+ B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> 
+ Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> 
+ Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I A<27>:I A<26>:I A<25>:I 
*.PININFO A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I 
*.PININFO A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I 
*.PININFO A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I 
*.PININFO B<32>:I B<31>:I B<30>:I B<29>:I B<28>:I B<27>:I B<26>:I B<25>:I 
*.PININFO B<24>:I B<23>:I B<22>:I B<21>:I B<20>:I B<19>:I B<18>:I B<17>:I 
*.PININFO B<16>:I B<15>:I B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I B<9>:I 
*.PININFO B<8>:I B<7>:I B<6>:I B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I B<0>:I 
*.PININFO Z<32>:O Z<31>:O Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O Z<25>:O 
*.PININFO Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O 
*.PININFO Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O 
*.PININFO Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg645 n_59 A<30> B<30> Z<30> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg699 n_14 A<7> B<7> Z<7> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg698 n_16 A<8> B<8> Z<8> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg697 n_18 A<9> B<9> Z<9> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg696 n_20 A<10> B<10> Z<10> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg695 n_24 A<12> B<12> Z<12> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg694 n_26 A<13> B<13> Z<13> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg693 n_28 A<14> B<14> Z<14> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg692 n_36 A<18> B<18> Z<18> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg691 n_38 A<19> B<19> Z<19> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg2 n_40 A<20> B<20> Z<20> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg655 A<20> B<20> n_40 n_42 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg664 A<14> B<14> n_28 n_30 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg671 A<10> B<10> n_20 n_22 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg677 A<7> B<7> n_14 n_16 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg675 A<8> B<8> n_16 n_18 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg673 A<9> B<9> n_18 n_20 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg668 A<12> B<12> n_24 n_26 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg666 A<13> B<13> n_26 n_28 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg659 A<18> B<18> n_36 n_38 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg657 A<19> B<19> n_38 n_40 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
XFE_PHC545_Delay31_out1_1_ B<6> FE_PHN545_Delay31_out1_1_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC542_Delay3_3_out1_6_ A<6> FE_PHN542_Delay3_3_out1_6_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1959_Delay31_out1_0_ B<5> FE_PHN1959_Delay31_out1_0_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1964_Delay3_3_out1_5_ A<5> FE_PHN1964_Delay3_3_out1_5_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC327_Delay31_out1_18_ FE_PHN2079_Delay31_out1_18_ 
+ FE_PHN327_Delay31_out1_18_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC524_Delay3_3_out1_15_ A<15> FE_PHN524_Delay3_3_out1_15_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC525_Delay31_out1_10_ FE_PHN2105_Delay31_out1_10_ 
+ FE_PHN525_Delay31_out1_10_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC532_Delay31_out1_6_ B<11> FE_PHN532_Delay31_out1_6_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
Xg679 FE_PHN545_Delay31_out1_1_ FE_PHN542_Delay3_3_out1_6_ n_11 n_14 Z<6> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg653 FE_PHN316_Delay31_out1_17_ A<22> n_43 n_45 Z<22> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg654 FE_PHN345_Delay31_out1_16_ A<21> n_42 n_43 Z<21> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg651 FE_PHN222_Delay31_out1_19_ A<24> n_47 n_49 Z<24> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg652 FE_PHN327_Delay31_out1_18_ A<23> n_45 n_47 Z<23> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg649 FE_PHN226_Delay31_out1_21_ A<26> n_51 n_53 Z<26> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg650 FE_PHN241_Delay31_out1_20_ A<25> n_49 n_51 Z<25> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg647 FE_PHN179_Delay31_out1_23_ A<28> n_55 n_57 Z<28> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg648 FE_PHN146_Delay31_out1_22_ A<27> n_53 n_55 Z<27> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg646 FE_PHN112_Delay31_out1_24_ A<29> n_57 n_59 Z<29> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg663 FE_PHN525_Delay31_out1_10_ FE_PHN524_Delay3_3_out1_15_ n_30 n_31 Z<15> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg662 FE_PHN473_Delay31_out1_11_ FE_PHN499_Delay3_3_out1_16_ n_31 n_33 Z<16> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg661 FE_PHN329_Delay31_out1_12_ FE_PHN339_Delay3_3_out1_17_ n_33 n_36 Z<17> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg670 FE_PHN532_Delay31_out1_6_ A<11> n_22 n_24 Z<11> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
XFE_PHC345_Delay31_out1_16_ B<21> FE_PHN345_Delay31_out1_16_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC316_Delay31_out1_17_ B<22> FE_PHN316_Delay31_out1_17_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC222_Delay31_out1_19_ B<24> FE_PHN222_Delay31_out1_19_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC241_Delay31_out1_20_ B<25> FE_PHN241_Delay31_out1_20_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC226_Delay31_out1_21_ B<26> FE_PHN226_Delay31_out1_21_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC146_Delay31_out1_22_ B<27> FE_PHN146_Delay31_out1_22_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC179_Delay31_out1_23_ B<28> FE_PHN179_Delay31_out1_23_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC112_Delay31_out1_24_ B<29> FE_PHN112_Delay31_out1_24_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC473_Delay31_out1_11_ B<16> FE_PHN473_Delay31_out1_11_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC499_Delay3_3_out1_16_ A<16> FE_PHN499_Delay3_3_out1_16_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC329_Delay31_out1_12_ B<17> FE_PHN329_Delay31_out1_12_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC339_Delay3_3_out1_17_ A<17> FE_PHN339_Delay3_3_out1_17_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC2079_Delay31_out1_18_ B<23> FE_PHN2079_Delay31_out1_18_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2105_Delay31_out1_10_ B<15> FE_PHN2105_Delay31_out1_10_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
Xg680 FE_PHN1959_Delay31_out1_0_ FE_PHN1964_Delay3_3_out1_5_ n_11 Z<5> 
+ inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumd_2
* View Name:    schematic
************************************************************************

.SUBCKT sumd_2 In1<32> In1<31> In1<30> In1<29> In1<28> In1<27> In1<26> In1<25> 
+ In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> 
+ In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> 
+ In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> In2<27> In2<26> In2<25> In2<24> 
+ In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> 
+ In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> 
+ In2<4> In2<3> In2<2> In2<1> In2<0> Out1<33> Out1<32> Out1<31> Out1<30> 
+ Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> 
+ Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> 
+ Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> 
+ Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<32>:I In1<31>:I In1<30>:I In1<29>:I In1<28>:I In1<27>:I 
*.PININFO In1<26>:I In1<25>:I In1<24>:I In1<23>:I In1<22>:I In1<21>:I 
*.PININFO In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I 
*.PININFO In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I 
*.PININFO In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I 
*.PININFO In1<0>:I In2<27>:I In2<26>:I In2<25>:I In2<24>:I In2<23>:I In2<22>:I 
*.PININFO In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<33>:O Out1<32>:O Out1<31>:O Out1<30>:O 
*.PININFO Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O Out1<25>:O Out1<24>:O 
*.PININFO Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xadd_49_22 UNCONNECTED_HIER_Z340 UNCONNECTED_HIER_Z339 In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> UNCONNECTED_HIER_Z338 
+ UNCONNECTED_HIER_Z337 UNCONNECTED_HIER_Z336 UNCONNECTED_HIER_Z335 
+ UNCONNECTED_HIER_Z334 UNCONNECTED_HIER_Z347 UNCONNECTED_HIER_Z346 In2<25> 
+ In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> 
+ In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> UNCONNECTED_HIER_Z345 
+ UNCONNECTED_HIER_Z344 UNCONNECTED_HIER_Z343 UNCONNECTED_HIER_Z342 
+ UNCONNECTED_HIER_Z341 n_59 n_60 Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> 
+ Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> UNCONNECTED38 UNCONNECTED37 
+ UNCONNECTED36 UNCONNECTED35 UNCONNECTED34 inh_ground_gnd inh_power_vdd5 / 
+ add_unsigned_1756_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    csa_tree_add_36_34_group_317_318_1
* View Name:    schematic
************************************************************************

.SUBCKT csa_tree_add_36_34_group_317_318_1 in_0<38> in_0<37> in_0<36> in_0<35> 
+ in_0<34> in_0<33> in_0<32> in_0<31> in_0<30> in_0<29> in_0<28> in_0<27> 
+ in_0<26> in_0<25> in_0<24> in_0<23> in_0<22> in_0<21> in_0<20> in_0<19> 
+ in_0<18> in_0<17> in_0<16> in_0<15> in_0<14> in_0<13> in_0<12> in_0<11> 
+ in_0<10> in_0<9> in_0<8> in_0<7> in_0<6> in_0<5> in_0<4> in_0<3> in_0<2> 
+ in_0<1> in_0<0> in_1<38> in_1<37> in_1<36> in_1<35> in_1<34> in_1<33> 
+ in_1<32> in_1<31> in_1<30> in_1<29> in_1<28> in_1<27> in_1<26> in_1<25> 
+ in_1<24> in_1<23> in_1<22> in_1<21> in_1<20> in_1<19> in_1<18> in_1<17> 
+ in_1<16> in_1<15> in_1<14> in_1<13> in_1<12> in_1<11> in_1<10> in_1<9> 
+ in_1<8> in_1<7> in_1<6> in_1<5> in_1<4> in_1<3> in_1<2> in_1<1> in_1<0> in_2 
+ out_0<36> out_0<35> out_0<34> out_0<33> out_0<32> out_0<31> out_0<30> 
+ out_0<29> out_0<28> out_0<27> out_0<26> out_0<25> out_0<24> out_0<23> 
+ out_0<22> out_0<21> out_0<20> out_0<19> out_0<18> out_0<17> out_0<16> 
+ out_0<15> out_0<14> out_0<13> out_0<12> out_0<11> out_0<10> out_0<9> 
+ out_0<8> out_0<7> out_0<6> out_0<5> out_0<4> out_0<3> out_0<2> out_0<1> 
+ out_0<0> inh_ground_gnd inh_power_vdd5
*.PININFO in_0<38>:I in_0<37>:I in_0<36>:I in_0<35>:I in_0<34>:I in_0<33>:I 
*.PININFO in_0<32>:I in_0<31>:I in_0<30>:I in_0<29>:I in_0<28>:I in_0<27>:I 
*.PININFO in_0<26>:I in_0<25>:I in_0<24>:I in_0<23>:I in_0<22>:I in_0<21>:I 
*.PININFO in_0<20>:I in_0<19>:I in_0<18>:I in_0<17>:I in_0<16>:I in_0<15>:I 
*.PININFO in_0<14>:I in_0<13>:I in_0<12>:I in_0<11>:I in_0<10>:I in_0<9>:I 
*.PININFO in_0<8>:I in_0<7>:I in_0<6>:I in_0<5>:I in_0<4>:I in_0<3>:I 
*.PININFO in_0<2>:I in_0<1>:I in_0<0>:I in_1<38>:I in_1<37>:I in_1<36>:I 
*.PININFO in_1<35>:I in_1<34>:I in_1<33>:I in_1<32>:I in_1<31>:I in_1<30>:I 
*.PININFO in_1<29>:I in_1<28>:I in_1<27>:I in_1<26>:I in_1<25>:I in_1<24>:I 
*.PININFO in_1<23>:I in_1<22>:I in_1<21>:I in_1<20>:I in_1<19>:I in_1<18>:I 
*.PININFO in_1<17>:I in_1<16>:I in_1<15>:I in_1<14>:I in_1<13>:I in_1<12>:I 
*.PININFO in_1<11>:I in_1<10>:I in_1<9>:I in_1<8>:I in_1<7>:I in_1<6>:I 
*.PININFO in_1<5>:I in_1<4>:I in_1<3>:I in_1<2>:I in_1<1>:I in_1<0>:I in_2:I 
*.PININFO out_0<36>:O out_0<35>:O out_0<34>:O out_0<33>:O out_0<32>:O 
*.PININFO out_0<31>:O out_0<30>:O out_0<29>:O out_0<28>:O out_0<27>:O 
*.PININFO out_0<26>:O out_0<25>:O out_0<24>:O out_0<23>:O out_0<22>:O 
*.PININFO out_0<21>:O out_0<20>:O out_0<19>:O out_0<18>:O out_0<17>:O 
*.PININFO out_0<16>:O out_0<15>:O out_0<14>:O out_0<13>:O out_0<12>:O 
*.PININFO out_0<11>:O out_0<10>:O out_0<9>:O out_0<8>:O out_0<7>:O out_0<6>:O 
*.PININFO out_0<5>:O out_0<4>:O out_0<3>:O out_0<2>:O out_0<1>:O out_0<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg924 n_194 in_1<36> FE_PHN2806_sumd_out1_31_ out_0<36> inh_ground_gnd 
+ inh_power_vdd5 / EO3_5VX1
Xg948 FE_PHN2553_Delay3_3_out1_1_ in_1<7> n_213 out_0<7> inh_ground_gnd 
+ inh_power_vdd5 / EO3_5VX1
Xg946 in_0<9> in_1<9> n_211 out_0<9> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg947 in_0<8> in_1<8> n_212 out_0<8> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg956 n_166 in_0<17> in_1<17> out_0<17> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg955 n_171 in_0<21> in_1<21> out_0<21> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg954 n_172 in_1<22> in_0<22> out_0<22> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg953 n_178 in_0<27> in_1<27> out_0<27> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg952 n_180 in_0<28> in_1<28> out_0<28> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg951 n_182 in_1<29> in_0<29> out_0<29> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg945 in_0<30> in_1<30> n_201 out_0<30> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg950 n_185 in_0<31> in_1<31> out_0<31> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg949 n_198 in_0<34> in_1<34> out_0<34> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg2 n_154 in_0<6> in_1<6> out_0<6> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg944 in_0<33> in_1<33> n_189 out_0<33> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg943 in_0<35> in_1<35> n_196 out_0<35> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg939 n_211 in_1<9> in_0<9> n_210 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg937 n_166 in_0<17> in_1<17> n_208 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg934 n_172 in_0<22> in_1<22> n_205 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg3 n_196 in_0<35> in_1<35> n_194 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg940 n_212 in_1<8> in_0<8> n_211 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg941 n_213 in_1<7> in_0<7> n_212 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg842 in_0<21> in_1<21> n_171 n_172 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg832 in_0<27> in_1<27> n_178 n_180 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg829 in_0<28> in_1<28> n_180 n_182 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg930 n_182 in_0<29> in_1<29> n_201 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg824 in_0<30> in_1<30> n_201 n_185 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg821 in_0<31> in_1<31> n_185 n_187 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg942 n_154 in_1<6> in_0<6> n_213 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg927 n_189 in_0<33> in_1<33> n_198 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg925 n_198 in_0<34> in_1<34> n_196 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg920 in_1<1> n_124 out_0<1> inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg928 n_187 n_149 out_0<32> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg882 in_2 in_1<0> out_0<0> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg908 in_2 in_1<0> n_124 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
XFE_PHC2553_Delay3_3_out1_1_ in_0<7> FE_PHN2553_Delay3_3_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX2
Xg901 in_0<32> in_1<32> n_125 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg867 n_153 FE_PHN2116_Delay2_2_2_out1_8_ n_154 out_0<5> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg869 n_151 FE_PHN2125_Delay2_2_2_out1_6_ n_152 out_0<3> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg868 n_152 FE_PHN2121_Delay2_2_2_out1_7_ n_153 out_0<4> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg870 n_150 FE_PHN2129_Delay2_2_2_out1_5_ n_151 out_0<2> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg874 in_0<32> in_1<32> n_148 n_149 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg818 n_187 n_125 n_148 n_189 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
XFE_PHC2115_sumd_out1_7_ in_0<12> FE_PHN2115_sumd_out1_7_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2117_sumd_out1_8_ in_0<13> FE_PHN2117_sumd_out1_8_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2064_sumd_out1_13_ in_0<18> FE_PHN2064_sumd_out1_13_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2802_Delay2_2_2_out1_21_ FE_PHN3276_Delay2_2_2_out1_21_ 
+ FE_PHN2802_Delay2_2_2_out1_21_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3276_Delay2_2_2_out1_21_ in_1<18> FE_PHN3276_Delay2_2_2_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2069_sumd_out1_14_ in_0<19> FE_PHN2069_sumd_out1_14_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2533_Delay2_2_2_out1_8_ in_1<5> FE_PHN2533_Delay2_2_2_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2539_Delay2_2_2_out1_7_ in_1<4> FE_PHN2539_Delay2_2_2_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2101_sumd_out1_10_ in_0<15> FE_PHN2101_sumd_out1_10_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2100_sumd_out1_11_ in_0<16> FE_PHN2100_sumd_out1_11_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2806_sumd_out1_31_ in_0<36> FE_PHN2806_sumd_out1_31_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
Xg857 FE_PHN2031_Delay2_2_2_out1_13_ FE_PHN2032_Delay3_3_out1_4_ n_210 n_159 
+ out_0<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg856 FE_PHN2532_sumd_out1_6_ FE_PHN2014_Delay2_2_2_out1_14_ n_159 n_160 
+ out_0<11> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg855 FE_PHN2115_sumd_out1_7_ FE_PHN2519_Delay2_2_2_out1_15_ n_160 n_161 
+ out_0<12> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg853 in_0<14> FE_PHN2512_Delay2_2_2_out1_17_ n_162 n_163 out_0<14> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg854 FE_PHN2117_sumd_out1_8_ FE_PHN2514_Delay2_2_2_out1_16_ n_161 n_162 
+ out_0<13> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg847 FE_PHN2064_sumd_out1_13_ FE_PHN2802_Delay2_2_2_out1_21_ n_208 n_168 
+ out_0<18> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg845 in_0<20> FE_PHN533_Delay2_2_2_out1_23_ n_169 n_171 out_0<20> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg846 FE_PHN2069_sumd_out1_14_ FE_PHN501_Delay2_2_2_out1_22_ n_168 n_169 
+ out_0<19> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg837 in_0<24> in_1<24> n_175 n_176 out_0<24> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg836 in_0<25> in_1<25> n_176 n_177 out_0<25> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg835 in_0<26> in_1<26> n_177 n_178 out_0<26> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg838 in_0<23> FE_PHN223_Delay2_2_2_out1_26_ n_205 n_175 out_0<23> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg852 FE_PHN2101_sumd_out1_10_ FE_PHN2508_Delay2_2_2_out1_18_ n_163 n_164 
+ out_0<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg851 FE_PHN2100_sumd_out1_11_ FE_PHN507_Delay2_2_2_out1_19_ n_164 n_166 
+ out_0<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
XFE_PHC501_Delay2_2_2_out1_22_ in_1<19> FE_PHN501_Delay2_2_2_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC223_Delay2_2_2_out1_26_ in_1<23> FE_PHN223_Delay2_2_2_out1_26_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC507_Delay2_2_2_out1_19_ in_1<16> FE_PHN507_Delay2_2_2_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2031_Delay2_2_2_out1_13_ in_1<10> FE_PHN2031_Delay2_2_2_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2032_Delay3_3_out1_4_ in_0<10> FE_PHN2032_Delay3_3_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2014_Delay2_2_2_out1_14_ in_1<11> FE_PHN2014_Delay2_2_2_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2793_Delay2_2_2_out1_17_ in_1<14> FE_PHN2793_Delay2_2_2_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC533_Delay2_2_2_out1_23_ in_1<20> FE_PHN533_Delay2_2_2_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2792_Delay2_2_2_out1_18_ in_1<15> FE_PHN2792_Delay2_2_2_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2519_Delay2_2_2_out1_15_ FE_PHN2800_Delay2_2_2_out1_15_ 
+ FE_PHN2519_Delay2_2_2_out1_15_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2800_Delay2_2_2_out1_15_ in_1<12> FE_PHN2800_Delay2_2_2_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2514_Delay2_2_2_out1_16_ FE_PHN2798_Delay2_2_2_out1_16_ 
+ FE_PHN2514_Delay2_2_2_out1_16_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2798_Delay2_2_2_out1_16_ in_1<13> FE_PHN2798_Delay2_2_2_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2512_Delay2_2_2_out1_17_ FE_PHN2793_Delay2_2_2_out1_17_ 
+ FE_PHN2512_Delay2_2_2_out1_17_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2116_Delay2_2_2_out1_8_ FE_PHN2533_Delay2_2_2_out1_8_ 
+ FE_PHN2116_Delay2_2_2_out1_8_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2121_Delay2_2_2_out1_7_ FE_PHN2539_Delay2_2_2_out1_7_ 
+ FE_PHN2121_Delay2_2_2_out1_7_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2125_Delay2_2_2_out1_6_ FE_PHN2542_Delay2_2_2_out1_6_ 
+ FE_PHN2125_Delay2_2_2_out1_6_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2129_Delay2_2_2_out1_5_ FE_PHN2544_Delay2_2_2_out1_5_ 
+ FE_PHN2129_Delay2_2_2_out1_5_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2508_Delay2_2_2_out1_18_ FE_PHN2792_Delay2_2_2_out1_18_ 
+ FE_PHN2508_Delay2_2_2_out1_18_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2542_Delay2_2_2_out1_6_ in_1<3> FE_PHN2542_Delay2_2_2_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2544_Delay2_2_2_out1_5_ in_1<2> FE_PHN2544_Delay2_2_2_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
Xg872 in_1<1> n_124 n_150 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
XFE_PHC2532_sumd_out1_6_ in_0<11> FE_PHN2532_sumd_out1_6_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumq_2
* View Name:    schematic
************************************************************************

.SUBCKT sumq_2 In1<41> In1<40> In1<39> In1<38> In1<37> In1<36> In1<35> In1<34> 
+ In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> In1<27> In1<26> In1<25> 
+ In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> 
+ In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> 
+ In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> In2<33> In2<32> In2<31> In2<30> 
+ In2<29> In2<28> In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> 
+ In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> 
+ In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> 
+ In2<1> In2<0> Out1<38> Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> Out1<32> 
+ Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> 
+ Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<41>:I In1<40>:I In1<39>:I In1<38>:I In1<37>:I In1<36>:I 
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<33>:I In2<32>:I 
*.PININFO In2<31>:I In2<30>:I In2<29>:I In2<28>:I In2<27>:I In2<26>:I 
*.PININFO In2<25>:I In2<24>:I In2<23>:I In2<22>:I In2<21>:I In2<20>:I 
*.PININFO In2<19>:I In2<18>:I In2<17>:I In2<16>:I In2<15>:I In2<14>:I 
*.PININFO In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I 
*.PININFO In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I 
*.PININFO Out1<38>:O Out1<37>:O Out1<36>:O Out1<35>:O Out1<34>:O Out1<33>:O 
*.PININFO Out1<32>:O Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O 
*.PININFO Out1<26>:O Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O 
*.PININFO Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O 
*.PININFO Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O 
*.PININFO Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O 
*.PININFO Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xcsa_tree_add_36_34_groupi UNCONNECTED_HIER_Z368 UNCONNECTED_HIER_Z367 In2<31> 
+ In2<30> In2<29> In2<28> In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> 
+ In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> 
+ In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> 
+ In2<2> In2<1> UNCONNECTED_HIER_Z366 UNCONNECTED_HIER_Z365 
+ UNCONNECTED_HIER_Z364 UNCONNECTED_HIER_Z363 UNCONNECTED_HIER_Z362 
+ UNCONNECTED_HIER_Z361 UNCONNECTED_HIER_Z370 UNCONNECTED_HIER_Z369 In1<39> 
+ In1<38> In1<37> In1<36> In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> 
+ In1<29> In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> 
+ In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> 
+ In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> 
+ Out1<36> Out1<35> Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> Out1<29> 
+ Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> 
+ Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> 
+ Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> 
+ Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5 / 
+ csa_tree_add_36_34_group_317_318_1
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    NA2_5VX0
* View Name:    cmos_sch
************************************************************************

.SUBCKT NA2_5VX0 A B Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xna2_1 A B Q inh_ground_gnd inh_power_vdd5 / nand2hdv5 GT_PUL=500.00n 
+ GT_PUW=500.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.0n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    csa_tree_add_18_33_group_323_324_1
* View Name:    schematic
************************************************************************

.SUBCKT csa_tree_add_18_33_group_323_324_1 in_0<34> in_0<33> in_0<32> in_0<31> 
+ in_0<30> in_0<29> in_0<28> in_0<27> in_0<26> in_0<25> in_0<24> in_0<23> 
+ in_0<22> in_0<21> in_0<20> in_0<19> in_0<18> in_0<17> in_0<16> in_0<15> 
+ in_0<14> in_0<13> in_0<12> in_0<11> in_0<10> in_0<9> in_0<8> in_0<7> in_0<6> 
+ in_0<5> in_0<4> in_0<3> in_0<2> in_0<1> in_0<0> in_1<35> in_1<34> in_1<33> 
+ in_1<32> in_1<31> in_1<30> in_1<29> in_1<28> in_1<27> in_1<26> in_1<25> 
+ in_1<24> in_1<23> in_1<22> in_1<21> in_1<20> in_1<19> in_1<18> in_1<17> 
+ in_1<16> in_1<15> in_1<14> in_1<13> in_1<12> in_1<11> in_1<10> in_1<9> 
+ in_1<8> in_1<7> in_1<6> in_1<5> in_1<4> in_1<3> in_1<2> in_1<1> in_1<0> in_2 
+ out_0<35> out_0<34> out_0<33> out_0<32> out_0<31> out_0<30> out_0<29> 
+ out_0<28> out_0<27> out_0<26> out_0<25> out_0<24> out_0<23> out_0<22> 
+ out_0<21> out_0<20> out_0<19> out_0<18> out_0<17> out_0<16> out_0<15> 
+ out_0<14> out_0<13> out_0<12> out_0<11> out_0<10> out_0<9> out_0<8> out_0<7> 
+ out_0<6> out_0<5> out_0<4> out_0<3> out_0<2> out_0<1> out_0<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO in_0<34>:I in_0<33>:I in_0<32>:I in_0<31>:I in_0<30>:I in_0<29>:I 
*.PININFO in_0<28>:I in_0<27>:I in_0<26>:I in_0<25>:I in_0<24>:I in_0<23>:I 
*.PININFO in_0<22>:I in_0<21>:I in_0<20>:I in_0<19>:I in_0<18>:I in_0<17>:I 
*.PININFO in_0<16>:I in_0<15>:I in_0<14>:I in_0<13>:I in_0<12>:I in_0<11>:I 
*.PININFO in_0<10>:I in_0<9>:I in_0<8>:I in_0<7>:I in_0<6>:I in_0<5>:I 
*.PININFO in_0<4>:I in_0<3>:I in_0<2>:I in_0<1>:I in_0<0>:I in_1<35>:I 
*.PININFO in_1<34>:I in_1<33>:I in_1<32>:I in_1<31>:I in_1<30>:I in_1<29>:I 
*.PININFO in_1<28>:I in_1<27>:I in_1<26>:I in_1<25>:I in_1<24>:I in_1<23>:I 
*.PININFO in_1<22>:I in_1<21>:I in_1<20>:I in_1<19>:I in_1<18>:I in_1<17>:I 
*.PININFO in_1<16>:I in_1<15>:I in_1<14>:I in_1<13>:I in_1<12>:I in_1<11>:I 
*.PININFO in_1<10>:I in_1<9>:I in_1<8>:I in_1<7>:I in_1<6>:I in_1<5>:I 
*.PININFO in_1<4>:I in_1<3>:I in_1<2>:I in_1<1>:I in_1<0>:I in_2:I out_0<35>:O 
*.PININFO out_0<34>:O out_0<33>:O out_0<32>:O out_0<31>:O out_0<30>:O 
*.PININFO out_0<29>:O out_0<28>:O out_0<27>:O out_0<26>:O out_0<25>:O 
*.PININFO out_0<24>:O out_0<23>:O out_0<22>:O out_0<21>:O out_0<20>:O 
*.PININFO out_0<19>:O out_0<18>:O out_0<17>:O out_0<16>:O out_0<15>:O 
*.PININFO out_0<14>:O out_0<13>:O out_0<12>:O out_0<11>:O out_0<10>:O 
*.PININFO out_0<9>:O out_0<8>:O out_0<7>:O out_0<6>:O out_0<5>:O out_0<4>:O 
*.PININFO out_0<3>:O out_0<2>:O out_0<1>:O out_0<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg863 n_174 in_0<16> in_1<16> n_218 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg864 in_1<14> FE_PHN3208_Delay0_out1_1_ n_170 n_219 inh_ground_gnd 
+ inh_power_vdd5 / CAG_5VX1
Xg859 n_215 in_1<22> in_0<22> n_214 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg856 n_212 in_1<27> in_0<27> n_211 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg857 n_194 in_1<26> in_0<26> n_212 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg855 n_211 in_1<28> in_0<28> n_210 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg726 in_1<29> in_0<29> n_210 n_201 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg722 in_1<30> in_0<30> n_201 n_202 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg854 n_202 in_1<31> in_0<31> n_209 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg714 in_1<32> in_0<32> n_209 n_204 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg853 n_204 in_1<33> in_0<33> n_208 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg860 n_185 in_1<21> in_0<21> n_215 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg862 n_179 in_1<19> in_0<19> n_217 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg775 in_1<13> in_0<13> n_168 n_170 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg841 in_0<20> n_107 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg750 n_215 in_1<22> in_0<22> n_187 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg768 n_174 in_1<16> in_0<16> n_175 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg776 n_168 in_1<13> in_0<13> n_169 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg773 n_170 in_1<14> in_0<14> n_171 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg861 n_217 n_107 in_1<20> out_0<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg866 in_0<34> FE_PHN2527_sumq_out1_36_ n_206 out_0<35> inh_ground_gnd 
+ inh_power_vdd5 / EO3_5VX1
Xg867 in_0<19> in_1<19> n_179 FE_RN_ inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg875 n_185 in_1<21> in_0<21> out_0<21> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg874 n_212 in_0<27> in_1<27> out_0<27> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg873 n_211 in_1<28> in_0<28> out_0<28> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg872 n_210 in_1<29> in_0<29> out_0<29> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg871 n_201 in_0<30> in_1<30> out_0<30> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg870 n_202 in_1<31> in_0<31> out_0<31> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg869 n_209 in_1<32> in_0<32> out_0<32> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg868 n_204 in_1<33> in_0<33> out_0<33> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg858 n_194 in_1<26> in_0<26> out_0<26> inh_ground_gnd inh_power_vdd5 / 
+ EO3_5VX1
Xg748 n_187 out_0<22> inh_ground_gnd inh_power_vdd5 / IN_5VX4
Xg771 n_171 out_0<14> inh_ground_gnd inh_power_vdd5 / IN_5VX4
Xg766 n_175 out_0<16> inh_ground_gnd inh_power_vdd5 / IN_5VX3
Xg774 n_169 out_0<13> inh_ground_gnd inh_power_vdd5 / IN_5VX3
XFE_PHC2527_sumq_out1_36_ in_1<35> FE_PHN2527_sumq_out1_36_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2551_sumq_out1_7_ in_1<6> FE_PHN2551_sumq_out1_7_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2543_sumq_out1_9_ in_1<8> FE_PHN2543_sumq_out1_9_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2145_sumq_out1_11_ FE_PHN2538_sumq_out1_11_ FE_PHN2145_sumq_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2538_sumq_out1_11_ in_1<10> FE_PHN2538_sumq_out1_11_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2541_sumq_out1_12_ in_1<11> FE_PHN2541_sumq_out1_12_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2136_sumin_out1_19_ FE_RN_ out_0<19> inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
Xg837 in_1<20> in_0<20> n_109 inh_ground_gnd inh_power_vdd5 / NA2_5VX0
Xg821 in_1<20> n_107 n_124 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg756 n_217 n_124 n_109 n_185 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
XFE_PHC522_Delay0_out1_4_ in_0<17> FE_PHN522_Delay0_out1_4_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC362_Delay0_out1_5_ in_0<18> FE_PHN362_Delay0_out1_5_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC493_Delay0_out1_2_ in_0<15> FE_PHN493_Delay0_out1_2_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC188_Delay0_out1_12_ in_0<25> FE_PHN188_Delay0_out1_12_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
Xg764 in_1<18> FE_PHN362_Delay0_out1_5_ n_177 n_179 out_0<18> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX4
Xg770 in_1<15> FE_PHN493_Delay0_out1_2_ n_219 n_174 out_0<15> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX4
Xg743 in_1<25> FE_PHN188_Delay0_out1_12_ n_191 n_194 out_0<25> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX4
Xg745 in_1<24> in_0<24> n_189 n_191 out_0<24> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
Xg747 in_1<23> in_0<23> n_214 n_189 out_0<23> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX4
XFE_PHC2139_n_157 n_157 FE_PHN2139_n_157 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2137_n_159 n_159 FE_PHN2137_n_159 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC3208_Delay0_out1_1_ in_0<14> FE_PHN3208_Delay0_out1_1_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
Xg792 n_151 in_1<5> n_153 out_0<5> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg788 n_155 in_1<7> n_157 out_0<7> inh_ground_gnd inh_power_vdd5 / HA_5VX4
Xg790 n_153 FE_PHN2551_sumq_out1_7_ n_155 out_0<6> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX4
Xg784 FE_PHN2137_n_159 in_1<9> n_161 out_0<9> inh_ground_gnd inh_power_vdd5 / 
+ HA_5VX4
Xg782 n_161 FE_PHN2145_sumq_out1_11_ n_163 out_0<10> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX4
Xg786 FE_PHN2139_n_157 FE_PHN2543_sumq_out1_9_ n_159 out_0<8> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX4
Xg778 n_165 FE_PHN2545_sumq_out1_13_ n_168 out_0<12> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX4
Xg780 n_163 FE_PHN2541_sumq_out1_12_ n_165 out_0<11> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX4
XFE_PHC2545_sumq_out1_13_ in_1<12> FE_PHN2545_sumq_out1_13_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
Xg803 in_1<0> in_2 n_141 out_0<0> inh_ground_gnd inh_power_vdd5 / HA_5VX2
Xg798 n_145 in_1<2> n_147 out_0<2> inh_ground_gnd inh_power_vdd5 / HA_5VX2
Xg796 n_147 in_1<3> n_149 out_0<3> inh_ground_gnd inh_power_vdd5 / HA_5VX2
Xg794 n_149 in_1<4> n_151 out_0<4> inh_ground_gnd inh_power_vdd5 / HA_5VX2
Xg801 in_1<34> in_0<34> n_143 n_144 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg800 n_141 in_1<1> n_145 out_0<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg706 n_208 n_122 n_143 n_206 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
Xg823 in_1<34> in_0<34> n_122 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2 n_208 n_144 out_0<34> inh_ground_gnd inh_power_vdd5 / EO2_5VX0
Xg765 in_1<17> FE_PHN522_Delay0_out1_4_ n_218 n_177 out_0<17> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    sumin_2
* View Name:    schematic
************************************************************************

.SUBCKT sumin_2 In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> 
+ In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> 
+ In1<4> In1<3> In1<2> In1<1> In1<0> In2<38> In2<37> In2<36> In2<35> In2<34> 
+ In2<33> In2<32> In2<31> In2<30> In2<29> In2<28> In2<27> In2<26> In2<25> 
+ In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> 
+ In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<35> Out1<34> Out1<33> 
+ Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> 
+ Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<21>:I In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I 
*.PININFO In1<15>:I In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I 
*.PININFO In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I 
*.PININFO In1<1>:I In1<0>:I In2<38>:I In2<37>:I In2<36>:I In2<35>:I In2<34>:I 
*.PININFO In2<33>:I In2<32>:I In2<31>:I In2<30>:I In2<29>:I In2<28>:I 
*.PININFO In2<27>:I In2<26>:I In2<25>:I In2<24>:I In2<23>:I In2<22>:I 
*.PININFO In2<21>:I In2<20>:I In2<19>:I In2<18>:I In2<17>:I In2<16>:I 
*.PININFO In2<15>:I In2<14>:I In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I 
*.PININFO In2<8>:I In2<7>:I In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I 
*.PININFO In2<1>:I In2<0>:I Out1<35>:O Out1<34>:O Out1<33>:O Out1<32>:O 
*.PININFO Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O 
*.PININFO Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O 
*.PININFO Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O 
*.PININFO Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O 
*.PININFO Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O 
*.PININFO Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xcsa_tree_add_18_33_groupi In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> 
+ In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> 
+ In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> UNCONNECTED_HIER_Z360 
+ UNCONNECTED_HIER_Z359 UNCONNECTED_HIER_Z358 UNCONNECTED_HIER_Z357 
+ UNCONNECTED_HIER_Z356 UNCONNECTED_HIER_Z355 UNCONNECTED_HIER_Z354 
+ UNCONNECTED_HIER_Z353 UNCONNECTED_HIER_Z352 UNCONNECTED_HIER_Z351 
+ UNCONNECTED_HIER_Z350 UNCONNECTED_HIER_Z349 UNCONNECTED_HIER_Z348 In2<36> 
+ In2<35> In2<34> In2<33> In2<32> In2<31> In2<30> In2<29> In2<28> In2<27> 
+ In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> 
+ In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> 
+ In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<35> 
+ Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> 
+ Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5 / 
+ csa_tree_add_18_33_group_323_324_1
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    IN_5VX0
* View Name:    cmos_sch
************************************************************************

.SUBCKT IN_5VX0 A Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 A Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=940.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_255
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_255 A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> 
+ A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> 
+ A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> CI Z<28> Z<27> Z<26> Z<25> Z<24> 
+ Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> 
+ Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd 
+ inh_power_vdd5
*.PININFO A<28>:I A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I 
*.PININFO A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I 
*.PININFO A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I 
*.PININFO A<3>:I A<2>:I A<1>:I A<0>:I CI:I Z<28>:O Z<27>:O Z<26>:O Z<25>:O 
*.PININFO Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O 
*.PININFO Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O 
*.PININFO Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg217 n_1 A<1> n_3 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg216 n_3 A<2> n_5 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg218 A<0> CI n_1 Z<0> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg214 n_7 A<4> n_9 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg213 n_9 A<5> n_11 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg212 n_11 A<6> n_13 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg211 n_13 A<7> n_15 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg210 n_15 A<8> n_17 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg209 n_17 A<9> n_19 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg208 n_19 A<10> n_21 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg215 n_5 A<3> n_7 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg206 n_23 A<12> n_25 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg205 n_25 A<13> n_27 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg204 n_27 A<14> n_29 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg203 n_29 A<15> n_31 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg202 n_31 A<16> n_33 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg201 n_33 A<17> n_35 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg200 n_35 A<18> n_37 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg207 n_21 A<11> n_23 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg198 n_39 A<20> n_41 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg197 n_41 A<21> n_43 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg196 n_43 A<22> n_45 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg195 n_45 A<23> n_47 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg194 n_47 A<24> n_49 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg193 n_49 A<25> n_51 Z<25> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg199 n_37 A<19> n_39 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg192 A<26> n_51 Z<26> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1439_1
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1439_1 A<35> A<34> A<33> A<32> A<31> A<30> A<29> 
+ A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> 
+ A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> 
+ A<2> A<1> A<0> Z<48> Z<47> Z<46> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> 
+ Z<38> Z<37> Z<36> Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> 
+ Z<26> Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> 
+ Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> 
+ Z<0> p p1 p2 p3 inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I p:I p1:I p2:I p3:I Z<48>:O Z<47>:O Z<46>:O 
*.PININFO Z<45>:O Z<44>:O Z<43>:O Z<42>:O Z<41>:O Z<40>:O Z<39>:O Z<38>:O 
*.PININFO Z<37>:O Z<36>:O Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O Z<30>:O 
*.PININFO Z<29>:O Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O 
*.PININFO Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O 
*.PININFO Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O 
*.PININFO Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg5200 A<34> n_15 n_181 n_193 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4941 n_295 n_199 n_523 n_525 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4945 n_340 n_363 n_518 n_520 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5168 n_135 n_130 A<12> n_218 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5207 n_113 n_59 n_27 n_186 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5209 n_108 n_42 n_33 n_184 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5001 n_353 n_327 n_440 n_464 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4996 n_391 n_385 n_468 n_469 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4997 n_386 n_352 n_464 n_468 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5217 n_143 A<0> A<4> n_175 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5050 n_293 n_284 n_379 n_389 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5058 n_285 n_254 n_322 n_379 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5020 n_328 n_292 n_389 n_440 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5155 n_179 n_61 n_198 n_244 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5091 n_255 n_195 n_291 n_322 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5117 n_244 n_170 n_194 n_291 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4994 n_394 n_392 n_470 n_471 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4995 n_393 n_390 n_469 n_470 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5170 n_100 n_55 n_28 n_228 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4993 n_415 n_395 n_471 n_472 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5094 n_24 n_228 n_261 n_319 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4991 n_427 n_414 n_472 n_474 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5177 n_85 n_86 n_17 n_222 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5169 n_96 n_52 n_35 n_229 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5178 n_87 n_50 n_32 n_216 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5208 n_98 n_64 n_25 n_185 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5166 n_34 n_84 n_93 n_230 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5173 n_145 n_66 n_12 n_226 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5174 n_119 n_60 n_29 n_225 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5171 n_140 n_48 n_20 n_217 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4987 n_458 n_455 n_476 n_478 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4983 n_445 n_431 n_480 n_482 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4981 n_421 n_430 n_482 n_484 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4979 n_399 n_420 n_484 n_486 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4985 n_446 n_457 n_478 n_480 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4977 n_401 n_398 n_486 n_488 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4975 n_403 n_400 n_488 n_490 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4973 n_402 n_407 n_490 n_492 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5176 n_26 n_40 n_89 n_223 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5175 n_102 n_62 n_36 n_224 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5165 n_116 n_88 n_22 n_231 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5172 n_106 n_67 n_14 n_227 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5167 n_122 n_45 n_13 n_219 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4989 n_456 n_426 n_474 n_476 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5093 n_21 n_260 n_603 n_320 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4971 n_425 n_406 n_492 n_494 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4969 n_413 n_424 n_494 n_496 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4967 n_442 n_412 n_496 n_498 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4965 n_429 n_441 n_498 n_500 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4963 n_428 n_417 n_500 n_502 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4961 n_444 n_416 n_502 n_504 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4959 n_405 n_443 n_504 n_506 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4957 n_411 n_404 n_506 n_508 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4955 n_409 n_410 n_508 n_510 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4953 n_408 n_419 n_510 n_512 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4951 n_423 n_418 n_512 n_514 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4949 n_422 n_397 n_514 n_516 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg4947 n_396 n_341 n_516 n_518 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5428 A<35> n_15 A<33> n_606 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5387 n_363 n_340 n_518 Z<43> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5386 n_295 n_199 n_523 Z<45> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5118 A<11> A<9> n_184 n_290 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5425 n_68 A<12> n_134 n_603 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5141 A<9> A<7> n_187 n_265 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5201 A<7> A<5> n_141 n_192 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5239 n_30 A<3> n_91 n_154 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5422 n_100 n_28 n_55 n_600 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5411 n_415 n_395 n_471 Z<19> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5410 n_472 n_427 n_414 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5103 A<20> n_222 A<18> n_307 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5415 n_85 n_17 n_86 n_593 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5426 n_96 n_35 n_52 n_604 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5113 A<19> A<17> n_216 n_297 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5416 n_87 n_32 n_50 n_594 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5051 A<18> A<16> n_320 n_388 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5119 A<18> A<16> n_185 n_289 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5420 n_93 n_34 n_84 n_598 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5417 n_145 n_12 n_66 n_595 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5109 A<22> A<20> n_226 n_301 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5111 A<21> A<19> n_230 n_299 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5108 A<23> A<21> n_225 n_302 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5423 n_140 n_20 n_48 n_601 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5427 n_119 n_29 n_60 n_605 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5052 A<17> A<15> n_319 n_387 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5408 n_458 n_455 n_476 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5105 p A<24> n_229 n_305 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5406 n_445 n_431 n_480 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5405 n_421 n_430 n_482 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5404 n_399 n_420 n_484 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5407 n_446 n_457 n_478 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5403 n_401 n_398 n_486 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5402 n_403 n_400 n_488 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5401 n_402 n_407 n_490 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5120 p1 p n_186 n_288 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5414 n_89 n_26 n_40 n_592 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5419 n_116 n_22 n_88 n_597 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5418 n_102 n_36 n_62 n_596 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5248 A<30> n_22 A<27> n_146 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5107 A<31> A<29> n_223 n_303 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5104 A<32> A<30> n_231 n_306 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5114 A<33> A<31> n_224 n_296 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5424 n_106 n_14 n_67 n_602 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5112 A<29> n_227 A<27> n_298 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5421 n_122 n_13 n_45 n_599 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5409 n_456 n_426 n_474 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5413 n_603 n_21 n_260 n_591 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5400 n_425 n_406 n_492 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5399 n_413 n_424 n_494 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5398 n_442 n_412 n_496 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5397 n_429 n_441 n_498 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5396 n_428 n_417 n_500 Z<34> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5395 n_444 n_416 n_502 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5394 n_405 n_443 n_504 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5393 n_411 n_404 n_506 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5392 n_409 n_410 n_508 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5391 n_408 n_419 n_510 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5390 n_423 n_418 n_512 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5389 n_397 n_422 n_514 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5388 n_396 n_341 n_516 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg5378 n_33 A<5> n_7 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg2 n_11 A<9> n_8 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg5385 A<6> n_30 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg5384 A<21> n_13 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg5383 A<8> n_28 n_2 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg5297 n_57 n_65 n_77 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg5299 n_49 n_54 n_75 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg5298 n_51 n_44 n_76 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg5264 n_31 n_18 n_124 n_123 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5251 n_10 n_23 n_141 n_142 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5287 n_23 A<0> n_90 n_91 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5257 A<10> A<8> n_133 n_134 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5254 A<2> n_16 n_136 n_137 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5273 n_30 A<0> n_109 n_110 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5274 A<5> A<3> n_107 n_108 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5286 A<15> A<13> n_92 n_93 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5260 A<9> A<7> n_131 n_129 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5289 n_21 n_11 n_86 n_87 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5283 A<12> A<10> n_97 n_98 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5282 A<8> A<6> n_99 n_100 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5270 p A<24> n_114 n_116 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5290 n_25 n_24 n_84 n_85 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5285 A<20> A<18> n_94 n_96 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5272 A<22> A<20> n_111 n_113 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5266 A<21> A<19> n_120 n_122 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5249 A<16> A<14> n_144 n_145 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5268 A<17> A<15> n_117 n_119 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5263 A<19> A<17> n_125 n_127 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5253 n_12 n_17 n_139 n_140 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5280 A<27> A<25> n_101 n_102 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5278 A<23> A<21> n_103 n_106 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5288 n_14 n_13 n_88 n_89 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg5382 A<30> n_22 n_3 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5381 n_61 n_90 n_4 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5296 n_58 n_43 n_78 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg5210 n_180 n_181 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5367 A<31> n_18 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5352 A<33> n_31 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg4942 n_522 Z<44> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5376 A<2> n_10 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5375 A<11> n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5255 n_134 n_135 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5259 n_68 n_130 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5242 n_152 n_151 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5372 A<25> n_14 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5357 A<27> n_26 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5356 A<24> n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5373 A<23> n_13 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5361 A<28> n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5355 A<10> n_28 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5293 n_80 n_81 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5374 A<18> n_12 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5371 A<32> n_15 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5346 A<29> n_36 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5370 A<0> n_16 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5368 A<16> n_17 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5365 p2 n_19 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5363 A<20> n_20 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5362 A<13> n_21 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5360 A<1> n_23 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5359 A<12> n_24 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5358 A<14> n_25 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5354 A<19> n_29 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5353 A<4> n_30 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5351 A<15> n_32 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5350 A<7> n_33 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5349 A<17> n_34 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5347 A<22> n_35 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5250 n_142 n_143 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5258 n_131 n_132 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5261 n_127 n_128 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5252 n_139 n_138 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5152 n_229 n_247 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5269 n_62 n_115 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5262 n_125 n_126 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5284 n_94 n_95 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5271 n_111 n_112 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5265 n_120 n_121 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5149 n_217 n_251 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5267 n_117 n_118 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5277 n_1 n_104 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5276 n_103 n_105 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5150 n_219 n_250 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5145 A<34> n_147 n_19 n_258 n_259 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5115 n_172 n_19 n_258 n_295 n_294 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg4943 n_294 n_362 n_520 n_523 n_522 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5070 n_234 n_178 n_259 n_362 n_363 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5153 n_69 n_0 A<9> n_245 n_246 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5073 n_266 n_246 A<14> n_356 n_357 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5162 n_71 n_2 A<13> n_232 n_233 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5090 A<14> n_218 n_233 n_324 n_323 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5193 n_72 n_61 A<6> n_201 n_200 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5121 n_173 n_238 A<10> n_286 n_287 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5075 n_220 n_243 n_287 n_352 n_353 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5098 n_197 n_200 A<11> n_313 n_314 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5053 n_286 n_265 n_314 n_385 n_386 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5122 n_175 n_171 n_192 n_284 n_285 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5088 n_196 n_239 n_264 n_327 n_328 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5159 A<5> n_61 n_179 n_238 n_239 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5147 A<6> n_4 n_174 n_254 n_255 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5116 n_176 n_154 n_242 n_292 n_293 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5087 n_221 n_189 A<12> n_329 n_330 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5049 n_313 n_269 n_330 n_390 n_391 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5086 n_6 n_252 A<13> n_331 n_332 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5048 n_329 n_290 n_332 n_392 n_393 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5148 n_73 n_41 A<8> n_253 n_252 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5047 n_331 n_304 n_357 n_395 n_394 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5037 n_356 n_358 n_337 n_414 n_415 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5072 A<11> n_245 n_600 n_359 n_358 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5031 n_309 n_590 n_378 n_426 n_427 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5144 n_129 n_47 n_11 n_260 n_261 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5017 n_382 n_312 n_366 n_445 n_446 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5029 n_368 n_289 n_370 n_430 n_431 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5064 n_594 n_311 A<20> n_369 n_370 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5034 n_369 n_297 n_339 n_420 n_421 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5045 n_338 n_307 n_347 n_398 n_399 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5082 n_267 n_593 A<21> n_338 n_339 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5097 n_240 A<23> n_604 n_315 n_316 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5158 n_128 n_138 A<22> n_240 n_241 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5099 A<15> n_232 n_191 n_311 n_312 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5078 n_274 n_598 A<22> n_346 n_347 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5043 n_342 n_301 n_351 n_402 n_403 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5080 n_272 n_595 A<23> n_342 n_343 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5044 n_346 n_299 n_343 n_400 n_401 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5041 n_350 n_302 n_374 n_406 n_407 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5076 n_282 n_605 A<24> n_350 n_351 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5062 n_280 n_601 A<25> n_373 n_374 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5008 n_380 n_591 n_387 n_455 n_456 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5007 n_381 n_323 n_388 n_457 n_458 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5030 n_375 n_326 n_308 n_428 n_429 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5036 n_310 n_288 n_384 n_416 n_417 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5146 n_74 n_1 p n_257 n_256 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5042 n_348 n_300 n_345 n_404 n_405 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5018 n_383 n_298 n_349 n_443 n_444 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5077 n_268 n_256 A<31> n_348 n_349 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5081 n_235 n_248 n_236 n_340 n_341 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5046 n_354 n_249 n_237 n_396 n_397 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5160 n_19 n_83 n_79 n_236 n_237 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5143 n_78 n_53 A<30> n_262 n_263 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5033 n_371 n_355 n_148 n_422 n_423 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5035 n_364 n_296 n_372 n_418 n_419 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5063 n_273 n_263 n_19 n_371 n_372 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5074 n_150 n_262 n_281 n_354 n_355 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5039 n_344 n_303 n_361 n_410 n_411 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5079 n_275 n_592 A<32> n_344 n_345 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5040 n_360 n_306 n_365 n_408 n_409 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5071 n_277 n_597 A<33> n_360 n_361 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5069 n_278 n_596 A<34> n_364 n_365 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5019 n_5 n_305 n_376 n_441 n_442 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5084 n_251 A<21> A<24> n_336 n_335 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5032 n_373 n_335 n_334 n_424 n_425 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5038 n_333 n_316 n_367 n_412 n_413 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5085 n_279 n_241 p n_333 n_334 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5161 A<34> n_82 n_149 n_234 n_235 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5151 A<32> n_146 A<33> n_248 n_249 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5054 n_325 n_602 A<30> n_383 n_384 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5089 A<25> n_250 n_190 n_325 n_326 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5061 n_315 n_599 p1 n_375 n_376 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5221 n_123 n_80 n_172 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5302 n_30 A<2> n_72 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5246 n_77 n_58 n_148 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5222 n_137 A<3> n_171 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5223 n_91 A<0> n_170 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5199 n_182 n_108 n_194 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5220 n_108 n_91 n_173 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5219 n_110 n_142 n_174 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5059 n_145 n_359 n_378 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5218 n_137 A<4> n_179 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5068 n_127 n_324 n_366 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5102 n_76 n_283 n_308 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5244 A<31> n_76 n_150 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5067 n_102 n_336 n_367 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5245 A<33> n_75 n_149 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg4939 n_525 n_193 n_606 Z<46> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5247 n_15 A<30> n_36 n_147 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5137 A<10> A<8> n_201 n_269 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5156 A<8> n_182 A<6> n_243 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5142 A<9> A<7> n_188 n_264 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5157 A<8> A<6> n_183 n_242 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5204 A<7> n_108 n_42 n_189 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5106 A<12> n_253 A<10> n_304 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5083 A<15> A<13> n_276 n_337 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5412 n_228 A<12> n_261 n_590 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5202 A<14> n_98 n_64 n_191 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5203 A<24> n_113 n_59 n_190 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5110 A<30> p1 n_257 n_300 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5212 n_37 A<29> n_124 n_178 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5216 n_7 n_141 n_55 n_176 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5140 n_8 n_184 n_64 n_266 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5124 n_37 n_224 n_124 n_281 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5294 n_63 n_36 n_46 n_80 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5132 n_63 n_231 n_46 n_273 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5295 n_65 n_58 n_57 n_79 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5163 n_132 n_187 n_68 n_221 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5205 n_30 n_153 n_152 n_188 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5194 n_177 n_153 n_152 n_198 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5139 n_38 n_185 n_139 n_267 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5055 n_38 n_320 n_139 n_382 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5131 n_126 n_216 n_52 n_274 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5134 n_95 n_222 n_45 n_272 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5126 n_112 n_226 n_67 n_280 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5123 n_121 n_230 n_59 n_282 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5056 n_118 n_319 n_48 n_381 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5138 n_58 n_186 n_43 n_268 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5100 n_44 n_283 n_51 n_310 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5291 n_54 A<27> n_49 n_83 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5130 n_44 n_227 n_51 n_275 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5128 n_54 n_223 n_49 n_278 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5127 n_105 n_225 n_104 n_279 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg5379 n_201 n_133 n_2 n_6 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg5197 n_182 n_107 n_41 n_195 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg5380 n_336 n_101 n_53 n_5 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg5164 n_188 n_131 n_68 n_220 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5211 n_136 A<3> n_39 n_183 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5196 n_183 n_99 n_47 n_196 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5195 n_182 n_99 n_47 n_197 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5101 n_276 n_92 n_66 n_309 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5133 n_253 n_97 n_50 n_276 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5065 n_324 n_125 n_52 n_368 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5057 n_359 n_144 n_60 n_380 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5129 n_257 n_3 n_56 n_277 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5292 A<27> n_3 n_56 n_82 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5125 n_114 n_247 n_115 n_283 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg5320 A<7> A<5> n_55 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5311 A<11> A<9> n_64 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5243 n_91 A<3> n_152 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5316 A<21> A<19> n_59 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5337 A<4> A<2> n_42 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5330 A<32> A<30> n_46 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5340 A<2> n_16 n_39 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5339 A<24> A<22> n_40 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5331 A<20> A<18> n_45 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5329 A<8> A<6> n_47 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5328 A<17> A<15> n_48 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5326 A<31> A<29> n_49 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5325 A<12> A<10> n_50 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5324 A<29> A<27> n_51 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5323 A<19> A<17> n_52 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5318 A<34> A<32> n_57 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5315 A<16> A<14> n_60 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5334 p1 A<26> n_43 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5319 A<30> p1 n_56 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5309 A<15> A<13> n_66 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5308 A<22> A<20> n_67 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5307 A<9> A<7> n_68 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5313 p A<24> n_62 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg5322 n_26 n_14 n_53 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5344 A<33> A<31> n_37 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5312 A<32> A<30> n_63 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5342 A<18> A<16> n_38 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5332 A<29> A<27> n_44 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5321 A<31> A<29> n_54 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5314 n_23 n_16 n_61 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5310 A<34> A<32> n_65 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5317 p1 A<26> n_58 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5240 n_91 A<3> n_153 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg5305 A<5> A<7> n_69 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5303 A<9> A<11> n_71 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5198 n_180 n_77 n_199 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5301 p3 A<6> n_73 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5300 A<22> A<24> n_74 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg5213 n_42 n_109 n_39 n_182 inh_ground_gnd inh_power_vdd5 / NO3_5VX1
Xg5214 n_81 n_37 n_124 n_180 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
Xg5215 n_141 n_16 n_39 n_177 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
Xg5338 A<5> A<3> n_41 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg5206 A<5> n_91 n_41 n_151 n_187 inh_ground_gnd inh_power_vdd5 / ON211_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa6_2
* View Name:    schematic
************************************************************************

.SUBCKT multa6_2 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<28> Out1<27> Out1<26> 
+ Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> 
+ Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> 
+ Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> 
+ Out1<0> p p1 p2 p3 inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I p:I p1:I p2:I 
*.PININFO p3:I Out1<28>:O Out1<27>:O Out1<26>:O Out1<25>:O Out1<24>:O 
*.PININFO Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xinc_add_50_40_6 UNCONNECTED_HIER_Z306 UNCONNECTED_HIER_Z305 
+ multa6_mul_temp<46> multa6_mul_temp<45> multa6_mul_temp<44> 
+ multa6_mul_temp<43> multa6_mul_temp<42> multa6_mul_temp<41> 
+ multa6_mul_temp<40> multa6_mul_temp<39> multa6_mul_temp<38> 
+ multa6_mul_temp<37> multa6_mul_temp<36> multa6_mul_temp<35> 
+ multa6_mul_temp<34> multa6_mul_temp<33> multa6_mul_temp<32> 
+ multa6_mul_temp<31> multa6_mul_temp<30> multa6_mul_temp<29> 
+ multa6_mul_temp<28> multa6_mul_temp<27> multa6_mul_temp<26> 
+ multa6_mul_temp<25> multa6_mul_temp<24> multa6_mul_temp<23> 
+ multa6_mul_temp<22> multa6_mul_temp<21> multa6_mul_temp<20> 
+ multa6_mul_temp<19> n_44 n_45 Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> 
+ Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> 
+ Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> 
+ Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5 / 
+ increment_unsigned_255
Xmul_48_32 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa6_mul_temp<48> multa6_mul_temp<47> multa6_mul_temp<46> 
+ multa6_mul_temp<45> multa6_mul_temp<44> multa6_mul_temp<43> 
+ multa6_mul_temp<42> multa6_mul_temp<41> multa6_mul_temp<40> 
+ multa6_mul_temp<39> multa6_mul_temp<38> multa6_mul_temp<37> 
+ multa6_mul_temp<36> multa6_mul_temp<35> multa6_mul_temp<34> 
+ multa6_mul_temp<33> multa6_mul_temp<32> multa6_mul_temp<31> 
+ multa6_mul_temp<30> multa6_mul_temp<29> multa6_mul_temp<28> 
+ multa6_mul_temp<27> multa6_mul_temp<26> multa6_mul_temp<25> 
+ multa6_mul_temp<24> multa6_mul_temp<23> multa6_mul_temp<22> 
+ multa6_mul_temp<21> multa6_mul_temp<20> multa6_mul_temp<19> 
+ multa6_mul_temp<18> multa6_mul_temp<17> multa6_mul_temp<16> 
+ multa6_mul_temp<15> multa6_mul_temp<14> multa6_mul_temp<13> 
+ multa6_mul_temp<12> multa6_mul_temp<11> multa6_mul_temp<10> 
+ multa6_mul_temp<9> multa6_mul_temp<8> multa6_mul_temp<7> multa6_mul_temp<6> 
+ multa6_mul_temp<5> multa6_mul_temp<4> multa6_mul_temp<3> multa6_mul_temp<2> 
+ multa6_mul_temp<1> multa6_mul_temp<0> p p1 p2 p3 inh_ground_gnd 
+ inh_power_vdd5 / mult_signed_const_1439_1
.ENDS

************************************************************************
* Library Name: GATES_HD5V
* Cell Name:    o22na2hdv5
* View Name:    schematic
************************************************************************

.SUBCKT o22na2hdv5 a b c d out inh_ground_gnd inh_power_vdd5
*.PININFO a:I b:I c:I d:I out:O inh_ground_gnd:B inh_power_vdd5:B
MMN3 net6 c inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(GT_PDW) AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) 
+ NRD=lc/(GT_PDW) NRS=lc/(GT_PDW)
MMN1 out a net6 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMN4 net6 d inh_ground_gnd inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 
+ AD=sx*(GT_PDW) AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) 
+ NRD=lc/(GT_PDW) NRS=lc/(GT_PDW)
MMN2 out b net6 inh_ground_gnd NE5 W=GT_PDW L=GT_PDL M=1.0 AD=sx*(GT_PDW) 
+ AS=sx*(GT_PDW) PD=2*(sx+(GT_PDW)) PS=2*(sx+(GT_PDW)) NRD=lc/(GT_PDW) 
+ NRS=lc/(GT_PDW)
MMP4 net21 d inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
MMP3 out c net21 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=sx*(GT_PUW) 
+ AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) NRD=lc/(GT_PUW) 
+ NRS=lc/(GT_PUW)
MMP1 out a net22 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 AD=sx*(GT_PUW) 
+ AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) NRD=lc/(GT_PUW) 
+ NRS=lc/(GT_PUW)
MMP2 net22 b inh_power_vdd5 inh_power_vdd5 PE5 W=GT_PUW L=GT_PUL M=1.0 
+ AD=sx*(GT_PUW) AS=sx*(GT_PUW) PD=2*(sx+(GT_PUW)) PS=2*(sx+(GT_PUW)) 
+ NRD=lc/(GT_PUW) NRS=lc/(GT_PUW)
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    OA22_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT OA22_5VX1 A B C D Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I D:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 net18 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
Xon22na2_1 A B C D net18 inh_ground_gnd inh_power_vdd5 / o22na2hdv5 
+ GT_PUL=500.00n GT_PUW=720.0n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n 
+ GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    csa_tree_add_67_33_group_337_338_1
* View Name:    schematic
************************************************************************

.SUBCKT csa_tree_add_67_33_group_337_338_1 in_0<32> in_0<31> in_0<30> in_0<29> 
+ in_0<28> in_0<27> in_0<26> in_0<25> in_0<24> in_0<23> in_0<22> in_0<21> 
+ in_0<20> in_0<19> in_0<18> in_0<17> in_0<16> in_0<15> in_0<14> in_0<13> 
+ in_0<12> in_0<11> in_0<10> in_0<9> in_0<8> in_0<7> in_0<6> in_0<5> in_0<4> 
+ in_0<3> in_0<2> in_0<1> in_0<0> in_1 in_2<32> in_2<31> in_2<30> in_2<29> 
+ in_2<28> in_2<27> in_2<26> in_2<25> in_2<24> in_2<23> in_2<22> in_2<21> 
+ in_2<20> in_2<19> in_2<18> in_2<17> in_2<16> in_2<15> in_2<14> in_2<13> 
+ in_2<12> in_2<11> in_2<10> in_2<9> in_2<8> in_2<7> in_2<6> in_2<5> in_2<4> 
+ in_2<3> in_2<2> in_2<1> in_2<0> in_3 out_0<32> out_0<31> out_0<30> out_0<29> 
+ out_0<28> out_0<27> out_0<26> out_0<25> out_0<24> out_0<23> out_0<22> 
+ out_0<21> out_0<20> out_0<19> out_0<18> out_0<17> out_0<16> out_0<15> 
+ out_0<14> out_0<13> out_0<12> out_0<11> out_0<10> out_0<9> out_0<8> out_0<7> 
+ out_0<6> out_0<5> out_0<4> out_0<3> out_0<2> out_0<1> out_0<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO in_0<32>:I in_0<31>:I in_0<30>:I in_0<29>:I in_0<28>:I in_0<27>:I 
*.PININFO in_0<26>:I in_0<25>:I in_0<24>:I in_0<23>:I in_0<22>:I in_0<21>:I 
*.PININFO in_0<20>:I in_0<19>:I in_0<18>:I in_0<17>:I in_0<16>:I in_0<15>:I 
*.PININFO in_0<14>:I in_0<13>:I in_0<12>:I in_0<11>:I in_0<10>:I in_0<9>:I 
*.PININFO in_0<8>:I in_0<7>:I in_0<6>:I in_0<5>:I in_0<4>:I in_0<3>:I 
*.PININFO in_0<2>:I in_0<1>:I in_0<0>:I in_1:I in_2<32>:I in_2<31>:I 
*.PININFO in_2<30>:I in_2<29>:I in_2<28>:I in_2<27>:I in_2<26>:I in_2<25>:I 
*.PININFO in_2<24>:I in_2<23>:I in_2<22>:I in_2<21>:I in_2<20>:I in_2<19>:I 
*.PININFO in_2<18>:I in_2<17>:I in_2<16>:I in_2<15>:I in_2<14>:I in_2<13>:I 
*.PININFO in_2<12>:I in_2<11>:I in_2<10>:I in_2<9>:I in_2<8>:I in_2<7>:I 
*.PININFO in_2<6>:I in_2<5>:I in_2<4>:I in_2<3>:I in_2<2>:I in_2<1>:I 
*.PININFO in_2<0>:I in_3:I out_0<32>:O out_0<31>:O out_0<30>:O out_0<29>:O 
*.PININFO out_0<28>:O out_0<27>:O out_0<26>:O out_0<25>:O out_0<24>:O 
*.PININFO out_0<23>:O out_0<22>:O out_0<21>:O out_0<20>:O out_0<19>:O 
*.PININFO out_0<18>:O out_0<17>:O out_0<16>:O out_0<15>:O out_0<14>:O 
*.PININFO out_0<13>:O out_0<12>:O out_0<11>:O out_0<10>:O out_0<9>:O 
*.PININFO out_0<8>:O out_0<7>:O out_0<6>:O out_0<5>:O out_0<4>:O out_0<3>:O 
*.PININFO out_0<2>:O out_0<1>:O out_0<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg2 n_235 n_275 out_0<21> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg754 n_227 n_274 out_0<27> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg751 n_225 n_270 out_0<28> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg106 in_2<30> in_0<30> n_125 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg822 n_167 n_172 n_228 n_229 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg123 in_2<1> in_0<1> n_127 n_93 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg112 in_3 in_0<0> n_126 n_92 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg135 in_2<3> in_0<3> n_129 n_95 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg136 in_2<4> in_0<4> n_131 n_96 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg137 in_2<5> in_0<5> n_132 n_97 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg141 in_2<9> in_0<9> n_136 n_102 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg113 in_2<10> in_0<10> n_137 n_103 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg818 n_112 n_145 n_236 n_237 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg819 n_115 n_148 n_234 n_235 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg820 n_116 n_149 n_232 n_233 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg821 n_117 n_150 n_230 n_231 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg823 n_121 n_155 n_226 n_227 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg824 n_123 n_156 n_224 n_225 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg134 in_2<2> in_0<2> n_128 n_94 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg138 in_2<6> in_0<6> n_133 n_98 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg139 in_2<7> in_0<7> n_134 n_99 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg140 in_2<8> in_0<8> n_135 n_101 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg114 in_2<11> in_0<11> n_138 n_104 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg115 in_2<12> in_0<12> n_139 n_105 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg116 in_2<13> in_0<13> n_140 n_106 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg117 in_2<14> in_0<14> n_142 n_107 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg118 in_2<15> in_0<15> n_143 n_108 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg119 in_2<16> in_0<16> n_144 n_109 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg120 in_2<17> in_0<17> n_145 n_110 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg121 in_2<18> in_0<18> n_146 n_112 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg122 in_2<19> in_0<19> n_147 n_113 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg124 in_2<20> in_0<20> n_148 n_114 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg125 in_2<21> in_0<21> n_149 n_115 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg126 in_2<22> in_0<22> n_150 n_116 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg127 in_2<23> in_0<23> n_151 n_117 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg128 in_2<24> in_0<24> n_153 n_118 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg129 in_2<25> in_0<25> n_154 n_119 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg130 in_2<26> in_0<26> n_155 n_120 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg131 in_2<27> in_0<27> n_156 n_121 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg132 in_2<28> in_0<28> n_157 n_123 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg133 in_2<29> in_0<29> n_158 n_124 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg913 n_239 n_94 n_127 out_0<2> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg912 n_282 n_95 n_128 out_0<3> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg909 n_108 n_142 n_292 out_0<15> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg889 n_279 n_109 n_143 out_0<16> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg888 n_278 n_110 n_144 out_0<17> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg914 n_114 n_147 n_289 out_0<20> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg903 n_120 n_154 n_286 out_0<26> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg901 n_124 n_157 n_284 out_0<29> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg747 n_273 n_125 n_158 out_0<30> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg899 n_282 n_95 n_128 n_281 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg910 n_252 n_107 n_140 n_292 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg895 n_278 n_110 n_144 n_276 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg907 n_259 n_113 n_146 n_289 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg904 n_267 n_119 n_153 n_286 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg900 n_239 n_94 n_127 n_282 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg897 n_292 n_108 n_142 n_279 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg896 n_279 n_109 n_143 n_278 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg894 n_289 n_114 n_147 n_275 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg893 n_286 n_120 n_154 n_274 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg748 n_124 n_157 n_284 n_273 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg809 n_242 n_98 n_168 out_0<6> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg898 n_243 n_99 n_174 out_0<7> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg805 n_244 n_169 n_134 out_0<8> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg803 n_245 n_173 n_135 out_0<9> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg799 n_247 n_171 n_137 out_0<11> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg795 n_293 n_105 n_138 out_0<12> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg793 n_250 n_170 n_175 out_0<13> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg790 n_251 n_107 n_140 out_0<14> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg908 n_113 n_146 n_258 out_0<19> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg905 n_119 n_153 n_266 out_0<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg879 n_151 n_172 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg884 n_118 n_167 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg791 n_251 n_252 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg775 n_258 n_259 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg759 n_266 n_267 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg883 n_132 n_168 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg877 n_133 n_174 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg882 n_101 n_169 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg878 n_102 n_173 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg880 n_104 n_171 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg876 n_139 n_175 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg881 n_106 n_170 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3 n_276 n_277 inh_ground_gnd inh_power_vdd5 / IN_5VX0
Xg792 n_250 n_206 n_170 n_175 n_251 inh_ground_gnd inh_power_vdd5 / OA22_5VX1
Xg794 n_298 n_176 n_250 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg776 n_297 n_236 n_258 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg855 n_116 n_149 n_195 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg852 n_117 n_150 n_197 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg842 n_106 n_139 n_206 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg849 n_115 n_148 n_199 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg848 n_121 n_155 n_200 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg843 n_123 n_156 n_205 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg753 n_274 n_200 n_226 n_270 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
Xg902 n_270 n_205 n_224 n_284 inh_ground_gnd inh_power_vdd5 / AO21_5VX1
Xg916 n_105 n_138 n_293 n_298 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg915 n_112 n_145 n_277 n_297 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg764 n_288 n_195 n_232 n_264 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg762 n_264 n_197 n_230 n_265 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg761 n_229 n_265 out_0<24> inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg777 n_237 n_277 out_0<18> inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg765 n_233 n_288 out_0<22> inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg763 n_231 n_264 out_0<23> inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg911 n_247 n_198 n_183 n_293 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg906 n_275 n_199 n_234 n_288 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg867 n_104 n_137 n_183 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
Xg874 n_105 n_138 n_176 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
Xg840 n_135 n_173 n_208 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg834 n_98 n_168 n_214 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg846 n_99 n_174 n_202 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg837 n_134 n_169 n_211 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg850 n_137 n_171 n_198 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg870 n_118 n_151 n_180 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg864 n_102 n_135 n_186 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg861 n_98 n_132 n_189 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg860 n_99 n_133 n_190 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg858 n_101 n_134 n_192 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg802 n_245 n_208 n_186 n_246 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg808 n_242 n_214 n_189 n_243 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg806 n_243 n_202 n_190 n_244 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg804 n_244 n_211 n_192 n_245 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg816 n_238 n_126 n_93 n_239 out_0<1> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg817 in_2<0> in_1 n_92 n_238 out_0<0> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg811 n_96 n_129 n_281 n_88 out_0<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg810 n_97 n_131 n_88 n_242 out_0<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg801 n_103 n_136 n_246 n_247 out_0<10> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg760 n_265 n_228 n_180 n_266 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    suma2_2
* View Name:    schematic
************************************************************************

.SUBCKT suma2_2 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<38> In2<37> In2<36> In2<35> In2<34> In2<33> In2<32> In2<31> 
+ In2<30> In2<29> In2<28> In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> 
+ In2<21> In2<20> In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> 
+ In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> 
+ In2<2> In2<1> In2<0> Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> 
+ Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> 
+ Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> 
+ Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> 
+ Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<38>:I In2<37>:I 
*.PININFO In2<36>:I In2<35>:I In2<34>:I In2<33>:I In2<32>:I In2<31>:I 
*.PININFO In2<30>:I In2<29>:I In2<28>:I In2<27>:I In2<26>:I In2<25>:I 
*.PININFO In2<24>:I In2<23>:I In2<22>:I In2<21>:I In2<20>:I In2<19>:I 
*.PININFO In2<18>:I In2<17>:I In2<16>:I In2<15>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I Out1<32>:O 
*.PININFO Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O 
*.PININFO Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O 
*.PININFO Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O 
*.PININFO Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O 
*.PININFO Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O 
*.PININFO Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xcsa_tree_add_67_33_groupi UNCONNECTED_HIER_Z309 UNCONNECTED_HIER_Z308 In1<34> 
+ In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> In1<27> In1<26> In1<25> 
+ In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> 
+ In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> 
+ In1<5> In1<4> In1<3> UNCONNECTED_HIER_Z311 UNCONNECTED_HIER_Z310 In2<37> 
+ In2<36> In2<35> In2<34> In2<33> In2<32> In2<31> In2<30> In2<29> In2<28> 
+ In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> 
+ In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> 
+ In2<9> In2<8> In2<7> In2<6> UNCONNECTED33 UNCONNECTED32 Out1<30> Out1<29> 
+ Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> 
+ Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> 
+ Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> 
+ Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5 / 
+ csa_tree_add_67_33_group_337_338_1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_253
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_253 A<38> A<37> A<36> A<35> A<34> A<33> A<32> A<31> 
+ A<30> A<29> A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> 
+ A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> 
+ A<5> A<4> A<3> A<2> A<1> A<0> CI Z<38> Z<37> Z<36> Z<35> Z<34> Z<33> Z<32> 
+ Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> 
+ Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> 
+ Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<38>:I A<37>:I A<36>:I A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I 
*.PININFO A<30>:I A<29>:I A<28>:I A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I 
*.PININFO A<22>:I A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I 
*.PININFO A<14>:I A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I 
*.PININFO A<5>:I A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I CI:I Z<38>:O Z<37>:O 
*.PININFO Z<36>:O Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O Z<30>:O Z<29>:O 
*.PININFO Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O 
*.PININFO Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O 
*.PININFO Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O 
*.PININFO Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg289 A<7> n_3 n_5 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg288 n_5 A<8> n_7 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg287 n_7 A<9> n_9 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg286 n_9 A<10> n_11 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg285 n_11 A<11> n_13 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg284 n_13 A<12> n_15 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg283 n_15 A<13> n_17 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg290 A<6> n_2 n_3 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg281 n_19 A<15> n_21 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg280 n_21 A<16> n_23 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg279 n_23 A<17> n_25 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg278 n_25 A<18> n_27 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg277 n_27 A<19> n_29 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg276 n_29 A<20> n_31 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg275 n_31 A<21> n_33 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg282 n_17 A<14> n_19 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg273 n_35 A<23> n_37 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg272 n_37 A<24> n_39 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg271 n_39 A<25> n_41 Z<25> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg270 n_41 A<26> n_43 Z<26> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg269 n_43 A<27> n_45 Z<27> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg268 n_45 A<28> n_47 Z<28> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg267 n_47 A<29> n_49 Z<29> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg274 n_33 A<22> n_35 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg265 n_51 A<31> n_53 Z<31> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg264 n_53 A<32> n_55 Z<32> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg263 n_55 A<33> n_57 Z<33> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg262 n_57 A<34> n_59 Z<34> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg261 n_59 A<35> n_61 Z<35> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg260 A<36> n_61 n_63 Z<36> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg266 n_49 A<30> n_51 Z<30> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg259 A<37> n_63 Z<37> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg291 A<5> A<4> A<3> n_1 n_2 inh_ground_gnd inh_power_vdd5 / AND4_5VX1
Xg292 A<2> A<1> A<0> CI n_1 inh_ground_gnd inh_power_vdd5 / AND4_5VX1
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    ON22_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT ON22_5VX1 A B C D Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I C:I D:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xon22na2_1 A B C D Q inh_ground_gnd inh_power_vdd5 / o22na2hdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    MU2_5VX1
* View Name:    cmos_sch
************************************************************************

.SUBCKT MU2_5VX1 IN0 IN1 Q S inh_ground_gnd inh_power_vdd5
*.PININFO IN0:I IN1:I S:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xcin_2 S IN1 net22 net20 inh_ground_gnd inh_power_vdd5 / clinvrhdv5 
+ GT_PUL=500.00n GT_PUW=1.3u GT_PDL=500.00n GT_PDW=700.00n
Xcin_1 net20 IN0 net22 S inh_ground_gnd inh_power_vdd5 / clinvrhdv5 
+ GT_PUL=500.00n GT_PUW=1.3u GT_PDL=500.00n GT_PDW=700.00n
Xin_1 S net20 inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=500.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
Xin_2 net22 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.00n 
+ GT_PUW=1.41u lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=890.00n
.ENDS

************************************************************************
* Library Name: D_CELLS_5V
* Cell Name:    OR2_5VX0
* View Name:    cmos_sch
************************************************************************

.SUBCKT OR2_5VX0 A B Q inh_ground_gnd inh_power_vdd5
*.PININFO A:I B:I Q:O inh_ground_gnd:B inh_power_vdd5:B
Xin_1 net10 Q inh_ground_gnd inh_power_vdd5 / invrhdv5 GT_PUL=500.000n 
+ GT_PUW=720.00n lc=2.7e-07 sx=4.8e-07 GT_PDL=500.00n GT_PDW=420.00n
Xno2_1 A B net10 inh_ground_gnd inh_power_vdd5 / nor2hdv5 GT_PUL=500.00n 
+ GT_PUW=720.00n GT_PDL=500.00n GT_PDW=420.00n
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_841_1
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_841_1 A<35> A<34> A<33> A<32> A<31> A<30> A<29> 
+ A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> 
+ A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> 
+ A<2> A<1> A<0> Z<47> Z<46> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> Z<38> 
+ Z<37> Z<36> Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> 
+ Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> 
+ Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> p 
+ p1 p2 p3 p4 inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I p:I p1:I p2:I p3:I p4:I Z<47>:O Z<46>:O Z<45>:O 
*.PININFO Z<44>:O Z<43>:O Z<42>:O Z<41>:O Z<40>:O Z<39>:O Z<38>:O Z<37>:O 
*.PININFO Z<36>:O Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O Z<30>:O Z<29>:O 
*.PININFO Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O 
*.PININFO Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O 
*.PININFO Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O 
*.PININFO Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg6233 n_172 n_50 n_33 n_267 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6287 n_121 A<3> n_137 n_179 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6186 n_36 n_291 n_45 n_342 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6294 n_43 n_160 n_40 n_172 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6298 n_118 n_84 A<6> n_167 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6289 n_159 n_84 A<6> n_177 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6346 A<29> A<28> A<30> n_114 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6347 A<27> A<26> A<28> n_113 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6231 n_171 A<33> n_243 n_269 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6177 n_213 n_244 n_318 n_352 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6250 n_27 n_163 n_151 n_239 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6348 A<25> A<24> A<26> n_112 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6107 A<28> n_399 A<30> n_449 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6021 n_483 n_344 n_477 n_523 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6050 n_450 n_378 n_479 n_507 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6288 n_26 A<33> n_162 n_178 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5949 n_175 n_239 n_625 n_627 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6066 n_367 n_394 n_426 n_495 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6090 n_428 A<26> A<28> n_466 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6149 n_357 n_245 n_319 n_389 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6126 n_382 A<24> A<26> n_427 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6037 n_461 n_398 n_485 n_515 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6073 n_466 n_400 n_438 n_488 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6072 n_453 n_408 n_440 n_489 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6002 n_484 n_402 n_499 n_542 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5995 n_498 n_406 n_501 n_550 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6069 n_475 n_420 n_446 n_492 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6048 n_458 n_418 n_434 n_509 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6020 n_433 n_417 n_432 n_524 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6074 n_386 n_383 n_388 n_487 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6075 n_427 n_429 n_436 n_486 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6049 n_451 n_396 n_465 n_508 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6071 n_449 n_410 n_442 n_490 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6152 n_366 n_286 A<24> n_386 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6122 n_419 p A<23> n_433 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6070 n_455 n_416 n_444 n_491 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6081 n_373 n_360 n_370 n_480 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6068 n_457 n_422 n_448 n_493 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5985 n_561 Z<13> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5988 n_558 Z<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6003 n_540 Z<11> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6171 n_358 n_359 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6158 n_375 n_376 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6058 n_505 Z<10> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6440 A<30> n_34 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6340 n_73 n_122 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6215 n_290 n_291 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6452 A<28> n_25 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6451 A<34> n_26 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6450 A<35> n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6449 A<19> n_28 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6448 A<31> n_29 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6446 A<18> n_30 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6445 A<20> n_31 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6430 A<17> n_38 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6416 A<16> n_51 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6444 A<24> n_32 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6443 A<13> n_33 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6439 A<7> n_35 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6438 A<12> n_36 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6437 A<26> n_37 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6429 A<15> n_39 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6428 A<10> n_40 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6427 A<29> n_41 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6425 A<4> n_42 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6424 A<8> n_43 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6423 A<9> n_44 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6422 A<14> n_45 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6421 A<6> n_46 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6420 A<5> n_47 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6419 A<0> n_48 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6418 A<1> n_49 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6417 A<11> n_50 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6376 n_84 n_83 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6301 n_6 n_159 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6092 n_463 Z<9> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6343 n_117 n_118 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6205 n_306 n_307 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6155 n_380 Z<8> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6296 n_168 n_169 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6300 n_164 n_165 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6326 n_111 n_140 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6236 n_260 n_262 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6237 n_259 n_261 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6191 n_332 n_334 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6190 n_333 n_335 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6220 n_269 n_283 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6164 n_352 n_368 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6124 n_389 n_430 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6087 n_468 n_470 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6086 n_469 n_471 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6013 n_529 n_531 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6012 n_530 n_532 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6000 n_523 n_544 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5997 n_546 n_548 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5996 n_547 n_549 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6023 n_507 n_522 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6025 n_493 n_521 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5951 n_624 n_625 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6127 n_425 n_426 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6045 n_495 n_512 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6333 n_76 n_131 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6015 n_515 n_528 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6094 n_460 n_461 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5987 n_550 n_560 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5991 n_553 n_555 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5992 n_552 n_554 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6009 n_534 n_536 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6010 n_533 n_535 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6113 n_437 n_438 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6017 n_488 n_527 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6112 n_439 n_440 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6098 n_452 n_453 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6063 n_480 n_497 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5990 n_542 n_556 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6100 n_445 n_446 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6008 n_492 n_537 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6027 n_509 n_520 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5999 n_524 n_545 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6342 n_74 n_119 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6150 n_387 n_388 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6006 n_487 n_538 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6114 n_435 n_436 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6043 n_486 n_513 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6035 n_508 n_516 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6033 n_489 n_517 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6031 n_490 n_518 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6111 n_441 n_442 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6029 n_491 n_519 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6166 n_365 n_366 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6097 n_454 n_455 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6110 n_443 n_444 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6207 n_267 n_305 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6204 n_308 n_309 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6162 n_369 n_370 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6160 n_342 n_373 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6099 n_447 n_448 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6096 n_456 n_457 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6269 A<10> A<8> n_160 n_204 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6488 n_158 A<25> A<23> n_678 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6331 A<5> A<3> A<0> n_136 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6485 n_243 n_171 A<33> n_675 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6482 n_318 n_213 n_244 n_672 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6486 n_151 n_27 n_163 n_676 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6481 n_357 n_319 n_245 n_671 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6480 n_483 n_477 n_344 n_670 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6456 n_479 n_450 n_378 n_18 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6461 n_439 n_452 n_408 n_13 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6478 n_499 n_402 n_484 n_668 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6477 n_501 n_498 n_406 n_667 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6458 n_434 n_458 n_418 n_16 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6479 n_433 n_417 n_432 n_669 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6167 A<22> p1 n_299 n_365 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6462 n_465 n_451 n_396 n_12 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6123 A<24> n_365 n_286 n_432 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6109 A<22> n_414 p1 n_445 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6459 n_443 n_454 n_416 n_15 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6080 n_369 n_342 n_360 n_481 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6457 n_447 n_456 n_422 n_17 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6130 n_348 n_363 n_305 n_308 n_423 inh_ground_gnd inh_power_vdd5 / ON22_5VX1
Xg6327 n_83 n_120 n_139 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6403 A<12> A<11> n_67 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6393 A<22> A<21> n_72 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6390 A<25> A<23> n_75 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6388 A<33> A<31> n_76 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6387 A<27> A<25> n_77 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6391 A<22> p1 n_74 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6180 n_267 n_309 n_348 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6385 A<5> A<3> n_79 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
Xg6412 A<22> p1 n_64 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
Xg6129 n_363 n_267 n_309 n_424 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6487 n_152 n_33 A<15> n_677 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6293 A<5> A<3> n_121 n_173 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6168 A<33> n_297 A<31> n_364 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5948 n_627 n_153 n_178 Z<46> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6475 n_624 n_175 n_239 Z<45> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6489 n_367 n_394 n_425 n_679 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6466 n_485 n_460 n_398 n_8 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6454 n_445 n_475 n_420 n_20 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6453 n_387 n_386 n_383 n_21 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6151 A<25> n_345 A<23> n_387 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6463 n_435 n_427 n_429 n_11 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6455 n_437 n_466 n_400 n_19 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6460 n_441 n_449 n_410 n_14 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6121 A<23> n_419 p n_434 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6281 n_6 n_83 n_179 n_186 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6249 n_180 n_186 n_173 n_240 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6248 n_186 n_169 n_161 n_241 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6181 n_297 n_132 n_76 n_347 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6105 n_393 n_127 n_77 n_451 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6304 n_32 n_127 n_77 n_156 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6106 n_415 n_132 n_76 n_450 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6101 n_414 n_64 n_74 n_458 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6216 A<9> n_192 n_233 n_290 n_289 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6222 n_190 n_193 A<12> n_279 n_280 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6147 n_279 n_289 n_284 n_392 n_391 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6490 n_424 n_392 n_562 n_682 n_680 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5986 n_391 n_371 n_557 n_562 n_561 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6161 n_277 n_204 n_280 n_371 n_372 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6170 n_265 n_191 n_278 n_361 n_362 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5989 n_372 n_361 n_539 n_557 n_558 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6276 n_145 A<5> A<7> n_190 n_191 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6272 A<4> n_121 A<6> n_198 n_199 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6223 A<9> n_198 A<11> n_277 n_278 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6187 A<10> n_236 n_266 n_340 n_341 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6234 n_199 n_115 A<8> n_265 n_266 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6004 n_362 n_340 n_504 n_539 n_540 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6095 n_45 n_359 n_51 n_460 n_459 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6046 n_355 n_376 n_459 n_510 n_511 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6275 n_147 p4 A<6> n_192 n_193 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6254 n_146 n_139 A<7> n_232 n_233 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6059 n_341 n_273 n_462 n_504 n_505 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6240 n_173 n_161 A<7> n_255 n_256 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6156 n_264 n_255 n_302 n_379 n_380 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6235 A<8> n_164 n_166 n_263 n_264 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6227 A<9> n_167 n_237 n_273 n_274 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6093 n_274 n_263 n_379 n_462 n_463 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6285 n_88 n_84 A<5> n_181 n_182 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6172 A<11> n_257 n_282 n_358 n_360 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6206 A<10> n_232 n_258 n_306 n_308 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6239 n_182 n_154 A<8> n_257 n_258 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6265 n_87 n_70 A<6> n_210 n_211 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6159 A<12> n_281 n_313 n_374 n_375 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6221 n_211 n_181 A<9> n_281 n_282 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6242 n_93 n_138 A<16> n_251 n_252 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6270 n_99 n_57 A<13> n_202 n_203 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6211 n_201 n_202 p3 n_299 n_298 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6262 n_101 n_60 p3 n_216 n_217 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6257 n_100 n_56 p1 n_226 n_227 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6125 A<23> n_349 n_311 n_428 n_429 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6179 n_217 n_251 p1 n_349 n_350 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6252 n_136 n_80 A<7> n_236 n_237 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6263 n_89 n_3 A<7> n_214 n_215 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6202 n_215 n_210 A<10> n_312 n_313 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6261 n_90 n_71 A<8> n_218 n_219 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6141 n_323 n_316 A<14> n_401 n_402 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6200 A<11> n_214 n_219 n_316 n_317 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6062 A<16> n_397 A<18> n_498 n_499 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6144 n_317 n_312 A<13> n_397 n_398 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6197 n_223 n_218 A<12> n_322 n_323 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6259 n_91 n_69 A<9> n_222 n_223 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6203 n_207 n_216 p n_310 n_311 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6267 A<18> n_68 n_92 n_206 n_207 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6271 n_102 n_59 A<14> n_200 n_201 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6273 n_98 n_1 A<24> n_196 n_197 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6213 n_678 n_196 A<28> n_294 n_295 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6255 n_107 n_54 A<21> n_230 n_231 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6266 n_108 n_58 A<22> n_208 n_209 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6137 A<27> n_328 n_337 n_409 n_410 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6134 A<28> n_336 n_304 n_415 n_416 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6189 n_209 n_230 A<25> n_336 n_337 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6295 A<31> n_34 n_114 n_170 n_171 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6238 n_143 n_170 A<34> n_259 n_260 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6247 n_141 A<32> n_155 n_243 n_242 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5954 n_334 n_675 n_617 n_619 Z<42> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6192 n_27 n_242 n_212 n_332 n_333 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6264 n_149 n_113 A<34> n_212 n_213 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6253 n_104 n_53 A<11> n_234 n_235 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6258 A<10> n_61 n_105 n_224 n_225 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6136 A<16> n_324 n_327 n_411 n_412 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6195 n_235 n_224 A<14> n_326 n_327 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6139 A<15> n_322 n_325 n_405 n_406 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6196 n_225 n_222 A<13> n_324 n_325 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6256 n_106 n_55 A<12> n_228 n_229 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6132 A<18> n_338 n_331 n_419 n_420 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6188 n_229 n_234 A<15> n_338 n_339 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6135 p3 n_326 n_339 n_414 n_413 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6133 p2 n_330 n_298 n_417 n_418 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6193 n_203 n_228 A<16> n_330 n_331 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6138 A<26> n_320 n_329 n_407 n_408 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6194 A<24> n_226 n_231 n_328 n_329 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6208 n_195 n_208 A<26> n_303 n_304 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6214 n_197 n_194 A<27> n_292 n_293 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6157 A<30> n_292 n_295 n_377 n_378 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6274 n_109 n_63 A<23> n_194 n_195 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6082 A<32> n_421 A<34> n_478 n_479 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6131 n_293 n_303 A<29> n_421 n_422 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6260 n_103 n_62 p2 n_220 n_221 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6142 n_321 n_314 A<25> n_399 n_400 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6198 n_227 n_220 A<23> n_320 n_321 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6145 A<24> n_310 n_315 n_395 n_396 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6201 A<22> n_206 n_221 n_314 n_315 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5953 n_262 n_283 n_619 n_621 Z<43> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5955 n_368 n_335 n_615 n_617 Z<41> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5952 n_676 n_261 n_621 n_624 Z<44> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5956 n_672 n_430 n_613 n_615 Z<40> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6173 A<34> n_253 n_247 n_357 n_356 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6088 n_356 n_347 n_384 n_468 n_469 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6083 n_403 n_296 A<34> n_476 n_477 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6014 n_476 n_364 n_385 n_529 n_530 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6153 n_346 n_254 n_27 n_384 n_385 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6241 A<28> n_144 n_156 n_253 n_254 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6246 n_142 A<30> n_157 n_244 n_245 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6199 n_246 A<33> n_27 n_318 n_319 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6245 n_148 n_112 A<32> n_246 n_247 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5958 n_531 n_471 n_609 n_611 Z<38> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5957 n_671 n_470 n_611 n_613 Z<39> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5959 n_532 n_544 n_607 n_609 Z<37> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6212 n_249 n_123 n_150 n_297 n_296 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6210 n_250 n_188 A<29> n_301 n_300 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6243 n_124 n_4 A<26> n_249 n_250 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6079 A<33> n_377 n_404 n_483 n_482 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6140 A<31> n_294 n_300 n_403 n_404 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5960 n_670 n_548 n_605 n_607 Z<36> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5998 n_478 n_27 n_482 n_546 n_547 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5961 n_522 n_549 n_603 n_605 Z<35> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5962 n_18 n_521 n_601 n_603 Z<34> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6146 A<22> n_287 n_350 n_393 n_394 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6217 p2 n_187 n_252 n_287 n_288 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6154 p n_285 n_288 n_382 n_383 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6218 A<18> n_200 n_677 n_285 n_286 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5979 n_8 n_510 n_567 n_569 Z<17> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5977 n_667 n_556 n_571 n_573 Z<19> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5978 n_668 n_528 n_569 n_571 Z<18> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5976 n_555 n_560 n_573 n_575 Z<20> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6085 A<18> n_405 p1 n_472 n_473 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5993 n_500 n_412 n_473 n_552 n_553 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5975 n_536 n_554 n_575 n_577 Z<21> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6084 p2 n_411 p n_475 n_474 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6011 n_472 n_413 n_474 n_533 n_534 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5967 n_19 n_516 n_591 n_593 Z<29> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5965 n_14 n_517 n_595 n_597 Z<31> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5966 n_13 n_527 n_593 n_595 Z<30> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5981 n_481 n_423 n_683 n_565 Z<15> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5980 n_511 n_497 n_565 n_567 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6061 p3 n_401 p2 n_500 n_501 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6078 A<15> n_374 p3 n_484 n_485 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5974 n_20 n_535 n_577 n_579 Z<22> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5973 n_16 n_537 n_579 n_581 Z<23> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5972 n_669 n_520 n_581 n_583 Z<24> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5971 n_21 n_545 n_583 n_585 Z<25> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5969 n_11 n_512 n_587 n_589 Z<27> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5970 n_679 n_538 n_585 n_587 Z<26> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5968 n_12 n_513 n_589 n_591 Z<28> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5963 n_17 n_519 n_599 n_601 Z<33> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5964 n_15 n_518 n_597 n_599 Z<32> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6310 n_129 n_84 n_5 n_160 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg6103 n_125 n_407 n_81 n_454 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg6102 n_134 n_409 n_0 n_456 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg6104 n_2 n_395 n_82 n_452 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg6307 n_132 A<32> n_131 n_162 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg6183 n_64 n_299 n_119 n_345 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
Xg6313 A<22> n_72 n_158 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6319 A<12> n_67 n_152 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6361 A<10> A<11> n_99 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6369 A<3> A<4> n_87 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6367 A<4> A<5> n_89 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6366 A<5> A<6> n_90 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6365 A<6> A<7> n_91 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6358 A<11> A<12> n_102 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6322 A<31> n_135 n_143 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6315 A<28> n_126 n_149 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6356 A<8> A<9> n_104 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6355 A<7> A<8> n_105 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6372 n_25 A<30> n_95 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6116 n_407 n_126 n_441 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6117 n_399 n_95 n_439 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6115 n_409 n_135 n_443 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6118 n_395 n_94 n_437 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6316 A<26> n_94 n_148 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6314 A<24> n_128 n_150 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6312 n_27 n_110 n_153 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6108 n_415 n_133 n_447 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6128 n_382 n_97 n_425 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6371 n_37 A<28> n_96 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6291 n_162 n_110 n_175 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6341 n_49 A<0> n_120 n_121 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6336 A<2> n_48 n_129 n_130 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6344 A<4> A<2> n_116 n_117 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6338 A<31> A<29> n_125 n_126 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6339 A<24> A<23> n_123 n_124 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6334 A<33> A<31> n_132 n_133 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6337 A<27> A<25> n_127 n_128 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6332 A<32> A<30> n_134 n_135 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6229 A<11> n_172 n_271 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6317 n_121 A<0> n_147 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6318 n_117 n_121 n_146 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6320 n_130 n_84 n_145 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6375 A<29> A<27> n_94 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6324 n_95 A<29> n_141 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6325 n_133 A<32> n_151 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6321 n_97 A<25> n_144 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6323 n_96 A<27> n_142 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6350 n_26 A<33> n_110 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6091 n_96 n_428 n_465 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6184 n_135 n_301 n_344 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6185 n_290 A<12> n_343 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6175 n_307 A<13> n_354 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6363 A<13> A<14> n_93 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6360 A<17> A<18> n_100 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6368 A<2> A<3> n_88 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6359 A<14> A<15> n_101 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6364 A<15> A<16> n_92 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6362 A<21> A<22> n_98 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6353 A<18> A<19> n_107 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6352 A<19> A<20> n_108 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6354 A<9> A<10> n_106 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6357 A<16> p3 n_103 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6351 A<20> A<21> n_109 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6119 n_393 n_128 n_435 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg6345 n_79 n_48 n_78 n_115 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg6305 n_134 n_29 n_0 n_163 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg6330 A<2> n_84 n_5 n_137 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg6309 n_116 n_121 n_80 n_154 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg6303 n_79 n_121 n_78 n_164 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg6306 n_125 n_25 n_81 n_155 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg6182 n_134 n_301 n_0 n_346 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg6302 n_2 n_37 n_82 n_157 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg6219 n_33 A<13> n_284 n_271 inh_ground_gnd inh_power_vdd5 / MU2_5VX1
Xg6169 n_45 A<14> n_363 n_343 inh_ground_gnd inh_power_vdd5 / MU2_5VX1
Xg6468 n_42 A<4> n_6 n_130 inh_ground_gnd inh_power_vdd5 / MU2_5VX1
Xg6349 n_46 A<6> n_111 n_83 inh_ground_gnd inh_power_vdd5 / MU2_5VX1
Xg6163 n_39 A<15> n_369 n_354 inh_ground_gnd inh_power_vdd5 / MU2_5VX1
Xg6299 n_140 n_111 n_166 n_117 inh_ground_gnd inh_power_vdd5 / MU2_5VX1
Xg6290 n_140 n_111 n_176 n_159 inh_ground_gnd inh_power_vdd5 / MU2_5VX1
Xg6370 n_37 A<26> n_97 n_32 inh_ground_gnd inh_power_vdd5 / MU2_5VX1
Xg6381 A<3> A<2> n_70 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg6386 A<5> A<3> n_78 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg6379 A<29> A<27> n_82 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg6409 n_42 A<0> n_52 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6396 n_31 n_28 n_63 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6401 n_28 n_30 n_58 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6406 n_30 n_38 n_54 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6404 n_38 n_51 n_56 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6383 n_29 n_41 n_81 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6411 A<25> A<23> n_65 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6410 A<15> A<13> n_66 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6407 n_43 n_35 n_53 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6398 n_35 n_46 n_61 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6405 n_44 n_43 n_55 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6402 n_40 n_44 n_57 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6400 n_50 n_40 n_59 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6399 n_45 n_33 n_60 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6397 n_51 n_39 n_62 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6394 n_39 n_45 n_68 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6392 n_39 n_33 n_73 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6329 n_67 n_36 n_138 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6377 n_49 n_48 n_84 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6380 n_47 n_42 n_71 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6389 n_46 n_47 n_69 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6297 n_6 n_83 n_168 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6286 n_168 n_161 n_180 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6278 n_176 n_165 n_189 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6209 n_673 n_256 n_7 n_177 n_302 inh_ground_gnd inh_power_vdd5 / OA22_5VX1
Xg6484 n_176 n_165 n_241 n_240 n_674 inh_ground_gnd inh_power_vdd5 / OA22_5VX1
Xg6483 n_189 n_177 n_674 n_673 inh_ground_gnd inh_power_vdd5 / NO3I2_5VX1
Xg6472 A<27> n_41 n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg6467 n_189 n_674 n_7 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg6280 n_66 n_152 n_122 n_187 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6279 n_65 n_158 n_75 n_188 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6165 n_65 n_345 n_75 n_367 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6474 A<32> n_34 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6469 A<2> A<0> n_5 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6473 A<21> n_31 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6471 A<3> n_42 n_3 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6470 A<22> n_72 n_4 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6384 A<4> A<2> n_80 inh_ground_gnd inh_power_vdd5 / OR2_5VX0
Xg6308 n_80 n_52 n_5 n_161 inh_ground_gnd inh_power_vdd5 / AND3_5VX1
Xg6174 n_66 n_307 n_73 n_355 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg3 n_680 Z<14> inh_ground_gnd inh_power_vdd5 / IN_5VX0
Xg4 n_682 n_683 inh_ground_gnd inh_power_vdd5 / IN_5VX0
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa2_2
* View Name:    schematic
************************************************************************

.SUBCKT multa2_2 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<38> Out1<37> Out1<36> 
+ Out1<35> Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> 
+ Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> 
+ Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> 
+ Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> 
+ Out1<2> Out1<1> Out1<0> p p1 p2 p3 p4 inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I p:I p1:I p2:I 
*.PININFO p3:I p4:I Out1<38>:O Out1<37>:O Out1<36>:O Out1<35>:O Out1<34>:O 
*.PININFO Out1<33>:O Out1<32>:O Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O 
*.PININFO Out1<27>:O Out1<26>:O Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O 
*.PININFO Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O 
*.PININFO Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O 
*.PININFO Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O 
*.PININFO Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xinc_add_16_39_4 UNCONNECTED_HIER_Z302 multa2_mul_temp<46> multa2_mul_temp<45> 
+ multa2_mul_temp<44> multa2_mul_temp<43> multa2_mul_temp<42> 
+ multa2_mul_temp<41> multa2_mul_temp<40> multa2_mul_temp<39> 
+ multa2_mul_temp<38> multa2_mul_temp<37> multa2_mul_temp<36> 
+ multa2_mul_temp<35> multa2_mul_temp<34> multa2_mul_temp<33> 
+ multa2_mul_temp<32> multa2_mul_temp<31> multa2_mul_temp<30> 
+ multa2_mul_temp<29> multa2_mul_temp<28> multa2_mul_temp<27> 
+ multa2_mul_temp<26> multa2_mul_temp<25> multa2_mul_temp<24> 
+ multa2_mul_temp<23> multa2_mul_temp<22> multa2_mul_temp<21> 
+ multa2_mul_temp<20> multa2_mul_temp<19> multa2_mul_temp<18> 
+ multa2_mul_temp<17> multa2_mul_temp<16> multa2_mul_temp<15> 
+ multa2_mul_temp<14> multa2_mul_temp<13> multa2_mul_temp<12> 
+ multa2_mul_temp<11> multa2_mul_temp<10> multa2_mul_temp<9> 
+ multa2_mul_temp<8> n_43 Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> 
+ Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> 
+ Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> n_20 n_31 n_42 n_53 n_64 n_75 inh_ground_gnd 
+ inh_power_vdd5 / increment_unsigned_253
Xmul_14_32 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa2_mul_temp<47> multa2_mul_temp<46> multa2_mul_temp<45> 
+ multa2_mul_temp<44> multa2_mul_temp<43> multa2_mul_temp<42> 
+ multa2_mul_temp<41> multa2_mul_temp<40> multa2_mul_temp<39> 
+ multa2_mul_temp<38> multa2_mul_temp<37> multa2_mul_temp<36> 
+ multa2_mul_temp<35> multa2_mul_temp<34> multa2_mul_temp<33> 
+ multa2_mul_temp<32> multa2_mul_temp<31> multa2_mul_temp<30> 
+ multa2_mul_temp<29> multa2_mul_temp<28> multa2_mul_temp<27> 
+ multa2_mul_temp<26> multa2_mul_temp<25> multa2_mul_temp<24> 
+ multa2_mul_temp<23> multa2_mul_temp<22> multa2_mul_temp<21> 
+ multa2_mul_temp<20> multa2_mul_temp<19> multa2_mul_temp<18> 
+ multa2_mul_temp<17> multa2_mul_temp<16> multa2_mul_temp<15> 
+ multa2_mul_temp<14> multa2_mul_temp<13> multa2_mul_temp<12> 
+ multa2_mul_temp<11> multa2_mul_temp<10> multa2_mul_temp<9> 
+ multa2_mul_temp<8> multa2_mul_temp<7> multa2_mul_temp<6> multa2_mul_temp<5> 
+ multa2_mul_temp<4> multa2_mul_temp<3> multa2_mul_temp<2> multa2_mul_temp<1> 
+ multa2_mul_temp<0> p p1 p2 p3 p4 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_841_1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    add_signed_1770_2
* View Name:    schematic
************************************************************************

.SUBCKT add_signed_1770_2 A<29> A<28> A<27> A<26> A<25> A<24> A<23> A<22> 
+ A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> 
+ A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> B<26> B<25> B<24> B<23> B<22> 
+ B<21> B<20> B<19> B<18> B<17> B<16> B<15> B<14> B<13> B<12> B<11> B<10> B<9> 
+ B<8> B<7> B<6> B<5> B<4> B<3> B<2> B<1> B<0> Z<29> Z<28> Z<27> Z<26> Z<25> 
+ Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> 
+ Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<29>:I A<28>:I A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I 
*.PININFO A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I 
*.PININFO A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I 
*.PININFO A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I B<26>:I B<25>:I B<24>:I B<23>:I 
*.PININFO B<22>:I B<21>:I B<20>:I B<19>:I B<18>:I B<17>:I B<16>:I B<15>:I 
*.PININFO B<14>:I B<13>:I B<12>:I B<11>:I B<10>:I B<9>:I B<8>:I B<7>:I B<6>:I 
*.PININFO B<5>:I B<4>:I B<3>:I B<2>:I B<1>:I B<0>:I Z<29>:O Z<28>:O Z<27>:O 
*.PININFO Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O 
*.PININFO Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O 
*.PININFO Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O 
*.PININFO Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg673 A<2> B<2> n_1 n_3 Z<2> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg672 A<3> B<3> n_3 n_5 Z<3> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg671 A<4> B<4> n_5 n_7 Z<4> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg670 A<5> B<5> n_7 n_9 Z<5> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg668 A<7> B<7> n_11 n_13 Z<7> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg667 A<8> B<8> n_13 n_15 Z<8> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg669 A<6> FE_PHN2669_Delay33_out1_6_ n_9 n_11 Z<6> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg665 A<10> FE_PHN2737_Delay33_out1_10_ n_17 n_19 Z<10> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg666 A<9> FE_PHN2736_Delay33_out1_9_ n_15 n_17 Z<9> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg663 A<12> FE_PHN3091_Delay33_out1_12_ n_21 n_23 Z<12> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg664 A<11> FE_PHN2903_Delay33_out1_11_ n_19 n_21 Z<11> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg661 A<14> FE_PHN3776_Delay33_out1_14_ n_25 n_27 Z<14> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg662 A<13> FE_PHN3089_Delay33_out1_13_ n_23 n_25 Z<13> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg659 A<16> B<16> n_29 n_31 Z<16> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg658 A<17> B<17> n_31 n_33 Z<17> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg657 A<18> B<18> n_33 n_35 Z<18> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg656 A<19> B<19> n_35 n_37 Z<19> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg660 A<15> FE_PHN3201_Delay33_out1_15_ n_27 n_29 Z<15> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg654 A<21> B<21> n_39 n_41 Z<21> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg653 A<22> B<22> n_41 n_43 Z<22> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg652 A<23> B<23> n_43 n_45 Z<23> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg651 A<24> B<24> n_45 n_47 Z<24> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg650 A<25> B<25> n_47 n_49 Z<25> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg649 A<26> B<26> n_49 n_51 Z<26> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg655 A<20> B<20> n_37 n_39 Z<20> inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg648 n_51 A<27> B<26> Z<27> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
XFE_PHC3198_Delay33_out1_13_ B<13> FE_PHN3198_Delay33_out1_13_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC3201_Delay33_out1_15_ B<15> FE_PHN3201_Delay33_out1_15_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC3272_Delay33_out1_12_ FE_PHN3272_Delay33_out1_12_ 
+ FE_PHN3197_Delay33_out1_12_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3779_Delay33_out1_13_ FE_PHN3198_Delay33_out1_13_ 
+ FE_PHN3779_Delay33_out1_13_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3776_Delay33_out1_14_ B<14> FE_PHN3776_Delay33_out1_14_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3091_Delay33_out1_12_ FE_PHN3197_Delay33_out1_12_ 
+ FE_PHN3091_Delay33_out1_12_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3089_Delay33_out1_13_ FE_PHN3779_Delay33_out1_13_ 
+ FE_PHN3089_Delay33_out1_13_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3197_Delay33_out1_12_ B<12> FE_PHN3272_Delay33_out1_12_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_PHC2736_Delay33_out1_9_ B<9> FE_PHN2736_Delay33_out1_9_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2737_Delay33_out1_10_ B<10> FE_PHN2737_Delay33_out1_10_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2903_Delay33_out1_11_ B<11> FE_PHN2903_Delay33_out1_11_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2669_Delay33_out1_6_ B<6> FE_PHN2669_Delay33_out1_6_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
Xg674 A<1> B<1> n_1 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_302
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_302 A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> 
+ A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> 
+ A<6> A<5> A<4> A<3> A<2> A<1> A<0> CI Z<27> Z<26> Z<25> Z<24> Z<23> Z<22> 
+ Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> 
+ Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I CI:I Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O 
*.PININFO Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg209 A<1> n_1 n_3 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg210 A<0> CI n_1 Z<0> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg207 A<3> n_5 n_7 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg206 A<4> n_7 n_9 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg205 n_9 A<5> n_11 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg204 n_11 A<6> n_13 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg203 A<7> n_13 n_15 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg202 A<8> n_15 n_17 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg201 A<9> n_17 n_19 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg208 A<2> n_3 n_5 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg199 A<11> n_21 n_23 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg198 A<12> n_23 n_25 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg197 n_25 A<13> n_27 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg196 A<14> n_27 n_29 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg195 A<15> n_29 n_31 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg194 n_31 A<16> n_33 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg193 A<17> n_33 n_35 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg200 A<10> n_19 n_21 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg191 A<19> n_37 n_39 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg190 A<20> n_39 n_41 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg189 A<21> n_41 n_43 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg188 A<22> n_43 n_45 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg187 A<23> n_45 n_47 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg186 A<24> n_47 n_49 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg192 A<18> n_35 n_37 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg185 n_49 A<25> Z<25> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    suma6_2
* View Name:    schematic
************************************************************************

.SUBCKT suma6_2 In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> 
+ In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> 
+ In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> 
+ In1<2> In1<1> In1<0> In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> 
+ In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> 
+ In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> 
+ In2<0> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> 
+ Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> 
+ Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> 
+ Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I In1<23>:I 
*.PININFO In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I In1<17>:I 
*.PININFO In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I In1<11>:I 
*.PININFO In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I 
*.PININFO In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<26>:I In2<25>:I In2<24>:I 
*.PININFO In2<23>:I In2<22>:I In2<21>:I In2<20>:I In2<19>:I In2<18>:I 
*.PININFO In2<17>:I In2<16>:I In2<15>:I In2<14>:I In2<13>:I In2<12>:I 
*.PININFO In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I In2<5>:I 
*.PININFO In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I Out1<27>:O Out1<26>:O 
*.PININFO Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O 
*.PININFO Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O 
*.PININFO Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O 
*.PININFO Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O 
*.PININFO Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xadd_105_43 UNCONNECTED_HIER_Z330 UNCONNECTED_HIER_Z329 In1<26> In1<25> 
+ In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> 
+ In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> 
+ In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> UNCONNECTED_HIER_Z328 In2<26> 
+ In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> In2<17> 
+ In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> 
+ In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> UNCONNECTED_HIER_Z331 
+ suma6_add_temp<29> suma6_add_temp<28> suma6_add_temp<27> suma6_add_temp<26> 
+ suma6_add_temp<25> suma6_add_temp<24> suma6_add_temp<23> suma6_add_temp<22> 
+ suma6_add_temp<21> suma6_add_temp<20> suma6_add_temp<19> suma6_add_temp<18> 
+ suma6_add_temp<17> suma6_add_temp<16> suma6_add_temp<15> suma6_add_temp<14> 
+ suma6_add_temp<13> suma6_add_temp<12> suma6_add_temp<11> suma6_add_temp<10> 
+ suma6_add_temp<9> suma6_add_temp<8> suma6_add_temp<7> suma6_add_temp<6> 
+ suma6_add_temp<5> suma6_add_temp<4> suma6_add_temp<3> suma6_add_temp<2> 
+ suma6_add_temp<1> suma6_add_temp<0> inh_ground_gnd inh_power_vdd5 / 
+ add_signed_1770_2
Xinc_add_107_38_15 UNCONNECTED_HIER_Z333 UNCONNECTED_HIER_Z332 
+ suma6_add_temp<27> suma6_add_temp<26> suma6_add_temp<25> suma6_add_temp<24> 
+ suma6_add_temp<23> suma6_add_temp<22> suma6_add_temp<21> suma6_add_temp<20> 
+ suma6_add_temp<19> suma6_add_temp<18> suma6_add_temp<17> suma6_add_temp<16> 
+ suma6_add_temp<15> suma6_add_temp<14> suma6_add_temp<13> suma6_add_temp<12> 
+ suma6_add_temp<11> suma6_add_temp<10> suma6_add_temp<9> suma6_add_temp<8> 
+ suma6_add_temp<7> suma6_add_temp<6> suma6_add_temp<5> suma6_add_temp<4> 
+ suma6_add_temp<3> suma6_add_temp<2> suma6_add_temp<1> n_8 n_9 Out1<25> 
+ Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> 
+ inh_ground_gnd inh_power_vdd5 / increment_unsigned_302
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_252
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_252 A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> 
+ A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> 
+ A<5> A<4> A<3> A<2> A<1> A<0> CI Z<26> Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> 
+ Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> 
+ Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I A<19>:I 
*.PININFO A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I A<11>:I 
*.PININFO A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I 
*.PININFO A<1>:I A<0>:I CI:I Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O 
*.PININFO Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O 
*.PININFO Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O 
*.PININFO Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg208 A<1> n_1 n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg207 A<2> n_2 n_4 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg206 A<3> n_4 n_6 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg205 A<4> n_6 n_8 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg204 A<5> n_8 n_10 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg202 n_12 A<7> n_14 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg201 FE_PHN3298_multa12_mul_temp_27_ n_14 n_16 Z<8> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg203 FE_PHN3122_multa12_mul_temp_25_ FE_PHN3130_n_10 n_12 Z<6> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg199 A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg200 FE_PHN3295_multa12_mul_temp_28_ n_16 n_18 Z<9> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg197 A<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg196 A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg198 FE_PHN3339_multa12_mul_temp_30_ FE_PHN3343_n_20 n_22 Z<11> 
+ inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg194 n_28 A<15> n_30 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg193 A<16> FE_PHN2727_n_30 n_32 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg192 A<17> FE_PHN2696_n_32 n_34 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg191 A<18> n_34 n_36 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg195 A<14> n_26 n_28 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg189 A<20> n_38 n_40 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg188 A<21> n_40 n_42 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg187 A<22> n_42 n_44 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg186 A<23> n_44 n_46 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg185 A<24> n_46 n_48 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg184 n_48 A<25> n_50 Z<25> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg190 A<19> FE_PHN2713_n_36 n_38 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg183 n_50 A<25> Z<26> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
XFE_PHC3130_n_10 n_10 FE_PHN3130_n_10 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2727_n_30 n_30 FE_PHN2727_n_30 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2696_n_32 n_32 FE_PHN2696_n_32 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2713_n_36 n_36 FE_PHN2713_n_36 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3298_multa12_mul_temp_27_ A<8> FE_PHN3298_multa12_mul_temp_27_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3295_multa12_mul_temp_28_ A<9> FE_PHN3295_multa12_mul_temp_28_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3343_n_20 n_20 FE_PHN3343_n_20 inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3339_multa12_mul_temp_30_ A<11> FE_PHN3339_multa12_mul_temp_30_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3122_multa12_mul_temp_25_ A<6> FE_PHN3122_multa12_mul_temp_25_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
Xg209 A<0> CI n_1 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_632_1
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_632_1 A<35> A<34> A<33> A<32> A<31> A<30> A<29> 
+ A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> 
+ A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> 
+ A<2> A<1> A<0> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> Z<38> Z<37> Z<36> 
+ Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> Z<25> Z<24> 
+ Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> 
+ Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> p p1 p2 p3 p4 
+ p5 p6 p7 p8 p9 inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I p:I p1:I p2:I p3:I p4:I p5:I p6:I p7:I p8:I 
*.PININFO p9:I Z<45>:O Z<44>:O Z<43>:O Z<42>:O Z<41>:O Z<40>:O Z<39>:O Z<38>:O 
*.PININFO Z<37>:O Z<36>:O Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O Z<30>:O 
*.PININFO Z<29>:O Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O 
*.PININFO Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O 
*.PININFO Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O 
*.PININFO Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
XFE_PHC3277_FE_RN_ A<26> FE_PHN3277_FE_RN_ inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
Xg2406 n_156 n_114 n_180 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2405 n_158 n_155 n_182 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2404 n_120 n_157 n_184 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2403 n_124 n_119 n_186 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2402 n_130 n_123 n_188 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2401 n_132 n_129 n_190 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2400 n_88 n_131 n_192 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2399 n_136 n_87 n_194 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2398 n_100 n_135 n_196 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2397 n_106 n_99 n_198 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2384 n_76 n_78 n_224 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2395 n_162 n_159 n_202 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2396 n_160 n_105 n_200 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2385 n_115 n_77 n_222 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2386 n_116 n_111 n_220 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2387 n_112 n_95 n_218 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2388 n_96 n_127 n_216 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2389 n_128 n_117 n_214 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2390 n_118 n_107 n_212 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2391 n_108 n_91 n_210 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2394 n_122 n_161 n_204 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2393 n_134 n_121 n_206 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2392 n_92 n_133 n_208 Z<34> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2244 n_86 n_83 n_154 n_169 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2242 n_94 n_89 n_170 n_171 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2243 n_90 n_85 n_169 n_170 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2240 n_102 n_97 n_172 n_173 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2241 n_98 n_93 n_171 n_172 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2238 n_126 n_103 n_174 n_175 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2239 n_104 n_101 n_173 n_174 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2255 n_84 n_80 n_137 n_154 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2272 n_79 n_65 n_81 n_137 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2302 n_1 A<3> n_71 n_79 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2303 n_70 n_4 A<34> n_78 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2233 n_156 n_114 n_180 n_182 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2231 n_158 n_155 n_182 n_184 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2229 n_120 n_157 n_184 n_186 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2227 n_124 n_119 n_186 n_188 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2225 n_130 n_123 n_188 n_190 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2223 n_132 n_129 n_190 n_192 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2221 n_88 n_131 n_192 n_194 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2219 n_136 n_87 n_194 n_196 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2217 n_100 n_135 n_196 n_198 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2215 n_106 n_99 n_198 n_200 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2189 n_76 n_78 n_224 n_226 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2211 n_162 n_159 n_202 n_204 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2213 n_160 n_105 n_200 n_202 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2191 n_115 n_77 n_222 n_224 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2193 n_116 n_111 n_220 n_222 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2195 n_112 n_95 n_218 n_220 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2197 n_96 n_127 n_216 n_218 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2199 n_128 n_117 n_214 n_216 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2201 n_118 n_107 n_212 n_214 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2203 n_108 n_91 n_210 n_212 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2186 n_68 n_5 n_226 Z<45> inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2313 A<34> A<33> n_5 n_68 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2209 n_122 n_161 n_204 n_206 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2207 n_134 n_121 n_206 n_208 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2205 n_92 n_133 n_208 n_210 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2383 A<35> n_68 n_226 Z<43> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg2326 A<3> A<4> n_56 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2329 A<5> A<6> n_53 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2321 A<6> A<7> n_61 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2324 A<7> A<8> n_58 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2340 A<8> A<9> n_42 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2345 A<2> A<3> n_37 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2343 A<4> A<5> n_39 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2336 A<9> A<10> n_46 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2322 A<10> A<11> n_60 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2344 A<17> A<18> n_38 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2319 A<13> A<14> n_63 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2339 A<14> A<15> n_43 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2320 A<15> A<16> n_62 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2334 A<16> A<17> n_48 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2328 A<18> A<19> n_54 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2331 A<19> A<20> n_51 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2323 A<20> A<21> n_59 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2325 A<21> A<22> n_57 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2330 FE_PHN3277_FE_RN_ p8 n_52 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2341 A<31> p5 n_41 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2327 A<30> A<31> n_55 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2338 A<29> A<30> n_44 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2342 A<28> A<29> n_40 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2337 A<27> A<28> n_45 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2335 A<24> A<25> n_47 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2318 A<23> A<24> n_64 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2333 A<25> FE_PHN3277_FE_RN_ n_49 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2317 A<33> A<34> n_66 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2305 n_5 n_66 n_76 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2298 n_56 n_8 A<6> n_85 n_86 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2296 n_39 n_31 A<7> n_89 n_90 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2294 n_53 n_34 A<8> n_93 n_94 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2292 n_61 n_17 A<9> n_97 n_98 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2290 A<10> n_26 n_58 n_101 n_102 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2289 n_42 n_14 A<11> n_103 n_104 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2299 n_37 n_21 A<5> n_83 n_84 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2301 n_67 A<2> A<4> n_80 n_81 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2278 n_46 n_9 A<12> n_125 n_126 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2237 n_110 n_125 n_175 n_176 n_177 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2286 n_60 n_30 A<13> n_109 n_110 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2235 n_113 n_109 n_176 n_180 n_179 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2284 n_50 n_33 A<14> n_114 n_113 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2275 n_38 n_24 A<20> n_131 n_132 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2253 n_63 n_72 A<16> n_157 n_158 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2281 n_43 n_32 A<17> n_119 n_120 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2279 A<18> n_11 n_62 n_123 n_124 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2276 n_48 n_23 A<19> n_129 n_130 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2297 n_54 n_28 A<21> n_87 n_88 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2273 n_51 n_35 A<22> n_135 n_136 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2291 n_59 n_16 A<23> n_99 n_100 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2288 n_57 n_29 A<24> n_105 n_106 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2252 n_74 A<23> A<25> n_159 n_160 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2254 n_75 A<13> A<15> n_155 n_156 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2283 n_69 n_10 n_5 n_115 n_116 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2295 n_52 n_22 p2 n_91 n_92 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2285 n_41 n_7 A<34> n_111 n_112 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2293 n_55 n_15 p6 n_95 n_96 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2277 n_44 n_25 p5 n_127 n_128 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2282 n_40 n_12 p4 n_117 n_118 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2287 n_45 n_6 p3 n_107 n_108 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2280 n_47 n_27 p9 n_121 n_122 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2251 n_64 n_0 p n_161 n_162 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2274 n_49 n_13 p1 n_133 n_134 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2373 A<3> A<2> n_8 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2348 A<5> p7 n_34 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2362 A<6> A<5> n_17 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2356 A<7> A<6> n_26 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2365 A<8> A<7> n_14 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2 A<2> n_36 n_1 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2351 p7 A<3> n_31 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2372 A<9> A<8> n_9 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2352 A<10> A<9> n_30 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2349 A<11> A<10> n_33 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2358 A<17> A<16> n_24 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2350 A<14> A<13> n_32 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2370 A<15> A<14> n_11 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2359 A<16> A<15> n_23 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2354 A<18> A<17> n_28 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2347 A<19> A<18> n_35 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2363 A<20> A<19> n_16 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2353 A<21> A<20> n_29 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2367 A<1> A<0> n_21 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2376 A<27> A<26> n_6 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2374 A<31> A<30> n_7 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2368 A<28> A<27> n_12 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2366 A<25> A<24> n_13 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2364 A<30> A<29> n_15 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2357 A<29> A<28> n_25 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2355 A<24> A<23> n_27 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2371 p5 A<31> n_10 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2361 FE_PHN3277_FE_RN_ A<25> n_22 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg2311 n_67 A<0> n_71 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2332 n_3 A<11> n_50 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2307 n_18 A<22> n_74 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2306 n_19 A<12> n_75 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2304 n_66 n_70 n_77 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2312 A<33> A<32> n_70 n_69 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg2316 n_20 n_36 n_67 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg2377 A<22> A<21> n_18 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg2375 A<12> A<11> n_19 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg2382 A<22> n_18 n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg2236 n_177 Z<18> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2234 n_179 Z<19> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2379 A<33> n_4 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2380 A<12> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2378 A<35> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2315 n_21 n_20 n_65 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2369 A<0> A<1> n_20 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2360 A<1> A<0> n_36 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg2309 n_19 n_3 n_72 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa12_2
* View Name:    schematic
************************************************************************

.SUBCKT multa12_2 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<26> Out1<25> Out1<24> 
+ Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> p p1 p2 p3 
+ p4 p5 p6 p7 p8 p9 inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I p:I p1:I p2:I 
*.PININFO p3:I p4:I p5:I p6:I p7:I p8:I p9:I Out1<26>:O Out1<25>:O Out1<24>:O 
*.PININFO Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xinc_add_101_41_3 UNCONNECTED_HIER_Z301 multa12_mul_temp<45> 
+ multa12_mul_temp<43> multa12_mul_temp<42> multa12_mul_temp<41> 
+ multa12_mul_temp<40> multa12_mul_temp<39> multa12_mul_temp<38> 
+ multa12_mul_temp<37> multa12_mul_temp<36> multa12_mul_temp<35> 
+ multa12_mul_temp<34> multa12_mul_temp<33> multa12_mul_temp<32> 
+ multa12_mul_temp<31> multa12_mul_temp<30> multa12_mul_temp<29> 
+ multa12_mul_temp<28> multa12_mul_temp<27> multa12_mul_temp<26> 
+ multa12_mul_temp<25> multa12_mul_temp<24> multa12_mul_temp<23> 
+ multa12_mul_temp<22> multa12_mul_temp<21> multa12_mul_temp<20> 
+ multa12_mul_temp<19> multa12_mul_temp<18> Out1<26> Out1<25> Out1<24> 
+ Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> n_63 inh_ground_gnd 
+ inh_power_vdd5 / increment_unsigned_252
Xmul_99_33 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa12_mul_temp<45> UNCONNECTED31 multa12_mul_temp<43> multa12_mul_temp<42> 
+ multa12_mul_temp<41> multa12_mul_temp<40> multa12_mul_temp<39> 
+ multa12_mul_temp<38> multa12_mul_temp<37> multa12_mul_temp<36> 
+ multa12_mul_temp<35> multa12_mul_temp<34> multa12_mul_temp<33> 
+ multa12_mul_temp<32> multa12_mul_temp<31> multa12_mul_temp<30> 
+ multa12_mul_temp<29> multa12_mul_temp<28> multa12_mul_temp<27> 
+ multa12_mul_temp<26> multa12_mul_temp<25> multa12_mul_temp<24> 
+ multa12_mul_temp<23> multa12_mul_temp<22> multa12_mul_temp<21> 
+ multa12_mul_temp<20> multa12_mul_temp<19> multa12_mul_temp<18> 
+ multa12_mul_temp<17> multa12_mul_temp<16> multa12_mul_temp<15> 
+ multa12_mul_temp<14> multa12_mul_temp<13> multa12_mul_temp<12> 
+ multa12_mul_temp<11> multa12_mul_temp<10> multa12_mul_temp<9> 
+ multa12_mul_temp<8> multa12_mul_temp<7> multa12_mul_temp<6> 
+ multa12_mul_temp<5> multa12_mul_temp<4> multa12_mul_temp<3> 
+ multa12_mul_temp<2> multa12_mul_temp<1> multa12_mul_temp<0> p p1 p2 p3 p4 p5 
+ p6 p7 p8 p9 inh_ground_gnd inh_power_vdd5 / mult_signed_const_632_1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    csa_tree_add_86_33_group_331_332_1
* View Name:    schematic
************************************************************************

.SUBCKT csa_tree_add_86_33_group_331_332_1 in_0<39> in_0<38> in_0<37> in_0<36> 
+ in_0<35> in_0<34> in_0<33> in_0<32> in_0<31> in_0<30> in_0<29> in_0<28> 
+ in_0<27> in_0<26> in_0<25> in_0<24> in_0<23> in_0<22> in_0<21> in_0<20> 
+ in_0<19> in_0<18> in_0<17> in_0<16> in_0<15> in_0<14> in_0<13> in_0<12> 
+ in_0<11> in_0<10> in_0<9> in_0<8> in_0<7> in_0<6> in_0<5> in_0<4> in_0<3> 
+ in_0<2> in_0<1> in_0<0> in_1<41> in_1<40> in_1<39> in_1<38> in_1<37> 
+ in_1<36> in_1<35> in_1<34> in_1<33> in_1<32> in_1<31> in_1<30> in_1<29> 
+ in_1<28> in_1<27> in_1<26> in_1<25> in_1<24> in_1<23> in_1<22> in_1<21> 
+ in_1<20> in_1<19> in_1<18> in_1<17> in_1<16> in_1<15> in_1<14> in_1<13> 
+ in_1<12> in_1<11> in_1<10> in_1<9> in_1<8> in_1<7> in_1<6> in_1<5> in_1<4> 
+ in_1<3> in_1<2> in_1<1> in_1<0> in_2 out_0<41> out_0<40> out_0<39> out_0<38> 
+ out_0<37> out_0<36> out_0<35> out_0<34> out_0<33> out_0<32> out_0<31> 
+ out_0<30> out_0<29> out_0<28> out_0<27> out_0<26> out_0<25> out_0<24> 
+ out_0<23> out_0<22> out_0<21> out_0<20> out_0<19> out_0<18> out_0<17> 
+ out_0<16> out_0<15> out_0<14> out_0<13> out_0<12> out_0<11> out_0<10> 
+ out_0<9> out_0<8> out_0<7> out_0<6> out_0<5> out_0<4> out_0<3> out_0<2> 
+ out_0<1> out_0<0> inh_ground_gnd inh_power_vdd5
*.PININFO in_0<39>:I in_0<38>:I in_0<37>:I in_0<36>:I in_0<35>:I in_0<34>:I 
*.PININFO in_0<33>:I in_0<32>:I in_0<31>:I in_0<30>:I in_0<29>:I in_0<28>:I 
*.PININFO in_0<27>:I in_0<26>:I in_0<25>:I in_0<24>:I in_0<23>:I in_0<22>:I 
*.PININFO in_0<21>:I in_0<20>:I in_0<19>:I in_0<18>:I in_0<17>:I in_0<16>:I 
*.PININFO in_0<15>:I in_0<14>:I in_0<13>:I in_0<12>:I in_0<11>:I in_0<10>:I 
*.PININFO in_0<9>:I in_0<8>:I in_0<7>:I in_0<6>:I in_0<5>:I in_0<4>:I 
*.PININFO in_0<3>:I in_0<2>:I in_0<1>:I in_0<0>:I in_1<41>:I in_1<40>:I 
*.PININFO in_1<39>:I in_1<38>:I in_1<37>:I in_1<36>:I in_1<35>:I in_1<34>:I 
*.PININFO in_1<33>:I in_1<32>:I in_1<31>:I in_1<30>:I in_1<29>:I in_1<28>:I 
*.PININFO in_1<27>:I in_1<26>:I in_1<25>:I in_1<24>:I in_1<23>:I in_1<22>:I 
*.PININFO in_1<21>:I in_1<20>:I in_1<19>:I in_1<18>:I in_1<17>:I in_1<16>:I 
*.PININFO in_1<15>:I in_1<14>:I in_1<13>:I in_1<12>:I in_1<11>:I in_1<10>:I 
*.PININFO in_1<9>:I in_1<8>:I in_1<7>:I in_1<6>:I in_1<5>:I in_1<4>:I 
*.PININFO in_1<3>:I in_1<2>:I in_1<1>:I in_1<0>:I in_2:I out_0<41>:O 
*.PININFO out_0<40>:O out_0<39>:O out_0<38>:O out_0<37>:O out_0<36>:O 
*.PININFO out_0<35>:O out_0<34>:O out_0<33>:O out_0<32>:O out_0<31>:O 
*.PININFO out_0<30>:O out_0<29>:O out_0<28>:O out_0<27>:O out_0<26>:O 
*.PININFO out_0<25>:O out_0<24>:O out_0<23>:O out_0<22>:O out_0<21>:O 
*.PININFO out_0<20>:O out_0<19>:O out_0<18>:O out_0<17>:O out_0<16>:O 
*.PININFO out_0<15>:O out_0<14>:O out_0<13>:O out_0<12>:O out_0<11>:O 
*.PININFO out_0<10>:O out_0<9>:O out_0<8>:O out_0<7>:O out_0<6>:O out_0<5>:O 
*.PININFO out_0<4>:O out_0<3>:O out_0<2>:O out_0<1>:O out_0<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xg819 in_1<15> FE_PHN2228_Delay11_out1_1_ n_125 n_126 out_0<15> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg820 n_124 in_0<14> in_1<14> n_125 out_0<14> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg817 in_1<17> FE_PHN2172_Delay11_out1_3_ n_127 n_128 out_0<17> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg818 in_1<16> FE_PHN2187_Delay11_out1_2_ n_126 n_127 out_0<16> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg815 in_1<19> FE_PHN2198_Delay11_out1_5_ n_129 n_130 out_0<19> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg816 in_1<18> FE_PHN2647_Delay11_out1_4_ n_128 n_129 out_0<18> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg813 in_1<21> FE_PHN2230_Delay11_out1_7_ n_131 n_132 out_0<21> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg814 in_1<20> FE_PHN2221_Delay11_out1_6_ n_130 n_131 out_0<20> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg811 in_1<23> in_0<23> n_133 n_134 out_0<23> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg810 in_1<24> FE_PHN2728_Delay11_out1_10_ n_134 n_135 out_0<24> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg812 in_1<22> FE_PHN2235_Delay11_out1_8_ n_132 n_133 out_0<22> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg808 in_1<26> FE_PHN2919_Delay11_out1_12_ n_136 n_50 out_0<26> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg809 in_1<25> FE_PHN2289_Delay11_out1_11_ n_135 n_136 out_0<25> 
+ inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg806 in_1<28> in_0<28> n_137 n_138 out_0<28> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg805 in_1<29> in_0<29> n_138 n_139 out_0<29> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg804 in_1<30> in_0<30> n_139 n_140 out_0<30> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg803 in_1<31> in_0<31> n_140 n_141 out_0<31> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg807 in_1<27> FE_PHN2908_Delay11_out1_13_ n_50 n_137 out_0<27> inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg801 in_1<33> in_0<33> n_142 n_143 out_0<33> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg800 in_1<34> in_0<34> n_143 n_144 out_0<34> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg799 in_1<35> in_0<35> n_144 n_145 out_0<35> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg798 in_1<36> in_0<36> n_145 n_146 out_0<36> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg797 in_1<37> in_0<37> n_146 n_147 out_0<37> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg796 in_1<38> in_0<38> n_147 n_74 out_0<38> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg802 in_1<32> in_0<32> n_141 n_142 out_0<32> inh_ground_gnd inh_power_vdd5 / 
+ FA_5VX1
Xg795 n_74 in_1<39> in_0<39> out_0<39> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg821 in_1<13> n_123 n_124 out_0<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg822 n_122 in_1<12> n_123 out_0<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg823 in_1<11> n_121 n_122 out_0<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg824 in_1<10> n_120 n_121 out_0<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg825 in_1<9> n_119 n_120 out_0<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg827 in_1<7> n_117 n_118 out_0<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg828 in_1<6> n_116 n_117 out_0<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg829 in_1<5> n_115 n_116 out_0<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg830 in_1<4> n_114 n_115 out_0<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg831 n_113 in_1<3> n_114 out_0<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg832 in_1<2> n_112 n_113 out_0<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg826 in_1<8> n_118 n_119 out_0<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg833 in_1<1> in_1<0> in_2 n_112 inh_ground_gnd inh_power_vdd5 / AND3_5VX1
XFE_PHC2877_Delay11_out1_5_ in_0<19> FE_PHN2877_Delay11_out1_5_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2893_Delay11_out1_7_ FE_PHN3058_Delay11_out1_7_ 
+ FE_PHN2893_Delay11_out1_7_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3058_Delay11_out1_7_ in_0<21> FE_PHN3058_Delay11_out1_7_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2703_Delay11_out1_8_ FE_PHN2889_Delay11_out1_8_ 
+ FE_PHN2703_Delay11_out1_8_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2889_Delay11_out1_8_ in_0<22> FE_PHN2889_Delay11_out1_8_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2908_Delay11_out1_13_ in_0<27> FE_PHN2908_Delay11_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2228_Delay11_out1_1_ in_0<15> FE_PHN2228_Delay11_out1_1_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2647_Delay11_out1_4_ in_0<18> FE_PHN2647_Delay11_out1_4_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2198_Delay11_out1_5_ FE_PHN2877_Delay11_out1_5_ 
+ FE_PHN2198_Delay11_out1_5_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2221_Delay11_out1_6_ FE_PHN2674_Delay11_out1_6_ 
+ FE_PHN2221_Delay11_out1_6_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2674_Delay11_out1_6_ in_0<20> FE_PHN2674_Delay11_out1_6_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2230_Delay11_out1_7_ FE_PHN2893_Delay11_out1_7_ 
+ FE_PHN2230_Delay11_out1_7_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2728_Delay11_out1_10_ FE_PHN2277_Delay11_out1_10_ 
+ FE_PHN2728_Delay11_out1_10_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2277_Delay11_out1_10_ in_0<24> FE_PHN2277_Delay11_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2235_Delay11_out1_8_ FE_PHN2703_Delay11_out1_8_ 
+ FE_PHN2235_Delay11_out1_8_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2289_Delay11_out1_11_ FE_PHN2729_Delay11_out1_11_ 
+ FE_PHN2289_Delay11_out1_11_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2729_Delay11_out1_11_ in_0<25> FE_PHN2729_Delay11_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2919_Delay11_out1_12_ FE_PHN2303_Delay11_out1_12_ 
+ FE_PHN2919_Delay11_out1_12_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2303_Delay11_out1_12_ in_0<26> FE_PHN2303_Delay11_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2187_Delay11_out1_2_ in_0<16> FE_PHN2187_Delay11_out1_2_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC2172_Delay11_out1_3_ in_0<17> FE_PHN2172_Delay11_out1_3_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    suma4_2
* View Name:    schematic
************************************************************************

.SUBCKT suma4_2 In1<43> In1<42> In1<41> In1<40> In1<39> In1<38> In1<37> 
+ In1<36> In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> In2<18> In2<17> 
+ In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> 
+ In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<41> Out1<40> Out1<39> 
+ Out1<38> Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> Out1<32> Out1<31> 
+ Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> 
+ Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> 
+ Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> 
+ Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5
*.PININFO In1<43>:I In1<42>:I In1<41>:I In1<40>:I In1<39>:I In1<38>:I 
*.PININFO In1<37>:I In1<36>:I In1<35>:I In1<34>:I In1<33>:I In1<32>:I 
*.PININFO In1<31>:I In1<30>:I In1<29>:I In1<28>:I In1<27>:I In1<26>:I 
*.PININFO In1<25>:I In1<24>:I In1<23>:I In1<22>:I In1<21>:I In1<20>:I 
*.PININFO In1<19>:I In1<18>:I In1<17>:I In1<16>:I In1<15>:I In1<14>:I 
*.PININFO In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I 
*.PININFO In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I 
*.PININFO In2<25>:I In2<24>:I In2<23>:I In2<22>:I In2<21>:I In2<20>:I 
*.PININFO In2<19>:I In2<18>:I In2<17>:I In2<16>:I In2<15>:I In2<14>:I 
*.PININFO In2<13>:I In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I 
*.PININFO In2<6>:I In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I 
*.PININFO Out1<41>:O Out1<40>:O Out1<39>:O Out1<38>:O Out1<37>:O Out1<36>:O 
*.PININFO Out1<35>:O Out1<34>:O Out1<33>:O Out1<32>:O Out1<31>:O Out1<30>:O 
*.PININFO Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O Out1<25>:O Out1<24>:O 
*.PININFO Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O Out1<19>:O Out1<18>:O 
*.PININFO Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O Out1<12>:O 
*.PININFO Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O Out1<6>:O 
*.PININFO Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O Out1<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
Xcsa_tree_add_86_33_groupi In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> 
+ In2<19> In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> 
+ In2<10> In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> 
+ In2<0> UNCONNECTED_HIER_Z325 UNCONNECTED_HIER_Z324 UNCONNECTED_HIER_Z323 
+ UNCONNECTED_HIER_Z322 UNCONNECTED_HIER_Z321 UNCONNECTED_HIER_Z320 
+ UNCONNECTED_HIER_Z319 UNCONNECTED_HIER_Z318 UNCONNECTED_HIER_Z317 
+ UNCONNECTED_HIER_Z316 UNCONNECTED_HIER_Z315 UNCONNECTED_HIER_Z314 
+ UNCONNECTED_HIER_Z313 UNCONNECTED_HIER_Z312 UNCONNECTED_HIER_Z327 
+ UNCONNECTED_HIER_Z326 In1<41> In1<40> In1<39> In1<38> In1<37> In1<36> 
+ In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> In1<27> 
+ In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> In1<18> 
+ In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> 
+ In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> n_44 n_45 Out1<39> 
+ Out1<38> Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> Out1<32> Out1<31> 
+ Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> 
+ Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> 
+ Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> 
+ Out1<5> Out1<4> Out1<3> Out1<2> n_84 n_85 inh_ground_gnd inh_power_vdd5 / 
+ csa_tree_add_86_33_group_331_332_1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_251
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_251 A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> 
+ A<17> A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> 
+ A<4> A<3> A<2> A<1> A<0> CI Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> 
+ Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> 
+ Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I A<19>:I A<18>:I 
*.PININFO A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I A<11>:I A<10>:I 
*.PININFO A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I A<1>:I 
*.PININFO A<0>:I CI:I Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O 
*.PININFO Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O 
*.PININFO Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O 
*.PININFO Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg203 A<1> n_0 n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg204 A<0> CI n_0 Z<0> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg201 A<3> n_4 n_6 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg200 A<4> n_6 n_8 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg199 n_8 A<5> n_10 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg198 A<6> n_10 n_12 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg197 A<7> n_12 n_14 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg196 A<8> n_14 n_16 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg195 A<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg202 A<2> n_2 n_4 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg193 A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg192 A<12> n_22 n_24 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg191 n_24 A<13> n_26 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg190 A<14> n_26 n_28 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg189 A<15> n_28 n_30 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg188 A<16> n_30 n_32 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg187 A<17> n_32 n_34 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg194 A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg185 A<19> n_36 n_38 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg184 A<20> n_38 n_40 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg183 n_40 A<21> n_42 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg182 n_42 A<22> n_44 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg181 n_44 A<23> n_46 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg180 A<24> n_46 n_48 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg186 A<18> n_34 n_36 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg179 A<25> n_48 Z<25> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1 A<35> A<34> A<33> A<32> A<31> A<30> A<29> A<28> 
+ A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> A<16> 
+ A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> Z<46> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> Z<38> Z<37> Z<36> 
+ Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> Z<25> Z<24> 
+ Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> 
+ Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> p 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I p:I Z<46>:O Z<45>:O Z<44>:O Z<43>:O Z<42>:O 
*.PININFO Z<41>:O Z<40>:O Z<39>:O Z<38>:O Z<37>:O Z<36>:O Z<35>:O Z<34>:O 
*.PININFO Z<33>:O Z<32>:O Z<31>:O Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O 
*.PININFO Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O 
*.PININFO Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O 
*.PININFO Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O 
*.PININFO Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg3052 n_124 n_122 n_207 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3051 n_128 n_123 n_208 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3050 n_130 n_127 n_210 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3049 n_136 n_129 n_212 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3048 n_142 n_135 n_214 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3047 n_148 n_141 n_216 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3035 n_169 n_174 n_240 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3036 n_151 n_175 n_238 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3041 n_158 n_117 n_228 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3042 n_118 n_115 n_226 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3043 n_116 n_159 n_224 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3044 n_160 n_155 n_222 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3045 n_156 n_149 n_220 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3046 n_147 n_150 n_218 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3030 n_139 n_110 n_250 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3031 n_140 n_170 n_248 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3029 n_43 n_109 n_252 Z<43> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2 n_49 n_42 n_254 Z<44> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3032 n_171 n_172 n_246 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3033 n_173 n_166 n_244 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3034 n_167 n_168 n_242 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3037 n_152 n_143 n_236 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3038 n_144 n_131 n_234 Z<34> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3039 n_132 n_125 n_232 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg3040 n_126 n_157 n_230 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg2893 n_138 n_133 n_202 n_203 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2891 n_154 n_145 n_204 n_205 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2892 n_146 n_137 n_203 n_204 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2889 n_121 n_119 n_206 n_207 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2890 n_120 n_153 n_205 n_206 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2894 n_134 n_164 n_201 n_202 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2897 n_3 n_113 n_161 n_199 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2896 n_163 n_112 n_199 n_200 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2895 n_200 n_162 n_165 n_201 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2928 n_10 n_105 n_111 n_161 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2958 A<8> A<2> n_39 n_106 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2954 n_4 n_38 n_107 n_111 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2888 n_124 n_122 n_207 n_208 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2886 n_128 n_123 n_208 n_210 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2884 n_130 n_127 n_210 n_212 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2882 n_136 n_129 n_212 n_214 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2880 n_142 n_135 n_214 n_216 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2878 n_148 n_141 n_216 n_218 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2840 n_49 n_42 n_254 n_256 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2854 n_169 n_174 n_240 n_242 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2856 n_151 n_175 n_238 n_240 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2866 n_158 n_117 n_228 n_230 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2868 n_118 n_115 n_226 n_228 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2870 n_116 n_159 n_224 n_226 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2872 n_160 n_155 n_222 n_224 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2874 n_156 n_149 n_220 n_222 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2876 n_150 n_147 n_218 n_220 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2844 n_139 n_110 n_250 n_252 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2846 n_140 n_170 n_248 n_250 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2842 n_43 n_109 n_252 n_254 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2848 n_171 n_172 n_246 n_248 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2850 n_173 n_166 n_244 n_246 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2852 n_167 n_168 n_242 n_244 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2858 n_152 n_143 n_236 n_238 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2860 n_144 n_131 n_234 n_236 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2862 n_132 n_125 n_232 n_234 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg2864 n_126 n_157 n_230 n_232 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg3009 A<5> n_20 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3020 A<3> n_9 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3018 A<4> n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3017 A<6> n_12 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3028 A<8> n_1 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3024 A<7> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2957 n_106 n_107 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3027 A<26> n_2 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3013 A<29> n_16 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3012 A<24> n_17 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3026 A<11> n_3 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3025 A<9> n_4 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3021 A<14> n_8 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3023 A<25> n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3022 A<18> n_7 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3000 A<13> n_29 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2997 A<16> n_32 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2996 A<15> n_33 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3007 A<20> n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3019 A<10> n_10 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3006 A<12> n_23 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3015 A<19> n_14 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3003 A<17> n_26 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3016 A<22> n_13 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3004 A<21> n_25 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2998 A<23> n_31 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2999 A<30> n_30 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3002 A<35> n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2837 n_259 Z<45> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3011 A<31> n_18 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3010 A<32> n_19 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3005 A<34> n_24 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3014 A<28> n_15 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3008 A<27> n_21 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg3001 A<33> n_28 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg2961 A<6> A<4> n_4 n_100 n_101 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2940 n_101 n_40 n_33 n_137 n_138 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2981 A<7> A<5> n_10 n_60 n_61 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2936 n_61 n_100 n_32 n_145 n_146 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2983 A<8> A<6> n_3 n_56 n_57 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2932 n_57 n_60 n_26 n_153 n_154 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2974 A<9> A<7> n_23 n_74 n_75 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2949 n_75 n_56 n_7 n_119 n_120 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2942 n_41 n_70 n_8 n_133 n_134 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2991 A<5> A<3> n_1 n_40 n_41 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2926 n_71 n_102 n_29 n_164 n_165 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2976 A<4> A<2> n_5 n_70 n_71 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2953 n_20 n_36 n_104 n_112 n_113 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2959 n_11 A<1> n_37 n_104 n_105 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2927 n_103 n_12 n_23 n_162 n_163 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2960 A<3> A<1> n_35 n_102 n_103 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2948 n_47 n_74 n_14 n_122 n_121 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2988 A<10> A<8> n_29 n_46 n_47 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2934 n_93 n_64 n_2 n_149 n_150 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2984 A<15> A<13> n_7 n_54 n_55 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2938 n_55 n_94 n_17 n_141 n_142 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2935 n_65 n_54 n_6 n_147 n_148 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2979 p A<14> n_14 n_64 n_65 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2973 A<19> A<17> n_13 n_76 n_77 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2980 A<20> A<18> n_31 n_62 n_63 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2971 A<21> A<19> n_17 n_80 n_81 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2950 n_81 n_62 n_30 n_117 n_118 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2951 n_63 n_76 n_16 n_115 n_116 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2929 n_77 n_68 n_15 n_159 n_160 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2931 n_69 n_92 n_21 n_155 n_156 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2977 A<18> p n_25 n_68 n_69 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2965 A<17> A<15> n_22 n_92 n_93 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2986 A<11> A<9> n_8 n_50 n_51 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2985 A<13> A<11> n_32 n_52 n_53 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2941 n_95 n_52 n_31 n_135 n_136 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2944 n_53 n_82 n_13 n_129 n_130 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2970 A<12> A<10> n_33 n_82 n_83 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2945 n_83 n_50 n_25 n_127 n_128 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2947 n_51 n_46 n_22 n_123 n_124 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2964 A<14> A<12> n_26 n_94 n_95 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2982 A<26> n_17 n_16 n_58 n_59 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2921 n_30 n_97 n_58 n_174 n_175 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2963 n_6 A<24> A<27> n_96 n_97 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2968 n_16 A<28> A<31> n_86 n_87 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2987 A<33> A<32> n_27 n_48 n_49 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2838 n_48 n_24 n_256 n_258 n_259 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2972 A<23> A<21> n_2 n_78 n_79 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2946 n_79 n_98 n_19 n_125 n_126 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2962 A<22> A<20> n_6 n_98 n_99 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2930 n_99 n_80 n_18 n_157 n_158 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2989 A<25> A<23> n_15 n_44 n_45 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2933 n_59 n_44 A<35> n_151 n_152 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2937 n_45 n_66 n_24 n_143 n_144 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2978 A<24> A<22> n_21 n_66 n_67 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2943 n_67 n_78 n_28 n_131 n_132 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2923 n_87 n_88 n_24 n_170 n_171 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2967 n_15 A<27> A<30> n_88 n_89 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2922 n_89 n_90 n_28 n_172 n_173 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2966 n_21 A<26> A<29> n_90 n_91 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2925 n_91 n_72 n_19 n_166 n_167 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2924 n_73 n_96 n_18 n_168 n_169 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2975 n_2 A<25> A<28> n_72 n_73 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2955 A<33> n_18 n_84 n_109 n_110 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2969 A<30> A<29> A<32> n_84 n_85 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2939 n_85 n_86 A<35> n_139 n_140 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2990 n_19 A<31> A<34> n_42 n_43 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg2836 n_258 A<35> A<34> Z<46> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg2995 A<7> A<1> A<6> A<0> n_34 inh_ground_gnd inh_power_vdd5 / ON211_5VX1
Xg2992 A<7> A<1> n_34 n_39 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
Xg2994 A<2> A<0> n_35 n_36 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg2993 n_9 A<0> n_37 n_38 inh_ground_gnd inh_power_vdd5 / HA_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa10_2
* View Name:    schematic
************************************************************************

.SUBCKT multa10_2 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<25> Out1<24> Out1<23> 
+ Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> 
+ Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> 
+ Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> p inh_ground_gnd 
+ inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I p:I Out1<25>:O 
*.PININFO Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O Out1<19>:O 
*.PININFO Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O 
*.PININFO Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O 
*.PININFO Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O 
*.PININFO Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xinc_add_84_41_2 multa10_mul_temp<46> multa10_mul_temp<45> 
+ multa10_mul_temp<44> multa10_mul_temp<43> multa10_mul_temp<42> 
+ multa10_mul_temp<41> multa10_mul_temp<40> multa10_mul_temp<39> 
+ multa10_mul_temp<38> multa10_mul_temp<37> multa10_mul_temp<36> 
+ multa10_mul_temp<35> multa10_mul_temp<34> multa10_mul_temp<33> 
+ multa10_mul_temp<32> multa10_mul_temp<31> multa10_mul_temp<30> 
+ multa10_mul_temp<29> multa10_mul_temp<28> multa10_mul_temp<27> 
+ multa10_mul_temp<26> multa10_mul_temp<25> multa10_mul_temp<24> 
+ multa10_mul_temp<23> multa10_mul_temp<22> multa10_mul_temp<21> 
+ multa10_mul_temp<20> Out1<25> Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> 
+ Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> 
+ Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> 
+ Out1<2> Out1<1> Out1<0> inh_ground_gnd inh_power_vdd5 / 
+ increment_unsigned_251
Xmul_82_33 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa10_mul_temp<46> multa10_mul_temp<45> multa10_mul_temp<44> 
+ multa10_mul_temp<43> multa10_mul_temp<42> multa10_mul_temp<41> 
+ multa10_mul_temp<40> multa10_mul_temp<39> multa10_mul_temp<38> 
+ multa10_mul_temp<37> multa10_mul_temp<36> multa10_mul_temp<35> 
+ multa10_mul_temp<34> multa10_mul_temp<33> multa10_mul_temp<32> 
+ multa10_mul_temp<31> multa10_mul_temp<30> multa10_mul_temp<29> 
+ multa10_mul_temp<28> multa10_mul_temp<27> multa10_mul_temp<26> 
+ multa10_mul_temp<25> multa10_mul_temp<24> multa10_mul_temp<23> 
+ multa10_mul_temp<22> multa10_mul_temp<21> multa10_mul_temp<20> 
+ multa10_mul_temp<19> multa10_mul_temp<18> multa10_mul_temp<17> 
+ multa10_mul_temp<16> multa10_mul_temp<15> multa10_mul_temp<14> 
+ multa10_mul_temp<13> multa10_mul_temp<12> multa10_mul_temp<11> 
+ multa10_mul_temp<10> multa10_mul_temp<9> multa10_mul_temp<8> 
+ multa10_mul_temp<7> multa10_mul_temp<6> multa10_mul_temp<5> 
+ multa10_mul_temp<4> multa10_mul_temp<3> multa10_mul_temp<2> 
+ multa10_mul_temp<1> multa10_mul_temp<0> p inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_254
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_254 A<43> A<42> A<41> A<40> A<39> A<38> A<37> A<36> 
+ A<35> A<34> A<33> A<32> A<31> A<30> A<29> A<28> A<27> A<26> A<25> A<24> 
+ A<23> A<22> A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> 
+ A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> CI Z<43> Z<42> 
+ Z<41> Z<40> Z<39> Z<38> Z<37> Z<36> Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> 
+ Z<29> Z<28> Z<27> Z<26> Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> 
+ Z<17> Z<16> Z<15> Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> 
+ Z<4> Z<3> Z<2> Z<1> Z<0> inh_ground_gnd inh_power_vdd5
*.PININFO A<43>:I A<42>:I A<41>:I A<40>:I A<39>:I A<38>:I A<37>:I A<36>:I 
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I CI:I Z<43>:O Z<42>:O Z<41>:O Z<40>:O Z<39>:O 
*.PININFO Z<38>:O Z<37>:O Z<36>:O Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O 
*.PININFO Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O 
*.PININFO Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg334 A<1> n_1 n_2 Z<1> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg332 A<3> n_4 n_6 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg331 A<4> n_6 n_8 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg330 n_8 A<5> n_10 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg329 n_10 A<6> n_12 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg328 n_12 A<7> n_14 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg327 n_14 A<8> n_16 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg326 A<9> n_16 n_18 Z<9> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg333 A<2> n_2 n_4 Z<2> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg324 A<11> n_20 n_22 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg323 n_22 A<12> n_24 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg322 A<13> n_24 n_26 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg321 n_26 A<14> n_28 Z<14> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg320 n_28 A<15> n_30 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg319 n_30 A<16> n_32 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg318 A<17> n_32 n_34 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg325 A<10> n_18 n_20 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg316 A<19> n_36 n_38 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg315 A<20> n_38 n_40 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg314 n_40 A<21> n_42 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg313 n_42 A<22> n_44 Z<22> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg312 n_44 A<23> n_46 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg311 n_46 A<24> n_48 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg310 A<25> n_48 n_50 Z<25> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg317 A<18> n_34 n_36 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg308 n_52 A<27> n_54 Z<27> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg307 A<28> n_54 n_56 Z<28> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg306 n_56 A<29> n_58 Z<29> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg305 n_58 A<30> n_60 Z<30> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg304 n_60 A<31> n_62 Z<31> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg303 n_62 A<32> n_64 Z<32> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg302 A<33> n_64 n_66 Z<33> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg309 A<26> n_50 n_52 Z<26> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg300 n_68 A<35> n_70 Z<35> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg299 A<36> n_70 n_72 Z<36> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg298 n_72 A<37> n_74 Z<37> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg297 n_74 A<38> n_76 Z<38> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg296 n_76 A<39> n_78 Z<39> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg295 A<40> n_78 n_80 Z<40> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg301 A<34> n_66 n_68 Z<34> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg294 A<41> n_80 Z<41> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg335 A<0> CI n_1 inh_ground_gnd inh_power_vdd5 / AND2_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1265_1
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1265_1 A<35> A<34> A<33> A<32> A<31> A<30> A<29> 
+ A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> 
+ A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> 
+ A<2> A<1> A<0> Z<48> Z<47> Z<46> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> 
+ Z<38> Z<37> Z<36> Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> 
+ Z<26> Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> 
+ Z<14> Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> 
+ Z<0> p p1 inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I p:I p1:I Z<48>:O Z<47>:O Z<46>:O Z<45>:O 
*.PININFO Z<44>:O Z<43>:O Z<42>:O Z<41>:O Z<40>:O Z<39>:O Z<38>:O Z<37>:O 
*.PININFO Z<36>:O Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O Z<30>:O Z<29>:O 
*.PININFO Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O 
*.PININFO Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O 
*.PININFO Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O 
*.PININFO Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg6088 n_127 A<3> n_12 n_170 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6025 n_257 n_26 A<34> n_274 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6156 n_84 n_36 A<2> n_99 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6067 n_89 n_84 n_174 n_198 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6087 A<2> A<1> n_1 n_174 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6155 A<4> n_10 A<7> n_100 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6154 A<6> A<4> A<7> n_101 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5982 n_192 n_166 n_285 n_354 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5873 n_338 n_289 n_493 n_495 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6018 n_182 n_111 n_265 n_285 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6031 n_167 n_85 n_198 n_265 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5871 n_373 n_337 n_495 n_497 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5859 n_438 n_433 n_507 n_509 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5923 n_202 n_207 n_399 n_425 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5939 n_208 n_191 n_354 n_399 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5896 n_268 n_201 n_425 n_467 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5875 n_290 n_267 n_467 n_493 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5869 n_389 n_372 n_497 n_499 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5867 n_417 n_388 n_499 n_501 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5865 n_423 n_416 n_501 n_503 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5863 n_432 n_422 n_503 n_505 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5861 n_434 n_431 n_505 n_507 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6158 A<31> n_22 n_8 n_110 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6157 n_20 A<25> A<28> n_98 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5829 n_480 n_435 n_537 n_539 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5813 n_374 n_363 n_553 n_555 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5811 n_326 n_362 n_555 n_557 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5815 n_375 n_370 n_551 n_553 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5817 n_392 n_371 n_549 n_551 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5819 n_393 n_420 n_547 n_549 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5821 n_462 n_421 n_545 n_547 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5823 n_463 n_471 n_543 n_545 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5825 n_472 n_441 n_541 n_543 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5827 n_442 n_479 n_539 n_541 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5857 n_440 n_437 n_509 n_511 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5855 n_450 n_439 n_511 n_513 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5853 n_465 n_449 n_513 n_515 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5851 n_452 n_464 n_515 n_517 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5849 n_454 n_451 n_517 n_519 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5846 n_444 n_453 n_519 n_522 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5844 n_446 n_443 n_522 n_524 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5809 n_204 n_325 n_557 n_559 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6070 A<35> n_110 n_158 n_195 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5837 n_430 n_473 n_529 n_531 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5831 n_436 n_477 n_535 n_537 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5839 n_474 n_427 n_527 n_529 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5841 n_418 n_428 n_525 n_527 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5843 n_419 n_445 n_524 n_525 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5835 n_476 n_429 n_531 n_533 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg5833 n_478 n_475 n_533 n_535 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6126 A<11> n_27 A<8> n_134 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6303 A<30> A<32> A<33> n_643 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6301 n_174 n_89 n_84 Z<4> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6114 A<12> n_6 A<9> n_146 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6122 A<16> n_25 A<13> n_138 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6115 A<20> n_9 A<17> n_145 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6298 n_192 n_166 n_285 Z<7> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6293 n_338 n_289 n_493 Z<12> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6299 n_182 n_111 n_265 Z<6> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6300 n_198 n_167 n_85 Z<5> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6292 n_373 n_337 n_495 Z<13> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6286 n_438 n_433 n_507 Z<19> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6296 n_202 n_207 n_399 Z<9> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6297 n_208 n_191 n_354 Z<8> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6295 n_268 n_201 n_425 Z<10> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6294 n_290 n_267 n_467 Z<11> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6291 n_389 n_372 n_497 Z<14> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6290 n_417 n_388 n_499 Z<15> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6289 n_423 n_416 n_501 Z<16> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6288 n_432 n_422 n_503 Z<17> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6287 n_434 n_431 n_505 Z<18> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6116 A<25> n_34 A<22> n_144 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6113 A<23> n_19 A<20> n_147 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6125 A<22> n_35 A<19> n_135 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6123 A<21> n_18 A<18> n_137 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6271 n_480 n_435 n_537 Z<34> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6263 n_374 n_363 n_553 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6262 n_326 n_362 n_555 Z<43> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6264 n_375 n_370 n_551 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6265 n_392 n_371 n_549 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6266 n_393 n_420 n_547 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6267 n_462 n_421 n_545 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6268 n_463 n_471 n_543 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6269 n_472 n_441 n_541 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6270 n_442 n_479 n_539 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6119 A<14> n_32 A<11> n_141 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6118 A<18> n_7 A<15> n_142 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6120 A<15> n_31 A<12> n_140 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6117 A<19> n_38 p1 n_143 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6121 A<13> n_14 A<10> n_139 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6124 A<17> n_28 A<14> n_136 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6285 n_440 n_437 n_509 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6284 n_450 n_439 n_511 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6283 n_465 n_449 n_513 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6282 n_452 n_464 n_515 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6281 n_454 n_451 n_517 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6280 n_444 n_453 n_519 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6279 n_446 n_443 n_522 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6302 A<35> n_110 n_158 n_642 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6261 n_204 n_325 n_557 Z<44> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6097 n_118 A<35> A<33> n_161 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6275 n_430 n_473 n_529 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6272 n_436 n_477 n_535 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6276 n_474 n_427 n_527 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6277 n_418 n_428 n_525 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6278 n_419 n_445 n_524 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6274 n_476 n_429 n_531 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6273 n_478 n_475 n_533 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6160 n_75 n_78 n_96 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg6069 n_6 A<10> n_159 n_196 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5991 A<13> A<12> n_276 n_334 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6019 A<12> A<11> n_235 n_284 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5990 A<14> A<13> n_280 n_335 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5955 p A<15> n_314 n_380 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5954 A<17> A<16> n_316 n_381 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5956 A<15> A<14> n_312 n_379 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5951 A<33> A<32> n_330 n_384 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5958 A<25> A<24> n_298 n_377 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5940 A<22> A<21> n_344 n_398 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5929 A<20> A<19> n_365 n_415 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5952 A<19> A<18> n_320 n_383 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5965 A<18> A<17> n_292 n_367 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5941 A<21> A<20> n_342 n_397 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5957 A<28> A<27> n_308 n_378 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5950 A<23> A<22> n_328 n_385 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5949 A<24> A<23> n_332 n_386 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5805 n_561 n_195 n_161 Z<46> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg5953 A<31> A<30> n_322 n_382 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6066 n_148 n_102 n_27 n_199 n_200 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6001 A<12> n_218 n_200 n_316 n_315 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6052 n_2 n_114 n_11 n_226 n_227 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6002 A<11> n_226 n_219 n_314 n_313 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6056 n_150 n_125 n_24 n_218 n_219 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6077 A<2> A<1> n_33 n_184 n_185 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6048 n_185 n_83 A<7> n_235 n_234 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5988 n_271 n_234 n_196 n_337 n_338 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6027 n_181 n_130 A<9> n_271 n_272 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6022 A<9> n_170 n_215 n_280 n_279 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6003 A<10> n_214 n_227 n_312 n_311 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6058 n_151 n_126 n_21 n_214 n_215 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6013 n_237 n_199 A<13> n_292 n_291 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6041 n_146 n_117 n_25 n_248 n_249 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6081 A<7> A<5> A<8> n_179 n_180 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6047 n_180 n_101 n_6 n_236 n_237 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6065 n_152 n_124 A<8> n_201 n_202 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6024 A<8> n_184 n_165 n_276 n_275 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5961 n_183 n_275 n_284 n_372 n_373 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6029 A<9> n_100 n_210 n_267 n_268 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6014 A<10> n_209 n_272 n_289 n_290 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6061 A<5> n_131 A<8> n_209 n_210 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5947 n_266 n_279 n_334 n_388 n_389 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5928 n_287 n_311 n_335 n_416 n_417 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5919 n_358 n_315 n_380 n_431 n_432 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5918 n_350 n_291 n_381 n_433 n_434 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6049 n_138 n_122 n_9 n_232 n_233 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6064 A<34> n_153 n_112 n_203 n_204 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5925 n_288 n_313 n_379 n_422 n_423 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6062 A<7> n_99 n_149 n_207 n_208 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6073 A<6> A<5> n_156 n_191 n_192 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5945 n_345 n_206 n_273 n_392 n_393 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6063 n_109 A<29> n_154 n_205 n_206 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5960 n_293 n_260 n_278 n_374 n_375 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5962 n_294 n_16 n_274 n_370 n_371 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6012 n_205 n_261 n_8 n_293 n_294 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6076 A<27> A<26> A<29> n_186 n_187 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6034 A<30> n_98 n_187 n_260 n_261 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5968 A<35> n_282 n_277 n_362 n_363 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6023 n_3 n_186 n_5 n_277 n_278 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6036 n_155 n_172 n_30 n_257 n_256 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5926 n_346 n_295 n_390 n_420 n_421 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5984 A<33> n_254 n_256 n_345 n_346 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5899 n_407 n_296 n_391 n_462 n_463 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6011 n_242 n_22 A<32> n_295 n_296 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5987 A<31> n_252 n_243 n_339 n_340 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5946 n_339 n_255 n_16 n_390 n_391 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6044 n_168 n_121 n_17 n_242 n_243 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5892 n_401 n_340 n_408 n_471 n_472 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5934 A<34> n_303 n_16 n_407 n_408 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6038 n_144 n_173 n_29 n_252 n_253 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5914 n_352 n_304 n_402 n_441 n_442 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6007 A<30> n_224 n_253 n_303 n_304 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6008 A<29> n_240 n_225 n_301 n_302 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5937 A<33> n_301 A<34> n_401 n_402 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5917 n_361 n_329 n_412 n_435 n_436 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5994 A<28> n_246 n_241 n_330 n_329 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6045 n_147 n_107 n_20 n_240 n_241 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5996 n_281 n_188 n_643 n_325 n_326 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6021 A<32> n_189 n_113 n_281 n_282 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6075 A<29> A<28> A<31> n_188 n_189 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6037 A<27> n_164 n_171 n_254 n_255 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6053 n_163 n_103 n_15 n_224 n_225 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5888 n_411 n_302 n_384 n_479 n_480 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5997 A<27> n_244 n_247 n_323 n_324 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5932 A<31> n_323 A<32> n_411 n_412 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6042 n_135 n_115 n_39 n_246 n_247 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6043 n_137 n_119 n_34 n_244 n_245 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6083 A<8> A<6> A<9> n_175 n_176 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6082 A<9> A<7> A<10> n_177 n_178 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5986 n_263 n_258 A<16> n_342 n_341 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6035 n_178 n_175 n_32 n_258 n_259 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6059 n_140 n_104 n_38 n_212 n_213 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5912 n_351 n_299 n_377 n_445 n_446 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5913 n_357 n_297 n_386 n_443 n_444 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6010 A<20> n_228 n_213 n_298 n_297 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6051 n_141 n_105 n_7 n_228 n_229 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6005 A<23> n_216 n_221 n_308 n_307 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5921 n_355 n_307 n_404 n_427 n_428 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6055 n_142 n_116 n_35 n_220 n_221 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6050 n_143 n_120 n_19 n_230 n_231 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5935 A<28> n_309 A<29> n_405 n_406 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5891 n_403 n_310 n_378 n_473 n_474 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6004 A<24> n_220 n_231 n_309 n_310 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5985 n_249 n_262 A<17> n_344 n_343 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6033 n_134 n_177 n_31 n_262 n_263 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6009 A<21> n_212 n_233 n_300 n_299 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5909 n_360 n_341 n_415 n_449 n_450 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5999 n_270 n_236 A<14> n_320 n_319 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6028 n_176 n_179 n_14 n_269 n_270 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5915 n_336 n_364 n_383 n_439 n_440 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5967 n_259 n_269 A<15> n_365 n_364 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5916 n_359 n_319 n_367 n_437 n_438 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5898 n_387 n_343 n_397 n_464 n_465 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5936 A<26> n_305 A<27> n_403 n_404 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6006 A<22> n_232 n_217 n_305 n_306 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6057 n_136 n_106 n_18 n_216 n_217 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6054 n_139 n_123 n_28 n_222 n_223 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5995 A<18> n_248 n_223 n_328 n_327 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5908 n_368 n_327 n_398 n_451 n_452 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5907 n_369 n_331 n_385 n_453 n_454 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5993 A<19> n_222 n_229 n_332 n_331 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5807 n_642 n_203 n_559 n_561 n_562 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5927 n_353 n_306 n_349 n_418 n_419 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6000 A<25> n_230 n_239 n_317 n_318 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5920 n_356 n_318 n_406 n_429 n_430 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5998 A<26> n_238 n_245 n_322 n_321 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5890 n_405 n_321 n_410 n_475 n_476 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6046 n_145 n_108 n_37 n_238 n_239 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5889 n_409 n_324 n_382 n_477 n_478 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg5933 A<29> n_317 A<30> n_409 n_410 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6258 n_33 n_88 n_2 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6080 A<6> n_157 n_181 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6107 A<7> n_88 n_152 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6169 n_13 A<2> n_89 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6079 n_157 A<5> n_182 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6091 n_97 n_127 n_165 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6092 n_131 A<4> n_167 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6110 A<6> n_92 n_149 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6103 n_90 n_20 n_154 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg2 n_29 n_95 n_3 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6094 A<26> n_133 n_164 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6105 n_96 n_30 n_158 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg5980 n_129 n_300 n_349 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6030 n_235 n_61 n_51 n_266 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6133 A<9> n_61 n_51 n_123 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6016 n_276 n_58 n_65 n_287 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6150 A<10> n_58 n_65 n_105 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5972 n_312 n_52 n_48 n_358 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6134 A<12> n_52 n_48 n_122 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5979 n_314 n_55 n_57 n_350 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6148 A<13> n_55 n_57 n_106 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6144 n_22 n_72 n_73 n_112 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5977 n_330 n_72 n_73 n_352 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6015 n_280 n_67 n_63 n_288 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6151 A<11> n_67 n_63 n_104 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6145 n_39 n_42 n_41 n_109 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5974 n_308 n_42 n_41 n_356 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6085 n_132 A<26> n_74 n_172 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6135 A<22> n_76 n_77 n_121 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5976 n_298 n_76 n_77 n_353 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6084 A<21> n_132 n_74 n_173 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5969 n_322 n_43 n_44 n_361 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6147 A<19> n_64 n_50 n_107 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5963 n_344 n_64 n_50 n_369 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6143 n_29 n_43 n_44 n_113 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6152 A<20> n_54 n_62 n_103 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5973 n_328 n_54 n_62 n_357 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5978 n_332 n_132 n_74 n_351 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6140 A<14> n_71 n_70 n_116 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5971 n_316 n_71 n_70 n_359 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6146 p1 n_59 n_66 n_108 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5970 n_320 n_59 n_66 n_360 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6136 A<15> n_69 n_56 n_120 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5948 n_365 n_68 n_53 n_387 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6137 A<17> n_68 n_53 n_119 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5964 n_342 n_49 n_60 n_368 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6141 A<18> n_49 n_60 n_115 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5989 n_292 n_69 n_56 n_336 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg5975 n_300 n_128 n_47 n_355 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6086 n_37 n_128 n_47 n_171 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6128 n_13 A<0> n_130 n_131 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6130 A<2> A<0> n_126 n_127 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6127 A<24> A<23> n_132 n_133 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6129 A<26> A<25> n_128 n_129 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg6142 n_87 n_23 n_82 n_114 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6131 n_86 n_10 n_80 n_125 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6153 n_81 n_33 n_79 n_102 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6099 n_86 n_94 n_80 n_156 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6149 n_87 A<0> n_82 n_111 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6139 n_46 n_11 n_45 n_117 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6078 n_46 n_159 n_45 n_183 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6132 n_81 A<1> n_79 n_124 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6138 n_75 n_30 n_78 n_118 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6238 A<9> n_24 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6241 A<7> n_21 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6247 A<27> n_15 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6233 A<28> n_29 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6240 A<30> n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6232 A<31> n_30 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6227 A<24> n_34 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6222 A<25> n_39 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6254 A<33> n_8 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6224 A<23> n_37 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6163 n_1 n_94 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6235 A<10> n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6250 A<6> n_12 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6257 A<34> n_5 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6256 A<11> n_6 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6255 A<17> n_7 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6253 A<19> n_9 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6252 A<2> n_10 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6251 A<8> n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6249 A<3> n_13 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6248 A<12> n_14 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6246 A<35> n_16 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6245 A<29> n_17 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6244 A<20> n_18 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6243 A<22> n_19 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6242 A<26> n_20 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6239 A<1> n_23 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6237 A<15> n_25 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6236 A<32> n_26 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6234 A<16> n_28 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6231 A<14> n_31 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6230 A<13> n_32 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6228 A<5> n_33 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6226 A<21> n_35 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6225 A<0> n_36 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6223 A<18> n_38 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg5806 n_562 Z<45> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6109 A<5> n_97 n_150 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6111 n_21 n_93 n_148 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6093 n_84 n_127 n_166 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6171 A<2> A<4> n_88 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6108 A<4> n_92 n_151 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6106 n_95 A<33> n_153 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6166 A<1> A<3> n_92 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6026 n_257 n_96 n_273 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6101 A<27> n_90 n_155 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6090 A<23> n_129 n_168 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6095 n_35 n_133 n_163 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6168 n_39 A<28> n_90 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6181 A<6> A<3> n_79 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6218 n_29 n_15 n_42 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6217 n_30 n_22 n_43 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6184 n_39 n_34 n_76 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6188 n_8 n_26 n_72 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6206 n_37 n_19 n_54 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6219 A<28> A<27> n_41 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6216 A<31> A<30> n_44 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6215 A<11> A<10> n_45 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6213 A<26> A<25> n_47 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6212 A<15> A<14> n_48 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6211 n_35 n_18 n_49 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6210 A<22> A<21> n_50 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6209 A<12> A<11> n_51 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6208 n_25 n_31 n_52 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6207 A<20> A<19> n_53 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6205 n_28 n_25 n_55 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6204 A<18> A<17> n_56 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6203 A<16> A<15> n_57 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6202 n_32 n_14 n_58 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6201 n_9 n_38 n_59 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6200 A<21> A<20> n_60 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6199 n_14 n_6 n_61 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6198 A<23> A<22> n_62 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6197 A<14> A<13> n_63 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6196 n_19 n_35 n_64 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6195 A<13> A<12> n_65 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6194 A<19> A<18> n_66 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6193 n_31 n_32 n_67 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6192 n_18 n_9 n_68 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6191 n_38 n_7 n_69 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6190 A<17> A<16> n_70 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6189 n_7 n_28 n_71 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6187 A<33> A<32> n_73 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6186 A<24> A<23> n_74 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6183 A<25> A<24> n_77 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6182 A<34> A<32> n_78 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6180 A<5> A<4> n_80 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6178 A<4> A<3> n_82 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6177 n_23 n_36 n_83 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6162 n_43 n_44 n_95 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg6260 A<4> A<6> n_0 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6259 n_83 n_84 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6159 n_79 n_81 n_97 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg6112 A<4> n_1 n_157 inh_ground_gnd inh_power_vdd5 / EO2_5VX0
Xg6165 n_40 n_0 n_93 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6179 A<6> A<3> n_81 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6221 n_12 A<4> n_40 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6214 A<11> A<10> n_46 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6185 A<34> A<32> n_75 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6176 n_23 n_36 n_84 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6173 A<4> A<3> n_87 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6175 n_13 n_10 n_85 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6174 A<5> A<4> n_86 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg6100 n_0 n_1 n_40 n_159 inh_ground_gnd inh_power_vdd5 / NA22_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa4_2
* View Name:    schematic
************************************************************************

.SUBCKT multa4_2 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<43> Out1<42> Out1<41> 
+ Out1<40> Out1<39> Out1<38> Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> 
+ Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> 
+ Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> p p1 
+ inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I p:I p1:I 
*.PININFO Out1<43>:O Out1<42>:O Out1<41>:O Out1<40>:O Out1<39>:O Out1<38>:O 
*.PININFO Out1<37>:O Out1<36>:O Out1<35>:O Out1<34>:O Out1<33>:O Out1<32>:O 
*.PININFO Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O 
*.PININFO Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O 
*.PININFO Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O 
*.PININFO Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O 
*.PININFO Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O 
*.PININFO Out1<1>:O Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xinc_add_33_39_5 UNCONNECTED_HIER_Z304 UNCONNECTED_HIER_Z303 
+ multa4_mul_temp<46> multa4_mul_temp<45> multa4_mul_temp<44> 
+ multa4_mul_temp<43> multa4_mul_temp<42> multa4_mul_temp<41> 
+ multa4_mul_temp<40> multa4_mul_temp<39> multa4_mul_temp<38> 
+ multa4_mul_temp<37> multa4_mul_temp<36> multa4_mul_temp<35> 
+ multa4_mul_temp<34> multa4_mul_temp<33> multa4_mul_temp<32> 
+ multa4_mul_temp<31> multa4_mul_temp<30> multa4_mul_temp<29> 
+ multa4_mul_temp<28> multa4_mul_temp<27> multa4_mul_temp<26> 
+ multa4_mul_temp<25> multa4_mul_temp<24> multa4_mul_temp<23> 
+ multa4_mul_temp<22> multa4_mul_temp<21> multa4_mul_temp<20> 
+ multa4_mul_temp<19> multa4_mul_temp<18> multa4_mul_temp<17> 
+ multa4_mul_temp<16> multa4_mul_temp<15> multa4_mul_temp<14> 
+ multa4_mul_temp<13> multa4_mul_temp<12> multa4_mul_temp<11> 
+ multa4_mul_temp<10> multa4_mul_temp<9> multa4_mul_temp<8> multa4_mul_temp<7> 
+ multa4_mul_temp<6> multa4_mul_temp<5> multa4_mul_temp<4> n_42 n_43 Out1<41> 
+ Out1<40> Out1<39> Out1<38> Out1<37> Out1<36> Out1<35> Out1<34> Out1<33> 
+ Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> 
+ Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> n_80 
+ inh_ground_gnd inh_power_vdd5 / increment_unsigned_254
Xmul_31_32 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa4_mul_temp<48> multa4_mul_temp<47> multa4_mul_temp<46> 
+ multa4_mul_temp<45> multa4_mul_temp<44> multa4_mul_temp<43> 
+ multa4_mul_temp<42> multa4_mul_temp<41> multa4_mul_temp<40> 
+ multa4_mul_temp<39> multa4_mul_temp<38> multa4_mul_temp<37> 
+ multa4_mul_temp<36> multa4_mul_temp<35> multa4_mul_temp<34> 
+ multa4_mul_temp<33> multa4_mul_temp<32> multa4_mul_temp<31> 
+ multa4_mul_temp<30> multa4_mul_temp<29> multa4_mul_temp<28> 
+ multa4_mul_temp<27> multa4_mul_temp<26> multa4_mul_temp<25> 
+ multa4_mul_temp<24> multa4_mul_temp<23> multa4_mul_temp<22> 
+ multa4_mul_temp<21> multa4_mul_temp<20> multa4_mul_temp<19> 
+ multa4_mul_temp<18> multa4_mul_temp<17> multa4_mul_temp<16> 
+ multa4_mul_temp<15> multa4_mul_temp<14> multa4_mul_temp<13> 
+ multa4_mul_temp<12> multa4_mul_temp<11> multa4_mul_temp<10> 
+ multa4_mul_temp<9> multa4_mul_temp<8> multa4_mul_temp<7> multa4_mul_temp<6> 
+ multa4_mul_temp<5> multa4_mul_temp<4> multa4_mul_temp<3> multa4_mul_temp<2> 
+ multa4_mul_temp<1> multa4_mul_temp<0> p p1 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1265_1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    increment_unsigned_256
* View Name:    schematic
************************************************************************

.SUBCKT increment_unsigned_256 A<35> A<34> A<33> A<32> A<31> A<30> A<29> A<28> 
+ A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> A<16> 
+ A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> 
+ A<1> A<0> CI Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> 
+ Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> 
+ Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> 
+ inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I CI:I Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O 
*.PININFO Z<30>:O Z<29>:O Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O 
*.PININFO Z<22>:O Z<21>:O Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O 
*.PININFO Z<14>:O Z<13>:O Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O 
*.PININFO Z<5>:O Z<4>:O Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B 
*.PININFO inh_power_vdd5:B
Xg274 A<3> n_1 n_2 Z<3> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg273 A<4> n_2 n_4 Z<4> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg272 A<5> n_4 n_6 Z<5> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg271 n_6 A<6> n_8 Z<6> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg270 A<7> n_8 n_10 Z<7> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg269 A<8> n_10 n_12 Z<8> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg267 A<10> n_14 n_16 Z<10> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg266 A<11> n_16 n_18 Z<11> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg265 A<12> n_18 n_20 Z<12> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg264 A<13> n_20 n_22 Z<13> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg268 FE_PHN3753_multa8_mul_temp_21_ n_12 n_14 Z<9> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg262 A<15> n_24 n_26 Z<15> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg261 A<16> n_26 n_28 Z<16> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg260 A<17> n_28 n_30 Z<17> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg259 A<18> n_30 n_32 Z<18> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg258 A<19> n_32 n_34 Z<19> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg257 A<20> n_34 n_36 Z<20> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg256 A<21> n_36 n_38 Z<21> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg263 n_22 FE_PHN3144_multa8_mul_temp_26_ n_24 Z<14> inh_ground_gnd 
+ inh_power_vdd5 / HA_5VX1
Xg254 A<23> n_40 n_42 Z<23> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg253 A<24> n_42 n_44 Z<24> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg252 A<25> n_44 n_46 Z<25> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg251 A<26> n_46 n_48 Z<26> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg255 n_38 A<22> n_40 FE_PHN2875_multa8_out1_22_ inh_ground_gnd inh_power_vdd5 
+ / HA_5VX1
Xg249 A<28> n_50 n_52 Z<28> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg248 A<29> n_52 n_54 Z<29> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg247 n_54 A<30> n_56 Z<30> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg246 A<31> n_56 n_58 Z<31> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg245 A<32> n_58 n_60 Z<32> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg244 A<33> n_60 n_62 Z<33> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg250 A<27> n_48 n_50 Z<27> inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg243 A<34> n_62 Z<34> inh_ground_gnd inh_power_vdd5 / EO2_5VX1
XFE_PHC3753_multa8_mul_temp_21_ A<9> FE_PHN3753_multa8_mul_temp_21_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC2875_multa8_out1_22_ FE_PHN2875_multa8_out1_22_ Z<22> inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3144_multa8_mul_temp_26_ A<14> FE_PHN3144_multa8_mul_temp_26_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
Xg275 A<2> A<1> A<0> CI n_1 inh_ground_gnd inh_power_vdd5 / AND4_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    mult_signed_const_1085_1
* View Name:    schematic
************************************************************************

.SUBCKT mult_signed_const_1085_1 A<35> A<34> A<33> A<32> A<31> A<30> A<29> 
+ A<28> A<27> A<26> A<25> A<24> A<23> A<22> A<21> A<20> A<19> A<18> A<17> 
+ A<16> A<15> A<14> A<13> A<12> A<11> A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> 
+ A<2> A<1> A<0> Z<47> Z<46> Z<45> Z<44> Z<43> Z<42> Z<41> Z<40> Z<39> Z<38> 
+ Z<37> Z<36> Z<35> Z<34> Z<33> Z<32> Z<31> Z<30> Z<29> Z<28> Z<27> Z<26> 
+ Z<25> Z<24> Z<23> Z<22> Z<21> Z<20> Z<19> Z<18> Z<17> Z<16> Z<15> Z<14> 
+ Z<13> Z<12> Z<11> Z<10> Z<9> Z<8> Z<7> Z<6> Z<5> Z<4> Z<3> Z<2> Z<1> Z<0> p 
+ p1 p2 p3 inh_ground_gnd inh_power_vdd5
*.PININFO A<35>:I A<34>:I A<33>:I A<32>:I A<31>:I A<30>:I A<29>:I A<28>:I 
*.PININFO A<27>:I A<26>:I A<25>:I A<24>:I A<23>:I A<22>:I A<21>:I A<20>:I 
*.PININFO A<19>:I A<18>:I A<17>:I A<16>:I A<15>:I A<14>:I A<13>:I A<12>:I 
*.PININFO A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I A<6>:I A<5>:I A<4>:I A<3>:I 
*.PININFO A<2>:I A<1>:I A<0>:I p:I p1:I p2:I p3:I Z<47>:O Z<46>:O Z<45>:O 
*.PININFO Z<44>:O Z<43>:O Z<42>:O Z<41>:O Z<40>:O Z<39>:O Z<38>:O Z<37>:O 
*.PININFO Z<36>:O Z<35>:O Z<34>:O Z<33>:O Z<32>:O Z<31>:O Z<30>:O Z<29>:O 
*.PININFO Z<28>:O Z<27>:O Z<26>:O Z<25>:O Z<24>:O Z<23>:O Z<22>:O Z<21>:O 
*.PININFO Z<20>:O Z<19>:O Z<18>:O Z<17>:O Z<16>:O Z<15>:O Z<14>:O Z<13>:O 
*.PININFO Z<12>:O Z<11>:O Z<10>:O Z<9>:O Z<8>:O Z<7>:O Z<6>:O Z<5>:O Z<4>:O 
*.PININFO Z<3>:O Z<2>:O Z<1>:O Z<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xg6979 n_174 n_61 n_154 n_227 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7111 A<27> n_20 A<29> n_80 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7014 n_30 A<33> n_182 n_200 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6680 n_278 n_202 n_664 n_667 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6685 n_373 n_311 n_659 n_661 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7112 p2 n_27 A<31> n_79 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6691 n_491 n_518 n_653 n_655 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6940 n_258 A<28> A<30> n_290 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6687 n_374 n_428 n_657 n_659 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6689 n_429 n_490 n_655 n_657 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6980 n_122 n_40 n_26 n_238 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7011 n_81 n_177 n_147 n_203 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6859 n_283 n_203 n_348 n_404 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6941 n_180 n_189 n_223 n_284 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6849 n_342 n_284 n_404 n_423 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6824 n_384 n_341 n_423 n_471 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6888 n_249 n_205 n_327 n_348 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6978 n_86 n_60 n_19 n_239 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6965 n_180 n_189 A<9> n_251 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6988 n_96 n_65 n_24 n_230 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6990 n_130 n_63 n_16 n_225 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7110 A<2> n_21 A<4> n_81 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7010 n_81 n_177 A<8> n_204 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6958 n_227 n_181 n_178 n_261 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6900 n_206 n_179 n_261 n_327 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6985 n_91 n_38 n_8 n_233 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6982 n_140 n_43 n_9 n_236 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7027 n_143 n_45 n_33 n_184 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7025 n_88 n_58 n_13 n_186 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6984 n_108 n_48 n_28 n_234 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7028 n_118 n_64 n_29 n_183 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6976 n_146 n_62 n_14 n_240 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6983 n_113 n_47 n_7 n_235 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6975 n_105 n_67 n_18 n_241 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6981 n_99 n_46 n_32 n_237 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6733 n_549 n_535 n_611 n_613 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6727 n_551 n_577 n_617 n_619 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6725 n_580 n_550 n_619 n_621 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6729 n_578 n_575 n_615 n_617 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6731 n_576 n_548 n_613 n_615 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6723 n_592 n_579 n_621 n_623 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6721 n_540 n_591 n_623 n_625 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6977 n_103 n_51 n_20 n_228 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6989 n_128 n_41 n_25 n_226 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6711 n_568 n_543 n_633 n_635 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6697 n_565 n_561 n_647 n_649 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6695 n_553 n_560 n_649 n_651 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6699 n_566 n_558 n_645 n_647 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6701 n_559 n_556 n_643 n_645 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6703 n_557 n_554 n_641 n_643 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6705 n_555 n_537 n_639 n_641 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6707 n_538 n_527 n_637 n_639 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6709 n_567 n_528 n_635 n_637 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7026 n_12 n_49 n_125 n_185 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6986 n_137 n_42 n_22 n_232 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6987 n_94 n_50 n_17 n_231 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6719 n_530 n_539 n_625 n_627 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6713 n_544 n_545 n_631 n_633 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6741 n_511 n_487 n_603 n_605 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6739 n_526 n_510 n_605 n_607 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6737 n_532 n_525 n_607 n_609 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6735 n_536 n_531 n_609 n_611 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6693 n_519 n_552 n_651 n_653 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6717 n_529 n_542 n_627 n_629 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg6715 n_546 n_541 n_629 n_631 inh_ground_gnd inh_power_vdd5 / CAG_5VX1
Xg7243 n_20 A<28> A<27> n_750 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7202 n_491 n_518 n_653 Z<40> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7198 n_278 n_202 n_664 Z<45> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7199 n_373 n_311 n_659 Z<43> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7200 n_374 n_428 n_657 Z<42> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7201 n_429 n_490 n_655 Z<41> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6903 A<27> A<26> n_238 n_324 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7230 n_86 n_19 n_60 n_737 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6913 A<10> A<9> n_225 n_314 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6910 A<12> A<11> n_239 n_317 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7242 n_96 n_24 n_65 n_749 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7229 n_130 n_16 n_63 n_736 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7235 n_140 n_9 n_43 n_742 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6921 A<18> A<17> n_184 n_305 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6919 A<17> A<16> n_186 n_307 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6902 A<19> A<18> n_235 n_325 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6920 A<15> A<14> n_183 n_306 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6905 A<16> A<15> n_240 n_322 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7241 n_146 n_14 n_62 n_748 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6908 A<13> A<12> n_230 n_319 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7237 n_113 n_7 n_47 n_744 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6907 A<14> A<13> n_241 n_320 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7236 n_99 n_32 n_46 n_743 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7223 n_549 n_535 n_611 Z<19> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7220 n_551 n_577 n_617 Z<22> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7219 n_580 n_550 n_619 Z<23> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7221 n_578 n_575 n_615 Z<21> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7222 n_576 n_548 n_613 Z<20> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7218 n_592 n_579 n_621 Z<24> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7217 n_540 n_591 n_623 Z<25> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6906 A<25> A<24> n_233 n_321 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6904 A<26> A<25> n_231 n_323 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6909 A<24> A<23> n_236 n_318 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6912 A<23> A<22> n_234 n_315 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6914 A<29> A<28> n_226 n_313 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7240 n_128 n_25 n_41 n_747 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7212 n_568 n_543 n_633 Z<30> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7205 n_565 n_561 n_647 Z<37> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7204 n_553 n_560 n_649 Z<38> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7206 n_566 n_558 n_645 Z<36> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7207 n_559 n_556 n_643 Z<35> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7208 n_557 n_554 n_641 Z<34> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7209 n_555 n_537 n_639 Z<33> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7210 n_538 n_527 n_637 Z<32> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7211 n_528 n_567 n_635 Z<31> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6922 A<22> A<21> n_185 n_304 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6901 A<20> A<19> n_237 n_326 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg6915 A<21> A<20> n_232 n_312 inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7216 n_530 n_539 n_625 Z<26> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7213 n_544 n_545 n_631 Z<29> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7227 n_511 n_487 n_603 Z<15> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7226 n_526 n_510 n_605 Z<16> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7225 n_532 n_525 n_607 Z<17> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7224 n_536 n_531 n_609 Z<18> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7203 n_519 n_552 n_651 Z<39> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7215 n_542 n_529 n_627 Z<27> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7214 n_546 n_541 n_629 Z<28> inh_ground_gnd inh_power_vdd5 / EN3_5VX1
Xg7015 A<34> A<33> n_83 n_199 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6679 n_667 n_150 n_200 Z<46> inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6889 A<34> A<32> n_290 n_347 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6960 A<8> A<7> n_188 n_259 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6911 A<11> A<10> n_256 n_316 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6992 A<7> A<6> n_3 n_223 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7066 A<6> A<5> A<3> n_147 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7233 n_91 n_38 A<21> n_740 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7017 A<14> n_143 n_45 n_197 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7018 A<13> n_88 n_58 n_196 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7239 n_108 n_48 A<19> n_746 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7019 A<11> n_118 n_64 n_195 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7228 n_105 n_67 A<10> n_735 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7234 n_122 n_40 A<23> n_741 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7231 n_103 n_51 A<26> n_738 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7016 n_125 A<18> n_49 n_198 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7238 n_137 n_42 A<17> n_745 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg7232 n_94 n_50 A<22> n_739 inh_ground_gnd inh_power_vdd5 / EO3_5VX1
Xg6865 n_10 n_302 n_328 n_393 n_394 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6814 n_400 n_309 n_393 n_490 n_491 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6846 n_399 n_270 n_248 n_428 n_429 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6862 n_301 n_151 n_199 n_399 n_400 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6799 n_488 n_308 n_394 n_518 n_519 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6924 n_750 A<30> n_80 n_301 n_302 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6946 n_10 n_152 n_82 n_278 n_277 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6683 n_310 n_277 n_661 n_664 n_663 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7020 A<31> A<30> n_84 n_193 n_194 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6916 n_148 n_193 n_253 n_310 n_311 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6875 n_247 n_269 n_254 n_373 n_374 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6963 n_194 A<33> n_10 n_253 n_254 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6968 n_10 A<34> n_175 n_247 n_248 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6950 n_158 A<32> n_79 n_269 n_270 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6947 n_153 n_176 A<31> n_276 n_275 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6815 n_275 n_397 n_347 n_488 n_489 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7009 A<5> n_61 n_149 n_205 n_206 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6832 n_330 n_343 n_402 n_456 n_457 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6949 A<7> n_179 A<9> n_271 n_272 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6871 n_267 n_272 n_334 n_381 n_382 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6851 n_274 n_333 n_344 n_419 n_420 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6891 A<11> n_250 n_271 n_343 n_344 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6892 n_187 n_4 n_259 n_341 n_342 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6870 n_243 n_280 n_260 n_383 n_384 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6896 n_279 n_206 A<10> n_333 n_334 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6945 A<6> n_181 n_178 n_279 n_280 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6797 n_382 n_383 n_471 n_522 n_523 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6948 n_147 n_205 A<10> n_273 n_274 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6775 n_420 n_381 n_522 n_562 n_563 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6861 n_273 n_281 A<12> n_401 n_402 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6747 n_457 n_419 n_562 n_597 n_598 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6743 n_486 n_456 n_597 n_603 n_602 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6890 n_229 n_251 A<12> n_345 n_346 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6850 n_329 n_336 A<13> n_421 n_422 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6816 n_346 n_401 n_422 n_487 n_486 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6866 n_291 n_737 n_316 n_391 n_392 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6894 n_243 n_736 A<11> n_337 n_338 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6795 n_436 n_414 n_470 n_525 n_526 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6842 n_345 n_338 A<14> n_436 n_437 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6854 n_337 n_314 A<14> n_413 n_414 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6792 n_469 n_425 n_473 n_531 n_532 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6789 n_472 n_464 n_475 n_535 n_536 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6823 n_413 n_392 A<16> n_472 n_473 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6898 n_204 n_223 A<11> n_329 n_330 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6855 n_335 n_262 A<13> n_411 n_412 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6804 n_421 n_412 n_437 n_510 n_511 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6895 n_187 n_222 A<10> n_335 n_336 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6825 n_411 n_350 A<15> n_469 n_470 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6864 n_285 n_749 n_317 n_395 n_396 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6828 A<14> n_391 A<16> n_463 n_464 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6822 A<17> n_396 n_424 n_474 n_475 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6848 A<13> n_349 A<15> n_424 n_425 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6887 n_266 n_255 A<12> n_349 n_350 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6962 n_71 n_66 A<7> n_256 n_255 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6969 n_70 n_44 A<24> n_245 n_246 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6897 A<27> n_245 A<28> n_331 n_332 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7023 n_68 A<0> A<4> n_188 n_189 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6881 n_265 n_744 A<20> n_361 n_362 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6787 n_478 n_433 n_468 n_539 n_540 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6844 n_361 n_325 FE_PHN3778_IIR_out1_2__23_ n_432 n_433 inh_ground_gnd 
+ inh_power_vdd5 / FA_5VX1
Xg6877 n_297 n_195 A<16> n_369 n_370 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6764 n_445 n_515 n_495 n_577 n_578 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6838 n_369 n_306 A<19> n_444 n_445 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6820 A<23> n_362 n_407 n_478 n_479 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6884 n_268 n_196 A<18> n_355 n_356 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6857 n_355 n_307 A<21> n_407 n_408 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6781 n_449 n_494 n_499 n_550 n_551 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6810 n_444 n_356 A<21> n_498 n_499 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6798 A<22> n_380 n_448 n_520 n_521 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6763 n_408 n_498 n_521 n_579 n_580 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6812 A<20> n_372 n_440 n_494 n_495 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6836 n_371 n_322 A<20> n_448 n_449 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6876 n_299 n_748 A<17> n_371 n_372 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6765 n_513 n_441 n_516 n_575 n_576 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6801 A<19> n_370 n_465 n_515 n_516 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6782 n_474 n_466 n_514 n_548 n_549 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6827 n_319 n_395 A<17> n_465 n_466 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6840 n_365 n_320 A<18> n_440 n_441 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6802 A<18> n_366 n_463 n_513 n_514 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6879 n_289 n_735 A<15> n_365 n_366 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6852 n_379 n_305 A<22> n_417 n_418 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6752 n_418 n_520 n_479 n_591 n_592 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6872 n_300 n_197 A<19> n_379 n_380 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6883 n_264 n_743 A<21> n_357 n_358 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6826 n_417 n_358 p n_467 n_468 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6882 n_287 n_257 A<32> n_359 n_360 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6780 n_489 n_409 n_492 n_552 n_553 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6776 n_506 n_410 n_493 n_560 n_561 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6856 A<33> n_282 n_359 n_409 n_410 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6813 n_10 n_398 n_446 n_492 n_493 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6773 n_447 n_502 n_507 n_565 n_566 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6806 n_438 n_360 n_10 n_506 n_507 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6837 n_405 n_340 A<34> n_446 n_447 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6893 p3 n_252 A<30> n_339 n_340 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6858 n_331 n_738 A<31> n_405 n_406 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6777 n_504 n_439 n_503 n_558 n_559 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6808 n_454 n_406 A<34> n_502 n_503 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6868 n_298 n_246 A<29> n_387 n_388 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6778 n_500 n_455 n_505 n_556 n_557 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6833 n_387 n_332 A<32> n_454 n_455 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6807 n_452 n_386 A<33> n_504 n_505 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6779 n_496 n_453 n_501 n_554 n_555 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6809 n_450 n_388 A<32> n_500 n_501 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6834 n_375 n_324 A<31> n_452 n_453 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6874 n_288 n_741 A<28> n_375 n_376 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6839 n_367 n_321 A<29> n_442 n_443 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6788 n_476 n_451 n_497 n_537 n_538 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6821 A<30> n_378 n_426 n_476 n_477 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6811 A<31> n_376 n_442 n_496 n_497 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6961 n_76 n_1 A<27> n_258 n_257 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6835 n_377 n_323 A<30> n_450 n_451 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6873 n_295 n_739 A<27> n_377 n_378 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6847 n_351 n_318 A<28> n_426 n_427 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6829 n_415 n_368 A<29> n_461 n_462 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6794 n_461 n_443 n_477 n_527 n_528 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6878 n_296 n_740 A<26> n_367 n_368 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6853 n_353 n_315 A<27> n_415 n_416 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6805 n_458 n_352 A<28> n_508 n_509 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6772 n_427 n_508 n_462 n_567 n_568 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6886 n_263 n_742 A<25> n_351 n_352 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6817 A<27> n_354 n_434 n_484 n_485 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6785 n_416 n_484 n_509 n_543 n_544 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6885 n_293 n_746 p n_353 n_354 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6863 A<31> n_157 n_339 n_397 n_398 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6841 n_385 n_313 A<33> n_438 n_439 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6869 n_286 n_747 A<30> n_385 n_386 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6867 n_292 n_198 A<23> n_389 n_390 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6784 n_480 n_459 n_485 n_545 n_546 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6831 n_389 n_304 A<26> n_458 n_459 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6786 n_482 n_435 n_481 n_541 n_542 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6843 n_363 n_312 p1 n_434 n_435 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6819 A<26> n_390 n_430 n_480 n_481 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6818 n_432 n_364 p1 n_482 n_483 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6793 n_467 n_431 n_483 n_529 n_530 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6845 n_357 n_326 p n_430 n_431 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg6880 n_294 n_745 A<22> n_363 n_364 inh_ground_gnd inh_power_vdd5 / FA_5VX1
Xg7107 n_15 n_52 n_39 n_84 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7029 n_35 n_54 n_110 n_176 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7108 n_27 n_36 n_37 n_83 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6937 n_52 n_226 n_39 n_287 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6938 n_36 n_238 n_37 n_286 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6934 n_145 n_225 n_58 n_291 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6931 n_90 n_235 n_50 n_294 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6955 n_139 n_184 n_38 n_264 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6935 n_142 n_239 n_47 n_289 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6954 n_107 n_186 n_43 n_265 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6926 n_98 n_241 n_42 n_299 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6928 n_112 n_230 n_46 n_297 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6951 n_136 n_183 n_49 n_268 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6925 n_124 n_240 n_48 n_300 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6970 n_191 n_134 n_155 n_244 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6936 n_54 n_233 n_55 n_288 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6930 n_102 n_236 n_101 n_295 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6932 n_121 n_232 n_120 n_293 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6927 n_35 n_231 n_110 n_298 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6929 n_127 n_234 n_51 n_296 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6956 n_5 n_185 n_41 n_263 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg6933 n_93 n_237 n_40 n_292 inh_ground_gnd inh_power_vdd5 / AN21_5VX1
Xg7076 n_23 A<0> n_131 n_132 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7087 A<33> A<32> n_116 n_114 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7094 A<8> A<7> n_104 n_105 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7068 A<10> A<9> n_144 n_146 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7105 A<11> A<10> n_87 n_88 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7100 A<7> A<6> n_95 n_96 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7075 A<3> A<2> n_133 n_134 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7104 A<19> A<18> n_89 n_91 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7072 A<18> A<17> n_138 n_140 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7070 A<12> A<11> n_141 n_143 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7092 A<17> A<16> n_106 n_108 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7077 A<4> A<3> n_129 n_130 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7106 A<6> A<5> n_85 n_86 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7099 A<14> A<13> n_97 n_99 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7089 A<13> A<12> n_111 n_113 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7074 A<15> A<14> n_135 n_137 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7081 A<16> A<15> n_123 n_125 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7022 A<5> n_59 n_190 n_192 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7085 A<9> A<8> n_117 n_118 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7084 A<21> A<20> n_119 n_122 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7097 A<24> A<23> n_100 n_103 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7090 n_20 n_25 n_110 n_109 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7079 A<23> A<22> n_126 n_128 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7102 A<20> A<19> n_92 n_94 inh_ground_gnd inh_power_vdd5 / HA_5VX1
Xg7165 A<31> n_31 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6682 n_663 Z<44> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7184 A<30> n_15 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7191 A<21> n_8 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7182 A<22> n_17 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7178 A<0> n_21 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7086 n_53 n_115 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7192 A<15> n_7 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7190 A<20> n_9 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7189 A<35> n_10 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7188 A<2> n_11 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7187 A<18> n_12 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7186 A<13> n_13 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7185 A<12> n_14 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7183 A<6> n_16 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7181 A<10> n_18 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7180 A<8> n_19 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7179 A<26> n_20 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7177 A<17> n_22 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7176 A<1> n_23 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7173 A<9> n_24 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7172 A<25> n_25 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7171 A<23> n_26 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7170 A<28> n_27 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7169 A<19> n_28 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7168 A<11> n_29 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7167 A<34> n_30 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7164 A<16> n_32 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7163 A<14> n_33 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6796 n_523 Z<11> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6774 n_563 Z<12> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6746 n_598 Z<13> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6742 n_602 Z<14> inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7067 n_144 n_145 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7103 n_89 n_90 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7071 n_138 n_139 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7069 n_141 n_142 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7091 n_106 n_107 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7083 n_44 n_120 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7098 n_97 n_98 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7088 n_111 n_112 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7073 n_135 n_136 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7080 n_123 n_124 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7021 n_190 n_191 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7096 n_1 n_101 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7095 n_100 n_102 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7082 n_119 n_121 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg6964 n_228 n_252 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7078 n_126 n_127 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7101 n_92 n_93 inh_ground_gnd inh_power_vdd5 / IN_5VX1
Xg7062 n_75 A<31> n_151 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg7063 n_10 n_78 n_150 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg7060 n_74 A<29> n_153 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg7121 A<21> A<22> n_70 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg7123 A<1> A<2> n_68 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg7054 n_54 n_109 n_157 inh_ground_gnd inh_power_vdd5 / EN2_5VX0
Xg7194 n_61 n_131 n_3 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg7115 n_52 n_39 n_75 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg7116 n_36 n_37 n_74 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg7197 A<33> n_30 n_0 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg7195 A<32> n_30 n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg7114 n_54 n_55 n_76 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg6899 n_290 n_2 n_57 n_328 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7109 n_31 n_2 n_57 n_82 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7031 n_83 n_0 n_56 n_175 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6917 n_276 n_116 n_53 n_309 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6971 n_188 n_104 n_64 n_243 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6939 n_256 n_87 n_45 n_285 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7024 n_3 n_95 n_67 n_187 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7032 n_21 n_133 n_63 n_181 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7034 A<3> n_85 n_65 n_180 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6953 n_244 n_117 n_62 n_266 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6952 n_242 n_117 n_62 n_267 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg6972 n_154 n_190 n_155 n_242 inh_ground_gnd inh_power_vdd5 / NO22_5VX1
Xg7059 n_73 A<3> n_154 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6918 n_114 n_276 n_308 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7065 A<34> n_77 n_148 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7053 n_72 p2 n_158 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7064 A<4> n_73 n_149 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6943 n_72 n_258 n_282 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7193 n_154 n_192 n_4 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6942 n_224 n_223 n_283 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6944 n_224 A<9> n_281 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6974 n_105 n_188 n_229 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7038 n_132 A<0> n_177 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7037 n_130 n_132 n_178 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6991 n_180 n_189 n_224 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6959 n_118 n_242 n_260 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg6957 n_118 n_244 n_262 inh_ground_gnd inh_power_vdd5 / EO2_5VX1
Xg7160 n_11 n_23 n_34 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7136 A<34> A<32> n_57 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7158 A<27> A<26> n_37 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7157 A<18> A<17> n_38 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7156 A<29> A<28> n_39 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7137 A<34> A<33> n_56 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7142 A<33> A<32> n_53 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7128 A<8> A<7> n_64 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7125 A<7> A<6> n_67 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7145 A<19> A<18> n_50 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7148 A<12> A<11> n_47 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7155 A<20> A<19> n_40 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7154 A<22> A<21> n_41 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7153 A<14> A<13> n_42 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7152 A<17> A<16> n_43 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7150 A<11> A<10> n_45 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7149 A<13> A<12> n_46 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7147 A<16> A<15> n_48 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7146 A<15> A<14> n_49 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7144 A<23> A<22> n_51 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7139 A<25> A<24> n_55 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7134 A<10> A<9> n_58 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7132 A<5> A<4> n_60 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7130 A<9> A<8> n_62 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7129 A<3> A<2> n_63 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7127 A<6> A<5> n_65 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
Xg7057 A<5> n_59 n_155 inh_ground_gnd inh_power_vdd5 / NO2_5VX1
XFE_PHC3778_IIR_out1_2__23_ A<23> FE_PHN3778_IIR_out1_2__23_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
Xg7061 A<33> n_77 n_152 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7118 A<0> A<2> n_73 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7117 A<31> A<32> n_77 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7012 n_182 n_78 n_202 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7120 n_27 A<30> n_72 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6966 n_201 A<8> n_250 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7119 A<4> A<5> n_71 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6993 n_134 n_192 n_222 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg6967 n_201 n_147 n_249 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg7013 n_177 n_81 n_201 inh_ground_gnd inh_power_vdd5 / EN2_5VX1
Xg2 n_17 n_8 n_5 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg7113 n_56 n_0 n_78 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg7126 A<4> A<3> n_66 inh_ground_gnd inh_power_vdd5 / OR2_5VX1
Xg7033 n_132 n_34 n_59 n_174 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg7035 n_129 n_132 n_66 n_179 inh_ground_gnd inh_power_vdd5 / OA21_5VX1
Xg7133 n_11 n_23 n_59 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7162 A<26> A<25> n_35 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7140 A<25> A<24> n_54 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7131 n_23 n_21 n_61 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7159 A<27> A<26> n_36 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7143 A<29> A<28> n_52 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7151 n_8 n_9 n_44 inh_ground_gnd inh_power_vdd5 / NA2_5VX1
Xg7196 A<24> n_26 n_1 inh_ground_gnd inh_power_vdd5 / NA2I1_5VX1
Xg7030 n_116 A<31> n_115 n_182 inh_ground_gnd inh_power_vdd5 / ON21_5VX1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    multa8_2
* View Name:    schematic
************************************************************************

.SUBCKT multa8_2 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> 
+ In1<28> In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> 
+ In1<19> In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> 
+ In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> 
+ In1<0> In2<14> In2<13> In2<12> In2<11> In2<10> In2<9> In2<8> In2<7> In2<6> 
+ In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> Out1<35> Out1<34> Out1<33> 
+ Out1<32> Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> 
+ Out1<24> Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> 
+ Out1<16> Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> 
+ Out1<8> Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> p p1 
+ p2 p3 inh_ground_gnd inh_power_vdd5
*.PININFO In1<35>:I In1<34>:I In1<33>:I In1<32>:I In1<31>:I In1<30>:I 
*.PININFO In1<29>:I In1<28>:I In1<27>:I In1<26>:I In1<25>:I In1<24>:I 
*.PININFO In1<23>:I In1<22>:I In1<21>:I In1<20>:I In1<19>:I In1<18>:I 
*.PININFO In1<17>:I In1<16>:I In1<15>:I In1<14>:I In1<13>:I In1<12>:I 
*.PININFO In1<11>:I In1<10>:I In1<9>:I In1<8>:I In1<7>:I In1<6>:I In1<5>:I 
*.PININFO In1<4>:I In1<3>:I In1<2>:I In1<1>:I In1<0>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I p:I p1:I p2:I 
*.PININFO p3:I Out1<35>:O Out1<34>:O Out1<33>:O Out1<32>:O Out1<31>:O 
*.PININFO Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O Out1<26>:O Out1<25>:O 
*.PININFO Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O Out1<20>:O Out1<19>:O 
*.PININFO Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O Out1<14>:O Out1<13>:O 
*.PININFO Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O Out1<8>:O Out1<7>:O 
*.PININFO Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O Out1<2>:O Out1<1>:O 
*.PININFO Out1<0>:O inh_ground_gnd:B inh_power_vdd5:B
Xinc_add_67_40_7 UNCONNECTED_HIER_Z307 multa8_mul_temp<46> multa8_mul_temp<45> 
+ multa8_mul_temp<44> multa8_mul_temp<43> multa8_mul_temp<42> 
+ multa8_mul_temp<41> multa8_mul_temp<40> multa8_mul_temp<39> 
+ multa8_mul_temp<38> multa8_mul_temp<37> multa8_mul_temp<36> 
+ multa8_mul_temp<35> multa8_mul_temp<34> multa8_mul_temp<33> 
+ multa8_mul_temp<32> multa8_mul_temp<31> multa8_mul_temp<30> 
+ multa8_mul_temp<29> multa8_mul_temp<28> multa8_mul_temp<27> 
+ multa8_mul_temp<26> multa8_mul_temp<25> multa8_mul_temp<24> 
+ multa8_mul_temp<23> multa8_mul_temp<22> multa8_mul_temp<21> 
+ multa8_mul_temp<20> multa8_mul_temp<19> multa8_mul_temp<18> 
+ multa8_mul_temp<17> multa8_mul_temp<16> multa8_mul_temp<15> 
+ multa8_mul_temp<14> multa8_mul_temp<13> multa8_mul_temp<12> 
+ multa8_mul_temp<11> n_43 Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> 
+ Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> Out1<23> Out1<22> 
+ Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> Out1<15> Out1<14> 
+ Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> Out1<7> Out1<6> Out1<5> 
+ Out1<4> Out1<3> n_50 n_61 n_72 inh_ground_gnd inh_power_vdd5 / 
+ increment_unsigned_256
Xmul_65_32 In1<35> In1<34> In1<33> In1<32> In1<31> In1<30> In1<29> In1<28> 
+ In1<27> In1<26> In1<25> In1<24> In1<23> In1<22> In1<21> In1<20> In1<19> 
+ In1<18> In1<17> In1<16> In1<15> In1<14> In1<13> In1<12> In1<11> In1<10> 
+ In1<9> In1<8> In1<7> In1<6> In1<5> In1<4> In1<3> In1<2> In1<1> In1<0> 
+ multa8_mul_temp<47> multa8_mul_temp<46> multa8_mul_temp<45> 
+ multa8_mul_temp<44> multa8_mul_temp<43> multa8_mul_temp<42> 
+ multa8_mul_temp<41> multa8_mul_temp<40> multa8_mul_temp<39> 
+ multa8_mul_temp<38> multa8_mul_temp<37> multa8_mul_temp<36> 
+ multa8_mul_temp<35> multa8_mul_temp<34> multa8_mul_temp<33> 
+ multa8_mul_temp<32> multa8_mul_temp<31> multa8_mul_temp<30> 
+ multa8_mul_temp<29> multa8_mul_temp<28> multa8_mul_temp<27> 
+ multa8_mul_temp<26> multa8_mul_temp<25> multa8_mul_temp<24> 
+ multa8_mul_temp<23> multa8_mul_temp<22> multa8_mul_temp<21> 
+ multa8_mul_temp<20> multa8_mul_temp<19> multa8_mul_temp<18> 
+ multa8_mul_temp<17> multa8_mul_temp<16> multa8_mul_temp<15> 
+ multa8_mul_temp<14> multa8_mul_temp<13> multa8_mul_temp<12> 
+ multa8_mul_temp<11> multa8_mul_temp<10> multa8_mul_temp<9> 
+ multa8_mul_temp<8> multa8_mul_temp<7> multa8_mul_temp<6> multa8_mul_temp<5> 
+ multa8_mul_temp<4> multa8_mul_temp<3> multa8_mul_temp<2> multa8_mul_temp<1> 
+ multa8_mul_temp<0> p p1 p2 p3 inh_ground_gnd inh_power_vdd5 / 
+ mult_signed_const_1085_1
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    IIR_section_2
* View Name:    schematic
************************************************************************

.SUBCKT IIR_section_2 In1<21> In1<20> In1<19> In1<18> In1<17> In1<16> In1<15> 
+ In1<14> In1<13> In1<12> In1<11> In1<10> In1<9> In1<8> In1<7> In1<6> In1<5> 
+ In1<4> In1<3> In1<2> In1<1> In1<0> In2<41> In2<40> In2<39> In2<38> In2<37> 
+ In2<36> In2<35> In2<34> In2<33> In2<32> In2<31> In2<30> In2<29> In2<28> 
+ In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> 
+ In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> 
+ In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> In2<1> In2<0> 
+ In3<32> In3<31> In3<30> In3<29> In3<28> In3<27> In3<26> In3<25> In3<24> 
+ In3<23> In3<22> In3<21> In3<20> In3<19> In3<18> In3<17> In3<16> In3<15> 
+ In3<14> In3<13> In3<12> In3<11> In3<10> In3<9> In3<8> In3<7> In3<6> In3<5> 
+ In3<4> In3<3> In3<2> In3<1> In3<0> Out1<35> Out1<34> Out1<33> Out1<32> 
+ Out1<31> Out1<30> Out1<29> Out1<28> Out1<27> Out1<26> Out1<25> Out1<24> 
+ Out1<23> Out1<22> Out1<21> Out1<20> Out1<19> Out1<18> Out1<17> Out1<16> 
+ Out1<15> Out1<14> Out1<13> Out1<12> Out1<11> Out1<10> Out1<9> Out1<8> 
+ Out1<7> Out1<6> Out1<5> Out1<4> Out1<3> Out1<2> Out1<1> Out1<0> Out2<41> 
+ Out2<40> Out2<39> Out2<38> Out2<37> Out2<36> Out2<35> Out2<34> Out2<33> 
+ Out2<32> Out2<31> Out2<30> Out2<29> Out2<28> Out2<27> Out2<26> Out2<25> 
+ Out2<24> Out2<23> Out2<22> Out2<21> Out2<20> Out2<19> Out2<18> Out2<17> 
+ Out2<16> Out2<15> Out2<14> Out2<13> Out2<12> Out2<11> Out2<10> Out2<9> 
+ Out2<8> Out2<7> Out2<6> Out2<5> Out2<4> Out2<3> Out2<2> Out2<1> Out2<0> 
+ Out3<32> Out3<31> Out3<30> Out3<29> Out3<28> Out3<27> Out3<26> Out3<25> 
+ Out3<24> Out3<23> Out3<22> Out3<21> Out3<20> Out3<19> Out3<18> Out3<17> 
+ Out3<16> Out3<15> Out3<14> Out3<13> Out3<12> Out3<11> Out3<10> Out3<9> 
+ Out3<8> Out3<7> Out3<6> Out3<5> Out3<4> Out3<3> Out3<2> Out3<1> Out3<0> clk 
+ clk_div_3__L5_N60 clk_div_3__L5_N61 clk_div_3__L5_N62 clk_div_3__L5_N63 
+ clk_div_3__L5_N64 clk_div_3__L5_N68 clk_div_3__L5_N69 clk_div_3__L5_N70 
+ clk_div_3__L5_N71 clk_div_3__L5_N72 clk_div_3__L5_N73 clk_div_3__L5_N74 
+ clk_div_3__L5_N75 clk_div_3__L5_N76 clk_div_3__L5_N77 clk_div_3__L5_N78 
+ clk_div_3__L5_N79 clk_div_3__L5_N80 clk_div_3__L5_N81 clk_div_3__L5_N82 
+ clk_div_3__L5_N83 clk_div_3__L5_N84 clk_div_3__L5_N85 clk_div_3__L5_N86 
+ clk_div_3__L5_N87 clk_div_3__L5_N89 clk_div_3__L5_N90 clk_div_3__L5_N92 
+ clk_div_3__L5_N93 clk_div_3__L5_N94 clk_div_3__L5_N95 clk_div_3__L5_N96 
+ clk_div_3__L5_N104 clk_div_3__L5_N106 clk_div_3__L5_N107 clk_div_3__L5_N119 
+ clk_div_3__L5_N120 clk_div_3__L5_N122 clk_div_3__L5_N123 clk_div_3__L5_N124 
+ clk_div_3__L5_N141 clk_div_3__L5_N142 clk_div_3__L5_N144 clk_div_3__L5_N145 
+ clk_div_3__L5_N148 clk_div_3__L5_N149 clk_div_3__L5_N150 clk_div_3__L5_N151 
+ clk_div_3__L5_N153 clk_div_3__L5_N155 clk_div_3__L5_N156 clk_div_3__L5_N159 
+ clk_div_3__L5_N161 clk_div_3__L5_N163 clk_div_3__L5_N166 clk_div_3__L5_N168 
+ clk_div_3__L5_N169 clk_div_3__L5_N170 clk_div_3__L5_N173 clk_div_3__L5_N175 
+ clk_div_3__L5_N179 clk_div_3__L5_N184 clk_div_3__L5_N188 clk_div_3__L5_N191 
+ clk_div_3__L5_N199 clk_div_3__L5_N215 clk_div_3__L5_N233 p p1 p2 p3 p4 p5 p6 
+ p7 p8 p9 p10 p11 p12 reset inh_ground_gnd inh_power_vdd5
*.PININFO In1<21>:I In1<20>:I In1<19>:I In1<18>:I In1<17>:I In1<16>:I 
*.PININFO In1<15>:I In1<14>:I In1<13>:I In1<12>:I In1<11>:I In1<10>:I In1<9>:I 
*.PININFO In1<8>:I In1<7>:I In1<6>:I In1<5>:I In1<4>:I In1<3>:I In1<2>:I 
*.PININFO In1<1>:I In1<0>:I In2<41>:I In2<40>:I In2<39>:I In2<38>:I In2<37>:I 
*.PININFO In2<36>:I In2<35>:I In2<34>:I In2<33>:I In2<32>:I In2<31>:I 
*.PININFO In2<30>:I In2<29>:I In2<28>:I In2<27>:I In2<26>:I In2<25>:I 
*.PININFO In2<24>:I In2<23>:I In2<22>:I In2<21>:I In2<20>:I In2<19>:I 
*.PININFO In2<18>:I In2<17>:I In2<16>:I In2<15>:I In2<14>:I In2<13>:I 
*.PININFO In2<12>:I In2<11>:I In2<10>:I In2<9>:I In2<8>:I In2<7>:I In2<6>:I 
*.PININFO In2<5>:I In2<4>:I In2<3>:I In2<2>:I In2<1>:I In2<0>:I In3<32>:I 
*.PININFO In3<31>:I In3<30>:I In3<29>:I In3<28>:I In3<27>:I In3<26>:I 
*.PININFO In3<25>:I In3<24>:I In3<23>:I In3<22>:I In3<21>:I In3<20>:I 
*.PININFO In3<19>:I In3<18>:I In3<17>:I In3<16>:I In3<15>:I In3<14>:I 
*.PININFO In3<13>:I In3<12>:I In3<11>:I In3<10>:I In3<9>:I In3<8>:I In3<7>:I 
*.PININFO In3<6>:I In3<5>:I In3<4>:I In3<3>:I In3<2>:I In3<1>:I In3<0>:I clk:I 
*.PININFO clk_div_3__L5_N60:I clk_div_3__L5_N61:I clk_div_3__L5_N62:I 
*.PININFO clk_div_3__L5_N63:I clk_div_3__L5_N64:I clk_div_3__L5_N68:I 
*.PININFO clk_div_3__L5_N69:I clk_div_3__L5_N70:I clk_div_3__L5_N71:I 
*.PININFO clk_div_3__L5_N72:I clk_div_3__L5_N73:I clk_div_3__L5_N74:I 
*.PININFO clk_div_3__L5_N75:I clk_div_3__L5_N76:I clk_div_3__L5_N77:I 
*.PININFO clk_div_3__L5_N78:I clk_div_3__L5_N79:I clk_div_3__L5_N80:I 
*.PININFO clk_div_3__L5_N81:I clk_div_3__L5_N82:I clk_div_3__L5_N83:I 
*.PININFO clk_div_3__L5_N84:I clk_div_3__L5_N85:I clk_div_3__L5_N86:I 
*.PININFO clk_div_3__L5_N87:I clk_div_3__L5_N89:I clk_div_3__L5_N90:I 
*.PININFO clk_div_3__L5_N92:I clk_div_3__L5_N93:I clk_div_3__L5_N94:I 
*.PININFO clk_div_3__L5_N95:I clk_div_3__L5_N96:I clk_div_3__L5_N104:I 
*.PININFO clk_div_3__L5_N106:I clk_div_3__L5_N107:I clk_div_3__L5_N119:I 
*.PININFO clk_div_3__L5_N120:I clk_div_3__L5_N122:I clk_div_3__L5_N123:I 
*.PININFO clk_div_3__L5_N124:I clk_div_3__L5_N141:I clk_div_3__L5_N142:I 
*.PININFO clk_div_3__L5_N144:I clk_div_3__L5_N145:I clk_div_3__L5_N148:I 
*.PININFO clk_div_3__L5_N149:I clk_div_3__L5_N150:I clk_div_3__L5_N151:I 
*.PININFO clk_div_3__L5_N153:I clk_div_3__L5_N155:I clk_div_3__L5_N156:I 
*.PININFO clk_div_3__L5_N159:I clk_div_3__L5_N161:I clk_div_3__L5_N163:I 
*.PININFO clk_div_3__L5_N166:I clk_div_3__L5_N168:I clk_div_3__L5_N169:I 
*.PININFO clk_div_3__L5_N170:I clk_div_3__L5_N173:I clk_div_3__L5_N175:I 
*.PININFO clk_div_3__L5_N179:I clk_div_3__L5_N184:I clk_div_3__L5_N188:I 
*.PININFO clk_div_3__L5_N191:I clk_div_3__L5_N199:I clk_div_3__L5_N215:I 
*.PININFO clk_div_3__L5_N233:I p:I p1:I p2:I p3:I p4:I p5:I p6:I p7:I p8:I 
*.PININFO p9:I p10:I p11:I p12:I reset:I Out1<35>:O Out1<34>:O Out1<33>:O 
*.PININFO Out1<32>:O Out1<31>:O Out1<30>:O Out1<29>:O Out1<28>:O Out1<27>:O 
*.PININFO Out1<26>:O Out1<25>:O Out1<24>:O Out1<23>:O Out1<22>:O Out1<21>:O 
*.PININFO Out1<20>:O Out1<19>:O Out1<18>:O Out1<17>:O Out1<16>:O Out1<15>:O 
*.PININFO Out1<14>:O Out1<13>:O Out1<12>:O Out1<11>:O Out1<10>:O Out1<9>:O 
*.PININFO Out1<8>:O Out1<7>:O Out1<6>:O Out1<5>:O Out1<4>:O Out1<3>:O 
*.PININFO Out1<2>:O Out1<1>:O Out1<0>:O Out2<41>:O Out2<40>:O Out2<39>:O 
*.PININFO Out2<38>:O Out2<37>:O Out2<36>:O Out2<35>:O Out2<34>:O Out2<33>:O 
*.PININFO Out2<32>:O Out2<31>:O Out2<30>:O Out2<29>:O Out2<28>:O Out2<27>:O 
*.PININFO Out2<26>:O Out2<25>:O Out2<24>:O Out2<23>:O Out2<22>:O Out2<21>:O 
*.PININFO Out2<20>:O Out2<19>:O Out2<18>:O Out2<17>:O Out2<16>:O Out2<15>:O 
*.PININFO Out2<14>:O Out2<13>:O Out2<12>:O Out2<11>:O Out2<10>:O Out2<9>:O 
*.PININFO Out2<8>:O Out2<7>:O Out2<6>:O Out2<5>:O Out2<4>:O Out2<3>:O 
*.PININFO Out2<2>:O Out2<1>:O Out2<0>:O Out3<32>:O Out3<31>:O Out3<30>:O 
*.PININFO Out3<29>:O Out3<28>:O Out3<27>:O Out3<26>:O Out3<25>:O Out3<24>:O 
*.PININFO Out3<23>:O Out3<22>:O Out3<21>:O Out3<20>:O Out3<19>:O Out3<18>:O 
*.PININFO Out3<17>:O Out3<16>:O Out3<15>:O Out3<14>:O Out3<13>:O Out3<12>:O 
*.PININFO Out3<11>:O Out3<10>:O Out3<9>:O Out3<8>:O Out3<7>:O Out3<6>:O 
*.PININFO Out3<5>:O Out3<4>:O Out3<3>:O Out3<2>:O Out3<1>:O Out3<0>:O 
*.PININFO inh_ground_gnd:B inh_power_vdd5:B
XFE_PHC3167_n_149 FE_PHN3334_n_149 FE_PHN3167_n_149 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3068_multa12_out1_13_ FE_PHN3230_multa12_out1_13_ 
+ FE_PHN3068_multa12_out1_13_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3230_multa12_out1_13_ multa12_out1<13> FE_PHN3230_multa12_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3181_n_67 FE_PHN2912_n_67 FE_PHN3181_n_67 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3264_n_67 FE_PHN3181_n_67 FE_PHN3264_n_67 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC2979_Delay0_out1_6_ Delay0_out1<6> FE_PHN2979_Delay0_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2980_Delay0_out1_7_ Delay0_out1<7> FE_PHN2980_Delay0_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3207_IIR_out1_2__29_ FE_PHN3275_FE_RN_14 Out1<29> inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3275_FE_RN_14 FE_RN_14 FE_PHN3275_FE_RN_14 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3455_n_79 FE_PHN3471_n_79 FE_PHN3455_n_79 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3430_n_79 FE_PHN3455_n_79 FE_PHN3481_n_79 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3401_n_79 FE_PHN3490_n_79 FE_PHN3401_n_79 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3365_n_79 FE_PHN3401_n_79 FE_PHN3365_n_79 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3300_n_79 FE_PHN3365_n_79 FE_PHN2952_n_79 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3192_n_79 FE_PHN2952_n_79 FE_PHN3192_n_79 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3101_n_79 FE_PHN3253_n_79 FE_PHN3101_n_79 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3048_n_29 n_29 FE_PHN3048_n_29 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3320_sumin_out1_16_ FE_PHN3805_sumin_out1_16_ FE_PHN3320_sumin_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3611_n_102 n_102 FE_PHN3611_n_102 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2742_n_168 n_168 FE_PHN2742_n_168 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3270_IIR_out1_2__27_ FE_PHN3312_FE_RN_15 Out1<27> inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3176_IIR_out1_2__27_ FE_RN_11 FE_RN_15 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3628_n_201 n_201 FE_PHN3628_n_201 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3393_n_227 FE_PHN3457_n_227 FE_PHN3393_n_227 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3315_n_227 FE_PHN3363_n_227 FE_PHN3315_n_227 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3452_n_227 FE_PHN3315_n_227 FE_PHN3452_n_227 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3262_n_227 FE_PHN3452_n_227 FE_PHN3262_n_227 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3160_n_227 FE_PHN3262_n_227 FE_PHN3095_n_227 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2960_n_227 FE_PHN3095_n_227 FE_PHN2960_n_227 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3258_n_229 FE_PHN3188_n_229 FE_PHN3258_n_229 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3363_n_227 FE_PHN3393_n_227 FE_PHN3363_n_227 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3498_n_229 FE_PHN3513_n_229 FE_PHN3498_n_229 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3485_n_229 FE_PHN3498_n_229 FE_PHN3485_n_229 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3472_n_229 FE_PHN3485_n_229 FE_PHN3472_n_229 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3453_n_229 FE_PHN3472_n_229 FE_PHN3453_n_229 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3428_n_229 FE_PHN3453_n_229 FE_PHN3428_n_229 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3399_n_229 FE_PHN3428_n_229 FE_PHN3399_n_229 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3358_n_229 FE_PHN3399_n_229 FE_PHN3358_n_229 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3290_n_229 FE_PHN3358_n_229 FE_PHN3093_n_229 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3188_n_229 FE_PHN3093_n_229 FE_PHN3188_n_229 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3536_n_229 FE_PHN3508_n_229 FE_PHN3536_n_229 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3364_n_230 FE_PHN2948_n_230 FE_PHN3364_n_230 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3190_n_230 FE_PHN3261_n_230 FE_PHN3190_n_230 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3261_n_230 FE_PHN3319_n_230 FE_PHN3261_n_230 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3100_n_233 FE_PHN3226_n_233 FE_PHN3100_n_233 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3602_n_5 n_5 FE_PHN3602_n_5 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3580_n_167 n_167 FE_PHN3580_n_167 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC1903_n_65 n_65 FE_PHN1903_n_65 inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3583_n_95 FE_PHN3583_n_95 FE_PHN796_n_95 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3585_multa10_out1_6_ FE_PHN3790_multa10_out1_6_ 
+ FE_PHN3585_multa10_out1_6_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3591_multa10_out1_5_ FE_PHN3591_multa10_out1_5_ 
+ FE_PHN3002_multa10_out1_5_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2951_n_134 FE_PHN3184_n_134 FE_PHN2951_n_134 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3229_FIR_out_2__5_ FE_PHN3289_FIR_out_2__5_ FE_PHN3229_FIR_out_2__5_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3421_n_133 FE_PHN3451_n_133 FE_PHN3421_n_133 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3451_n_133 FE_PHN3474_n_133 FE_PHN3451_n_133 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3496_n_133 FE_PHN3496_n_133 FE_PHN3474_n_133 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3509_n_133 FE_PHN3521_n_133 FE_PHN3496_n_133 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3521_n_133 FE_PHN3534_n_133 FE_PHN3521_n_133 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3534_n_133 FE_PHN3541_n_133 FE_PHN3534_n_133 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3541_n_133 FE_PHN3543_n_133 FE_PHN3541_n_133 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3488_n_133 n_133 FE_PHN3488_n_133 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2968_n_133 FE_PHN3183_n_133 FE_PHN3387_n_133 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3183_n_133 FE_PHN3355_n_133 FE_PHN3183_n_133 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3234_FIR_out_2__9_ In1<9> FE_PHN3234_FIR_out_2__9_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2905_n_181 n_181 FE_PHN2905_n_181 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2961_n_153 n_153 FE_PHN2961_n_153 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3084_n_151 FE_PHN3189_n_151 FE_PHN3084_n_151 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3189_n_151 FE_PHN3256_n_151 FE_PHN3189_n_151 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3584_n_207 n_207 FE_PHN3584_n_207 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3605_n_154 n_154 FE_PHN3605_n_154 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3587_n_90 FE_PHN3031_n_90 FE_PHN3792_n_90 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX0
XFE_PHC3349_Delay12_out1_15_ FE_PHN3376_Delay12_out1_15_ 
+ FE_PHN3349_Delay12_out1_15_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3244_Delay12_out1_15_ FE_PHN2873_Delay12_out1_15_ 
+ FE_PHN3244_Delay12_out1_15_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3170_n_131 n_131 FE_PHN3170_n_131 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3072_multa12_out1_12_ FE_PHN3284_multa12_out1_12_ 
+ FE_PHN3072_multa12_out1_12_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3083_multa12_out1_11_ FE_PHN3163_multa12_out1_11_ 
+ FE_PHN3083_multa12_out1_11_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3576_n_121 FE_PHN3143_n_121 FE_PHN3800_n_121 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3592_multa12_out1_10_ FE_PHN3120_multa12_out1_10_ 
+ FE_PHN3592_multa12_out1_10_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3168_n_146 FE_PHN3236_n_146 FE_PHN3168_n_146 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3088_n_146 FE_PHN3168_n_146 FE_PHN3088_n_146 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2959_n_226 FE_PHN3169_n_226 FE_PHN2959_n_226 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3231_n_226 FE_PHN3316_n_226 FE_PHN3169_n_226 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3316_n_226 FE_PHN3357_n_226 FE_PHN3316_n_226 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3357_n_226 FE_PHN3392_n_226 FE_PHN3357_n_226 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3392_n_226 FE_PHN3431_n_226 FE_PHN3392_n_226 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3431_n_226 FE_PHN3448_n_226 FE_PHN3431_n_226 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3448_n_226 FE_PHN3467_n_226 FE_PHN3448_n_226 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3486_n_226 FE_PHN3499_n_226 FE_PHN3486_n_226 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3510_n_226 FE_PHN3517_n_226 FE_PHN3510_n_226 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3532_n_226 FE_PHN3540_n_226 FE_PHN3532_n_226 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3540_n_226 FE_PHN3544_n_226 FE_PHN3540_n_226 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3544_n_226 FE_PHN3550_n_226 FE_PHN3544_n_226 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3499_n_226 FE_PHN3510_n_226 FE_PHN3499_n_226 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3161_Delay22_out1_32_ FE_PHN3346_Delay22_out1_32_ 
+ FE_PHN3055_Delay22_out1_32_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3263_Delay22_out1_32_ FE_PHN3395_Delay22_out1_32_ 
+ FE_PHN3263_Delay22_out1_32_ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3787_n_234 FE_PHN3579_n_234 FE_PHN3787_n_234 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3379_n_234 FE_PHN3332_n_234 FE_PHN3379_n_234 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3579_n_234 FE_PHN3787_n_234 FE_PHN3332_n_234 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3370_FE_RN_9 FE_PHN3370_FE_RN_9 FE_PHN3322_FE_RN_9 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3206_IIR_out1_2__26_ FE_RN_13 FE_RN_16 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3321_IIR_out1_2__26_ FE_PHN3360_FE_RN_16 Out1<26> inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC3402_FE_RN_16 FE_PHN3402_FE_RN_16 FE_PHN3360_FE_RN_16 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX0
XFE_PHC2982_Delay0_out1_3_ Delay0_out1<3> FE_PHN2982_Delay0_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3111_Delay0_out1_3_ FE_PHN2982_Delay0_out1_3_ FE_PHN3111_Delay0_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC2983_Delay0_out1_1_ Delay0_out1<1> FE_PHN2983_Delay0_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3112_Delay0_out1_1_ FE_PHN2983_Delay0_out1_1_ FE_PHN3112_Delay0_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX0
XFE_PHC3204_IIR_out1_2__28_ FE_RN_12 FE_PSRN_ inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC3773_IIR_out1_2__28_ FE_PSRN_ Out1<28> inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX0
XFE_PHC2867_n_49 FE_PHN3038_n_49 FE_PHN2867_n_49 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3038_n_49 n_49 FE_PHN3038_n_49 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3036_n_17 n_17 FE_PHN3036_n_17 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2916_n_55 FE_PHN2916_n_55 n_55 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3045_n_55 FE_PHN3045_n_55 FE_PHN2916_n_55 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3133_n_55 FE_PHN3733_n_55 FE_PHN3045_n_55 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3225_n_55 FE_PHN3133_n_55 FE_PHN3225_n_55 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC2871_n_48 FE_PHN3042_n_48 FE_PHN2871_n_48 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3042_n_48 n_48 FE_PHN3042_n_48 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2776_n_63 FE_PHN2820_n_63 FE_PHN2776_n_63 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC2700_suma6_out1_14_ FE_PHN2857_suma6_out1_14_ FE_PHN2700_suma6_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2857_suma6_out1_14_ suma6_out1<14> FE_PHN2857_suma6_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2858_n_36 FE_PHN2858_n_36 FE_PHN2258_n_36 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3334_n_149 FE_PHN3374_n_149 FE_PHN3334_n_149 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3053_n_66 n_66 FE_PHN3053_n_66 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2922_n_66 FE_PHN3119_n_66 FE_PHN2922_n_66 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC2677_suma6_out1_11_ suma6_out1<11> FE_PHN2677_suma6_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2912_n_67 n_67 FE_PHN2912_n_67 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2758_n_67 FE_PHN3302_n_67 FE_PHN2758_n_67 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3029_n_67 FE_PHN2758_n_67 FE_PHN3029_n_67 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3065_Delay11_out1_13_ Delay11_out1<13> FE_PHN3065_Delay11_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3490_n_79 FE_PHN3502_n_79 FE_PHN3490_n_79 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC2683_multa8_out1_23_ FE_PHN2876_multa8_out1_23_ 
+ FE_PHN2683_multa8_out1_23_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2773_n_80 FE_PHN2862_n_80 FE_PHN2773_n_80 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC2915_n_68 n_68 FE_PHN2985_n_68 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2765_n_68 FE_PHN2915_n_68 FE_PHN2765_n_68 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC2680_suma6_out1_10_ FE_PHN2680_suma6_out1_10_ FE_PHN2195_suma6_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2681_suma6_out1_9_ suma6_out1<9> FE_PHN2681_suma6_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2899_n_30 FE_PHN3013_n_30 FE_PHN2899_n_30 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC2722_multa10_out1_11_ multa10_out1<11> FE_PHN2722_multa10_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2707_Delay12_out1_11_ FE_PHN2883_Delay12_out1_11_ 
+ FE_PHN2707_Delay12_out1_11_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2883_Delay12_out1_11_ Delay12_out1<11> FE_PHN2997_Delay12_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2872_n_29 FE_PHN3162_n_29 FE_PHN2872_n_29 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3056_n_81 n_81 FE_PHN3056_n_81 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3224_n_81 FE_PHN3056_n_81 FE_PHN3287_n_81 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3287_n_81 FE_PHN3380_n_81 FE_PHN3224_n_81 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3149_n_81 FE_PHN3224_n_81 FE_PHN3149_n_81 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC2778_n_81 FE_PHN3149_n_81 FE_PHN2778_n_81 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3333_n_81 FE_PHN3287_n_81 FE_PHN3333_n_81 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3219_multa8_out1_15_ FE_PHN3219_multa8_out1_15_ 
+ FE_PHN2709_multa8_out1_15_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2709_multa8_out1_15_ FE_PHN3025_multa8_out1_15_ 
+ FE_PHN3219_multa8_out1_15_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3025_multa8_out1_15_ FE_PHN3126_multa8_out1_15_ 
+ FE_PHN3025_multa8_out1_15_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3126_multa8_out1_15_ multa8_out1<15> FE_PHN3126_multa8_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2682_multa8_out1_21_ FE_PHN2868_multa8_out1_21_ 
+ FE_PHN2682_multa8_out1_21_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2868_multa8_out1_21_ multa8_out1<21> FE_PHN2868_multa8_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3805_sumin_out1_16_ sumin_out1<16> FE_PHN3805_sumin_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2896_multa10_out1_8_ FE_PHN2989_multa10_out1_8_ 
+ FE_PHN2896_multa10_out1_8_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1599_Delay32_out1_5_ Delay32_out1<5> FE_PHN1599_Delay32_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3574_n_70 FE_PHN3574_n_70 FE_PHN3033_n_70 inh_ground_gnd inh_power_vdd5 
+ / DLY1_5VX1
XFE_PHC3033_n_70 n_70 FE_PHN3574_n_70 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2720_Delay32_out1_7_ Delay32_out1<7> FE_PHN2720_Delay32_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2870_n_125 n_125 FE_PHN2870_n_125 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC3571_n_125 FE_PHN2870_n_125 FE_PHN3571_n_125 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2753_n_141 FE_PHN2834_n_141 FE_PHN2753_n_141 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2887_Delay32_out1_15_ FE_PHN2273_Delay32_out1_15_ 
+ FE_PHN2887_Delay32_out1_15_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1527_Delay22_out1_9_ FE_PHN1527_Delay22_out1_9_ Delay22_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1897_n_73 n_73 FE_PHN1897_n_73 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1525_Delay22_out1_5_ Delay22_out1<5> FE_PHN1525_Delay22_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3475_n_227 FE_PHN3420_n_227 FE_PHN3475_n_227 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3572_n_227 FE_PHN3491_n_227 FE_PHN3572_n_227 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3575_n_230 FE_PHN3383_n_230 FE_PHN3575_n_230 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3461_n_230 FE_PHN3575_n_230 FE_PHN3461_n_230 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3411_n_230 FE_PHN3437_n_230 FE_PHN3411_n_230 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3146_Delay22_out1_29_ FE_PHN3210_Delay22_out1_29_ 
+ FE_PHN3146_Delay22_out1_29_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3226_n_233 FE_PHN3278_n_233 FE_PHN3226_n_233 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2920_n_235 n_235 FE_PHN2987_n_235 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2775_n_235 FE_PHN2920_n_235 FE_PHN2775_n_235 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2701_n_182 n_182 FE_PHN2701_n_182 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC1570_Delay22_out1_3_ Delay22_out1<3> FE_PHN1570_Delay22_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1583_Delay22_out1_4_ Delay22_out1<4> FE_PHN1583_Delay22_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2747_n_236 n_236 FE_PHN2747_n_236 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2687_multa8_out1_22_ multa8_out1<22> FE_PHN2687_multa8_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2892_n_236 FE_PHN2747_n_236 FE_PHN2892_n_236 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2699_multa8_out1_16_ FE_PHN3027_multa8_out1_16_ 
+ FE_PHN2699_multa8_out1_16_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3027_multa8_out1_16_ FE_PHN3127_multa8_out1_16_ 
+ FE_PHN3027_multa8_out1_16_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3222_multa8_out1_16_ FE_PHN3222_multa8_out1_16_ 
+ FE_PHN3127_multa8_out1_16_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3127_multa8_out1_16_ multa8_out1<16> FE_PHN3222_multa8_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC1930_n_194 n_194 FE_PHN1930_n_194 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2029_n_101 n_101 FE_PHN2029_n_101 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC3377_FIR_out_2__5_ FE_PHN3377_FIR_out_2__5_ FE_PHN3289_FIR_out_2__5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3543_n_133 FE_PHN3552_n_133 FE_PHN3543_n_133 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2673_FIR_out_2__6_ In1<6> FE_PHN2673_FIR_out_2__6_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2849_multa12_out1_19_ multa12_out1<19> FE_PHN2849_multa12_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2702_FIR_out_2__15_ In1<15> FE_PHN2702_FIR_out_2__15_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2863_n_154 FE_PHN3605_n_154 FE_PHN2863_n_154 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2704_FIR_out_2__13_ In1<13> FE_PHN2704_FIR_out_2__13_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC1698_n_54 n_54 FE_PHN1698_n_54 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2142_sumq_out1_10_ sumq_out1<10> FE_PHN2142_sumq_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2057_sumd_out1_12_ sumd_out1<12> FE_PHN2057_sumd_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2110_sumd_out1_9_ sumd_out1<9> FE_PHN2110_sumd_out1_9_ inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3031_n_90 n_90 FE_PHN3031_n_90 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2715_Delay32_out1_8_ Delay32_out1<8> FE_PHN2715_Delay32_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2891_n_26 n_26 FE_PHN2891_n_26 inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3597_n_197 FE_PHN3597_n_197 FE_PHN962_n_197 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3022_Delay12_out1_15_ FE_PHN3022_Delay12_out1_15_ Delay12_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3376_Delay12_out1_15_ FE_PHN3409_Delay12_out1_15_ 
+ FE_PHN3376_Delay12_out1_15_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3577_Delay12_out1_15_ FE_PHN3304_Delay12_out1_15_ 
+ FE_PHN3577_Delay12_out1_15_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2873_Delay12_out1_15_ Delay12_out1<15> FE_PHN2873_Delay12_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3284_multa12_out1_12_ FE_PHN3331_multa12_out1_12_ 
+ FE_PHN3284_multa12_out1_12_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3220_multa12_out1_11_ FE_PHN3220_multa12_out1_11_ 
+ FE_PHN3280_multa12_out1_11_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3024_n_121 FE_PHN3218_n_121 FE_PHN3024_n_121 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3218_n_121 FE_PHN3576_n_121 FE_PHN3218_n_121 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3143_n_121 n_121 FE_PHN3143_n_121 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2726_multa12_out1_9_ multa12_out1<9> FE_PHN2726_multa12_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3039_n_122 FE_PHN3140_n_122 FE_PHN3039_n_122 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3217_n_122 FE_PHN3288_n_122 FE_PHN3140_n_122 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3288_n_122 FE_PHN3217_n_122 FE_PHN3288_n_122 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3140_n_122 n_122 FE_PHN3217_n_122 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2733_multa12_out1_8_ multa12_out1<8> FE_PHN2733_multa12_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2724_multa12_out1_10_ FE_PHN3017_multa12_out1_10_ 
+ FE_PHN2724_multa12_out1_10_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3017_multa12_out1_10_ FE_PHN3592_multa12_out1_10_ 
+ FE_PHN3017_multa12_out1_10_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3034_n_222 n_222 FE_PHN3690_n_222 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2718_Delay34_out1_10_ Delay34_out1<10> FE_PHN2718_Delay34_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2711_multa8_out1_14_ FE_PHN2990_multa8_out1_14_ 
+ FE_PHN2711_multa8_out1_14_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3569_multa8_out1_14_ multa8_out1<14> FE_PHN3569_multa8_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2866_n_129 n_129 FE_PHN2866_n_129 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2850_multa12_out1_17_ FE_PHN3654_multa12_out1_17_ 
+ FE_PHN2850_multa12_out1_17_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2725_multa12_out1_15_ multa12_out1<15> FE_PHN2725_multa12_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3281_n_146 FE_PHN3338_n_146 FE_PHN3236_n_146 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3016_multa12_out1_14_ multa12_out1<14> FE_PHN3016_multa12_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3132_multa12_out1_14_ FE_PHN3016_multa12_out1_14_ 
+ FE_PHN3132_multa12_out1_14_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2860_multa12_out1_14_ FE_PHN3132_multa12_out1_14_ 
+ FE_PHN2860_multa12_out1_14_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2712_multa12_out1_14_ FE_PHN2860_multa12_out1_14_ 
+ FE_PHN2712_multa12_out1_14_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2686_n_106 FE_PHN2260_n_106 FE_PHN2686_n_106 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2723_n_157 n_157 FE_PHN2723_n_157 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC2874_multa8_out1_31_ multa8_out1<31> FE_PHN2874_multa8_out1_31_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2688_multa8_out1_33_ multa8_out1<33> FE_PHN2688_multa8_out1_33_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2856_multa8_out1_34_ multa8_out1<34> FE_PHN2856_multa8_out1_34_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2685_multa8_out1_32_ FE_PHN3616_multa8_out1_32_ 
+ FE_PHN2685_multa8_out1_32_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3412_Delay22_out1_32_ FE_PHN3438_Delay22_out1_32_ 
+ FE_PHN3395_Delay22_out1_32_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3568_Delay22_out1_32_ FE_PHN3412_Delay22_out1_32_ 
+ FE_PHN3568_Delay22_out1_32_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3052_n_234 n_234 FE_PHN3148_n_234 inh_ground_gnd inh_power_vdd5 / 
+ DLY1_5VX1
XFE_PHC3223_n_234 FE_PHN3148_n_234 FE_PHN3223_n_234 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3332_n_234 FE_PHN3223_n_234 FE_PHN3579_n_234 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC2774_n_234 FE_PHN3052_n_234 FE_PHN2774_n_234 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3148_n_234 FE_PHN3286_n_234 FE_PHN3052_n_234 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3286_n_234 FE_PHN3379_n_234 FE_PHN3286_n_234 inh_ground_gnd 
+ inh_power_vdd5 / DLY1_5VX1
XFE_PHC3079_Delay11_out1_9_ Delay11_out1<9> FE_PHN3079_Delay11_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2895_Delay11_out1_9_ FE_PHN3079_Delay11_out1_9_ 
+ FE_PHN2895_Delay11_out1_9_ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2803_Delay0_out1_0_ Delay0_out1<0> FE_PHN2803_Delay0_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC2981_Delay0_out1_0_ FE_PHN2803_Delay0_out1_0_ FE_PHN2981_Delay0_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY1_5VX1
XFE_PHC3617_n_53 n_53 FE_PHN3617_n_53 inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3620_n_104 n_104 FE_PHN3620_n_104 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC3299_n_149 n_149 FE_PHN3299_n_149 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC3302_n_67 FE_PHN3264_n_67 FE_PHN3330_n_67 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX3
XFE_OFC32_IIR_out1_2__26_ FE_RN_ FE_RN_13 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_OFC35_IIR_out1_2__28_ FE_RN_2 FE_RN_12 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_OFC36_IIR_out1_2__29_ FE_RN_3 FE_RN_14 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_OFC37_IIR_out1_2__30_ FE_RN_4 Out1<30> inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_OFC38_IIR_out1_2__31_ FE_RN_5 Out1<31> inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_OFC39_IIR_out1_2__32_ FE_RN_6 Out1<32> inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_OFC40_IIR_out1_2__33_ FE_RN_7 Out1<33> inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_OFC41_IIR_out1_2__34_ FE_RN_8 Out1<34> inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_OFC49_sumin_out1_21_ sumin_out1<21> FE_OFN49_sumin_out1_21_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_OFC50_sumin_out1_20_ sumin_out1<20> FE_OFN50_sumin_out1_20_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_OFC51_sumin_out1_19_ sumin_out1<19> FE_OFN51_sumin_out1_19_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_OFC52_sumin_out1_17_ sumin_out1<17> FE_OFN52_sumin_out1_17_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_PHC2952_n_79 n_79 FE_PHN3300_n_79 inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3471_n_79 FE_PHN3300_n_79 FE_PHN3471_n_79 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX3
XFE_PHC3481_n_79 FE_PHN3481_n_79 FE_PHN3430_n_79 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX3
XFE_PHC3312_FE_RN_15 FE_RN_15 FE_PHN3312_FE_RN_15 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_PHC3095_n_227 n_227 FE_PHN3160_n_227 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC3420_n_227 FE_PHN3160_n_227 FE_PHN3420_n_227 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_PHC3093_n_229 FE_PHN2956_n_229 FE_PHN3290_n_229 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_PHC3508_n_229 FE_PHN3290_n_229 FE_PHN3508_n_229 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_PHC2948_n_230 n_230 FE_PHN2948_n_230 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC3383_n_230 FE_PHN3364_n_230 FE_PHN3383_n_230 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_PHC2946_n_231 n_231 FE_PHN2946_n_231 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC3059_Delay22_out1_29_ Delay22_out1<29> FE_PHN3059_Delay22_out1_29_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC2954_n_233 n_233 FE_PHN2954_n_233 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC3177_n_233 FE_PHN2954_n_233 FE_PHN3177_n_233 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_PHC2897_multa8_out1_25_ multa8_out1<25> FE_PHN2897_multa8_out1_25_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3044_n_175 n_175 FE_PHN3044_n_175 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC3289_FIR_out_2__5_ In1<5> FE_PHN3329_FIR_out_2__5_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_PHC3071_FIR_out_2__10_ In1<10> FE_PHN3116_FIR_out_2__10_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_PHC3801_n_99 FE_PHN3614_n_99 FE_PHN3801_n_99 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX3
XFE_PHC3256_n_151 FE_PHN2957_n_151 FE_PHN3279_n_151 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_PHC2957_n_151 n_151 FE_PHN2957_n_151 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC3653_n_208 n_208 FE_PHN3653_n_208 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC3304_Delay12_out1_15_ FE_PHN3244_Delay12_out1_15_ 
+ FE_PHN3304_Delay12_out1_15_ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3233_multa12_out1_12_ multa12_out1<12> FE_PHN3233_multa12_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3163_multa12_out1_11_ multa12_out1<11> FE_PHN3220_multa12_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3236_n_146 n_146 FE_PHN3281_n_146 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC3023_multa8_out1_30_ multa8_out1<30> FE_PHN3023_multa8_out1_30_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3041_n_155 n_155 FE_PHN3789_n_155 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC3028_multa8_out1_32_ multa8_out1<32> FE_PHN3028_multa8_out1_32_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3169_n_226 n_226 FE_PHN3231_n_226 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX3
XFE_PHC3063_Delay22_out1_34_ Delay22_out1<34> FE_PHN3063_Delay22_out1_34_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3346_Delay22_out1_32_ FE_PHN3263_Delay22_out1_32_ 
+ FE_PHN3346_Delay22_out1_32_ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3395_Delay22_out1_32_ FE_PHN3314_Delay22_out1_32_ 
+ FE_PHN3412_Delay22_out1_32_ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3314_Delay22_out1_32_ FE_PHN3161_Delay22_out1_32_ 
+ FE_PHN3314_Delay22_out1_32_ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3055_Delay22_out1_32_ Delay22_out1<32> FE_PHN3161_Delay22_out1_32_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX3
XFE_PHC3268_FE_RN_10 FE_RN_10 FE_PHN3317_FE_RN_10 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_PHC3360_FE_RN_16 FE_RN_16 FE_PHN3402_FE_RN_16 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX3
XFE_PHC2254_n_49 FE_PHN2867_n_49 FE_PHN2254_n_49 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2353_n_62 FE_PHN2586_n_62 FE_PHN2353_n_62 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2577_multa10_out1_10_ FE_PHN2838_multa10_out1_10_ 
+ FE_PHN2577_multa10_out1_10_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2838_multa10_out1_10_ multa10_out1<10> FE_PHN2838_multa10_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2308_n_17 FE_PHN2602_n_17 FE_PHN2308_n_17 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2855_n_59 n_59 FE_PHN2855_n_59 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2339_n_59 FE_PHN2642_n_59 FE_PHN2339_n_59 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2366_n_55 n_55 FE_PHN2366_n_55 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2628_Delay12_out1_14_ Delay12_out1<14> FE_PHN2628_Delay12_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2579_multa10_out1_13_ multa10_out1<13> FE_PHN2579_multa10_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2265_n_13 n_13 FE_PHN2265_n_13 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2258_n_36 n_36 FE_PHN3040_n_36 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2348_n_64 FE_PHN2625_n_64 FE_PHN2348_n_64 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC3374_n_149 FE_PHN3299_n_149 FE_PHN3374_n_149 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2326_n_66 FE_PHN2922_n_66 FE_PHN2326_n_66 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2251_n_37 n_37 FE_PHN2251_n_37 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2242_Delay11_out1_0_ Delay11_out1<0> FE_PHN2242_Delay11_out1_0_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2249_n_8 n_8 FE_PHN2249_n_8 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2862_n_80 FE_PHN3011_n_80 FE_PHN2862_n_80 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2316_n_80 FE_PHN2773_n_80 FE_PHN2316_n_80 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2195_suma6_out1_10_ FE_PHN1348_suma6_out1_10_ FE_PHN2680_suma6_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2253_n_25 n_25 FE_PHN2253_n_25 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2658_multa10_out1_7_ FE_PHN2836_multa10_out1_7_ 
+ FE_PHN2658_multa10_out1_7_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2343_n_87 FE_PHN2583_n_87 FE_PHN2343_n_87 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2853_n_74 n_74 FE_PHN2853_n_74 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2349_n_74 FE_PHN2641_n_74 FE_PHN2349_n_74 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC3013_n_30 FE_PHN3647_n_30 FE_PHN3013_n_30 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2373_n_60 n_60 FE_PHN2373_n_60 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2997_Delay12_out1_11_ FE_PHN3774_Delay12_out1_11_ 
+ FE_PHN2883_Delay12_out1_11_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3129_Delay12_out1_11_ FE_PHN2997_Delay12_out1_11_ 
+ FE_PHN3129_Delay12_out1_11_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2576_multa10_out1_12_ FE_PHN3596_multa10_out1_12_ 
+ FE_PHN2576_multa10_out1_12_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2319_n_81 FE_PHN2778_n_81 FE_PHN2319_n_81 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2346_n_82 FE_PHN2593_n_82 FE_PHN2346_n_82 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2691_n_83 n_83 FE_PHN2842_n_83 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2842_n_83 FE_PHN3010_n_83 FE_PHN2691_n_83 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2335_n_83 FE_PHN2691_n_83 FE_PHN2335_n_83 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2248_n_9 n_9 FE_PHN2248_n_9 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3010_n_83 FE_PHN2842_n_83 FE_PHN3010_n_83 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2668_n_84 n_84 FE_PHN2843_n_84 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2843_n_84 FE_PHN3727_n_84 FE_PHN2668_n_84 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2355_n_239 FE_PHN2624_n_239 FE_PHN2355_n_239 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2582_multa8_out1_13_ FE_PHN3012_multa8_out1_13_ 
+ FE_PHN2582_multa8_out1_13_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3012_multa8_out1_13_ multa8_out1<13> FE_PHN3012_multa8_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2598_multa8_out1_11_ FE_PHN3006_multa8_out1_11_ 
+ FE_PHN2598_multa8_out1_11_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3006_multa8_out1_11_ multa8_out1<11> FE_PHN3006_multa8_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2588_multa8_out1_12_ FE_PHN3009_multa8_out1_12_ 
+ FE_PHN2588_multa8_out1_12_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3009_multa8_out1_12_ multa8_out1<12> FE_PHN3009_multa8_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2360_n_92 FE_PHN2623_n_92 FE_PHN2360_n_92 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2361_n_88 FE_PHN2595_n_88 FE_PHN2361_n_88 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2370_n_86 FE_PHN2610_n_86 FE_PHN2370_n_86 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2578_multa10_out1_9_ FE_PHN2839_multa10_out1_9_ 
+ FE_PHN2578_multa10_out1_9_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2839_multa10_out1_9_ multa10_out1<9> FE_PHN2839_multa10_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2342_n_70 FE_PHN2833_n_70 FE_PHN2342_n_70 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2224_Delay32_out1_3_ Delay32_out1<3> FE_PHN2224_Delay32_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2574_Delay32_out1_3_ FE_PHN2574_Delay32_out1_3_ Delay32_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3005_Delay32_out1_15_ FE_PHN3137_Delay32_out1_15_ 
+ FE_PHN3005_Delay32_out1_15_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3137_Delay32_out1_15_ FE_PHN2887_Delay32_out1_15_ 
+ FE_PHN3137_Delay32_out1_15_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2273_Delay32_out1_15_ FE_PHN2649_Delay32_out1_15_ 
+ FE_PHN2273_Delay32_out1_15_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2649_Delay32_out1_15_ Delay32_out1<15> FE_PHN2649_Delay32_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2358_n_216 FE_PHN2629_n_216 FE_PHN2358_n_216 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2694_n_50 FE_PHN2845_n_50 FE_PHN2694_n_50 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2364_n_214 FE_PHN2591_n_214 FE_PHN2364_n_214 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2351_n_215 FE_PHN2606_n_215 FE_PHN2351_n_215 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2347_n_217 FE_PHN2612_n_217 FE_PHN2347_n_217 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2344_n_218 FE_PHN2619_n_218 FE_PHN2344_n_218 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC3525_n_229 FE_PHN3594_n_229 FE_PHN3525_n_229 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC3513_n_229 FE_PHN3525_n_229 FE_PHN3513_n_229 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2206_multa8_out1_25_ FE_PHN2897_multa8_out1_25_ 
+ FE_PHN2206_multa8_out1_25_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2846_n_5 FE_PHN3602_n_5 FE_PHN2846_n_5 inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC2664_multa8_out1_4_ multa8_out1<4> FE_PHN2664_multa8_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2848_n_6 FE_PHN3623_n_6 FE_PHN2848_n_6 inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC2667_multa8_out1_3_ multa8_out1<3> FE_PHN2667_multa8_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2635_n_186 FE_PHN3069_n_186 FE_PHN1507_n_186 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2837_n_186 FE_PHN2635_n_186 FE_PHN2837_n_186 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2663_n_167 FE_PHN3580_n_167 FE_PHN2663_n_167 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2243_multa8_out1_10_ multa8_out1<10> FE_PHN2243_multa8_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2375_n_185 FE_PHN2592_n_185 FE_PHN2375_n_185 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2341_n_238 FE_PHN2865_n_238 FE_PHN2341_n_238 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2865_n_238 FE_PHN3000_n_238 FE_PHN2865_n_238 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC3125_n_236 FE_PHN2892_n_236 FE_PHN3125_n_236 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2998_n_236 FE_PHN3125_n_236 FE_PHN2998_n_236 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2317_n_236 FE_PHN2998_n_236 FE_PHN2317_n_236 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2244_n_162 n_162 FE_PHN2244_n_162 inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC2325_n_237 FE_PHN2607_n_237 FE_PHN2325_n_237 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2367_n_240 FE_PHN2605_n_240 FE_PHN2367_n_240 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2362_n_241 FE_PHN2621_n_241 FE_PHN2362_n_241 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2660_multa10_out1_6_ FE_PHN3585_multa10_out1_6_ 
+ FE_PHN2660_multa10_out1_6_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3003_multa10_out1_6_ multa10_out1<6> FE_PHN3003_multa10_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2661_multa10_out1_5_ FE_PHN3002_multa10_out1_5_ 
+ FE_PHN2661_multa10_out1_5_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3002_multa10_out1_5_ multa10_out1<5> FE_PHN3591_multa10_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3552_n_133 FE_PHN3509_n_133 FE_PHN3552_n_133 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2263_n_181 FE_PHN2905_n_181 FE_PHN2263_n_181 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2269_n_135 n_135 FE_PHN2269_n_135 inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC2310_n_142 n_142 FE_PHN2310_n_142 inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC2179_FIR_out_2__19_ In1<19> FE_PHN2179_FIR_out_2__19_ inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2311_n_150 n_150 FE_PHN2311_n_150 inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC2312_n_147 FE_PHN2634_n_147 FE_PHN2312_n_147 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2657_multa12_out1_6_ FE_PHN3001_multa12_out1_6_ 
+ FE_PHN2657_multa12_out1_6_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3001_multa12_out1_6_ multa12_out1<6> FE_PHN3001_multa12_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2330_n_89 FE_PHN2596_n_89 FE_PHN2330_n_89 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2332_n_90 FE_PHN2831_n_90 FE_PHN2332_n_90 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2247_n_26 FE_PHN2891_n_26 FE_PHN2247_n_26 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2670_n_115 FE_PHN3791_n_115 FE_PHN2670_n_115 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2299_n_115 FE_PHN2670_n_115 FE_PHN2299_n_115 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2376_n_192 n_192 FE_PHN2376_n_192 inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC3409_Delay12_out1_15_ FE_PHN3577_Delay12_out1_15_ 
+ FE_PHN3409_Delay12_out1_15_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2323_n_219 FE_PHN2608_n_219 FE_PHN2323_n_219 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2324_n_220 FE_PHN2601_n_220 FE_PHN2324_n_220 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC3331_multa12_out1_12_ FE_PHN3637_multa12_out1_12_ 
+ FE_PHN3331_multa12_out1_12_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2321_n_221 FE_PHN2600_n_221 FE_PHN2321_n_221 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC3280_multa12_out1_11_ FE_PHN3280_multa12_out1_11_ 
+ FE_PHN3163_multa12_out1_11_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2337_n_198 FE_PHN2830_n_198 FE_PHN2337_n_198 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2329_n_199 FE_PHN2587_n_199 FE_PHN2329_n_199 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2336_n_223 FE_PHN2590_n_223 FE_PHN2336_n_223 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2613_multa12_out1_7_ FE_PHN3004_multa12_out1_7_ 
+ FE_PHN2613_multa12_out1_7_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3004_multa12_out1_7_ multa12_out1<7> FE_PHN3004_multa12_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3589_multa12_out1_5_ multa12_out1<5> FE_PHN3589_multa12_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3120_multa12_out1_10_ multa12_out1<10> FE_PHN3120_multa12_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2331_n_222 FE_PHN2832_n_222 FE_PHN2331_n_222 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2676_n_32 n_32 FE_PHN2676_n_32 inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2257_n_32 FE_PHN2676_n_32 FE_PHN2257_n_32 inh_ground_gnd inh_power_vdd5 
+ / DLY2_5VX1
XFE_PHC2990_multa8_out1_14_ FE_PHN3569_multa8_out1_14_ 
+ FE_PHN2990_multa8_out1_14_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2260_n_106 FE_PHN3721_n_106 FE_PHN2260_n_106 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2223_multa8_out1_31_ FE_PHN2874_multa8_out1_31_ 
+ FE_PHN2223_multa8_out1_31_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2215_multa8_out1_33_ FE_PHN2688_multa8_out1_33_ 
+ FE_PHN2215_multa8_out1_33_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2259_n_116 n_116 FE_PHN2259_n_116 inh_ground_gnd inh_power_vdd5 / 
+ DLY2_5VX1
XFE_PHC2220_multa8_out1_32_ FE_PHN2685_multa8_out1_32_ 
+ FE_PHN2220_multa8_out1_32_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC2318_n_234 FE_PHN2774_n_234 FE_PHN2318_n_234 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC2246_Delay11_out1_9_ FE_PHN2895_Delay11_out1_9_ 
+ FE_PHN2246_Delay11_out1_9_ inh_ground_gnd inh_power_vdd5 / DLY2_5VX1
XFE_PHC3317_FE_RN_10 FE_PHN3317_FE_RN_10 FE_PHN3268_FE_RN_10 inh_ground_gnd 
+ inh_power_vdd5 / DLY2_5VX1
XFE_PHC3075_n_59 FE_PHN2855_n_59 FE_PHN3075_n_59 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3730_n_59 FE_PHN3075_n_59 FE_PHN3730_n_59 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC2744_n_18 n_18 FE_PHN2744_n_18 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3733_n_55 FE_PHN3225_n_55 FE_PHN3733_n_55 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_OFC48_sumin_out1_35_ sumin_out1<35> FE_OFN48_sumin_out1_35_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_OFC53_sumin_out1_4_ sumin_out1<4> FE_OFN53_sumin_out1_4_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2876_multa8_out1_23_ multa8_out1<23> FE_PHN2876_multa8_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3619_n_69 n_69 FE_PHN3619_n_69 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3090_n_74 FE_PHN2853_n_74 FE_PHN3749_n_74 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3749_n_74 FE_PHN3749_n_74 FE_PHN3090_n_74 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3647_n_30 n_30 FE_PHN3647_n_30 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3774_Delay12_out1_11_ FE_PHN3129_Delay12_out1_11_ 
+ FE_PHN3774_Delay12_out1_11_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3162_n_29 FE_PHN3048_n_29 FE_PHN3162_n_29 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3596_multa10_out1_12_ multa10_out1<12> FE_PHN3596_multa10_out1_12_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3427_n_81 FE_PHN3333_n_81 FE_PHN3427_n_81 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3674_n_81 FE_PHN3427_n_81 FE_PHN3674_n_81 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3380_n_81 FE_PHN3674_n_81 FE_PHN3380_n_81 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3727_n_84 FE_PHN2843_n_84 FE_PHN3727_n_84 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3796_n_102 FE_PHN3611_n_102 FE_PHN3796_n_102 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3615_n_168 FE_PHN2742_n_168 FE_PHN3615_n_168 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3793_n_201 FE_PHN3628_n_201 FE_PHN3793_n_201 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3347_n_3 n_3 FE_PHN3347_n_3 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3696_n_224 FE_PHN2066_n_224 FE_PHN3696_n_224 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2066_n_224 n_224 FE_PHN2066_n_224 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3337_multa8_out1_6_ multa8_out1<6> FE_PHN3337_multa8_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3630_n_210 n_210 FE_PHN3630_n_210 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2040_n_225 n_225 FE_PHN2040_n_225 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3720_n_225 FE_PHN2040_n_225 FE_PHN3720_n_225 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3342_multa8_out1_8_ multa8_out1<8> FE_PHN3342_multa8_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3491_n_227 FE_PHN3475_n_227 FE_PHN3491_n_227 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3546_n_229 FE_PHN3536_n_229 FE_PHN3546_n_229 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3594_n_229 FE_PHN3546_n_229 FE_PHN3594_n_229 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3623_n_6 n_6 FE_PHN3623_n_6 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3069_n_186 FE_PHN2837_n_186 FE_PHN3069_n_186 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2431_n_65 FE_PHN1903_n_65 FE_PHN2431_n_65 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3790_multa10_out1_6_ FE_PHN3003_multa10_out1_6_ 
+ FE_PHN3790_multa10_out1_6_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3680_Delay12_out1_5_ Delay12_out1<5> FE_PHN3680_Delay12_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3709_n_105 FE_PHN3709_n_105 FE_PHN1997_n_105 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1997_n_105 n_105 FE_PHN3709_n_105 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2147_n_148 n_148 FE_PHN2147_n_148 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3165_n_175 FE_PHN3044_n_175 FE_PHN3165_n_175 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3656_n_209 n_209 FE_PHN3656_n_209 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3582_n_100 FE_PHN938_n_100 FE_PHN3582_n_100 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3614_n_99 n_99 FE_PHN3614_n_99 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3633_n_205 n_205 FE_PHN3633_n_205 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3660_n_206 n_206 FE_PHN3660_n_206 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3799_n_154 FE_PHN2863_n_154 FE_PHN3799_n_154 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3106_n_147 n_147 FE_PHN3106_n_147 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3767_n_212 FE_PHN1952_n_212 FE_PHN3767_n_212 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1952_n_212 n_212 FE_PHN1952_n_212 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3655_n_202 n_202 FE_PHN3655_n_202 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3643_n_203 FE_PHN1955_n_203 FE_PHN3643_n_203 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1960_n_204 n_204 FE_PHN3688_n_204 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3688_n_204 FE_PHN3688_n_204 FE_PHN1960_n_204 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC1955_n_203 n_203 FE_PHN1955_n_203 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3792_n_90 FE_PHN3792_n_90 FE_PHN3587_n_90 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX1
XFE_PHC3640_n_98 n_98 FE_PHN3640_n_98 inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC1843_n_187 FE_PHN1843_n_187 FE_PHN810_n_187 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2010_n_188 n_188 FE_PHN2010_n_188 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2091_n_190 n_190 FE_PHN2091_n_190 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC2083_n_191 n_191 FE_PHN2083_n_191 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3588_n_195 n_195 FE_PHN3588_n_195 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3650_n_196 n_196 FE_PHN3650_n_196 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3791_n_115 n_115 FE_PHN3791_n_115 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3637_multa12_out1_12_ FE_PHN3233_multa12_out1_12_ 
+ FE_PHN3637_multa12_out1_12_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3800_n_121 FE_PHN3800_n_121 FE_PHN3576_n_121 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC2430_Delay34_out1_6_ FE_PHN1753_Delay34_out1_6_ 
+ FE_PHN2430_Delay34_out1_6_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3690_n_222 FE_PHN3690_n_222 FE_PHN3034_n_222 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3654_multa12_out1_17_ multa12_out1<17> FE_PHN3654_multa12_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3638_n_146 FE_PHN3638_n_146 FE_PHN3338_n_146 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3338_n_146 FE_PHN3281_n_146 FE_PHN3638_n_146 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3721_n_106 n_106 FE_PHN3721_n_106 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX1
XFE_PHC3789_n_155 FE_PHN3789_n_155 FE_PHN3152_n_155 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3152_n_155 FE_PHN3152_n_155 FE_PHN3041_n_155 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3616_multa8_out1_32_ FE_PHN3028_multa8_out1_32_ 
+ FE_PHN3616_multa8_out1_32_ inh_ground_gnd inh_power_vdd5 / BU_5VX1
XFE_PHC3164_IIR_out1_2__24_ FE_PHN3322_FE_RN_9 Out1<24> inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3166_IIR_out1_2__25_ FE_PHN3268_FE_RN_10 Out1<25> inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX1
XFE_PHC3651_n_56 n_56 FE_PHN3651_n_56 inh_ground_gnd inh_power_vdd5 / BU_5VX2
XFE_OFC54_sumin_out1_3_ sumin_out1<3> FE_OFN54_sumin_out1_3_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC3253_n_79 FE_PHN3192_n_79 FE_PHN3253_n_79 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX2
XFE_PHC3608_n_103 n_103 FE_PHN3608_n_103 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX2
XFE_PHC3743_n_211 n_211 FE_PHN3743_n_211 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX2
XFE_PHC2956_n_229 n_229 FE_PHN2956_n_229 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX2
XFE_PHC3319_n_230 FE_PHN3411_n_230 FE_PHN3319_n_230 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC3184_n_134 n_134 FE_PHN3184_n_134 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX2
XFE_PHC3474_n_133 FE_PHN3488_n_133 FE_PHN3509_n_133 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC3387_n_133 FE_PHN3387_n_133 n_133 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX2
XFE_PHC3355_n_133 FE_PHN2968_n_133 FE_PHN3355_n_133 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC2898_FIR_out_2__12_ In1<12> FE_PHN2898_FIR_out_2__12_ inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC3780_n_189 FE_PHN2027_n_189 FE_PHN3780_n_189 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC2027_n_189 FE_PHN3780_n_189 FE_PHN878_n_189 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC3737_n_193 FE_PHN913_n_193 FE_PHN3737_n_193 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC2950_n_228 n_228 FE_PHN2950_n_228 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX2
XFE_PHC3467_n_226 FE_PHN3486_n_226 FE_PHN3467_n_226 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC3517_n_226 FE_PHN3532_n_226 FE_PHN3517_n_226 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC3322_FE_RN_9 FE_PHN3271_FE_RN_9 FE_PHN3370_FE_RN_9 inh_ground_gnd 
+ inh_power_vdd5 / BU_5VX2
XFE_PHC3271_FE_RN_9 FE_RN_9 FE_PHN3271_FE_RN_9 inh_ground_gnd inh_power_vdd5 / 
+ BU_5VX2
XDelay32_out1_reg[25] clk_div_3__L5_N104 FE_PHN1135_n_14 Delay32_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[24] clk_div_3__L5_N104 n_45 Delay32_out1<24> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[7] clk_div_3__L5_N71 FE_PHN1425_n_12 Delay32_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[6] clk_div_3__L5_N71 FE_PHN2254_n_49 Delay32_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[10] clk_div_3__L5_N68 FE_PHN2353_n_62 Delay11_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[10] clk_div_3__L5_N68 n_31 Delay12_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[19] clk_div_3__L5_N169 FE_PHN1468_n_10 Delay22_out1<19> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[12] clk_div_3__L5_N84 FE_PHN2308_n_17 Delay32_out1<12> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[20] clk_div_3__L5_N92 FE_PHN800_n_53 Delay31_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[19] clk_div_3__L5_N92 n_33 Delay32_out1<19> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[20] clk_div_3__L5_N92 n_43 Delay32_out1<20> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[21] clk_div_3__L5_N92 FE_PHN821_n_104 Delay31_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[19] clk_div_3__L5_N96 FE_PHN802_n_56 Delay31_out1<19> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[18] clk_div_3__L5_N96 n_34 Delay32_out1<18> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[18] clk_div_3__L5_N96 FE_PHN843_n_57 Delay31_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[17] clk_div_3__L5_N78 FE_PHN849_n_58 Delay31_out1<17> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[16] clk_div_3__L5_N78 n_40 Delay32_out1<16> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[13] clk_div_3__L5_N191 FE_PHN2339_n_59 Delay11_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[14] clk_div_3__L5_N191 FE_PHN2744_n_18 Delay12_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[14] clk_div_3__L5_N191 FE_PHN2366_n_55 Delay11_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[13] clk_div_3__L5_N191 FE_PHN2871_n_48 Delay12_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[14] clk_div_3__L5_N82 FE_PHN2776_n_63 Delay31_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[14] clk_div_3__L5_N82 FE_PHN2265_n_13 Delay32_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[13] clk_div_3__L5_N82 FE_PHN2258_n_36 Delay32_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[13] clk_div_3__L5_N84 FE_PHN2348_n_64 Delay31_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[13] clk_div_3__L5_N84 FE_PHN3167_n_149 Delay34_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[12] clk_div_3__L5_N85 FE_PHN2326_n_66 Delay31_out1<12> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[11] clk_div_3__L5_N85 FE_PHN2251_n_37 Delay32_out1<11> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[11] clk_div_3__L5_N85 FE_PHN3029_n_67 Delay31_out1<11> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[27] clk_div_3__L5_N159 FE_PHN3101_n_79 Delay21_out1<27> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[27] clk_div_3__L5_N159 n_7 Delay22_out1<27> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[23] clk_div_3__L5_N163 FE_PHN2249_n_8 Delay22_out1<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[23] clk_div_3__L5_N163 FE_PHN2316_n_80 Delay21_out1<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[10] clk_div_3__L5_N87 FE_PHN2765_n_68 Delay31_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[10] clk_div_3__L5_N87 n_38 Delay32_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[9] clk_div_3__L5_N87 FE_PHN2253_n_25 Delay32_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[0] clk_div_3__L5_N61 FE_PHN1059_n_69 Delay31_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[1] clk_div_3__L5_N61 n_16 Delay32_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[0] clk_div_3__L5_N61 n_39 Delay32_out1<0> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[2] clk_div_3__L5_N61 n_46 Delay32_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[6] clk_div_3__L5_N72 FE_PHN1493_n_71 Delay11_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[7] clk_div_3__L5_N72 n_0 Delay12_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[7] clk_div_3__L5_N72 FE_PHN2343_n_87 Delay11_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[12] clk_div_3__L5_N86 FE_PHN2349_n_74 Delay11_out1<12> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[11] clk_div_3__L5_N86 FE_PHN2899_n_30 Delay12_out1<11> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[11] clk_div_3__L5_N86 FE_PHN2373_n_60 Delay11_out1<11> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[12] clk_div_3__L5_N86 FE_PHN2872_n_29 Delay12_out1<12> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[16] clk_div_3__L5_N80 FE_PHN778_n_75 Delay31_out1<16> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[21] clk_div_3__L5_N163 FE_PHN2319_n_81 Delay21_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[15] clk_div_3__L5_N170 FE_PHN2346_n_82 Delay21_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[15] clk_div_3__L5_N170 n_4 Delay22_out1<15> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[19] clk_div_3__L5_N166 FE_PHN2335_n_83 Delay21_out1<19> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[21] clk_div_3__L5_N166 FE_PHN2248_n_9 Delay22_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[13] clk_div_3__L5_N173 FE_PHN1504_n_84 Delay21_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[21] clk_div_3__L5_N141 FE_PHN1173_n_138 Delay0_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[16] clk_div_3__L5_N141 FE_PHN1165_n_143 Delay0_out1<16> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[11] clk_div_3__L5_N175 FE_PHN1508_n_85 Delay21_out1<11> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[18] clk_div_3__L5_N168 FE_PHN1453_n_176 Delay22_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[18] clk_div_3__L5_N168 FE_PHN2355_n_239 Delay21_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[13] clk_div_3__L5_N175 n_52 Delay22_out1<13> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[11] clk_div_3__L5_N175 n_11 Delay22_out1<11> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[12] clk_div_3__L5_N175 n_180 Delay22_out1<12> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[6] clk_div_3__L5_N71 FE_PHN2360_n_92 Delay31_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[4] clk_div_3__L5_N75 FE_PHN1492_n_94 Delay31_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[4] clk_div_3__L5_N75 n_47 Delay32_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[5] clk_div_3__L5_N75 n_51 Delay32_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[23] clk_div_3__L5_N106 FE_PHN855_n_102 Delay31_out1<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[21] clk_div_3__L5_N106 n_42 Delay32_out1<21> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[22] clk_div_3__L5_N106 FE_PHN868_n_103 Delay31_out1<22> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[9] clk_div_3__L5_N199 FE_PHN2370_n_86 Delay11_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[8] clk_div_3__L5_N70 FE_PHN2361_n_88 Delay11_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[9] clk_div_3__L5_N70 n_1 Delay12_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[8] clk_div_3__L5_N70 n_19 Delay12_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[5] clk_div_3__L5_N71 n_93 Delay31_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[7] clk_div_3__L5_N71 FE_PHN2342_n_70 Delay31_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[3] clk_div_3__L5_N75 FE_PHN1490_n_96 Delay31_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[2] clk_div_3__L5_N75 FE_PHN1491_n_97 Delay31_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[3] clk_div_3__L5_N75 n_21 FE_PHN2574_Delay32_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[25] clk_div_3__L5_N94 FE_PHN1184_n_118 Delay12_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[25] clk_div_3__L5_N107 FE_PHN1406_n_125 Delay34_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[26] clk_div_3__L5_N107 FE_PHN1180_n_172 Delay34_out1<26> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[16] clk_div_3__L5_N81 FE_PHN2753_n_141 Delay34_out1<16> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[15] clk_div_3__L5_N81 n_61 Delay31_out1<15> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[16] clk_div_3__L5_N81 FE_PHN2358_n_216 Delay33_out1<16> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[29] clk_div_3__L5_N156 n_158 Delay22_out1<29> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[28] clk_div_3__L5_N156 FE_PHN1204_n_159 Delay22_out1<28> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[26] clk_div_3__L5_N159 FE_PHN1203_n_160 Delay22_out1<26> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[20] clk_div_3__L5_N93 FE_PHN1445_n_168 Delay34_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[1] clk_div_3__L5_N64 n_127 Delay34_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[5] clk_div_3__L5_N76 FE_PHN787_n_201 Delay33_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[9] clk_div_3__L5_N120 FE_PHN2185_n_2 
+ FE_PHN1527_Delay22_out1_9_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[7] clk_div_3__L5_N122 FE_PHN2186_n_3 Delay22_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[5] clk_div_3__L5_N123 FE_PHN2694_n_50 Delay22_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[7] clk_div_3__L5_N122 FE_PHN818_n_73 Delay21_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[6] clk_div_3__L5_N122 FE_PHN924_n_224 Delay21_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[5] clk_div_3__L5_N123 n_76 Delay21_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[6] clk_div_3__L5_N123 n_120 Delay22_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[21] clk_div_3__L5_N93 FE_PHN933_n_210 Delay33_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[20] clk_div_3__L5_N93 FE_PHN840_n_211 Delay33_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[19] clk_div_3__L5_N93 FE_PHN781_n_213 Delay33_out1<19> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[18] clk_div_3__L5_N79 FE_PHN2364_n_214 Delay33_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[17] clk_div_3__L5_N79 FE_PHN2351_n_215 Delay33_out1<17> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[15] clk_div_3__L5_N83 FE_PHN2347_n_217 Delay33_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[14] clk_div_3__L5_N83 FE_PHN2344_n_218 Delay33_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[8] clk_div_3__L5_N120 FE_PHN880_n_225 Delay21_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[8] clk_div_3__L5_N120 n_152 Delay22_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[33] clk_div_3__L5_N150 FE_PHN2960_n_227 Delay21_out1<33> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[31] clk_div_3__L5_N150 FE_PHN3258_n_229 Delay21_out1<31> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[30] clk_div_3__L5_N156 FE_PHN3190_n_230 Delay21_out1<30> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[29] clk_div_3__L5_N156 FE_PHN2946_n_231 Delay21_out1<29> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[26] clk_div_3__L5_N159 FE_PHN3100_n_233 Delay21_out1<26> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[25] clk_div_3__L5_N159 FE_PHN2775_n_235 Delay21_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[25] clk_div_3__L5_N159 FE_PHN2701_n_182 Delay22_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[4] clk_div_3__L5_N124 FE_PHN2846_n_5 Delay22_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[3] clk_div_3__L5_N124 FE_PHN2848_n_6 Delay22_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[3] clk_div_3__L5_N124 FE_PHN813_n_78 Delay21_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[4] clk_div_3__L5_N124 FE_PHN859_n_77 Delay21_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[9] clk_div_3__L5_N119 n_72 Delay21_out1<9> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[10] clk_div_3__L5_N119 FE_PHN1507_n_186 Delay21_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[10] clk_div_3__L5_N119 FE_PHN2663_n_167 Delay22_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[12] clk_div_3__L5_N173 FE_PHN2375_n_185 Delay21_out1<12> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[14] clk_div_3__L5_N173 FE_PHN2341_n_238 Delay21_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[22] clk_div_3__L5_N163 FE_PHN2317_n_236 Delay21_out1<22> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[22] clk_div_3__L5_N163 FE_PHN2244_n_162 Delay22_out1<22> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[20] clk_div_3__L5_N166 FE_PHN2325_n_237 Delay21_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[20] clk_div_3__L5_N166 n_163 Delay22_out1<20> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[16] clk_div_3__L5_N169 FE_PHN2367_n_240 Delay21_out1<16> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[17] clk_div_3__L5_N169 FE_PHN2362_n_241 Delay21_out1<17> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[16] clk_div_3__L5_N169 n_165 Delay22_out1<16> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[28] clk_div_3__L5_N155 n_232 Delay21_out1<28> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[1] clk_div_3__L5_N233 FE_PHN853_n_194 Delay11_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[0] clk_div_3__L5_N63 FE_PHN2637_n_44 Delay12_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[0] clk_div_3__L5_N63 FE_PHN864_n_65 Delay11_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[4] clk_div_3__L5_N74 FE_PHN796_n_95 Delay11_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[6] clk_div_3__L5_N74 n_22 Delay12_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[5] clk_div_3__L5_N74 n_23 Delay12_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[5] clk_div_3__L5_N74 n_91 Delay11_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[3] clk FE_PHN945_n_101 Delay11_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[2] clk FE_PHN1001_n_105 Delay11_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[0] clk_div_3__L5_N145 FE_PHN2147_n_148 Delay0_out1<0> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[1] clk_div_3__L5_N145 FE_PHN3165_n_175 Delay0_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[5] clk_div_3__L5_N145 FE_PHN2951_n_134 Delay0_out1<5> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[9] clk_div_3__L5_N145 FE_PHN3421_n_133 Delay0_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[7] clk_div_3__L5_N148 n_140 Delay0_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[2] clk_div_3__L5_N145 n_117 Delay0_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[8] clk_div_3__L5_N145 n_183 Delay0_out1<8> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[6] clk_div_3__L5_N144 FE_PHN2263_n_181 Delay0_out1<6> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[10] clk_div_3__L5_N144 FE_PHN2961_n_153 
+ FE_PHN87_Delay0_out1_10_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[22] clk_div_3__L5_N89 n_41 Delay32_out1<22> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[22] clk_div_3__L5_N93 FE_PHN3656_n_209 Delay33_out1<22> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[19] clk_div_3__L5_N93 n_128 Delay34_out1<19> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[23] clk_div_3__L5_N89 n_15 Delay32_out1<23> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[24] clk_div_3__L5_N89 FE_PHN3582_n_100 Delay31_out1<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[25] clk_div_3__L5_N89 FE_PHN879_n_99 Delay31_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[4] clk_div_3__L5_N151 FE_PHN2269_n_135 Delay0_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[3] clk_div_3__L5_N151 n_136 Delay0_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[11] clk_div_3__L5_N142 FE_PHN3084_n_151 
+ FE_PHN120_Delay0_out1_11_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[14] clk_div_3__L5_N142 FE_PHN1163_n_137 Delay0_out1<14> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[15] clk_div_3__L5_N142 FE_PHN2310_n_142 Delay0_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[18] clk_div_3__L5_N141 FE_PHN1167_n_184 Delay0_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[26] clk_div_3__L5_N90 FE_PHN846_n_205 Delay33_out1<26> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[25] clk_div_3__L5_N107 FE_PHN797_n_206 Delay33_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[24] clk_div_3__L5_N90 FE_PHN814_n_207 Delay33_out1<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[23] clk_div_3__L5_N90 FE_PHN911_n_208 Delay33_out1<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[24] clk_div_3__L5_N107 n_170 Delay34_out1<24> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[23] clk_div_3__L5_N107 FE_PHN3799_n_154 Delay34_out1<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[22] clk_div_3__L5_N90 n_173 Delay34_out1<22> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[21] clk_div_3__L5_N90 n_126 Delay34_out1<21> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[20] clk_div_3__L5_N141 n_139 Delay0_out1<20> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[17] clk_div_3__L5_N141 n_144 Delay0_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[19] clk_div_3__L5_N141 FE_PHN1441_n_171 Delay0_out1<19> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[13] clk_div_3__L5_N142 FE_PHN2311_n_150 Delay0_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay0_out1_reg[12] clk_div_3__L5_N142 FE_PHN2312_n_147 Delay0_out1<12> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[1] clk_div_3__L5_N61 FE_PHN1698_n_54 Delay31_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[1] clk_div_3__L5_N61 FE_PHN1100_n_212 Delay33_out1<1> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[4] clk_div_3__L5_N76 FE_PHN921_n_202 Delay33_out1<4> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[6] clk_div_3__L5_N76 n_177 Delay34_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[3] clk_div_3__L5_N60 FE_PHN829_n_203 Delay33_out1<3> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[2] clk_div_3__L5_N60 FE_PHN989_n_204 Delay33_out1<2> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[9] clk_div_3__L5_N87 FE_PHN2330_n_89 Delay31_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[8] clk_div_3__L5_N69 FE_PHN2247_n_26 Delay32_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay31_out1_reg[8] clk_div_3__L5_N69 FE_PHN2332_n_90 Delay31_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[18] clk_div_3__L5_N184 n_20 Delay12_out1<18> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[18] clk_div_3__L5_N184 FE_PHN862_n_98 Delay11_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[25] clk_div_3__L5_N95 FE_PHN810_n_187 Delay11_out1<25> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[24] clk_div_3__L5_N95 FE_PHN972_n_188 Delay11_out1<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[23] clk_div_3__L5_N95 FE_PHN878_n_189 Delay11_out1<23> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[22] clk_div_3__L5_N215 FE_PHN1015_n_190 Delay11_out1<22> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[22] clk_div_3__L5_N215 n_109 Delay12_out1<22> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[21] clk_div_3__L5_N179 FE_PHN920_n_191 Delay11_out1<21> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[20] clk_div_3__L5_N179 FE_PHN3737_n_193 Delay11_out1<20> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[19] clk_div_3__L5_N179 FE_PHN812_n_195 Delay11_out1<19> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[17] clk_div_3__L5_N184 FE_PHN871_n_196 Delay11_out1<17> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[17] clk_div_3__L5_N184 n_114 Delay12_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[16] clk_div_3__L5_N188 FE_PHN962_n_197 Delay11_out1<16> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[19] clk_div_3__L5_N179 n_113 Delay12_out1<19> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[24] clk_div_3__L5_N95 n_107 Delay12_out1<24> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[23] clk_div_3__L5_N95 n_119 Delay12_out1<23> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[21] clk_div_3__L5_N179 n_110 Delay12_out1<21> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[20] clk_div_3__L5_N179 n_111 Delay12_out1<20> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[16] clk_div_3__L5_N188 n_108 Delay12_out1<16> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[15] clk_div_3__L5_N188 FE_PHN2299_n_115 
+ FE_PHN3022_Delay12_out1_15_ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay11_out1_reg[15] clk_div_3__L5_N188 FE_PHN2376_n_192 Delay11_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[12] clk_div_3__L5_N85 FE_PHN2323_n_219 Delay33_out1<12> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[13] clk_div_3__L5_N85 FE_PHN2324_n_220 Delay33_out1<13> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[12] clk_div_3__L5_N85 FE_PHN3170_n_131 Delay34_out1<12> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[11] clk_div_3__L5_N87 FE_PHN2321_n_221 Delay33_out1<11> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[11] clk_div_3__L5_N87 n_169 Delay34_out1<11> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[8] clk_div_3__L5_N73 FE_PHN2337_n_198 Delay33_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[9] clk_div_3__L5_N73 FE_PHN2329_n_199 Delay33_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[7] clk_div_3__L5_N73 FE_PHN2336_n_223 Delay33_out1<7> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[9] clk_div_3__L5_N73 FE_PHN3024_n_121 Delay34_out1<9> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[7] clk_div_3__L5_N73 n_179 Delay34_out1<7> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[8] clk_div_3__L5_N73 FE_PHN3039_n_122 Delay34_out1<8> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[6] clk_div_3__L5_N76 n_200 Delay33_out1<6> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[5] clk_div_3__L5_N76 n_174 Delay34_out1<5> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[10] clk_div_3__L5_N69 n_132 Delay34_out1<10> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay33_out1_reg[10] clk_div_3__L5_N69 FE_PHN2331_n_222 Delay33_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[17] clk_div_3__L5_N79 n_35 Delay32_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay32_out1_reg[15] clk_div_3__L5_N79 FE_PHN2257_n_32 Delay32_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[17] clk_div_3__L5_N170 n_164 Delay22_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[14] clk_div_3__L5_N170 n_166 Delay22_out1<14> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[4] clk_div_3__L5_N77 n_24 Delay12_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[3] clk_div_3__L5_N77 n_27 Delay12_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[2] clk_div_3__L5_N62 n_28 Delay12_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay12_out1_reg[1] clk_div_3__L5_N62 n_112 Delay12_out1<1> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[18] clk_div_3__L5_N79 FE_PHN2866_n_129 Delay34_out1<18> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[17] clk_div_3__L5_N79 n_145 Delay34_out1<17> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[4] clk_div_3__L5_N60 n_123 Delay34_out1<4> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[3] clk_div_3__L5_N60 n_178 Delay34_out1<3> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[2] clk_div_3__L5_N60 n_124 Delay34_out1<2> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[14] clk_div_3__L5_N83 n_130 Delay34_out1<14> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay34_out1_reg[15] clk_div_3__L5_N83 FE_PHN3088_n_146 Delay34_out1<15> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[30] clk_div_3__L5_N153 FE_PHN2686_n_106 Delay22_out1<30> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[31] clk_div_3__L5_N153 FE_PHN2723_n_157 Delay22_out1<31> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[33] clk_div_3__L5_N149 FE_PHN3041_n_155 Delay22_out1<33> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[34] clk_div_3__L5_N149 FE_PHN2259_n_116 Delay22_out1<34> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[32] clk_div_3__L5_N150 n_156 Delay22_out1<32> inh_ground_gnd 
+ inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[32] clk_div_3__L5_N150 FE_PHN2950_n_228 Delay21_out1<32> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[34] clk_div_3__L5_N149 FE_PHN2959_n_226 Delay21_out1<34> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay21_out1_reg[24] clk_div_3__L5_N161 FE_PHN2318_n_234 Delay21_out1<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XDelay22_out1_reg[24] clk_div_3__L5_N161 FE_PHN1202_n_161 Delay22_out1<24> 
+ inh_ground_gnd inh_power_vdd5 / DFRQ_5VX1
XFE_PHC2231_n_12 n_12 FE_PHN2231_n_12 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1425_n_12 FE_PHN2231_n_12 FE_PHN1425_n_12 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1358_suma6_out1_6_ suma6_out1<6> FE_PHN1358_suma6_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1468_n_10 n_10 FE_PHN1468_n_10 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2602_n_17 FE_PHN3036_n_17 FE_PHN2602_n_17 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC2642_n_59 FE_PHN3730_n_59 FE_PHN2642_n_59 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1350_multa10_out1_14_ multa10_out1<14> FE_PHN1350_multa10_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1384_suma6_out1_14_ FE_PHN2700_suma6_out1_14_ FE_PHN1384_suma6_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1386_suma6_out1_13_ suma6_out1<13> FE_PHN1386_suma6_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC3119_n_66 FE_PHN3053_n_66 FE_PHN3119_n_66 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1357_suma6_out1_11_ FE_PHN2677_suma6_out1_11_ FE_PHN1357_suma6_out1_11_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC3330_n_67 FE_PHN3330_n_67 FE_PHN3302_n_67 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC528_Delay31_out1_9_ Delay31_out1<9> FE_PHN528_Delay31_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC534_Delay31_out1_7_ Delay31_out1<7> FE_PHN534_Delay31_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC536_Delay31_out1_5_ Delay31_out1<5> FE_PHN536_Delay31_out1_5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC538_Delay31_out1_4_ Delay31_out1<4> FE_PHN538_Delay31_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC539_Delay31_out1_8_ Delay31_out1<8> FE_PHN539_Delay31_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC540_Delay31_out1_3_ Delay31_out1<3> FE_PHN540_Delay31_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC546_Delay31_out1_2_ Delay31_out1<2> FE_PHN546_Delay31_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC3502_n_79 FE_PHN3430_n_79 FE_PHN3502_n_79 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC717_multa8_out1_27_ multa8_out1<27> FE_PHN717_multa8_out1_27_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC3011_n_80 n_80 FE_PHN3011_n_80 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1348_suma6_out1_10_ suma6_out1<10> FE_PHN1348_suma6_out1_10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1355_suma6_out1_9_ FE_PHN2681_suma6_out1_9_ FE_PHN1355_suma6_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2204_n_71 n_71 FE_PHN2204_n_71 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1493_n_71 FE_PHN2204_n_71 FE_PHN1493_n_71 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC2836_multa10_out1_7_ multa10_out1<7> FE_PHN2836_multa10_out1_7_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2641_n_74 FE_PHN3090_n_74 FE_PHN2641_n_74 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1504_n_84 FE_PHN2668_n_84 FE_PHN1504_n_84 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC2202_n_85 n_85 FE_PHN2202_n_85 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1508_n_85 FE_PHN2202_n_85 FE_PHN1508_n_85 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1453_n_176 n_176 FE_PHN1453_n_176 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC2193_n_94 n_94 FE_PHN2193_n_94 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1492_n_94 FE_PHN2193_n_94 FE_PHN1492_n_94 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC2989_multa10_out1_8_ multa10_out1<8> FE_PHN2989_multa10_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2833_n_70 FE_PHN3033_n_70 FE_PHN2833_n_70 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1490_n_96 n_96 FE_PHN1490_n_96 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1491_n_97 n_97 FE_PHN1491_n_97 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2148_Delay32_out1_2_ Delay32_out1<2> FE_PHN2148_Delay32_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1406_n_125 FE_PHN3571_n_125 FE_PHN1406_n_125 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC2834_n_141 n_141 FE_PHN2834_n_141 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC1200_n_158 FE_PHN1200_n_158 n_158 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC1204_n_159 n_159 FE_PHN1204_n_159 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC1203_n_160 n_160 FE_PHN1203_n_160 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC1445_n_168 FE_PHN3615_n_168 FE_PHN1445_n_168 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC2564_multa12_out1_1_ multa12_out1<1> FE_PHN2564_multa12_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2185_n_2 n_2 FE_PHN2185_n_2 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2186_n_3 FE_PHN3347_n_3 FE_PHN2186_n_3 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC2845_n_50 n_50 FE_PHN2845_n_50 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2156_multa8_out1_6_ FE_PHN3337_multa8_out1_6_ FE_PHN2156_multa8_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2155_multa8_out1_8_ FE_PHN3342_multa8_out1_8_ FE_PHN2155_multa8_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC3457_n_227 FE_PHN3572_n_227 FE_PHN3457_n_227 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC3437_n_230 FE_PHN3461_n_230 FE_PHN3437_n_230 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1507_n_186 n_186 FE_PHN2635_n_186 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC3000_n_238 n_238 FE_PHN3000_n_238 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC1391_multa8_out1_20_ multa8_out1<20> FE_PHN1391_multa8_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2637_n_44 n_44 FE_PHN2637_n_44 inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC3329_FIR_out_2__5_ FE_PHN3329_FIR_out_2__5_ FE_PHN3377_FIR_out_2__5_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1329_FIR_out_2__6_ FE_PHN2673_FIR_out_2__6_ FE_PHN1329_FIR_out_2__6_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1374_multa12_out1_19_ FE_PHN2849_multa12_out1_19_ 
+ FE_PHN1374_multa12_out1_19_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1325_FIR_out_2__4_ In1<4> FE_PHN1325_FIR_out_2__4_ inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1335_multa12_out1_23_ multa12_out1<23> FE_PHN1335_multa12_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1441_n_171 n_171 FE_PHN1441_n_171 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
XFE_PHC2634_n_147 FE_PHN3106_n_147 FE_PHN2634_n_147 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC2831_n_90 FE_PHN3587_n_90 FE_PHN2831_n_90 inh_ground_gnd inh_power_vdd5 
+ / DLY4_5VX1
XFE_PHC1361_suma6_out1_8_ suma6_out1<8> FE_PHN1361_suma6_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2557_multa12_out1_5_ FE_PHN3589_multa12_out1_5_ 
+ FE_PHN2557_multa12_out1_5_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2832_n_222 FE_PHN3034_n_222 FE_PHN2832_n_222 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC1381_suma6_out1_15_ suma6_out1<15> FE_PHN1381_suma6_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1379_multa8_out1_17_ multa8_out1<17> FE_PHN1379_multa8_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2561_multa10_out1_3_ multa10_out1<3> FE_PHN2561_multa10_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2559_multa10_out1_4_ multa10_out1<4> FE_PHN2559_multa10_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2566_multa10_out1_2_ multa10_out1<2> FE_PHN2566_multa10_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2567_multa10_out1_1_ multa10_out1<1> FE_PHN2567_multa10_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1382_multa12_out1_18_ multa12_out1<18> FE_PHN1382_multa12_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1368_multa12_out1_17_ FE_PHN2850_multa12_out1_17_ 
+ FE_PHN1368_multa12_out1_17_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2558_multa12_out1_4_ multa12_out1<4> FE_PHN2558_multa12_out1_4_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2560_multa12_out1_3_ multa12_out1<3> FE_PHN2560_multa12_out1_3_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC2563_multa12_out1_2_ multa12_out1<2> FE_PHN2563_multa12_out1_2_ 
+ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC3550_n_226 FE_PHN3231_n_226 FE_PHN3550_n_226 inh_ground_gnd 
+ inh_power_vdd5 / DLY4_5VX1
XFE_PHC3438_Delay22_out1_32_ FE_PHN3568_Delay22_out1_32_ 
+ FE_PHN3438_Delay22_out1_32_ inh_ground_gnd inh_power_vdd5 / DLY4_5VX1
XFE_PHC1202_n_161 n_161 FE_PHN1202_n_161 inh_ground_gnd inh_power_vdd5 / 
+ DLY4_5VX1
Xg336 suma6_out1<25> p2 n_14 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg177 FE_PHN571_suma6_out1_24_ p2 n_45 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg338 suma6_out1<7> p6 n_12 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg173 FE_PHN1358_suma6_out1_6_ p6 n_49 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg322 Delay12_out1<10> p1 n_62 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg191 FE_PHN2577_multa10_out1_10_ p1 n_31 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg340 multa8_out1<19> p7 n_10 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg333 suma6_out1<12> p3 n_17 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg331 Delay32_out1<20> p8 n_53 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg189 FE_PHN560_suma6_out1_19_ p8 n_33 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg179 FE_PHN568_suma6_out1_20_ p8 n_43 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg65 Delay32_out1<21> p8 n_104 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg328 Delay32_out1<19> p8 n_56 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg188 FE_PHN569_suma6_out1_18_ p8 n_34 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg327 Delay32_out1<18> p8 n_57 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg326 Delay32_out1<17> p8 n_58 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg182 FE_PHN567_suma6_out1_16_ p8 n_40 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg325 Delay12_out1<13> p n_59 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg332 FE_PHN1350_multa10_out1_14_ p n_18 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg329 FE_PHN2628_Delay12_out1_14_ p FE_PHN3133_n_55 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg174 FE_PHN2579_multa10_out1_13_ p n_48 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg321 Delay32_out1<14> p3 n_63 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg337 FE_PHN1384_suma6_out1_14_ p3 n_13 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg186 FE_PHN1386_suma6_out1_13_ p3 n_36 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg320 Delay32_out1<13> p3 n_64 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg239 FE_PHN3068_multa12_out1_13_ p3 n_149 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg318 Delay32_out1<12> p n_66 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg185 FE_PHN1357_suma6_out1_11_ p n_37 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg317 Delay32_out1<11> p n_67 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg305 Delay22_out1<27> p3 n_79 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg343 FE_PHN717_multa8_out1_27_ p3 n_7 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg304 Delay22_out1<23> p10 n_80 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg342 FE_PHN2683_multa8_out1_23_ p10 n_8 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg316 Delay32_out1<10> p n_68 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg184 FE_PHN2195_suma6_out1_10_ p n_38 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg197 FE_PHN1355_suma6_out1_9_ p n_25 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg315 Delay32_out1<0> p6 n_69 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg334 FE_PHN572_suma6_out1_1_ p6 n_16 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg183 FE_PHN558_suma6_out1_0_ p6 n_39 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg176 FE_PHN564_suma6_out1_2_ p6 n_46 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg313 Delay12_out1<6> p1 n_71 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg350 FE_PHN2658_multa10_out1_7_ p1 n_0 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg297 Delay12_out1<7> p1 n_87 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg310 Delay12_out1<12> p n_74 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg192 FE_PHN2722_multa10_out1_11_ p n_30 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg324 FE_PHN2707_Delay12_out1_11_ p n_60 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg193 FE_PHN2576_multa10_out1_12_ p n_29 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg309 Delay32_out1<16> p8 n_75 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg303 Delay22_out1<21> p7 n_81 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg302 Delay22_out1<15> p7 n_82 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg346 FE_PHN2709_multa8_out1_15_ p7 n_4 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg301 Delay22_out1<19> p7 n_83 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg341 FE_PHN2682_multa8_out1_21_ p7 n_9 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg300 Delay22_out1<13> p7 n_84 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg250 In1<21> p2 n_138 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg245 In1<16> p2 n_143 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg299 Delay22_out1<11> p7 n_85 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg212 multa8_out1<18> p7 n_176 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg70 Delay22_out1<18> p7 n_239 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg170 FE_PHN2582_multa8_out1_13_ p7 n_52 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg339 FE_PHN2598_multa8_out1_11_ p7 n_11 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg208 FE_PHN2588_multa8_out1_12_ p7 n_180 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg292 Delay32_out1<6> p6 n_92 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg290 Delay32_out1<4> p6 n_94 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg175 FE_PHN566_suma6_out1_4_ p6 n_47 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg171 FE_PHN565_suma6_out1_5_ p6 n_51 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg67 Delay32_out1<23> p8 n_102 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg180 FE_PHN562_suma6_out1_21_ p8 n_42 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg66 Delay32_out1<22> p8 n_103 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg296 Delay12_out1<8> p1 n_88 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg298 Delay12_out1<9> p1 n_86 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg349 FE_PHN2578_multa10_out1_9_ p1 n_1 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg203 FE_PHN2896_multa10_out1_8_ p1 n_19 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg291 FE_PHN432_Delay32_out1_5_ p6 n_93 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg314 FE_PHN2720_Delay32_out1_7_ p6 n_70 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg288 FE_PHN2224_Delay32_out1_3_ p6 n_96 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg287 FE_PHN2148_Delay32_out1_2_ p6 n_97 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg201 FE_PHN573_suma6_out1_3_ p6 n_21 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg270 multa10_out1<25> p8 n_118 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg263 multa12_out1<25> p2 n_125 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg216 multa12_out1<26> p2 n_172 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg247 multa12_out1<16> p8 n_141 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg323 FE_PHN3005_Delay32_out1_15_ p8 n_61 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg93 Delay34_out1<16> p8 n_216 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg230 multa8_out1<29> p3 FE_PHN1200_n_158 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg229 multa8_out1<28> p3 n_159 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg228 multa8_out1<26> p3 n_160 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg220 multa12_out1<20> p8 n_168 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg108 Delay34_out1<5> p6 n_201 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg261 FE_PHN2564_multa12_out1_1_ p6 n_127 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg348 multa8_out1<9> p5 n_2 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg347 multa8_out1<7> p5 n_3 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg172 multa8_out1<5> p5 n_50 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg311 Delay22_out1<7> p5 n_73 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg85 Delay22_out1<6> p5 n_224 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg308 FE_PHN446_Delay22_out1_5_ p5 n_76 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg268 FE_PHN2156_multa8_out1_6_ p5 n_120 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg99 Delay34_out1<21> p8 n_210 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg98 Delay34_out1<20> p8 n_211 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg96 Delay34_out1<19> p8 n_213 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg95 Delay34_out1<18> p8 n_214 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg94 Delay34_out1<17> p8 n_215 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg92 Delay34_out1<15> p3 n_217 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg91 Delay34_out1<14> p3 n_218 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg84 Delay22_out1<8> p5 n_225 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg236 FE_PHN2155_multa8_out1_8_ p5 n_152 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg82 Delay22_out1<33> p3 n_227 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg80 Delay22_out1<31> p3 n_229 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg79 Delay22_out1<30> p3 n_230 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg78 FE_PHN3146_Delay22_out1_29_ p3 n_231 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg76 Delay22_out1<26> p3 n_233 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg74 Delay22_out1<25> p3 n_235 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg206 FE_PHN2206_multa8_out1_25_ p3 n_182 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg345 FE_PHN2664_multa8_out1_4_ p5 n_5 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg344 FE_PHN2667_multa8_out1_3_ p5 n_6 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg306 FE_PHN1570_Delay22_out1_3_ p5 n_78 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg307 FE_PHN1583_Delay22_out1_4_ p5 n_77 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg312 FE_PHN418_Delay22_out1_9_ p5 n_72 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg123 Delay22_out1<10> p7 n_186 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg221 FE_PHN2243_multa8_out1_10_ p7 n_167 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg71 Delay22_out1<14> p7 n_238 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg124 Delay22_out1<12> p7 n_185 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg73 Delay22_out1<22> p7 n_236 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg226 FE_PHN2687_multa8_out1_22_ p7 n_162 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg72 Delay22_out1<20> p7 n_237 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg225 FE_PHN1391_multa8_out1_20_ p7 n_163 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg69 Delay22_out1<16> p7 n_240 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg68 Delay22_out1<17> p7 n_241 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg223 FE_PHN2699_multa8_out1_16_ p7 n_165 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg77 FE_PHN364_Delay22_out1_28_ p3 n_232 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg115 Delay12_out1<1> p4 n_194 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg178 multa10_out1<0> p4 n_44 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg319 Delay12_out1<0> p4 n_65 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg289 Delay12_out1<4> p4 n_95 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg200 FE_PHN2660_multa10_out1_6_ p4 n_22 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg199 FE_PHN2661_multa10_out1_5_ p4 n_23 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg293 FE_PHN391_Delay12_out1_5_ p4 n_91 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg64 Delay12_out1<2> p4 n_105 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg283 Delay12_out1<3> p4 n_101 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg240 In1<0> p11 n_148 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg213 In1<1> p11 n_175 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg254 FE_PHN3229_FIR_out_2__5_ p11 n_134 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg255 FE_PHN3234_FIR_out_2__9_ p11 FE_PHN2968_n_133 inh_ground_gnd 
+ inh_power_vdd5 / NO2I1_5VX1
Xg248 In1<7> p11 n_140 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg271 In1<2> p11 n_117 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg205 In1<8> p11 n_183 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg207 FE_PHN1329_FIR_out_2__6_ p11 n_181 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg235 FE_PHN3071_FIR_out_2__10_ p11 n_153 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg181 FE_PHN570_suma6_out1_22_ p8 n_41 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg100 FE_PHN373_Delay34_out1_22_ p2 n_209 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg260 FE_PHN1374_multa12_out1_19_ p8 n_128 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg335 FE_PHN574_suma6_out1_23_ reset n_15 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg284 Delay32_out1<24> reset n_100 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg285 Delay32_out1<25> reset n_99 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg253 FE_PHN1325_FIR_out_2__4_ p11 n_135 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg252 In1<3> p10 n_136 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg237 In1<11> p12 n_151 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg251 In1<14> p12 n_137 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg246 FE_PHN2702_FIR_out_2__15_ p2 n_142 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg204 In1<18> p2 n_184 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg104 Delay34_out1<26> p2 n_205 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg103 Delay34_out1<25> p2 n_206 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg102 Delay34_out1<24> p2 n_207 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg101 Delay34_out1<23> p2 n_208 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg218 FE_PHN612_multa12_out1_24_ p2 n_170 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg234 FE_PHN1335_multa12_out1_23_ p2 n_154 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg215 FE_PHN614_multa12_out1_22_ p2 n_173 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg262 FE_PHN613_multa12_out1_21_ p2 n_126 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg249 FE_PHN653_FIR_out_2__20_ p2 n_139 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg244 FE_PHN514_FIR_out_2__17_ p2 n_144 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg217 FE_PHN2179_FIR_out_2__19_ p2 n_171 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg238 FE_PHN2704_FIR_out_2__13_ p12 n_150 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg241 FE_PHN2898_FIR_out_2__12_ p12 n_147 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg330 FE_PHN467_Delay32_out1_1_ p6 n_54 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg97 Delay34_out1<1> p6 n_212 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg107 Delay34_out1<4> p6 n_202 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg211 FE_PHN2657_multa12_out1_6_ p6 n_177 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg106 Delay34_out1<3> p6 n_203 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg105 Delay34_out1<2> p6 n_204 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg295 Delay32_out1<9> p n_89 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg294 FE_PHN2715_Delay32_out1_8_ p1 n_90 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg196 FE_PHN1361_suma6_out1_8_ p1 n_26 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg202 FE_PHN712_multa10_out1_18_ p9 n_20 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg286 Delay12_out1<18> p9 n_98 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg122 Delay12_out1<25> p9 n_187 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg121 Delay12_out1<24> p9 n_188 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg120 Delay12_out1<23> p9 n_189 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg119 Delay12_out1<22> p9 n_190 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg279 FE_PHN642_multa10_out1_22_ p9 n_109 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg118 Delay12_out1<21> p9 n_191 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg116 Delay12_out1<20> p9 n_193 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg114 Delay12_out1<19> p9 n_195 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg113 Delay12_out1<17> p9 n_196 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg274 FE_PHN677_multa10_out1_17_ p9 n_114 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg112 Delay12_out1<16> p9 n_197 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg275 FE_PHN715_multa10_out1_19_ p9 n_113 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg281 FE_PHN696_multa10_out1_24_ p8 n_107 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg269 FE_PHN660_multa10_out1_23_ p8 n_119 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg278 FE_PHN681_multa10_out1_21_ p8 n_110 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg277 FE_PHN657_multa10_out1_20_ p8 n_111 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg280 FE_PHN694_multa10_out1_16_ p n_108 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg273 multa10_out1<15> p n_115 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg117 FE_PHN3349_Delay12_out1_15_ p n_192 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg90 Delay34_out1<12> p n_219 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg89 Delay34_out1<13> p n_220 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg257 FE_PHN3072_multa12_out1_12_ p n_131 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg88 Delay34_out1<11> p n_221 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg219 FE_PHN3083_multa12_out1_11_ p n_169 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg111 Delay34_out1<8> p1 n_198 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg110 Delay34_out1<9> p1 n_199 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg86 Delay34_out1<7> p1 n_223 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg267 FE_PHN2726_multa12_out1_9_ p1 n_121 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg209 FE_PHN2613_multa12_out1_7_ p1 n_179 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg266 FE_PHN2733_multa12_out1_8_ p1 n_122 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg214 FE_PHN2557_multa12_out1_5_ p6 n_174 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg109 FE_PHN380_Delay34_out1_6_ p6 n_200 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg256 FE_PHN2724_multa12_out1_10_ p n_132 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg87 FE_PHN2718_Delay34_out1_10_ p n_222 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg190 FE_PHN1381_suma6_out1_15_ p8 n_32 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg187 FE_PHN563_suma6_out1_17_ p8 n_35 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg224 FE_PHN1379_multa8_out1_17_ p7 n_164 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg222 FE_PHN2711_multa8_out1_14_ p7 n_166 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg198 FE_PHN2559_multa10_out1_4_ p4 n_24 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg195 FE_PHN2561_multa10_out1_3_ p4 n_27 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg194 FE_PHN2566_multa10_out1_2_ p4 n_28 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg276 FE_PHN2567_multa10_out1_1_ p4 n_112 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg259 FE_PHN1382_multa12_out1_18_ p8 n_129 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg243 FE_PHN1368_multa12_out1_17_ p8 n_145 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg265 FE_PHN2558_multa12_out1_4_ p6 n_123 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg210 FE_PHN2560_multa12_out1_3_ p6 n_178 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg264 FE_PHN2563_multa12_out1_2_ p6 n_124 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg242 FE_PHN2725_multa12_out1_15_ p3 n_146 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg258 FE_PHN2712_multa12_out1_14_ p3 n_130 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg282 FE_PHN3023_multa8_out1_30_ p3 n_106 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg231 FE_PHN2223_multa8_out1_31_ p3 n_157 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg233 FE_PHN2215_multa8_out1_33_ p3 n_155 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg272 FE_PHN2856_multa8_out1_34_ p3 n_116 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg232 FE_PHN2220_multa8_out1_32_ p3 n_156 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg83 FE_PHN3063_Delay22_out1_34_ p3 n_226 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg81 FE_PHN3055_Delay22_out1_32_ p3 n_228 inh_ground_gnd inh_power_vdd5 / 
+ NO2I1_5VX1
Xg75 Delay22_out1<24> p10 n_234 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
Xg227 multa8_out1<24> p10 n_161 inh_ground_gnd inh_power_vdd5 / NO2I1_5VX1
XFE_PHC1135_n_14 n_14 FE_PHN1135_n_14 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC571_suma6_out1_24_ suma6_out1<24> FE_PHN571_suma6_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2586_n_62 n_62 FE_PHN2586_n_62 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC800_n_53 FE_PHN3617_n_53 FE_PHN800_n_53 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC560_suma6_out1_19_ suma6_out1<19> FE_PHN560_suma6_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC568_suma6_out1_20_ suma6_out1<20> FE_PHN568_suma6_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC821_n_104 FE_PHN3620_n_104 FE_PHN821_n_104 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC802_n_56 FE_PHN3651_n_56 FE_PHN802_n_56 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC569_suma6_out1_18_ suma6_out1<18> FE_PHN569_suma6_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC843_n_57 n_57 FE_PHN843_n_57 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC849_n_58 n_58 FE_PHN849_n_58 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC567_suma6_out1_16_ suma6_out1<16> FE_PHN567_suma6_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2820_n_63 n_63 FE_PHN2820_n_63 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2625_n_64 n_64 FE_PHN2625_n_64 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC64_Delay0_out1_21_ Delay0_out1<21> FE_PHN64_Delay0_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC65_Delay0_out1_20_ Delay0_out1<20> FE_PHN65_Delay0_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC71_Delay0_out1_19_ Delay0_out1<19> FE_PHN71_Delay0_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC78_Delay0_out1_18_ Delay0_out1<18> FE_PHN78_Delay0_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC82_Delay0_out1_17_ Delay0_out1<17> FE_PHN82_Delay0_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC121_Delay0_out1_9_ Delay0_out1<9> FE_PHN121_Delay0_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC143_Delay0_out1_16_ Delay0_out1<16> FE_PHN143_Delay0_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC187_Delay0_out1_14_ Delay0_out1<14> FE_PHN187_Delay0_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC324_Delay0_out1_15_ Delay0_out1<15> FE_PHN324_Delay0_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC326_Delay0_out1_8_ Delay0_out1<8> FE_PHN326_Delay0_out1_8_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC328_Delay31_out1_14_ Delay31_out1<14> FE_PHN328_Delay31_out1_14_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC337_Delay31_out1_13_ Delay31_out1<13> FE_PHN337_Delay31_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC491_Delay31_out1_15_ Delay31_out1<15> FE_PHN491_Delay31_out1_15_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC527_Delay0_out1_13_ Delay0_out1<13> FE_PHN527_Delay0_out1_13_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2985_n_68 FE_PHN2985_n_68 FE_PHN2915_n_68 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC1059_n_69 FE_PHN3619_n_69 FE_PHN1059_n_69 inh_ground_gnd inh_power_vdd5 
+ / DLY8_5VX1
XFE_PHC572_suma6_out1_1_ suma6_out1<1> FE_PHN572_suma6_out1_1_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC558_suma6_out1_0_ suma6_out1<0> FE_PHN558_suma6_out1_0_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC564_suma6_out1_2_ suma6_out1<2> FE_PHN564_suma6_out1_2_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC2583_n_87 n_87 FE_PHN2583_n_87 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC778_n_75 n_75 FE_PHN778_n_75 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2593_n_82 n_82 FE_PHN2593_n_82 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC1173_n_138 n_138 FE_PHN1173_n_138 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1165_n_143 n_143 FE_PHN1165_n_143 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2624_n_239 n_239 FE_PHN2624_n_239 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2623_n_92 n_92 FE_PHN2623_n_92 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC566_suma6_out1_4_ suma6_out1<4> FE_PHN566_suma6_out1_4_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC565_suma6_out1_5_ suma6_out1<5> FE_PHN565_suma6_out1_5_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC855_n_102 FE_PHN3796_n_102 FE_PHN855_n_102 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC562_suma6_out1_21_ suma6_out1<21> FE_PHN562_suma6_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC868_n_103 FE_PHN3608_n_103 FE_PHN868_n_103 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC2595_n_88 n_88 FE_PHN2595_n_88 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2610_n_86 n_86 FE_PHN2610_n_86 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC432_Delay32_out1_5_ FE_PHN1599_Delay32_out1_5_ 
+ FE_PHN432_Delay32_out1_5_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC573_suma6_out1_3_ suma6_out1<3> FE_PHN573_suma6_out1_3_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1184_n_118 n_118 FE_PHN1184_n_118 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1180_n_172 n_172 FE_PHN1180_n_172 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2629_n_216 n_216 FE_PHN2629_n_216 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC787_n_201 FE_PHN3793_n_201 FE_PHN787_n_201 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC818_n_73 FE_PHN1897_n_73 FE_PHN818_n_73 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC924_n_224 FE_PHN3696_n_224 FE_PHN924_n_224 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC446_Delay22_out1_5_ FE_PHN1525_Delay22_out1_5_ 
+ FE_PHN446_Delay22_out1_5_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC933_n_210 FE_PHN3630_n_210 FE_PHN933_n_210 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC840_n_211 FE_PHN3743_n_211 FE_PHN840_n_211 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC781_n_213 n_213 FE_PHN781_n_213 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2591_n_214 n_214 FE_PHN2591_n_214 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2606_n_215 n_215 FE_PHN2606_n_215 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2612_n_217 n_217 FE_PHN2612_n_217 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2619_n_218 n_218 FE_PHN2619_n_218 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC880_n_225 FE_PHN3720_n_225 FE_PHN880_n_225 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC3210_Delay22_out1_29_ FE_PHN3059_Delay22_out1_29_ 
+ FE_PHN3210_Delay22_out1_29_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC3278_n_233 FE_PHN3177_n_233 FE_PHN3278_n_233 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC2987_n_235 FE_PHN2987_n_235 FE_PHN2920_n_235 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC813_n_78 n_78 FE_PHN813_n_78 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC859_n_77 n_77 FE_PHN859_n_77 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC418_Delay22_out1_9_ Delay22_out1<9> FE_PHN418_Delay22_out1_9_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2592_n_185 n_185 FE_PHN2592_n_185 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2607_n_237 n_237 FE_PHN2607_n_237 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2605_n_240 n_240 FE_PHN2605_n_240 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2621_n_241 n_241 FE_PHN2621_n_241 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC364_Delay22_out1_28_ Delay22_out1<28> FE_PHN364_Delay22_out1_28_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC853_n_194 FE_PHN1930_n_194 FE_PHN853_n_194 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC864_n_65 FE_PHN2431_n_65 FE_PHN864_n_65 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC796_n_95 n_95 FE_PHN3583_n_95 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC391_Delay12_out1_5_ FE_PHN3680_Delay12_out1_5_ 
+ FE_PHN391_Delay12_out1_5_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC945_n_101 FE_PHN2029_n_101 FE_PHN945_n_101 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1001_n_105 FE_PHN1997_n_105 FE_PHN1001_n_105 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC87_Delay0_out1_10_ FE_PHN87_Delay0_out1_10_ Delay0_out1<10> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC3116_FIR_out_2__10_ FE_PHN3116_FIR_out_2__10_ FE_PHN3071_FIR_out_2__10_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC570_suma6_out1_22_ suma6_out1<22> FE_PHN570_suma6_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC373_Delay34_out1_22_ Delay34_out1<22> FE_PHN373_Delay34_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC574_suma6_out1_23_ suma6_out1<23> FE_PHN574_suma6_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC938_n_100 n_100 FE_PHN938_n_100 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC879_n_99 FE_PHN3801_n_99 FE_PHN879_n_99 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC120_Delay0_out1_11_ FE_PHN120_Delay0_out1_11_ Delay0_out1<11> 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC3279_n_151 FE_PHN3279_n_151 FE_PHN3256_n_151 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1163_n_137 n_137 FE_PHN1163_n_137 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1167_n_184 n_184 FE_PHN1167_n_184 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC846_n_205 FE_PHN3633_n_205 FE_PHN846_n_205 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC797_n_206 FE_PHN3660_n_206 FE_PHN797_n_206 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC814_n_207 FE_PHN3584_n_207 FE_PHN814_n_207 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC911_n_208 FE_PHN3653_n_208 FE_PHN911_n_208 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC612_multa12_out1_24_ multa12_out1<24> FE_PHN612_multa12_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC614_multa12_out1_22_ multa12_out1<22> FE_PHN614_multa12_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC613_multa12_out1_21_ multa12_out1<21> FE_PHN613_multa12_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC653_FIR_out_2__20_ In1<20> FE_PHN653_FIR_out_2__20_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC514_FIR_out_2__17_ In1<17> FE_PHN514_FIR_out_2__17_ inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC1100_n_212 FE_PHN3767_n_212 FE_PHN1100_n_212 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC467_Delay32_out1_1_ Delay32_out1<1> FE_PHN467_Delay32_out1_1_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC921_n_202 FE_PHN3655_n_202 FE_PHN921_n_202 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC829_n_203 FE_PHN3643_n_203 FE_PHN829_n_203 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC989_n_204 FE_PHN1960_n_204 FE_PHN989_n_204 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC2596_n_89 n_89 FE_PHN2596_n_89 inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC712_multa10_out1_18_ multa10_out1<18> FE_PHN712_multa10_out1_18_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC862_n_98 FE_PHN3640_n_98 FE_PHN862_n_98 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC810_n_187 n_187 FE_PHN1843_n_187 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC972_n_188 FE_PHN2010_n_188 FE_PHN972_n_188 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC878_n_189 n_189 FE_PHN2027_n_189 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC1015_n_190 FE_PHN2091_n_190 FE_PHN1015_n_190 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC642_multa10_out1_22_ multa10_out1<22> FE_PHN642_multa10_out1_22_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC920_n_191 FE_PHN2083_n_191 FE_PHN920_n_191 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC913_n_193 n_193 FE_PHN913_n_193 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC812_n_195 FE_PHN3588_n_195 FE_PHN812_n_195 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC871_n_196 FE_PHN3650_n_196 FE_PHN871_n_196 inh_ground_gnd 
+ inh_power_vdd5 / DLY8_5VX1
XFE_PHC677_multa10_out1_17_ multa10_out1<17> FE_PHN677_multa10_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC962_n_197 n_197 FE_PHN3597_n_197 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC715_multa10_out1_19_ multa10_out1<19> FE_PHN715_multa10_out1_19_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC696_multa10_out1_24_ multa10_out1<24> FE_PHN696_multa10_out1_24_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC660_multa10_out1_23_ multa10_out1<23> FE_PHN660_multa10_out1_23_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC681_multa10_out1_21_ multa10_out1<21> FE_PHN681_multa10_out1_21_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC657_multa10_out1_20_ multa10_out1<20> FE_PHN657_multa10_out1_20_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC694_multa10_out1_16_ multa10_out1<16> FE_PHN694_multa10_out1_16_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC2608_n_219 n_219 FE_PHN2608_n_219 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2601_n_220 n_220 FE_PHN2601_n_220 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2600_n_221 n_221 FE_PHN2600_n_221 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2830_n_198 n_198 FE_PHN2830_n_198 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2587_n_199 n_199 FE_PHN2587_n_199 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC2590_n_223 n_223 FE_PHN2590_n_223 inh_ground_gnd inh_power_vdd5 / 
+ DLY8_5VX1
XFE_PHC380_Delay34_out1_6_ FE_PHN2430_Delay34_out1_6_ 
+ FE_PHN380_Delay34_out1_6_ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC563_suma6_out1_17_ suma6_out1<17> FE_PHN563_suma6_out1_17_ 
+ inh_ground_gnd inh_power_vdd5 / DLY8_5VX1
XFE_PHC3040_n_36 FE_PHN3040_n_36 FE_PHN2858_n_36 inh_ground_gnd inh_power_vdd5 
+ / BU_5VX4
XFE_PHC1753_Delay34_out1_6_ Delay34_out1<6> FE_PHN1753_Delay34_out1_6_ 
+ inh_ground_gnd inh_power_vdd5 / BU_5VX4
Xu_sumd UNCONNECTED_HIER_Z440 UNCONNECTED_HIER_Z439 In3<30> In3<29> In3<28> 
+ In3<27> In3<26> In3<25> In3<24> In3<23> In3<22> In3<21> In3<20> In3<19> 
+ In3<18> In3<17> In3<16> In3<15> In3<14> In3<13> In3<12> In3<11> In3<10> 
+ In3<9> In3<8> In3<7> In3<6> In3<5> UNCONNECTED_HIER_Z438 
+ UNCONNECTED_HIER_Z437 UNCONNECTED_HIER_Z436 UNCONNECTED_HIER_Z435 
+ UNCONNECTED_HIER_Z434 UNCONNECTED_HIER_Z442 UNCONNECTED_HIER_Z441 
+ Delay31_out1<25> Delay31_out1<24> Delay31_out1<23> Delay31_out1<22> 
+ Delay31_out1<21> Delay31_out1<20> Delay31_out1<19> Delay31_out1<18> 
+ Delay31_out1<17> Delay31_out1<16> FE_PHN491_Delay31_out1_15_ 
+ FE_PHN328_Delay31_out1_14_ FE_PHN337_Delay31_out1_13_ Delay31_out1<12> 
+ Delay31_out1<11> Delay31_out1<10> FE_PHN528_Delay31_out1_9_ 
+ FE_PHN539_Delay31_out1_8_ FE_PHN534_Delay31_out1_7_ Delay31_out1<6> 
+ FE_PHN536_Delay31_out1_5_ FE_PHN538_Delay31_out1_4_ 
+ FE_PHN540_Delay31_out1_3_ FE_PHN546_Delay31_out1_2_ Delay31_out1<1> 
+ Delay31_out1<0> sumd_out1<33> sumd_out1<32> sumd_out1<31> sumd_out1<30> 
+ sumd_out1<29> sumd_out1<28> sumd_out1<27> sumd_out1<26> sumd_out1<25> 
+ sumd_out1<24> sumd_out1<23> sumd_out1<22> sumd_out1<21> sumd_out1<20> 
+ sumd_out1<19> sumd_out1<18> sumd_out1<17> sumd_out1<16> sumd_out1<15> 
+ sumd_out1<14> sumd_out1<13> sumd_out1<12> sumd_out1<11> sumd_out1<10> 
+ sumd_out1<9> sumd_out1<8> sumd_out1<7> sumd_out1<6> UNCONNECTED46 
+ UNCONNECTED45 UNCONNECTED44 UNCONNECTED43 UNCONNECTED42 UNCONNECTED41 
+ inh_ground_gnd inh_power_vdd5 / sumd_2
Xu_sumq UNCONNECTED_HIER_Z451 UNCONNECTED_HIER_Z450 In2<39> In2<38> In2<37> 
+ In2<36> In2<35> In2<34> In2<33> In2<32> In2<31> In2<30> In2<29> In2<28> 
+ In2<27> In2<26> In2<25> In2<24> In2<23> In2<22> In2<21> In2<20> In2<19> 
+ In2<18> In2<17> In2<16> In2<15> In2<14> In2<13> In2<12> In2<11> In2<10> 
+ In2<9> In2<8> In2<7> In2<6> In2<5> In2<4> In2<3> In2<2> 
+ UNCONNECTED_HIER_Z449 UNCONNECTED_HIER_Z448 UNCONNECTED_HIER_Z447 
+ UNCONNECTED_HIER_Z446 sumd_out1<31> sumd_out1<30> sumd_out1<29> 
+ sumd_out1<28> sumd_out1<27> sumd_out1<26> sumd_out1<25> sumd_out1<24> 
+ sumd_out1<23> sumd_out1<22> sumd_out1<21> sumd_out1<20> sumd_out1<19> 
+ sumd_out1<18> sumd_out1<17> sumd_out1<16> sumd_out1<15> sumd_out1<14> 
+ sumd_out1<13> FE_PHN2057_sumd_out1_12_ sumd_out1<11> sumd_out1<10> 
+ FE_PHN2110_sumd_out1_9_ sumd_out1<8> sumd_out1<7> sumd_out1<6> In3<4> In3<3> 
+ In3<2> In3<1> In3<0> UNCONNECTED_HIER_Z445 sumq_out1<38> sumq_out1<37> 
+ sumq_out1<36> sumq_out1<35> sumq_out1<34> sumq_out1<33> sumq_out1<32> 
+ sumq_out1<31> sumq_out1<30> sumq_out1<29> sumq_out1<28> sumq_out1<27> 
+ sumq_out1<26> sumq_out1<25> sumq_out1<24> sumq_out1<23> sumq_out1<22> 
+ sumq_out1<21> sumq_out1<20> sumq_out1<19> sumq_out1<18> sumq_out1<17> 
+ sumq_out1<16> sumq_out1<15> sumq_out1<14> sumq_out1<13> sumq_out1<12> 
+ sumq_out1<11> sumq_out1<10> sumq_out1<9> sumq_out1<8> sumq_out1<7> 
+ sumq_out1<6> sumq_out1<5> sumq_out1<4> sumq_out1<3> sumq_out1<2> 
+ sumq_out1<1> sumq_out1<0> inh_ground_gnd inh_power_vdd5 / sumq_2
Xu_sumin FE_PHN64_Delay0_out1_21_ FE_PHN65_Delay0_out1_20_ 
+ FE_PHN71_Delay0_out1_19_ FE_PHN78_Delay0_out1_18_ FE_PHN82_Delay0_out1_17_ 
+ FE_PHN143_Delay0_out1_16_ FE_PHN324_Delay0_out1_15_ 
+ FE_PHN187_Delay0_out1_14_ FE_PHN527_Delay0_out1_13_ Delay0_out1<12> 
+ Delay0_out1<11> Delay0_out1<10> FE_PHN121_Delay0_out1_9_ 
+ FE_PHN326_Delay0_out1_8_ FE_PHN2980_Delay0_out1_7_ FE_PHN2979_Delay0_out1_6_ 
+ Delay0_out1<5> Delay0_out1<4> FE_PHN3111_Delay0_out1_3_ Delay0_out1<2> 
+ FE_PHN3112_Delay0_out1_1_ FE_PHN2981_Delay0_out1_0_ UNCONNECTED_HIER_Z444 
+ UNCONNECTED_HIER_Z443 sumq_out1<36> sumq_out1<35> sumq_out1<34> 
+ sumq_out1<33> sumq_out1<32> sumq_out1<31> sumq_out1<30> sumq_out1<29> 
+ sumq_out1<28> sumq_out1<27> sumq_out1<26> sumq_out1<25> sumq_out1<24> 
+ sumq_out1<23> sumq_out1<22> sumq_out1<21> sumq_out1<20> sumq_out1<19> 
+ sumq_out1<18> sumq_out1<17> sumq_out1<16> sumq_out1<15> sumq_out1<14> 
+ sumq_out1<13> sumq_out1<12> sumq_out1<11> FE_PHN2142_sumq_out1_10_ 
+ sumq_out1<9> sumq_out1<8> sumq_out1<7> sumq_out1<6> sumq_out1<5> 
+ sumq_out1<4> sumq_out1<3> sumq_out1<2> sumq_out1<1> sumq_out1<0> 
+ sumin_out1<35> FE_RN_8 FE_RN_7 FE_RN_6 FE_RN_5 FE_RN_4 FE_RN_3 FE_RN_2 
+ FE_RN_1 FE_RN_ FE_RN_10 FE_RN_9 Out1<23> sumin_out1<22> sumin_out1<21> 
+ sumin_out1<20> sumin_out1<19> sumin_out1<18> sumin_out1<17> sumin_out1<16> 
+ sumin_out1<15> sumin_out1<14> sumin_out1<13> sumin_out1<12> sumin_out1<11> 
+ sumin_out1<10> sumin_out1<9> sumin_out1<8> sumin_out1<7> sumin_out1<6> 
+ sumin_out1<5> sumin_out1<4> sumin_out1<3> sumin_out1<2> sumin_out1<1> 
+ sumin_out1<0> inh_ground_gnd inh_power_vdd5 / sumin_2
XFE_OFC34_IIR_out1_2__27_ FE_OFN33_IIR_out1_2__27_ FE_RN_11 inh_ground_gnd 
+ inh_power_vdd5 / IN_5VX4
XFE_OFC33_IIR_out1_2__27_ FE_RN_1 FE_OFN33_IIR_out1_2__27_ inh_ground_gnd 
+ inh_power_vdd5 / IN_5VX0
Xu_multa6 sumin_out1<35> Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> FE_RN_14 
+ FE_RN_2 FE_RN_11 FE_RN_ FE_RN_10 FE_RN_9 Out1<23> sumin_out1<22> 
+ FE_OFN49_sumin_out1_21_ FE_OFN50_sumin_out1_20_ FE_OFN51_sumin_out1_19_ 
+ sumin_out1<18> FE_OFN52_sumin_out1_17_ sumin_out1<16> sumin_out1<15> 
+ sumin_out1<14> sumin_out1<13> sumin_out1<12> sumin_out1<11> sumin_out1<10> 
+ sumin_out1<9> sumin_out1<8> sumin_out1<7> sumin_out1<6> sumin_out1<5> 
+ sumin_out1<4> FE_OFN54_sumin_out1_3_ sumin_out1<2> sumin_out1<1> 
+ sumin_out1<0> vdd5! UNCONNECTED_HIER_Z408 vdd5! UNCONNECTED_HIER_Z407 vdd5! 
+ UNCONNECTED_HIER_Z406 UNCONNECTED_HIER_Z405 vdd5! UNCONNECTED_HIER_Z404 
+ vdd5! vdd5! UNCONNECTED_HIER_Z403 UNCONNECTED_HIER_Z402 
+ UNCONNECTED_HIER_Z401 UNCONNECTED_HIER_Z400 multa6_out1<28> multa6_out1<27> 
+ multa6_out1<26> multa6_out1<25> multa6_out1<24> multa6_out1<23> 
+ multa6_out1<22> multa6_out1<21> multa6_out1<20> multa6_out1<19> 
+ multa6_out1<18> multa6_out1<17> multa6_out1<16> multa6_out1<15> 
+ multa6_out1<14> multa6_out1<13> multa6_out1<12> multa6_out1<11> 
+ multa6_out1<10> multa6_out1<9> multa6_out1<8> multa6_out1<7> multa6_out1<6> 
+ multa6_out1<5> multa6_out1<4> multa6_out1<3> multa6_out1<2> multa6_out1<1> 
+ multa6_out1<0> FE_RN_13 FE_RN_12 FE_OFN48_sumin_out1_35_ 
+ FE_OFN53_sumin_out1_4_ inh_ground_gnd inh_power_vdd5 / multa6_2
Xu_suma2 UNCONNECTED_HIER_Z427 Delay21_out1<34> Delay21_out1<33> 
+ Delay21_out1<32> Delay21_out1<31> Delay21_out1<30> Delay21_out1<29> 
+ Delay21_out1<28> Delay21_out1<27> Delay21_out1<26> Delay21_out1<25> 
+ Delay21_out1<24> Delay21_out1<23> Delay21_out1<22> Delay21_out1<21> 
+ Delay21_out1<20> Delay21_out1<19> Delay21_out1<18> Delay21_out1<17> 
+ Delay21_out1<16> Delay21_out1<15> Delay21_out1<14> Delay21_out1<13> 
+ Delay21_out1<12> Delay21_out1<11> Delay21_out1<10> Delay21_out1<9> 
+ Delay21_out1<8> Delay21_out1<7> Delay21_out1<6> Delay21_out1<5> 
+ Delay21_out1<4> Delay21_out1<3> UNCONNECTED_HIER_Z426 UNCONNECTED_HIER_Z425 
+ UNCONNECTED_HIER_Z424 UNCONNECTED_HIER_Z423 multa2_out1<37> multa2_out1<36> 
+ multa2_out1<35> multa2_out1<34> multa2_out1<33> multa2_out1<32> 
+ multa2_out1<31> multa2_out1<30> multa2_out1<29> multa2_out1<28> 
+ multa2_out1<27> multa2_out1<26> multa2_out1<25> multa2_out1<24> 
+ multa2_out1<23> multa2_out1<22> multa2_out1<21> multa2_out1<20> 
+ multa2_out1<19> multa2_out1<18> multa2_out1<17> multa2_out1<16> 
+ multa2_out1<15> multa2_out1<14> multa2_out1<13> multa2_out1<12> 
+ multa2_out1<11> multa2_out1<10> multa2_out1<9> multa2_out1<8> multa2_out1<7> 
+ multa2_out1<6> UNCONNECTED_HIER_Z422 UNCONNECTED_HIER_Z421 
+ UNCONNECTED_HIER_Z420 UNCONNECTED_HIER_Z419 UNCONNECTED_HIER_Z418 
+ UNCONNECTED_HIER_Z417 UNCONNECTED40 UNCONNECTED39 Out3<30> Out3<29> Out3<28> 
+ Out3<27> Out3<26> Out3<25> Out3<24> Out3<23> Out3<22> Out3<21> Out3<20> 
+ Out3<19> Out3<18> Out3<17> Out3<16> Out3<15> Out3<14> Out3<13> Out3<12> 
+ Out3<11> Out3<10> Out3<9> Out3<8> Out3<7> Out3<6> Out3<5> Out3<4> Out3<3> 
+ Out3<2> Out3<1> Out3<0> inh_ground_gnd inh_power_vdd5 / suma2_2
Xu_multa2 FE_OFN48_sumin_out1_35_ Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> 
+ FE_RN_14 FE_RN_12 FE_RN_11 FE_RN_13 FE_RN_10 FE_RN_9 Out1<23> sumin_out1<22> 
+ sumin_out1<21> sumin_out1<20> sumin_out1<19> sumin_out1<18> sumin_out1<17> 
+ sumin_out1<16> sumin_out1<15> sumin_out1<14> sumin_out1<13> sumin_out1<12> 
+ sumin_out1<11> sumin_out1<10> sumin_out1<9> sumin_out1<8> sumin_out1<7> 
+ sumin_out1<6> sumin_out1<5> sumin_out1<4> sumin_out1<3> sumin_out1<2> 
+ sumin_out1<1> sumin_out1<0> vdd5! vdd5! UNCONNECTED_HIER_Z391 
+ UNCONNECTED_HIER_Z390 vdd5! UNCONNECTED_HIER_Z389 vdd5! vdd5! 
+ UNCONNECTED_HIER_Z388 vdd5! UNCONNECTED_HIER_Z387 vdd5! 
+ UNCONNECTED_HIER_Z386 vdd5! vdd5! multa2_out1<38> multa2_out1<37> 
+ multa2_out1<36> multa2_out1<35> multa2_out1<34> multa2_out1<33> 
+ multa2_out1<32> multa2_out1<31> multa2_out1<30> multa2_out1<29> 
+ multa2_out1<28> multa2_out1<27> multa2_out1<26> multa2_out1<25> 
+ multa2_out1<24> multa2_out1<23> multa2_out1<22> multa2_out1<21> 
+ multa2_out1<20> multa2_out1<19> multa2_out1<18> multa2_out1<17> 
+ multa2_out1<16> multa2_out1<15> multa2_out1<14> multa2_out1<13> 
+ multa2_out1<12> multa2_out1<11> multa2_out1<10> multa2_out1<9> 
+ multa2_out1<8> multa2_out1<7> multa2_out1<6> multa2_out1<5> multa2_out1<4> 
+ multa2_out1<3> multa2_out1<2> multa2_out1<1> multa2_out1<0> 
+ FE_OFN49_sumin_out1_21_ FE_OFN50_sumin_out1_20_ FE_OFN51_sumin_out1_19_ 
+ FE_OFN52_sumin_out1_17_ FE_OFN54_sumin_out1_3_ inh_ground_gnd inh_power_vdd5 
+ / multa2_2
Xu_suma6 UNCONNECTED_HIER_Z432 UNCONNECTED_HIER_Z431 multa6_out1<26> 
+ multa6_out1<25> multa6_out1<24> multa6_out1<23> multa6_out1<22> 
+ multa6_out1<21> multa6_out1<20> multa6_out1<19> multa6_out1<18> 
+ multa6_out1<17> multa6_out1<16> multa6_out1<15> multa6_out1<14> 
+ multa6_out1<13> multa6_out1<12> multa6_out1<11> multa6_out1<10> 
+ multa6_out1<9> multa6_out1<8> multa6_out1<7> multa6_out1<6> multa6_out1<5> 
+ multa6_out1<4> multa6_out1<3> multa6_out1<2> multa6_out1<1> multa6_out1<0> 
+ Delay33_out1<26> Delay33_out1<25> Delay33_out1<24> Delay33_out1<23> 
+ Delay33_out1<22> Delay33_out1<21> Delay33_out1<20> Delay33_out1<19> 
+ Delay33_out1<18> Delay33_out1<17> Delay33_out1<16> Delay33_out1<15> 
+ Delay33_out1<14> Delay33_out1<13> Delay33_out1<12> Delay33_out1<11> 
+ Delay33_out1<10> Delay33_out1<9> Delay33_out1<8> Delay33_out1<7> 
+ Delay33_out1<6> Delay33_out1<5> Delay33_out1<4> Delay33_out1<3> 
+ Delay33_out1<2> Delay33_out1<1> UNCONNECTED_HIER_Z433 suma6_out1<27> 
+ suma6_out1<26> suma6_out1<25> suma6_out1<24> suma6_out1<23> suma6_out1<22> 
+ suma6_out1<21> suma6_out1<20> suma6_out1<19> suma6_out1<18> suma6_out1<17> 
+ suma6_out1<16> suma6_out1<15> suma6_out1<14> suma6_out1<13> suma6_out1<12> 
+ suma6_out1<11> suma6_out1<10> suma6_out1<9> suma6_out1<8> suma6_out1<7> 
+ suma6_out1<6> suma6_out1<5> suma6_out1<4> suma6_out1<3> suma6_out1<2> 
+ suma6_out1<1> suma6_out1<0> inh_ground_gnd inh_power_vdd5 / suma6_2
Xu_multa12 sumin_out1<35> Out1<34> FE_RN_7 FE_RN_6 FE_RN_5 FE_RN_4 FE_RN_3 
+ FE_RN_2 FE_RN_11 FE_RN_ Out1<25> Out1<24> Out1<23> sumin_out1<22> 
+ FE_OFN49_sumin_out1_21_ FE_OFN50_sumin_out1_20_ FE_OFN51_sumin_out1_19_ 
+ sumin_out1<18> FE_OFN52_sumin_out1_17_ FE_PHN3320_sumin_out1_16_ 
+ sumin_out1<15> sumin_out1<14> sumin_out1<13> sumin_out1<12> sumin_out1<11> 
+ sumin_out1<10> sumin_out1<9> sumin_out1<8> sumin_out1<7> sumin_out1<6> 
+ sumin_out1<5> sumin_out1<4> sumin_out1<3> sumin_out1<2> sumin_out1<1> 
+ sumin_out1<0> vdd5! vdd5! vdd5! vdd5! vdd5! vdd5! UNCONNECTED_HIER_Z385 
+ UNCONNECTED_HIER_Z384 vdd5! vdd5! UNCONNECTED_HIER_Z383 
+ UNCONNECTED_HIER_Z382 UNCONNECTED_HIER_Z381 UNCONNECTED_HIER_Z380 
+ UNCONNECTED_HIER_Z379 multa12_out1<26> multa12_out1<25> multa12_out1<24> 
+ multa12_out1<23> multa12_out1<22> multa12_out1<21> multa12_out1<20> 
+ multa12_out1<19> multa12_out1<18> multa12_out1<17> multa12_out1<16> 
+ multa12_out1<15> multa12_out1<14> multa12_out1<13> multa12_out1<12> 
+ multa12_out1<11> multa12_out1<10> multa12_out1<9> multa12_out1<8> 
+ multa12_out1<7> multa12_out1<6> multa12_out1<5> multa12_out1<4> 
+ multa12_out1<3> multa12_out1<2> multa12_out1<1> multa12_out1<0> Out1<26> 
+ Out1<28> Out1<29> Out1<30> Out1<31> Out1<32> Out1<33> FE_OFN53_sumin_out1_4_ 
+ FE_RN_15 Out1<27> inh_ground_gnd inh_power_vdd5 / multa12_2
Xu_suma4 UNCONNECTED_HIER_Z430 UNCONNECTED_HIER_Z429 multa4_out1<41> 
+ multa4_out1<40> multa4_out1<39> multa4_out1<38> multa4_out1<37> 
+ multa4_out1<36> multa4_out1<35> multa4_out1<34> multa4_out1<33> 
+ multa4_out1<32> multa4_out1<31> multa4_out1<30> multa4_out1<29> 
+ multa4_out1<28> multa4_out1<27> multa4_out1<26> multa4_out1<25> 
+ multa4_out1<24> multa4_out1<23> multa4_out1<22> multa4_out1<21> 
+ multa4_out1<20> multa4_out1<19> multa4_out1<18> multa4_out1<17> 
+ multa4_out1<16> multa4_out1<15> multa4_out1<14> multa4_out1<13> 
+ multa4_out1<12> multa4_out1<11> multa4_out1<10> multa4_out1<9> 
+ multa4_out1<8> multa4_out1<7> multa4_out1<6> multa4_out1<5> multa4_out1<4> 
+ multa4_out1<3> multa4_out1<2> multa4_out1<1> UNCONNECTED_HIER_Z428 
+ Delay11_out1<25> Delay11_out1<24> Delay11_out1<23> Delay11_out1<22> 
+ Delay11_out1<21> Delay11_out1<20> Delay11_out1<19> Delay11_out1<18> 
+ Delay11_out1<17> Delay11_out1<16> Delay11_out1<15> Delay11_out1<14> 
+ FE_PHN3065_Delay11_out1_13_ Delay11_out1<12> Delay11_out1<11> 
+ Delay11_out1<10> FE_PHN2246_Delay11_out1_9_ Delay11_out1<8> Delay11_out1<7> 
+ Delay11_out1<6> Delay11_out1<5> Delay11_out1<4> Delay11_out1<3> 
+ Delay11_out1<2> Delay11_out1<1> FE_PHN2242_Delay11_out1_0_ n_378 n_379 
+ Out2<39> Out2<38> Out2<37> Out2<36> Out2<35> Out2<34> Out2<33> Out2<32> 
+ Out2<31> Out2<30> Out2<29> Out2<28> Out2<27> Out2<26> Out2<25> Out2<24> 
+ Out2<23> Out2<22> Out2<21> Out2<20> Out2<19> Out2<18> Out2<17> Out2<16> 
+ Out2<15> Out2<14> Out2<13> Out2<12> Out2<11> Out2<10> Out2<9> Out2<8> 
+ Out2<7> Out2<6> Out2<5> Out2<4> Out2<3> Out2<2> n_418 n_419 inh_ground_gnd 
+ inh_power_vdd5 / suma4_2
Xu_multa10 FE_OFN48_sumin_out1_35_ Out1<34> Out1<33> Out1<32> Out1<31> 
+ Out1<30> FE_RN_14 FE_RN_12 FE_RN_11 FE_RN_13 FE_RN_10 FE_RN_9 Out1<23> 
+ sumin_out1<22> FE_OFN49_sumin_out1_21_ FE_OFN50_sumin_out1_20_ 
+ FE_OFN51_sumin_out1_19_ sumin_out1<18> FE_OFN52_sumin_out1_17_ 
+ sumin_out1<16> sumin_out1<15> sumin_out1<14> sumin_out1<13> sumin_out1<12> 
+ sumin_out1<11> sumin_out1<10> sumin_out1<9> sumin_out1<8> sumin_out1<7> 
+ sumin_out1<6> sumin_out1<5> FE_OFN53_sumin_out1_4_ FE_OFN54_sumin_out1_3_ 
+ sumin_out1<2> sumin_out1<1> sumin_out1<0> vdd5! vdd5! vdd5! 
+ UNCONNECTED_HIER_Z378 vdd5! vdd5! UNCONNECTED_HIER_Z377 
+ UNCONNECTED_HIER_Z376 vdd5! UNCONNECTED_HIER_Z375 UNCONNECTED_HIER_Z374 
+ UNCONNECTED_HIER_Z373 UNCONNECTED_HIER_Z372 UNCONNECTED_HIER_Z371 vdd5! 
+ multa10_out1<25> multa10_out1<24> multa10_out1<23> multa10_out1<22> 
+ multa10_out1<21> multa10_out1<20> multa10_out1<19> multa10_out1<18> 
+ multa10_out1<17> multa10_out1<16> multa10_out1<15> multa10_out1<14> 
+ multa10_out1<13> multa10_out1<12> multa10_out1<11> multa10_out1<10> 
+ multa10_out1<9> multa10_out1<8> multa10_out1<7> multa10_out1<6> 
+ multa10_out1<5> multa10_out1<4> multa10_out1<3> multa10_out1<2> 
+ multa10_out1<1> multa10_out1<0> FE_PHN3805_sumin_out1_16_ inh_ground_gnd 
+ inh_power_vdd5 / multa10_2
Xu_multa4 FE_OFN48_sumin_out1_35_ Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> 
+ FE_RN_14 FE_RN_12 FE_RN_11 FE_RN_13 FE_RN_10 FE_RN_9 Out1<23> sumin_out1<22> 
+ FE_OFN49_sumin_out1_21_ FE_OFN50_sumin_out1_20_ FE_OFN51_sumin_out1_19_ 
+ sumin_out1<18> FE_OFN52_sumin_out1_17_ sumin_out1<16> sumin_out1<15> 
+ sumin_out1<14> sumin_out1<13> sumin_out1<12> sumin_out1<11> sumin_out1<10> 
+ sumin_out1<9> sumin_out1<8> sumin_out1<7> sumin_out1<6> sumin_out1<5> 
+ FE_OFN53_sumin_out1_4_ FE_OFN54_sumin_out1_3_ sumin_out1<2> sumin_out1<1> 
+ sumin_out1<0> vdd5! UNCONNECTED_HIER_Z399 vdd5! UNCONNECTED_HIER_Z398 vdd5! 
+ UNCONNECTED_HIER_Z397 UNCONNECTED_HIER_Z396 UNCONNECTED_HIER_Z395 vdd5! 
+ UNCONNECTED_HIER_Z394 vdd5! vdd5! UNCONNECTED_HIER_Z393 vdd5! 
+ UNCONNECTED_HIER_Z392 multa4_out1<43> multa4_out1<42> multa4_out1<41> 
+ multa4_out1<40> multa4_out1<39> multa4_out1<38> multa4_out1<37> 
+ multa4_out1<36> multa4_out1<35> multa4_out1<34> multa4_out1<33> 
+ multa4_out1<32> multa4_out1<31> multa4_out1<30> multa4_out1<29> 
+ multa4_out1<28> multa4_out1<27> multa4_out1<26> multa4_out1<25> 
+ multa4_out1<24> multa4_out1<23> multa4_out1<22> multa4_out1<21> 
+ multa4_out1<20> multa4_out1<19> multa4_out1<18> multa4_out1<17> 
+ multa4_out1<16> multa4_out1<15> multa4_out1<14> multa4_out1<13> 
+ multa4_out1<12> multa4_out1<11> multa4_out1<10> multa4_out1<9> 
+ multa4_out1<8> multa4_out1<7> multa4_out1<6> multa4_out1<5> multa4_out1<4> 
+ multa4_out1<3> multa4_out1<2> multa4_out1<1> multa4_out1<0> 
+ FE_PHN3320_sumin_out1_16_ FE_PHN3805_sumin_out1_16_ inh_ground_gnd 
+ inh_power_vdd5 / multa4_2
Xu_multa8 FE_OFN48_sumin_out1_35_ Out1<34> Out1<33> Out1<32> Out1<31> Out1<30> 
+ FE_RN_14 FE_RN_12 FE_RN_11 FE_RN_13 FE_RN_10 FE_RN_9 Out1<23> sumin_out1<22> 
+ FE_OFN49_sumin_out1_21_ FE_OFN50_sumin_out1_20_ FE_OFN51_sumin_out1_19_ 
+ sumin_out1<18> FE_OFN52_sumin_out1_17_ sumin_out1<16> sumin_out1<15> 
+ sumin_out1<14> sumin_out1<13> sumin_out1<12> sumin_out1<11> sumin_out1<10> 
+ sumin_out1<9> sumin_out1<8> sumin_out1<7> sumin_out1<6> sumin_out1<5> 
+ sumin_out1<4> sumin_out1<3> sumin_out1<2> sumin_out1<1> sumin_out1<0> vdd5! 
+ vdd5! UNCONNECTED_HIER_Z416 UNCONNECTED_HIER_Z415 vdd5! 
+ UNCONNECTED_HIER_Z414 vdd5! UNCONNECTED_HIER_Z413 UNCONNECTED_HIER_Z412 
+ vdd5! UNCONNECTED_HIER_Z411 vdd5! UNCONNECTED_HIER_Z410 vdd5! 
+ UNCONNECTED_HIER_Z409 multa8_out1<35> multa8_out1<34> multa8_out1<33> 
+ multa8_out1<32> multa8_out1<31> multa8_out1<30> multa8_out1<29> 
+ multa8_out1<28> multa8_out1<27> multa8_out1<26> multa8_out1<25> 
+ multa8_out1<24> multa8_out1<23> multa8_out1<22> multa8_out1<21> 
+ multa8_out1<20> multa8_out1<19> multa8_out1<18> multa8_out1<17> 
+ multa8_out1<16> multa8_out1<15> multa8_out1<14> multa8_out1<13> 
+ multa8_out1<12> multa8_out1<11> multa8_out1<10> multa8_out1<9> 
+ multa8_out1<8> multa8_out1<7> multa8_out1<6> multa8_out1<5> multa8_out1<4> 
+ multa8_out1<3> multa8_out1<2> multa8_out1<1> multa8_out1<0> Out1<24> 
+ Out1<25> Out1<29> FE_PHN3275_FE_RN_14 inh_ground_gnd inh_power_vdd5 / 
+ multa8_2
.ENDS

************************************************************************
* Library Name: filter_verif
* Cell Name:    filter_top
* View Name:    schematic
************************************************************************

.SUBCKT filter_top clk clk_div_3 in<10> in<9> in<8> in<7> in<6> in<5> in<4> 
+ in<3> in<2> in<1> in<0> out<10> out<9> out<8> out<7> out<6> out<5> out<4> 
+ out<3> out<2> out<1> out<0> reset
*.PININFO clk:I clk_div_3:I in<10>:I in<9>:I in<8>:I in<7>:I in<6>:I in<5>:I 
*.PININFO in<4>:I in<3>:I in<2>:I in<1>:I in<0>:I reset:I out<10>:O out<9>:O 
*.PININFO out<8>:O out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O 
*.PININFO out<1>:O out<0>:O
XFE_PHC1427_n_135 FE_PHN2655_n_135 FE_PHN1427_n_135 gnd! vdd5! / DLY4_5VX1
XFE_PHC2655_n_135 n_135 FE_PHN2655_n_135 gnd! vdd5! / DLY4_5VX1
XFE_PHC1326_IIR_out2_1__28_ FE_PHN2176_IIR_out2_1__28_ 
+ FE_PHN1326_IIR_out2_1__28_ gnd! vdd5! / DLY4_5VX1
XFE_PHC1407_n_100 FE_PHN2666_n_100 FE_PHN1407_n_100 gnd! vdd5! / DLY4_5VX1
XFE_PHC1197_n_91 n_91 FE_PHN1197_n_91 gnd! vdd5! / DLY4_5VX1
XFE_PHC2648_n_33 n_33 FE_PHN2648_n_33 gnd! vdd5! / DLY4_5VX1
XFE_PHC530_Delay3_3_out1_14_ Delay3_3_out1<14> FE_PHN530_Delay3_3_out1_14_ 
+ gnd! vdd5! / DLY4_5VX1
XFE_PHC531_Delay3_3_out1_12_ Delay3_3_out1<12> FE_PHN531_Delay3_3_out1_12_ 
+ gnd! vdd5! / DLY4_5VX1
XFE_PHC535_Delay3_3_out1_9_ Delay3_3_out1<9> FE_PHN535_Delay3_3_out1_9_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC541_Delay3_3_out1_10_ Delay3_3_out1<10> FE_PHN541_Delay3_3_out1_10_ 
+ gnd! vdd5! / DLY4_5VX1
XFE_PHC543_Delay3_3_out1_8_ Delay3_3_out1<8> FE_PHN543_Delay3_3_out1_8_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC544_Delay3_3_out1_13_ Delay3_3_out1<13> FE_PHN544_Delay3_3_out1_13_ 
+ gnd! vdd5! / DLY4_5VX1
XFE_PHC554_Delay3_3_out1_7_ Delay3_3_out1<7> FE_PHN554_Delay3_3_out1_7_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC555_Delay3_3_out1_1_ Delay3_3_out1<1> FE_PHN555_Delay3_3_out1_1_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC710_Del_Input_0__9_ Del_Input[0]<9> FE_PHN710_Del_Input_0__9_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC711_Del_Input_0__10_ Del_Input[0]<10> FE_PHN711_Del_Input_0__10_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC714_Del_Input_0__8_ Del_Input[0]<8> FE_PHN714_Del_Input_0__8_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC2052_Delay2_2_2_out1_12_ Delay2_2_2_out1<12> 
+ FE_PHN2052_Delay2_2_2_out1_12_ gnd! vdd5! / DLY4_5VX1
XFE_PHC1454_n_48 FE_PHN2199_n_48 FE_PHN1454_n_48 gnd! vdd5! / DLY4_5VX1
XFE_PHC2199_n_48 n_48 FE_PHN2199_n_48 gnd! vdd5! / DLY4_5VX1
XFE_PHC1310_n_21 FE_PHN3205_n_21 FE_PHN3274_n_21 gnd! vdd5! / DLY4_5VX1
XFE_PHC1309_n_22 FE_PHN2805_n_22 FE_PHN1309_n_22 gnd! vdd5! / DLY4_5VX1
XFE_PHC1401_n_25 FE_PHN2794_n_25 FE_PHN1401_n_25 gnd! vdd5! / DLY4_5VX1
XFE_PHC2645_n_27 n_27 FE_PHN2645_n_27 gnd! vdd5! / DLY4_5VX1
XFE_PHC2646_n_28 n_28 FE_PHN2646_n_28 gnd! vdd5! / DLY4_5VX1
XFE_PHC1308_n_23 n_23 FE_PHN1308_n_23 gnd! vdd5! / DLY4_5VX1
XFE_PHC2226_n_39 n_39 FE_PHN2226_n_39 gnd! vdd5! / DLY4_5VX1
XFE_PHC1512_n_39 FE_PHN2226_n_39 FE_PHN1512_n_39 gnd! vdd5! / DLY4_5VX1
XFE_PHC2216_n_40 n_40 FE_PHN2216_n_40 gnd! vdd5! / DLY4_5VX1
XFE_PHC1431_n_40 FE_PHN2216_n_40 FE_PHN1431_n_40 gnd! vdd5! / DLY4_5VX1
XFE_PHC2149_Delay2_2_1_out1_20_ FE_PHN1388_Delay2_2_1_out1_20_ 
+ FE_PHN2149_Delay2_2_1_out1_20_ gnd! vdd5! / DLY4_5VX1
XFE_PHC1388_Delay2_2_1_out1_20_ FE_PHN2149_Delay2_2_1_out1_20_ 
+ Delay2_2_1_out1<20> gnd! vdd5! / DLY4_5VX1
XFE_PHC1424_n_43 FE_PHN2219_n_43 FE_PHN1424_n_43 gnd! vdd5! / DLY4_5VX1
XFE_PHC2219_n_43 n_43 FE_PHN2219_n_43 gnd! vdd5! / DLY4_5VX1
XFE_PHC1450_n_46 FE_PHN2298_n_46 FE_PHN1450_n_46 gnd! vdd5! / DLY4_5VX1
XFE_PHC2210_n_47 n_47 FE_PHN2210_n_47 gnd! vdd5! / DLY4_5VX1
XFE_PHC1455_n_47 FE_PHN2210_n_47 FE_PHN1455_n_47 gnd! vdd5! / DLY4_5VX1
XFE_PHC363_Delay3_3_out1_21_ FE_PHN2096_Delay3_3_out1_21_ Delay3_3_out1<21> 
+ gnd! vdd5! / DLY4_5VX1
XFE_PHC1434_n_124 n_124 FE_PHN1434_n_124 gnd! vdd5! / DLY4_5VX1
XFE_PHC1435_n_125 n_125 FE_PHN1435_n_125 gnd! vdd5! / DLY4_5VX1
XFE_PHC2234_n_85 FE_PHN1477_n_85 FE_PHN2234_n_85 gnd! vdd5! / DLY4_5VX1
XFE_PHC1477_n_85 FE_PHN2234_n_85 n_85 gnd! vdd5! / DLY4_5VX1
XFE_PHC2233_n_86 n_86 FE_PHN2233_n_86 gnd! vdd5! / DLY4_5VX1
XFE_PHC1430_n_86 FE_PHN2233_n_86 FE_PHN1430_n_86 gnd! vdd5! / DLY4_5VX1
XFE_PHC1452_n_158 n_158 FE_PHN1452_n_158 gnd! vdd5! / DLY4_5VX1
XFE_PHC1510_n_178 FE_PHN2209_n_178 FE_PHN1510_n_178 gnd! vdd5! / DLY4_5VX1
XFE_PHC2209_n_178 n_178 FE_PHN2209_n_178 gnd! vdd5! / DLY4_5VX1
XFE_PHC2239_n_101 n_101 FE_PHN2239_n_101 gnd! vdd5! / DLY4_5VX1
XFE_PHC1418_n_101 FE_PHN2239_n_101 FE_PHN1418_n_101 gnd! vdd5! / DLY4_5VX1
XFE_PHC2196_n_175 n_175 FE_PHN2196_n_175 gnd! vdd5! / DLY4_5VX1
XFE_PHC1503_n_175 FE_PHN2196_n_175 FE_PHN1503_n_175 gnd! vdd5! / DLY4_5VX1
XFE_PHC1511_n_179 FE_PHN2207_n_179 FE_PHN1511_n_179 gnd! vdd5! / DLY4_5VX1
XFE_PHC2207_n_179 n_179 FE_PHN2207_n_179 gnd! vdd5! / DLY4_5VX1
XFE_PHC1307_n_24 n_24 FE_PHN1307_n_24 gnd! vdd5! / DLY4_5VX1
XFE_PHC1194_n_138 n_138 FE_PHN1194_n_138 gnd! vdd5! / DLY4_5VX1
XFE_PHC1198_n_128 n_128 FE_PHN1198_n_128 gnd! vdd5! / DLY4_5VX1
XFE_PHC1409_n_93 n_93 FE_PHN1409_n_93 gnd! vdd5! / DLY4_5VX1
XFE_PHC1323_IIR_out3_0__24_ IIR_out3[0]<24> FE_PHN1323_IIR_out3_0__24_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC736_Del_Input_2__9_ Del_Input[2]<9> FE_PHN736_Del_Input_2__9_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC738_Del_Input_2__10_ Del_Input[2]<10> FE_PHN738_Del_Input_2__10_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC743_Del_Input_2__2_ Del_Input[2]<2> FE_PHN743_Del_Input_2__2_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC750_Del_Input_2__3_ Del_Input[2]<3> FE_PHN750_Del_Input_2__3_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC754_Del_Input_2__4_ Del_Input[2]<4> FE_PHN754_Del_Input_2__4_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC757_Del_Input_2__1_ Del_Input[2]<1> FE_PHN757_Del_Input_2__1_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC765_Del_Input_2__5_ Del_Input[2]<5> FE_PHN765_Del_Input_2__5_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC766_Del_Input_2__0_ Del_Input[2]<0> FE_PHN766_Del_Input_2__0_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC767_Del_Input_2__7_ Del_Input[2]<7> FE_PHN767_Del_Input_2__7_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC768_Del_Input_2__8_ Del_Input[2]<8> FE_PHN768_Del_Input_2__8_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC789_Del_Input_2__6_ Del_Input[2]<6> FE_PHN789_Del_Input_2__6_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC1328_IIR_out3_0__21_ FE_PHN2180_IIR_out3_0__21_ 
+ FE_PHN1328_IIR_out3_0__21_ gnd! vdd5! / DLY4_5VX1
XFE_PHC1330_IIR_out3_0__20_ FE_PHN2174_IIR_out3_0__20_ 
+ FE_PHN1330_IIR_out3_0__20_ gnd! vdd5! / DLY4_5VX1
XFE_PHC3551_n_200 FE_PHN3511_n_200 FE_PHN3551_n_200 gnd! vdd5! / DLY4_5VX1
XFE_PHC3211_n_165 FE_PHN2768_n_165 FE_PHN3291_n_165 gnd! vdd5! / DLY4_5VX1
XFE_PHC1437_n_126 n_126 FE_PHN1437_n_126 gnd! vdd5! / DLY4_5VX1
XFE_PHC1412_n_127 n_127 FE_PHN1412_n_127 gnd! vdd5! / DLY4_5VX1
XFE_PHC1410_n_129 n_129 FE_PHN1410_n_129 gnd! vdd5! / DLY4_5VX1
XFE_PHC1411_n_130 n_130 FE_PHN1411_n_130 gnd! vdd5! / DLY4_5VX1
XFE_PHC1422_n_131 n_131 FE_PHN1422_n_131 gnd! vdd5! / DLY4_5VX1
XFE_PHC1417_n_132 FE_PHN2880_n_132 FE_PHN1417_n_132 gnd! vdd5! / DLY4_5VX1
XFE_PHC2659_n_134 n_134 FE_PHN2659_n_134 gnd! vdd5! / DLY4_5VX1
XFE_PHC1423_n_134 FE_PHN2659_n_134 FE_PHN1423_n_134 gnd! vdd5! / DLY4_5VX1
XFE_PHC529_Delay3_3_out1_11_ FE_PHN529_Delay3_3_out1_11_ Delay3_3_out1<11> 
+ gnd! vdd5! / DLY4_5VX1
XFE_PHC1321_IIR_out3_0__18_ FE_PHN2173_IIR_out3_0__18_ 
+ FE_PHN1321_IIR_out3_0__18_ gnd! vdd5! / DLY4_5VX1
XFE_PHC1513_n_177 FE_PHN2840_n_177 FE_PHN1513_n_177 gnd! vdd5! / DLY4_5VX1
XFE_PHC1196_n_133 n_133 FE_PHN1196_n_133 gnd! vdd5! / DLY4_5VX1
XFE_PHC1322_IIR_out2_1__26_ IIR_out2[1]<26> FE_PHN1322_IIR_out2_1__26_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC1320_IIR_out2_1__27_ FE_PHN2154_IIR_out2_1__27_ 
+ FE_PHN1320_IIR_out2_1__27_ gnd! vdd5! / DLY4_5VX1
XFE_PHC2154_IIR_out2_1__27_ IIR_out2[1]<27> FE_PHN2154_IIR_out2_1__27_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC1395_Delay2_2_1_out1_19_ FE_PHN2643_Delay2_2_1_out1_19_ 
+ FE_PHN1395_Delay2_2_1_out1_19_ gnd! vdd5! / DLY4_5VX1
XFE_PHC1319_IIR_out2_1__25_ IIR_out2[1]<25> FE_PHN1319_IIR_out2_1__25_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC556_Delay2_2_2_out1_11_ FE_PHN2546_Delay2_2_2_out1_11_ 
+ FE_PHN556_Delay2_2_2_out1_11_ gnd! vdd5! / DLY4_5VX1
XFE_PHC1199_n_92 n_92 FE_PHN1199_n_92 gnd! vdd5! / DLY4_5VX1
XFE_PHC1400_Delay2_3_out1_26_ FE_PHN1400_Delay2_3_out1_26_ Delay2_3_out1<26> 
+ gnd! vdd5! / DLY4_5VX1
XFE_PHC1438_n_42 n_42 FE_PHN1438_n_42 gnd! vdd5! / DLY4_5VX1
XFE_PHC2152_IIR_out2_0__21_ IIR_out2[0]<21> FE_PHN2152_IIR_out2_0__21_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC557_Delay2_2_2_out1_10_ Delay2_2_2_out1<10> 
+ FE_PHN557_Delay2_2_2_out1_10_ gnd! vdd5! / DLY4_5VX1
XFE_PHC720_Del_Input_0__1_ FE_PHN1738_Del_Input_0__1_ 
+ FE_PHN720_Del_Input_0__1_ gnd! vdd5! / DLY4_5VX1
XFE_PHC1331_IIR_out2_1__30_ FE_PHN2183_IIR_out2_1__30_ 
+ FE_PHN1331_IIR_out2_1__30_ gnd! vdd5! / DLY4_5VX1
XFE_PHC1327_IIR_out2_1__29_ FE_PHN2859_IIR_out2_1__29_ 
+ FE_PHN1327_IIR_out2_1__29_ gnd! vdd5! / DLY4_5VX1
XFE_PHC2589_IIR_out2_2__4_ IIR_out2[2]<4> FE_PHN2589_IIR_out2_2__4_ gnd! vdd5! 
+ / DLY4_5VX1
XFE_PHC2166_IIR_out2_2__7_ IIR_out2[2]<7> FE_PHN2166_IIR_out2_2__7_ gnd! vdd5! 
+ / DLY4_5VX1
XFE_PHC2640_IIR_out2_2__6_ IIR_out2[2]<6> FE_PHN2640_IIR_out2_2__6_ gnd! vdd5! 
+ / DLY4_5VX1
XFE_PHC2597_IIR_out2_2__5_ IIR_out2[2]<5> FE_PHN2597_IIR_out2_2__5_ gnd! vdd5! 
+ / DLY4_5VX1
XFE_PHC2581_IIR_out2_2__3_ IIR_out2[2]<3> FE_PHN2581_IIR_out2_2__3_ gnd! vdd5! 
+ / DLY4_5VX1
XFE_PHC2575_IIR_out2_2__2_ IIR_out2[2]<2> FE_PHN2575_IIR_out2_2__2_ gnd! vdd5! 
+ / DLY4_5VX1
XFE_PHC2157_IIR_out2_2__13_ IIR_out2[2]<13> FE_PHN2157_IIR_out2_2__13_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC2158_IIR_out2_2__12_ IIR_out2[2]<12> FE_PHN2158_IIR_out2_2__12_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC2159_IIR_out2_2__11_ IIR_out2[2]<11> FE_PHN2159_IIR_out2_2__11_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC2162_IIR_out2_2__10_ IIR_out2[2]<10> FE_PHN2162_IIR_out2_2__10_ gnd! 
+ vdd5! / DLY4_5VX1
XFE_PHC2164_IIR_out2_2__9_ IIR_out2[2]<9> FE_PHN2164_IIR_out2_2__9_ gnd! vdd5! 
+ / DLY4_5VX1
XFE_PHC325_Delay3_3_out1_23_ FE_PHN2080_Delay3_3_out1_23_ 
+ FE_PHN325_Delay3_3_out1_23_ gnd! vdd5! / DLY4_5VX1
XFE_PHC509_Delay3_3_out1_20_ FE_PHN2048_Delay3_3_out1_20_ 
+ FE_PHN509_Delay3_3_out1_20_ gnd! vdd5! / DLY4_5VX1
XFE_PHC548_Delay3_3_out1_3_ FE_PHN2141_Delay3_3_out1_3_ 
+ FE_PHN548_Delay3_3_out1_3_ gnd! vdd5! / DLY4_5VX1
XFE_PHC550_Delay3_3_out1_2_ FE_PHN2547_Delay3_3_out1_2_ 
+ FE_PHN550_Delay3_3_out1_2_ gnd! vdd5! / DLY4_5VX1
XFE_PHC2791_Delay2_2_2_out1_20_ Delay2_2_2_out1<20> 
+ FE_PHN2791_Delay2_2_2_out1_20_ gnd! vdd5! / DLY4_5VX1
XFE_PHC2176_IIR_out2_1__28_ FE_PHN2851_IIR_out2_1__28_ 
+ FE_PHN2176_IIR_out2_1__28_ gnd! vdd5! / DLY2_5VX1
XFE_PHC2666_n_100 n_100 FE_PHN2666_n_100 gnd! vdd5! / DLY2_5VX1
XFE_PHC2359_n_33 FE_PHN2648_n_33 FE_PHN2359_n_33 gnd! vdd5! / DLY2_5VX1
XFE_PHC2378_n_25 n_25 FE_PHN2378_n_25 gnd! vdd5! / DLY2_5VX1
XFE_PHC2365_n_27 FE_PHN2645_n_27 FE_PHN2365_n_27 gnd! vdd5! / DLY2_5VX1
XFE_PHC2377_n_28 FE_PHN2646_n_28 FE_PHN2377_n_28 gnd! vdd5! / DLY2_5VX1
XFE_PHC2298_n_46 n_46 FE_PHN2298_n_46 gnd! vdd5! / DLY2_5VX1
XFE_PHC2181_IIR_out2_2__27_ IIR_out2[2]<27> FE_PHN2181_IIR_out2_2__27_ gnd! 
+ vdd5! / DLY2_5VX1
XFE_PHC2334_n_168 FE_PHN2630_n_168 FE_PHN2334_n_168 gnd! vdd5! / DLY2_5VX1
XFE_PHC2328_n_169 FE_PHN2616_n_169 FE_PHN2328_n_169 gnd! vdd5! / DLY2_5VX1
XFE_PHC2340_n_171 FE_PHN2603_n_171 FE_PHN2340_n_171 gnd! vdd5! / DLY2_5VX1
XFE_PHC2352_n_172 FE_PHN2611_n_172 FE_PHN2352_n_172 gnd! vdd5! / DLY2_5VX1
XFE_PHC2338_n_176 FE_PHN2580_n_176 FE_PHN2338_n_176 gnd! vdd5! / DLY2_5VX1
XFE_PHC2180_IIR_out3_0__21_ IIR_out3[0]<21> FE_PHN2180_IIR_out3_0__21_ gnd! 
+ vdd5! / DLY2_5VX1
XFE_PHC2174_IIR_out3_0__20_ IIR_out3[0]<20> FE_PHN2174_IIR_out3_0__20_ gnd! 
+ vdd5! / DLY2_5VX1
XFE_PHC1579_n_89 n_89 FE_PHN1579_n_89 gnd! vdd5! / DLY2_5VX1
XFE_PHC3124_n_165 FE_PHN3211_n_165 FE_PHN3124_n_165 gnd! vdd5! / DLY2_5VX1
XFE_PHC3214_n_167 FE_PHN3599_n_167 FE_PHN3214_n_167 gnd! vdd5! / DLY2_5VX1
XFE_PHC2315_n_167 FE_PHN2771_n_167 FE_PHN2315_n_167 gnd! vdd5! / DLY2_5VX1
XFE_PHC2173_IIR_out3_0__18_ FE_PHN2679_IIR_out3_0__18_ 
+ FE_PHN2173_IIR_out3_0__18_ gnd! vdd5! / DLY2_5VX1
XFE_PHC2840_n_177 FE_PHN3085_n_177 FE_PHN2840_n_177 gnd! vdd5! / DLY2_5VX1
XFE_PHC2695_n_177 n_177 FE_PHN3802_n_177 gnd! vdd5! / DLY2_5VX1
XFE_PHC2643_Delay2_2_1_out1_19_ FE_PHN2227_Delay2_2_1_out1_19_ 
+ FE_PHN2643_Delay2_2_1_out1_19_ gnd! vdd5! / DLY2_5VX1
XFE_PHC2227_Delay2_2_1_out1_19_ Delay2_2_1_out1<19> 
+ FE_PHN2227_Delay2_2_1_out1_19_ gnd! vdd5! / DLY2_5VX1
XFE_PHC718_Del_Input_0__3_ FE_PHN1646_Del_Input_0__3_ 
+ FE_PHN718_Del_Input_0__3_ gnd! vdd5! / DLY2_5VX1
XFE_PHC719_Del_Input_0__6_ FE_PHN1682_Del_Input_0__6_ 
+ FE_PHN719_Del_Input_0__6_ gnd! vdd5! / DLY2_5VX1
XFE_PHC721_Del_Input_0__5_ FE_PHN1742_Del_Input_0__5_ 
+ FE_PHN721_Del_Input_0__5_ gnd! vdd5! / DLY2_5VX1
XFE_PHC727_Del_Input_0__2_ FE_PHN1588_Del_Input_0__2_ 
+ FE_PHN727_Del_Input_0__2_ gnd! vdd5! / DLY2_5VX1
XFE_PHC730_Del_Input_0__7_ FE_PHN1601_Del_Input_0__7_ 
+ FE_PHN730_Del_Input_0__7_ gnd! vdd5! / DLY2_5VX1
XFE_PHC734_Del_Input_0__4_ FE_PHN2018_Del_Input_0__4_ 
+ FE_PHN734_Del_Input_0__4_ gnd! vdd5! / DLY2_5VX1
XFE_PHC735_Del_Input_0__0_ FE_PHN1865_Del_Input_0__0_ 
+ FE_PHN735_Del_Input_0__0_ gnd! vdd5! / DLY2_5VX1
XFE_PHC2183_IIR_out2_1__30_ IIR_out2[1]<30> FE_PHN2183_IIR_out2_1__30_ gnd! 
+ vdd5! / DLY2_5VX1
XFE_PHC2178_IIR_out2_1__29_ IIR_out2[1]<29> FE_PHN2178_IIR_out2_1__29_ gnd! 
+ vdd5! / DLY2_5VX1
XFE_PHC3563_IIR_out1_0__33_ FE_PHN3557_IIR_out1_0__33_ 
+ FE_PHN3563_IIR_out1_0__33_ gnd! vdd5! / DLY2_5VX1
XFE_PHC722_Del_Input_1__2_ FE_PHN1875_Del_Input_1__2_ 
+ FE_PHN722_Del_Input_1__2_ gnd! vdd5! / DLY2_5VX1
XFE_PHC723_Del_Input_1__9_ FE_PHN1718_Del_Input_1__9_ 
+ FE_PHN723_Del_Input_1__9_ gnd! vdd5! / DLY2_5VX1
XFE_PHC726_Del_Input_1__8_ FE_PHN1735_Del_Input_1__8_ 
+ FE_PHN726_Del_Input_1__8_ gnd! vdd5! / DLY2_5VX1
XFE_PHC728_Del_Input_1__1_ FE_PHN1944_Del_Input_1__1_ 
+ FE_PHN728_Del_Input_1__1_ gnd! vdd5! / DLY2_5VX1
XFE_PHC729_Del_Input_1__3_ FE_PHN1781_Del_Input_1__3_ 
+ FE_PHN729_Del_Input_1__3_ gnd! vdd5! / DLY2_5VX1
XFE_PHC733_Del_Input_1__4_ FE_PHN3689_Del_Input_1__4_ 
+ FE_PHN733_Del_Input_1__4_ gnd! vdd5! / DLY2_5VX1
XFE_PHC2048_Delay3_3_out1_20_ Delay3_3_out1<20> FE_PHN2048_Delay3_3_out1_20_ 
+ gnd! vdd5! / DLY2_5VX1
XFE_PHC2112_Delay3_3_out1_0_ FE_PHN2531_Delay3_3_out1_0_ 
+ FE_PHN2112_Delay3_3_out1_0_ gnd! vdd5! / DLY2_5VX1
XFE_PHC716_Del_Input_1__10_ FE_PHN1688_Del_Input_1__10_ 
+ FE_PHN716_Del_Input_1__10_ gnd! vdd5! / DLY2_5VX1
XFE_PHC724_Del_Input_1__7_ FE_PHN1793_Del_Input_1__7_ 
+ FE_PHN724_Del_Input_1__7_ gnd! vdd5! / DLY2_5VX1
XFE_PHC725_Del_Input_1__5_ FE_PHN1783_Del_Input_1__5_ 
+ FE_PHN725_Del_Input_1__5_ gnd! vdd5! / DLY2_5VX1
XFE_PHC731_Del_Input_1__6_ FE_PHN1773_Del_Input_1__6_ 
+ FE_PHN731_Del_Input_1__6_ gnd! vdd5! / DLY2_5VX1
XFE_PHC732_Del_Input_1__0_ FE_PHN1827_Del_Input_1__0_ 
+ FE_PHN732_Del_Input_1__0_ gnd! vdd5! / DLY2_5VX1
XFE_PHC2113_Delay2_2_2_out1_9_ FE_PHN2530_Delay2_2_2_out1_9_ 
+ FE_PHN2113_Delay2_2_2_out1_9_ gnd! vdd5! / DLY2_5VX1
XFE_PHC2132_Delay2_2_2_out1_4_ FE_PHN2548_Delay2_2_2_out1_4_ 
+ FE_PHN2132_Delay2_2_2_out1_4_ gnd! vdd5! / DLY2_5VX1
XFE_PHC2135_Delay2_2_2_out1_2_ FE_PHN2549_Delay2_2_2_out1_2_ 
+ FE_PHN2135_Delay2_2_2_out1_2_ gnd! vdd5! / DLY2_5VX1
XFE_PHC2138_Delay2_2_2_out1_3_ FE_PHN2550_Delay2_2_2_out1_3_ 
+ FE_PHN2138_Delay2_2_2_out1_3_ gnd! vdd5! / DLY2_5VX1
XFE_PHC2500_Delay2_2_2_out1_20_ FE_PHN2791_Delay2_2_2_out1_20_ 
+ FE_PHN2500_Delay2_2_2_out1_20_ gnd! vdd5! / DLY2_5VX1
XFE_PHC2128_n_91 FE_PHN1197_n_91 FE_PHN2128_n_91 gnd! vdd5! / BU_5VX1
XFE_PHC2535_IIR_out3_0__28_ IIR_out3[0]<28> FE_PHN2535_IIR_out3_0__28_ gnd! 
+ vdd5! / BU_5VX1
XFE_PHC3205_n_21 FE_PHN3108_n_21 FE_PHN3205_n_21 gnd! vdd5! / BU_5VX1
XFE_PHC2805_n_22 FE_PHN2534_n_22 FE_PHN2805_n_22 gnd! vdd5! / BU_5VX1
XFE_PHC2799_IIR_out2_0__36_ IIR_out2[0]<36> FE_PHN2799_IIR_out2_0__36_ gnd! 
+ vdd5! / BU_5VX1
XFE_PHC2030_n_54 n_54 FE_PHN2030_n_54 gnd! vdd5! / BU_5VX1
XFE_PHC2026_n_56 n_56 FE_PHN2026_n_56 gnd! vdd5! / BU_5VX1
XFE_PHC3732_FIR_out_1__0_ FIR_out[1][0] FE_PHN3732_FIR_out_1__0_ gnd! vdd5! / 
+ BU_5VX1
XFE_PHC1977_n_183 n_183 FE_PHN1977_n_183 gnd! vdd5! / BU_5VX1
XFE_PHC3684_n_183 FE_PHN1977_n_183 FE_PHN3684_n_183 gnd! vdd5! / BU_5VX1
XFE_PHC1963_n_184 n_184 FE_PHN3699_n_184 gnd! vdd5! / BU_5VX1
XFE_PHC3699_n_184 FE_PHN3699_n_184 FE_PHN1963_n_184 gnd! vdd5! / BU_5VX1
XFE_PHC2012_n_185 n_185 FE_PHN2012_n_185 gnd! vdd5! / BU_5VX1
XFE_PHC2004_n_186 n_186 FE_PHN2004_n_186 gnd! vdd5! / BU_5VX1
XFE_PHC2788_n_186 FE_PHN2004_n_186 FE_PHN2788_n_186 gnd! vdd5! / BU_5VX1
XFE_PHC2400_n_198 FE_PHN2063_n_198 FE_PHN2400_n_198 gnd! vdd5! / BU_5VX1
XFE_PHC2411_n_187 n_187 FE_PHN2411_n_187 gnd! vdd5! / BU_5VX1
XFE_PHC3094_IIR_out2_0__37_ FE_PHN2785_IIR_out2_0__37_ 
+ FE_PHN3094_IIR_out2_0__37_ gnd! vdd5! / BU_5VX1
XFE_PHC3595_Delay2_2_1_out1_39_ Delay2_2_1_out1<39> 
+ FE_PHN3595_Delay2_2_1_out1_39_ gnd! vdd5! / BU_5VX1
XFE_PHC3590_Del_Input_1__0_ FE_PHN3590_Del_Input_1__0_ Del_Input[1]<0> gnd! 
+ vdd5! / BU_5VX1
XFE_PHC3202_n_89 FE_PHN3324_n_89 FE_PHN3202_n_89 gnd! vdd5! / BU_5VX1
XFE_PHC3324_n_89 FE_PHN3107_n_89 FE_PHN3324_n_89 gnd! vdd5! / BU_5VX1
XFE_PHC3345_n_165 FE_PHN3291_n_165 FE_PHN3345_n_165 gnd! vdd5! / BU_5VX1
XFE_PHC3795_n_167 FE_PHN3294_n_167 FE_PHN3795_n_167 gnd! vdd5! / BU_5VX1
XFE_PHC3294_n_167 FE_PHN3047_n_167 FE_PHN3294_n_167 gnd! vdd5! / BU_5VX1
XFE_PHC3772_Del_Input_1__10_ FE_PHN716_Del_Input_1__10_ 
+ FE_PHN3772_Del_Input_1__10_ gnd! vdd5! / BU_5VX1
XFE_PHC3085_n_177 FE_PHN2695_n_177 FE_PHN3085_n_177 gnd! vdd5! / BU_5VX1
XFE_PHC3802_n_177 FE_PHN3802_n_177 FE_PHN2695_n_177 gnd! vdd5! / BU_5VX1
XFE_PHC2481_IIR_out2_1__6_ FE_PHN1752_IIR_out2_1__6_ FE_PHN2481_IIR_out2_1__6_ 
+ gnd! vdd5! / BU_5VX1
XFE_PHC2546_Delay2_2_2_out1_11_ FE_PHN2143_Delay2_2_2_out1_11_ 
+ FE_PHN2546_Delay2_2_2_out1_11_ gnd! vdd5! / BU_5VX1
XFE_PHC2520_IIR_out3_0__26_ IIR_out3[0]<26> FE_PHN2520_IIR_out3_0__26_ gnd! 
+ vdd5! / BU_5VX1
XFE_PHC2443_Delay2_2_1_out1_11_ FE_PHN1647_Delay2_2_1_out1_11_ 
+ FE_PHN2443_Delay2_2_1_out1_11_ gnd! vdd5! / BU_5VX1
XFE_PHC3719_Del_Input_1__2_ FE_PHN3719_Del_Input_1__2_ 
+ FE_PHN1875_Del_Input_1__2_ gnd! vdd5! / BU_5VX1
XFE_PHC3632_Del_Input_1__9_ Del_Input[1]<9> FE_PHN3632_Del_Input_1__9_ gnd! 
+ vdd5! / BU_5VX1
XFE_PHC3715_Del_Input_1__8_ FE_PHN3715_Del_Input_1__8_ 
+ FE_PHN1735_Del_Input_1__8_ gnd! vdd5! / BU_5VX1
XFE_PHC3685_Del_Input_1__1_ FE_PHN3685_Del_Input_1__1_ 
+ FE_PHN1944_Del_Input_1__1_ gnd! vdd5! / BU_5VX1
XFE_PHC3708_Del_Input_1__3_ FE_PHN3708_Del_Input_1__3_ 
+ FE_PHN1781_Del_Input_1__3_ gnd! vdd5! / BU_5VX1
XFE_PHC3689_Del_Input_1__4_ FE_PHN1926_Del_Input_1__4_ 
+ FE_PHN3689_Del_Input_1__4_ gnd! vdd5! / BU_5VX1
XFE_PHC2550_Delay2_2_2_out1_3_ Delay2_2_2_out1<3> 
+ FE_PHN2550_Delay2_2_2_out1_3_ gnd! vdd5! / BU_5VX1
XFE_PHC2970_n_192 FE_PHN3098_n_192 FE_PHN2970_n_192 gnd! vdd5! / BU_5VX0
XFE_PHC2984_Delay2_2_2_out1_32_ Delay2_2_2_out1<32> 
+ FE_PHN2984_Delay2_2_2_out1_32_ gnd! vdd5! / BU_5VX0
XFE_PHC2097_n_21 n_21 FE_PHN2097_n_21 gnd! vdd5! / BU_5VX0
XFE_PHC2506_n_21 FE_PHN2097_n_21 FE_PHN2506_n_21 gnd! vdd5! / BU_5VX0
XFE_PHC2797_n_21 FE_PHN2506_n_21 FE_PHN2797_n_21 gnd! vdd5! / BU_5VX0
XFE_PHC3108_n_21 FE_PHN2797_n_21 FE_PHN3108_n_21 gnd! vdd5! / BU_5VX0
XFE_PHC2534_n_22 FE_PHN2098_n_22 FE_PHN2534_n_22 gnd! vdd5! / BU_5VX0
XFE_PHC2794_n_25 FE_PHN2378_n_25 FE_PHN2794_n_25 gnd! vdd5! / BU_5VX0
XFE_PHC2063_n_198 n_198 FE_PHN2063_n_198 gnd! vdd5! / BU_5VX0
XFE_PHC1811_Delay2_2_1_out1_6_ Delay2_2_1_out1<6> 
+ FE_PHN1811_Delay2_2_1_out1_6_ gnd! vdd5! / BU_5VX0
XFE_PHC2785_IIR_out2_0__37_ FE_PHN2473_IIR_out2_0__37_ 
+ FE_PHN2785_IIR_out2_0__37_ gnd! vdd5! / BU_5VX0
XFE_PHC2473_IIR_out2_0__37_ FE_PHN1523_IIR_out2_0__37_ 
+ FE_PHN2473_IIR_out2_0__37_ gnd! vdd5! / BU_5VX0
XFE_PHC2964_n_193 n_193 FE_PHN2964_n_193 gnd! vdd5! / BU_5VX0
XFE_PHC2931_Delay2_2_1_out1_36_ Delay2_2_1_out1<36> 
+ FE_PHN3092_Delay2_2_1_out1_36_ gnd! vdd5! / BU_5VX0
XFE_PHC2383_IIR_out3_0__25_ IIR_out3[0]<25> FE_PHN2383_IIR_out3_0__25_ gnd! 
+ vdd5! / BU_5VX0
XFE_PHC2781_IIR_out3_0__30_ FE_PHN2356_IIR_out3_0__30_ 
+ FE_PHN2781_IIR_out3_0__30_ gnd! vdd5! / BU_5VX0
XFE_PHC3313_n_200 FE_PHN3397_n_200 FE_PHN3246_n_200 gnd! vdd5! / BU_5VX0
XFE_PHC3397_n_200 FE_PHN3432_n_200 FE_PHN3397_n_200 gnd! vdd5! / BU_5VX0
XFE_PHC3432_n_200 FE_PHN3470_n_200 FE_PHN3432_n_200 gnd! vdd5! / BU_5VX0
XFE_PHC3483_n_200 FE_PHN3539_n_200 FE_PHN3470_n_200 gnd! vdd5! / BU_5VX0
XFE_PHC3539_n_200 FE_PHN3501_n_200 FE_PHN3539_n_200 gnd! vdd5! / BU_5VX0
XFE_PHC3511_n_200 FE_PHN3520_n_200 FE_PHN3483_n_200 gnd! vdd5! / BU_5VX0
XFE_PHC3520_n_200 FE_PHN3549_n_200 FE_PHN3520_n_200 gnd! vdd5! / BU_5VX0
XFE_PHC3186_n_200 FE_PHN2972_n_200 FE_PHN3186_n_200 gnd! vdd5! / BU_5VX0
XFE_PHC3195_n_201 FE_PHN2967_n_201 FE_PHN3195_n_201 gnd! vdd5! / BU_5VX0
XFE_PHC2967_n_201 FE_PHN3251_n_201 FE_PHN2967_n_201 gnd! vdd5! / BU_5VX0
XFE_PHC3350_n_201 FE_PHN3394_n_201 FE_PHN3251_n_201 gnd! vdd5! / BU_5VX0
XFE_PHC3104_n_165 n_165 FE_PHN3104_n_165 gnd! vdd5! / BU_5VX0
XFE_PHC3291_n_165 FE_PHN3345_n_165 FE_PHN3211_n_165 gnd! vdd5! / BU_5VX0
XFE_PHC3599_n_167 FE_PHN3795_n_167 FE_PHN3599_n_167 gnd! vdd5! / BU_5VX0
XFE_PHC3096_n_196 FE_PHN3255_n_196 FE_PHN3096_n_196 gnd! vdd5! / BU_5VX0
XFE_PHC2962_n_197 n_197 FE_PHN2962_n_197 gnd! vdd5! / BU_5VX0
XFE_PHC3259_n_197 FE_PHN3180_n_197 FE_PHN3259_n_197 gnd! vdd5! / BU_5VX0
XFE_PHC3252_n_199 FE_PHN3175_n_199 FE_PHN3252_n_199 gnd! vdd5! / BU_5VX0
XFE_PHC2958_n_199 n_199 FE_PHN2958_n_199 gnd! vdd5! / BU_5VX0
XFE_PHC3362_Delay2_2_1_out1_32_ FE_PHN3398_Delay2_2_1_out1_32_ 
+ FE_PHN3362_Delay2_2_1_out1_32_ gnd! vdd5! / BU_5VX0
XFE_PHC2021_n_133 FE_PHN1196_n_133 FE_PHN2021_n_133 gnd! vdd5! / BU_5VX0
XFE_PHC2426_IIR_out3_0__27_ IIR_out3[0]<27> FE_PHN2426_IIR_out3_0__27_ gnd! 
+ vdd5! / BU_5VX0
XFE_PHC1752_IIR_out2_1__6_ IIR_out2[1]<6> FE_PHN1752_IIR_out2_1__6_ gnd! vdd5! 
+ / BU_5VX0
XFE_PHC2143_Delay2_2_2_out1_11_ Delay2_2_2_out1<11> 
+ FE_PHN2143_Delay2_2_2_out1_11_ gnd! vdd5! / BU_5VX0
XFE_PHC1682_Del_Input_0__6_ Del_Input[0]<6> FE_PHN1682_Del_Input_0__6_ gnd! 
+ vdd5! / BU_5VX0
XFE_PHC3308_IIR_out1_0__33_ IIR_out1[0][33] FE_PHN3400_IIR_out1_0__33_ gnd! 
+ vdd5! / BU_5VX0
XFE_PHC3531_IIR_out1_0__33_ FE_PHN3356_IIR_out1_0__33_ 
+ FE_PHN3531_IIR_out1_0__33_ gnd! vdd5! / BU_5VX0
XFE_PHC3548_IIR_out1_0__33_ FE_PHN3531_IIR_out1_0__33_ 
+ FE_PHN3548_IIR_out1_0__33_ gnd! vdd5! / BU_5VX0
XFE_PHC3417_IIR_out1_0__33_ FE_PHN3562_IIR_out1_0__33_ 
+ FE_PHN3417_IIR_out1_0__33_ gnd! vdd5! / BU_5VX0
XFE_PHC3542_IIR_out1_0__33_ FE_PHN3555_IIR_out1_0__33_ 
+ FE_PHN3542_IIR_out1_0__33_ gnd! vdd5! / BU_5VX0
XFE_PHC3500_IIR_out1_0__33_ FE_PHN3542_IIR_out1_0__33_ 
+ FE_PHN3500_IIR_out1_0__33_ gnd! vdd5! / BU_5VX0
XFE_PHC3473_IIR_out1_0__33_ FE_PHN3500_IIR_out1_0__33_ 
+ FE_PHN3473_IIR_out1_0__33_ gnd! vdd5! / BU_5VX0
XFE_PHC3512_IIR_out1_0__33_ FE_PHN3473_IIR_out1_0__33_ 
+ FE_PHN3512_IIR_out1_0__33_ gnd! vdd5! / BU_5VX0
XFE_PHC3487_IIR_out1_0__33_ FE_PHN3512_IIR_out1_0__33_ 
+ FE_PHN3487_IIR_out1_0__33_ gnd! vdd5! / BU_5VX0
XFE_PHC3454_IIR_out1_0__33_ FE_PHN3487_IIR_out1_0__33_ 
+ FE_PHN3454_IIR_out1_0__33_ gnd! vdd5! / BU_5VX0
XFE_PHC3519_IIR_out1_0__33_ FE_PHN3454_IIR_out1_0__33_ 
+ FE_PHN3519_IIR_out1_0__33_ gnd! vdd5! / BU_5VX0
XFE_PHC3555_IIR_out1_0__33_ FE_PHN3548_IIR_out1_0__33_ 
+ FE_PHN3555_IIR_out1_0__33_ gnd! vdd5! / BU_5VX0
XFE_PHC2547_Delay3_3_out1_2_ Delay3_3_out1<2> FE_PHN2547_Delay3_3_out1_2_ gnd! 
+ vdd5! / BU_5VX0
XFE_PHC2548_Delay2_2_2_out1_4_ Delay2_2_2_out1<4> 
+ FE_PHN2548_Delay2_2_2_out1_4_ gnd! vdd5! / BU_5VX0
XFE_PHC2549_Delay2_2_2_out1_2_ Delay2_2_2_out1<2> 
+ FE_PHN2549_Delay2_2_2_out1_2_ gnd! vdd5! / BU_5VX0
XFE_PHC2851_IIR_out2_1__28_ IIR_out2[1]<28> FE_PHN2851_IIR_out2_1__28_ gnd! 
+ vdd5! / DLY1_5VX1
XFE_PHC2111_Delay3_3_out1_15_ Delay3_3_out1<15> FE_PHN2111_Delay3_3_out1_15_ 
+ gnd! vdd5! / DLY1_5VX1
XFE_PHC2098_n_22 n_22 FE_PHN2098_n_22 gnd! vdd5! / DLY1_5VX1
XFE_PHC2391_IIR_out2_0__36_ FE_PHN1530_IIR_out2_0__36_ 
+ FE_PHN2391_IIR_out2_0__36_ gnd! vdd5! / DLY1_5VX1
XFE_PHC1530_IIR_out2_0__36_ FE_PHN2799_IIR_out2_0__36_ 
+ FE_PHN1530_IIR_out2_0__36_ gnd! vdd5! / DLY1_5VX1
XFE_PHC2096_Delay3_3_out1_21_ FE_PHN363_Delay3_3_out1_21_ 
+ FE_PHN2096_Delay3_3_out1_21_ gnd! vdd5! / DLY1_5VX1
XFE_PHC1919_n_188 n_188 FE_PHN1919_n_188 gnd! vdd5! / DLY1_5VX1
XFE_PHC1576_Delay2_2_1_out1_4_ Delay2_2_1_out1<4> 
+ FE_PHN1576_Delay2_2_1_out1_4_ gnd! vdd5! / DLY1_5VX1
XFE_PHC1628_Delay2_2_1_out1_3_ Delay2_2_1_out1<3> 
+ FE_PHN1628_Delay2_2_1_out1_3_ gnd! vdd5! / DLY1_5VX1
XFE_PHC1523_IIR_out2_0__37_ IIR_out2[0]<37> FE_PHN1523_IIR_out2_0__37_ gnd! 
+ vdd5! / DLY1_5VX1
XFE_PHC2760_n_195 n_195 FE_PHN2760_n_195 gnd! vdd5! / DLY1_5VX1
XFE_PHC2761_n_194 n_194 FE_PHN2761_n_194 gnd! vdd5! / DLY1_5VX1
XFE_PHC1535_n_128 FE_PHN1198_n_128 FE_PHN1535_n_128 gnd! vdd5! / DLY1_5VX1
XFE_PHC2767_n_164 FE_PHN2988_n_164 FE_PHN2767_n_164 gnd! vdd5! / DLY1_5VX1
XFE_PHC2913_n_164 n_164 FE_PHN2913_n_164 gnd! vdd5! / DLY1_5VX1
XFE_PHC2356_IIR_out3_0__30_ IIR_out3[0]<30> FE_PHN2356_IIR_out3_0__30_ gnd! 
+ vdd5! / DLY1_5VX1
XFE_PHC2768_n_165 FE_PHN3104_n_165 FE_PHN2768_n_165 gnd! vdd5! / DLY1_5VX1
XFE_PHC2910_n_166 n_166 FE_PHN2986_n_166 gnd! vdd5! / DLY1_5VX1
XFE_PHC2764_n_166 FE_PHN2910_n_166 FE_PHN2764_n_166 gnd! vdd5! / DLY1_5VX1
XFE_PHC3047_n_167 n_167 FE_PHN3047_n_167 gnd! vdd5! / DLY1_5VX1
XFE_PHC3142_n_167 FE_PHN3214_n_167 FE_PHN3142_n_167 gnd! vdd5! / DLY1_5VX1
XFE_PHC2771_n_167 FE_PHN3142_n_167 FE_PHN2890_n_167 gnd! vdd5! / DLY1_5VX1
XFE_PHC2890_n_167 FE_PHN2890_n_167 FE_PHN2771_n_167 gnd! vdd5! / DLY1_5VX1
XFE_PHC3285_Delay2_2_1_out1_34_ FE_PHN3328_Delay2_2_1_out1_34_ 
+ FE_PHN3285_Delay2_2_1_out1_34_ gnd! vdd5! / DLY1_5VX1
XFE_PHC3283_Delay2_2_1_out1_33_ FE_PHN3327_Delay2_2_1_out1_33_ 
+ FE_PHN3283_Delay2_2_1_out1_33_ gnd! vdd5! / DLY1_5VX1
XFE_PHC2880_n_132 n_132 FE_PHN2880_n_132 gnd! vdd5! / DLY1_5VX1
XFE_PHC2679_IIR_out3_0__18_ IIR_out3[0]<18> FE_PHN2679_IIR_out3_0__18_ gnd! 
+ vdd5! / DLY1_5VX1
XFE_PHC1649_IIR_out2_1__8_ IIR_out2[1]<8> FE_PHN1649_IIR_out2_1__8_ gnd! vdd5! 
+ / DLY1_5VX1
XFE_PHC1587_Delay2_2_1_out1_23_ Delay2_2_1_out1<23> 
+ FE_PHN1587_Delay2_2_1_out1_23_ gnd! vdd5! / DLY1_5VX1
XFE_PHC2087_Delay2_2_2_out1_23_ FE_PHN2087_Delay2_2_2_out1_23_ 
+ Delay2_2_2_out1<23> gnd! vdd5! / DLY1_5VX1
XFE_PHC1716_n_92 FE_PHN1199_n_92 FE_PHN1716_n_92 gnd! vdd5! / DLY1_5VX1
XFE_PHC1594_Delay2_2_1_out1_12_ Delay2_2_1_out1<12> 
+ FE_PHN1594_Delay2_2_1_out1_12_ gnd! vdd5! / DLY1_5VX1
XFE_PHC1622_Delay2_2_1_out1_13_ Delay2_2_1_out1<13> 
+ FE_PHN1622_Delay2_2_1_out1_13_ gnd! vdd5! / DLY1_5VX1
XFE_PHC1646_Del_Input_0__3_ Del_Input[0]<3> FE_PHN1646_Del_Input_0__3_ gnd! 
+ vdd5! / DLY1_5VX1
XFE_PHC1588_Del_Input_0__2_ Del_Input[0]<2> FE_PHN1588_Del_Input_0__2_ gnd! 
+ vdd5! / DLY1_5VX1
XFE_PHC1601_Del_Input_0__7_ Del_Input[0]<7> FE_PHN1601_Del_Input_0__7_ gnd! 
+ vdd5! / DLY1_5VX1
XFE_PHC2859_IIR_out2_1__29_ FE_PHN2178_IIR_out2_1__29_ 
+ FE_PHN2859_IIR_out2_1__29_ gnd! vdd5! / DLY1_5VX1
XFE_PHC2080_Delay3_3_out1_23_ Delay3_3_out1<23> FE_PHN2080_Delay3_3_out1_23_ 
+ gnd! vdd5! / DLY1_5VX1
XFE_PHC2531_Delay3_3_out1_0_ Delay3_3_out1<0> FE_PHN2531_Delay3_3_out1_0_ gnd! 
+ vdd5! / DLY1_5VX1
XFE_PHC2530_Delay2_2_2_out1_9_ Delay2_2_2_out1<9> 
+ FE_PHN2530_Delay2_2_2_out1_9_ gnd! vdd5! / DLY1_5VX1
XFE_OFC23_reset FE_OFN8_reset FE_OFN23_reset gnd! vdd5! / BU_5VX2
XFE_OFC25_reset FE_OFN12_reset FE_OFN25_reset gnd! vdd5! / BU_5VX2
XFE_OFC28_reset FE_OFN18_reset FE_OFN28_reset gnd! vdd5! / BU_5VX2
XFE_PHC3274_n_21 FE_PHN3274_n_21 FE_PHN1310_n_21 gnd! vdd5! / BU_5VX2
XFE_PHC3752_n_185 FE_PHN2012_n_185 FE_PHN3752_n_185 gnd! vdd5! / BU_5VX2
XFE_PHC3107_n_89 FE_PHN3202_n_89 FE_PHN2924_n_89 gnd! vdd5! / BU_5VX2
XFE_PHC3501_n_200 FE_PHN3483_n_200 FE_PHN3501_n_200 gnd! vdd5! / BU_5VX2
XFE_PHC3533_n_200 FE_PHN3551_n_200 FE_PHN3533_n_200 gnd! vdd5! / BU_5VX2
XFE_PHC3470_n_200 FE_PHN3449_n_200 FE_PHN3511_n_200 gnd! vdd5! / BU_5VX2
XFE_PHC3449_n_200 FE_PHN3361_n_200 FE_PHN3449_n_200 gnd! vdd5! / BU_5VX2
XFE_PHC3361_n_200 FE_PHN3313_n_200 FE_PHN3361_n_200 gnd! vdd5! / BU_5VX2
XFE_PHC3246_n_200 FE_PHN3186_n_200 FE_PHN3313_n_200 gnd! vdd5! / BU_5VX2
XFE_PHC3549_n_200 FE_PHN3533_n_200 FE_PHN3549_n_200 gnd! vdd5! / BU_5VX2
XFE_PHC3251_n_201 n_201 FE_PHN3350_n_201 gnd! vdd5! / BU_5VX2
XFE_PHC3255_n_196 FE_PHN3182_n_196 FE_PHN3255_n_196 gnd! vdd5! / BU_5VX2
XFE_PHC3182_n_196 FE_PHN2973_n_196 FE_PHN3182_n_196 gnd! vdd5! / BU_5VX2
XFE_PHC3180_n_197 FE_PHN2962_n_197 FE_PHN3180_n_197 gnd! vdd5! / BU_5VX2
XFE_PHC3175_n_199 FE_PHN2958_n_199 FE_PHN3175_n_199 gnd! vdd5! / BU_5VX2
XFE_PHC3318_Delay2_2_1_out1_32_ Delay2_2_1_out1<32> 
+ FE_PHN3318_Delay2_2_1_out1_32_ gnd! vdd5! / BU_5VX2
XFE_PHC1647_Delay2_2_1_out1_11_ Delay2_2_1_out1<11> 
+ FE_PHN1647_Delay2_2_1_out1_11_ gnd! vdd5! / BU_5VX2
XFE_PHC2552_Delay2_2_2_out1_10_ FE_PHN557_Delay2_2_2_out1_10_ 
+ FE_PHN2552_Delay2_2_2_out1_10_ gnd! vdd5! / BU_5VX2
XFE_PHC1738_Del_Input_0__1_ Del_Input[0]<1> FE_PHN1738_Del_Input_0__1_ gnd! 
+ vdd5! / BU_5VX2
XFE_PHC1742_Del_Input_0__5_ Del_Input[0]<5> FE_PHN1742_Del_Input_0__5_ gnd! 
+ vdd5! / BU_5VX2
XFE_PHC2018_Del_Input_0__4_ Del_Input[0]<4> FE_PHN2018_Del_Input_0__4_ gnd! 
+ vdd5! / BU_5VX2
XFE_PHC1865_Del_Input_0__0_ Del_Input[0]<0> FE_PHN1865_Del_Input_0__0_ gnd! 
+ vdd5! / BU_5VX2
XFE_PHC3400_IIR_out1_0__33_ FE_PHN3400_IIR_out1_0__33_ 
+ FE_PHN3356_IIR_out1_0__33_ gnd! vdd5! / BU_5VX2
XFE_PHC3356_IIR_out1_0__33_ FE_PHN3417_IIR_out1_0__33_ 
+ FE_PHN3308_IIR_out1_0__33_ gnd! vdd5! / BU_5VX2
XFE_PHC3557_IIR_out1_0__33_ FE_PHN3519_IIR_out1_0__33_ 
+ FE_PHN3557_IIR_out1_0__33_ gnd! vdd5! / BU_5VX2
XFE_PHC3562_IIR_out1_0__33_ FE_PHN3563_IIR_out1_0__33_ 
+ FE_PHN3562_IIR_out1_0__33_ gnd! vdd5! / BU_5VX2
XFE_PHC1875_Del_Input_1__2_ Del_Input[1]<2> FE_PHN3719_Del_Input_1__2_ gnd! 
+ vdd5! / BU_5VX2
XFE_PHC1718_Del_Input_1__9_ FE_PHN3632_Del_Input_1__9_ 
+ FE_PHN1718_Del_Input_1__9_ gnd! vdd5! / BU_5VX2
XFE_PHC1735_Del_Input_1__8_ Del_Input[1]<8> FE_PHN3715_Del_Input_1__8_ gnd! 
+ vdd5! / BU_5VX2
XFE_PHC1944_Del_Input_1__1_ Del_Input[1]<1> FE_PHN3685_Del_Input_1__1_ gnd! 
+ vdd5! / BU_5VX2
XFE_PHC1781_Del_Input_1__3_ Del_Input[1]<3> FE_PHN3708_Del_Input_1__3_ gnd! 
+ vdd5! / BU_5VX2
XFE_PHC1926_Del_Input_1__4_ Del_Input[1]<4> FE_PHN1926_Del_Input_1__4_ gnd! 
+ vdd5! / BU_5VX2
XFE_PHC1688_Del_Input_1__10_ Del_Input[1]<10> FE_PHN1688_Del_Input_1__10_ gnd! 
+ vdd5! / BU_5VX2
XFE_PHC1793_Del_Input_1__7_ Del_Input[1]<7> FE_PHN1793_Del_Input_1__7_ gnd! 
+ vdd5! / BU_5VX2
XFE_PHC1783_Del_Input_1__5_ Del_Input[1]<5> FE_PHN1783_Del_Input_1__5_ gnd! 
+ vdd5! / BU_5VX2
XFE_PHC1773_Del_Input_1__6_ Del_Input[1]<6> FE_PHN1773_Del_Input_1__6_ gnd! 
+ vdd5! / BU_5VX2
XFE_PHC1827_Del_Input_1__0_ Del_Input[1]<0> FE_PHN1827_Del_Input_1__0_ gnd! 
+ vdd5! / BU_5VX2
Xclk_div_3__L5_I60 clk_div_3__L4_N16 clk_div_3__L5_N60 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I61 clk_div_3__L4_N16 clk_div_3__L5_N61 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I71 clk_div_3__L4_N17 clk_div_3__L5_N71 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I73 clk_div_3__L4_N17 clk_div_3__L5_N73 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I75 clk_div_3__L4_N17 clk_div_3__L5_N75 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I76 clk_div_3__L4_N17 clk_div_3__L5_N76 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I79 clk_div_3__L4_N18 clk_div_3__L5_N79 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I87 clk_div_3__L4_N18 clk_div_3__L5_N87 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I90 clk_div_3__L4_N19 clk_div_3__L5_N90 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I93 clk_div_3__L4_N19 clk_div_3__L5_N93 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I141 clk_div_3__L4_N24 clk_div_3__L5_N141 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I145 clk_div_3__L4_N24 clk_div_3__L5_N145 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I159 clk_div_3__L4_N26 clk_div_3__L5_N159 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I59 clk_div_3__L4_N16 clk_div_3__L5_N59 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I62 clk_div_3__L4_N16 clk_div_3__L5_N62 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I64 clk_div_3__L4_N16 clk_div_3__L5_N64 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I68 clk_div_3__L4_N17 clk_div_3__L5_N68 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I69 clk_div_3__L4_N17 clk_div_3__L5_N69 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I70 clk_div_3__L4_N17 clk_div_3__L5_N70 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I72 clk_div_3__L4_N17 clk_div_3__L5_N72 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I77 clk_div_3__L4_N17 clk_div_3__L5_N77 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I78 clk_div_3__L4_N18 clk_div_3__L5_N78 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I80 clk_div_3__L4_N18 clk_div_3__L5_N80 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I81 clk_div_3__L4_N18 clk_div_3__L5_N81 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I82 clk_div_3__L4_N18 clk_div_3__L5_N82 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I84 clk_div_3__L4_N18 clk_div_3__L5_N84 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I89 clk_div_3__L4_N19 clk_div_3__L5_N89 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I92 clk_div_3__L4_N19 clk_div_3__L5_N92 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I94 clk_div_3__L4_N19 clk_div_3__L5_N94 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I96 clk_div_3__L4_N19 clk_div_3__L5_N96 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I144 clk_div_3__L4_N24 clk_div_3__L5_N144 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I161 clk_div_3__L4_N26 clk_div_3__L5_N161 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I166 clk_div_3__L4_N26 clk_div_3__L5_N166 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I65 clk_div_3__L4_N16 clk_div_3__L5_N65 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I63 clk_div_3__L4_N16 clk_div_3__L5_N63 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I74 clk_div_3__L4_N17 clk_div_3__L5_N74 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I83 clk_div_3__L4_N18 clk_div_3__L5_N83 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I85 clk_div_3__L4_N18 clk_div_3__L5_N85 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I86 clk_div_3__L4_N18 clk_div_3__L5_N86 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I95 clk_div_3__L4_N19 clk_div_3__L5_N95 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I142 clk_div_3__L4_N24 clk_div_3__L5_N142 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I163 clk_div_3__L4_N26 clk_div_3__L5_N163 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I1 clk_div_3__L4_N0 clk_div_3__L5_N1 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I2 clk_div_3__L4_N0 clk_div_3__L5_N2 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I3 clk_div_3__L4_N0 clk_div_3__L5_N3 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I4 clk_div_3__L4_N0 clk_div_3__L5_N4 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I7 clk_div_3__L4_N0 clk_div_3__L5_N7 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I11 clk_div_3__L4_N1 clk_div_3__L5_N11 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I12 clk_div_3__L4_N1 clk_div_3__L5_N12 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I13 clk_div_3__L4_N1 clk_div_3__L5_N13 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I14 clk_div_3__L4_N1 clk_div_3__L5_N14 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I15 clk_div_3__L4_N1 clk_div_3__L5_N15 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I16 clk_div_3__L4_N1 clk_div_3__L5_N16 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I17 clk_div_3__L4_N1 clk_div_3__L5_N17 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I18 clk_div_3__L4_N1 clk_div_3__L5_N18 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I45 clk_div_3__L4_N14 clk_div_3__L5_N45 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I49 clk_div_3__L4_N15 clk_div_3__L5_N49 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I50 clk_div_3__L4_N15 clk_div_3__L5_N50 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I51 clk_div_3__L4_N15 clk_div_3__L5_N51 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I52 clk_div_3__L4_N15 clk_div_3__L5_N52 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I53 clk_div_3__L4_N15 clk_div_3__L5_N53 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I54 clk_div_3__L4_N15 clk_div_3__L5_N54 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I55 clk_div_3__L4_N15 clk_div_3__L5_N55 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I56 clk_div_3__L4_N15 clk_div_3__L5_N56 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I57 clk_div_3__L4_N15 clk_div_3__L5_N57 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I58 clk_div_3__L4_N15 clk_div_3__L5_N58 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I121 clk_div_3__L4_N22 clk_div_3__L5_N121 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I152 clk_div_3__L4_N25 clk_div_3__L5_N152 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I176 clk_div_3__L4_N27 clk_div_3__L5_N176 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I8 clk_div_3__L4_N0 clk_div_3__L5_N8 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I47 clk_div_3__L4_N14 clk_div_3__L5_N47 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I48 clk_div_3__L4_N14 clk_div_3__L5_N48 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I147 clk_div_3__L4_N25 clk_div_3__L5_N147 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I168 clk_div_3__L4_N27 clk_div_3__L5_N168 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I171 clk_div_3__L4_N27 clk_div_3__L5_N171 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I157 clk_div_3__L4_N26 clk_div_3__L5_N157 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I160 clk_div_3__L4_N26 clk_div_3__L5_N160 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I164 clk_div_3__L4_N26 clk_div_3__L5_N164 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I165 clk_div_3__L4_N26 clk_div_3__L5_N165 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I10 clk_div_3__L4_N1 clk_div_3__L5_N10 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I39 clk_div_3__L4_N14 clk_div_3__L5_N39 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I40 clk_div_3__L4_N14 clk_div_3__L5_N40 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I42 clk_div_3__L4_N14 clk_div_3__L5_N42 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I118 clk_div_3__L4_N22 clk_div_3__L5_N118 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I120 clk_div_3__L4_N22 clk_div_3__L5_N120 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I154 clk_div_3__L4_N25 clk_div_3__L5_N154 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I167 clk_div_3__L4_N27 clk_div_3__L5_N167 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I172 clk_div_3__L4_N27 clk_div_3__L5_N172 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I174 clk_div_3__L4_N27 clk_div_3__L5_N174 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I158 clk_div_3__L4_N26 clk_div_3__L5_N158 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I162 clk_div_3__L4_N26 clk_div_3__L5_N162 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I177 clk_div_3__L4_N28 clk_div_3__L5_N177 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I180 clk_div_3__L4_N28 clk_div_3__L5_N180 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I182 clk_div_3__L4_N28 clk_div_3__L5_N182 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I185 clk_div_3__L4_N28 clk_div_3__L5_N185 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I187 clk_div_3__L4_N29 clk_div_3__L5_N187 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I189 clk_div_3__L4_N29 clk_div_3__L5_N189 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I190 clk_div_3__L4_N29 clk_div_3__L5_N190 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I192 clk_div_3__L4_N29 clk_div_3__L5_N192 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I193 clk_div_3__L4_N29 clk_div_3__L5_N193 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I195 clk_div_3__L4_N29 clk_div_3__L5_N195 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I196 clk_div_3__L4_N29 clk_div_3__L5_N196 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I197 clk_div_3__L4_N30 clk_div_3__L5_N197 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I198 clk_div_3__L4_N30 clk_div_3__L5_N198 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I200 clk_div_3__L4_N30 clk_div_3__L5_N200 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I201 clk_div_3__L4_N30 clk_div_3__L5_N201 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I203 clk_div_3__L4_N30 clk_div_3__L5_N203 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I204 clk_div_3__L4_N30 clk_div_3__L5_N204 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I205 clk_div_3__L4_N30 clk_div_3__L5_N205 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I206 clk_div_3__L4_N30 clk_div_3__L5_N206 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I207 clk_div_3__L4_N31 clk_div_3__L5_N207 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I209 clk_div_3__L4_N31 clk_div_3__L5_N209 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I212 clk_div_3__L4_N31 clk_div_3__L5_N212 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I213 clk_div_3__L4_N31 clk_div_3__L5_N213 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I214 clk_div_3__L4_N31 clk_div_3__L5_N214 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I218 clk_div_3__L4_N32 clk_div_3__L5_N218 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I220 clk_div_3__L4_N32 clk_div_3__L5_N220 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I221 clk_div_3__L4_N32 clk_div_3__L5_N221 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I223 clk_div_3__L4_N32 clk_div_3__L5_N223 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I228 clk_div_3__L4_N33 clk_div_3__L5_N228 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I229 clk_div_3__L4_N33 clk_div_3__L5_N229 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I231 clk_div_3__L4_N33 clk_div_3__L5_N231 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I232 clk_div_3__L4_N33 clk_div_3__L5_N232 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I234 clk_div_3__L4_N33 clk_div_3__L5_N234 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I181 clk_div_3__L4_N28 clk_div_3__L5_N181 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I183 clk_div_3__L4_N28 clk_div_3__L5_N183 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I186 clk_div_3__L4_N28 clk_div_3__L5_N186 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I199 clk_div_3__L4_N30 clk_div_3__L5_N199 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I202 clk_div_3__L4_N30 clk_div_3__L5_N202 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I208 clk_div_3__L4_N31 clk_div_3__L5_N208 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I222 clk_div_3__L4_N32 clk_div_3__L5_N222 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I226 clk_div_3__L4_N32 clk_div_3__L5_N226 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I233 clk_div_3__L4_N33 clk_div_3__L5_N233 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I235 clk_div_3__L4_N33 clk_div_3__L5_N235 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I175 clk_div_3__L4_N27 clk_div_3__L5_N175 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I173 clk_div_3__L4_N27 clk_div_3__L5_N173 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I178 clk_div_3__L4_N28 clk_div_3__L5_N178 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I188 clk_div_3__L4_N29 clk_div_3__L5_N188 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I194 clk_div_3__L4_N29 clk_div_3__L5_N194 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I219 clk_div_3__L4_N32 clk_div_3__L5_N219 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I224 clk_div_3__L4_N32 clk_div_3__L5_N224 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I227 clk_div_3__L4_N33 clk_div_3__L5_N227 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I230 clk_div_3__L4_N33 clk_div_3__L5_N230 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I98 clk_div_3__L4_N20 clk_div_3__L5_N98 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I99 clk_div_3__L4_N20 clk_div_3__L5_N99 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I100 clk_div_3__L4_N20 clk_div_3__L5_N100 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I101 clk_div_3__L4_N20 clk_div_3__L5_N101 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I102 clk_div_3__L4_N20 clk_div_3__L5_N102 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I103 clk_div_3__L4_N20 clk_div_3__L5_N103 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I104 clk_div_3__L4_N20 clk_div_3__L5_N104 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I105 clk_div_3__L4_N20 clk_div_3__L5_N105 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I106 clk_div_3__L4_N20 clk_div_3__L5_N106 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I107 clk_div_3__L4_N20 clk_div_3__L5_N107 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I108 clk_div_3__L4_N21 clk_div_3__L5_N108 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I109 clk_div_3__L4_N21 clk_div_3__L5_N109 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I110 clk_div_3__L4_N21 clk_div_3__L5_N110 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I111 clk_div_3__L4_N21 clk_div_3__L5_N111 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I112 clk_div_3__L4_N21 clk_div_3__L5_N112 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I113 clk_div_3__L4_N21 clk_div_3__L5_N113 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I114 clk_div_3__L4_N21 clk_div_3__L5_N114 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I115 clk_div_3__L4_N21 clk_div_3__L5_N115 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I116 clk_div_3__L4_N21 clk_div_3__L5_N116 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I117 clk_div_3__L4_N21 clk_div_3__L5_N117 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I136 clk_div_3__L4_N23 clk_div_3__L5_N136 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I217 clk_div_3__L4_N32 clk_div_3__L5_N217 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I132 clk_div_3__L4_N23 clk_div_3__L5_N132 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I184 clk_div_3__L4_N28 clk_div_3__L5_N184 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I0 clk_div_3__L4_N0 clk_div_3__L5_N0 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I5 clk_div_3__L4_N0 clk_div_3__L5_N5 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I6 clk_div_3__L4_N0 clk_div_3__L5_N6 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I9 clk_div_3__L4_N0 clk_div_3__L5_N9 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I19 clk_div_3__L4_N2 clk_div_3__L5_N19 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I25 clk_div_3__L4_N6 clk_div_3__L5_N25 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I26 clk_div_3__L4_N6 clk_div_3__L5_N26 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I27 clk_div_3__L4_N7 clk_div_3__L5_N27 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I28 clk_div_3__L4_N7 clk_div_3__L5_N28 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I29 clk_div_3__L4_N8 clk_div_3__L5_N29 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I32 clk_div_3__L4_N10 clk_div_3__L5_N32 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I33 clk_div_3__L4_N10 clk_div_3__L5_N33 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I34 clk_div_3__L4_N11 clk_div_3__L5_N34 gnd! vdd5! / BU_5VX12
Xclk_div_3__L4_I11 clk_div_3__L3_N3 clk_div_3__L4_N11 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I35 clk_div_3__L4_N12 clk_div_3__L5_N35 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I36 clk_div_3__L4_N12 clk_div_3__L5_N36 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I37 clk_div_3__L4_N13 clk_div_3__L5_N37 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I38 clk_div_3__L4_N13 clk_div_3__L5_N38 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I41 clk_div_3__L4_N14 clk_div_3__L5_N41 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I43 clk_div_3__L4_N14 clk_div_3__L5_N43 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I44 clk_div_3__L4_N14 clk_div_3__L5_N44 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I46 clk_div_3__L4_N14 clk_div_3__L5_N46 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I124 clk_div_3__L4_N22 clk_div_3__L5_N124 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I122 clk_div_3__L4_N22 clk_div_3__L5_N122 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I123 clk_div_3__L4_N22 clk_div_3__L5_N123 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I125 clk_div_3__L4_N22 clk_div_3__L5_N125 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I126 clk_div_3__L4_N22 clk_div_3__L5_N126 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I20 clk_div_3__L4_N3 clk_div_3__L5_N20 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I21 clk_div_3__L4_N3 clk_div_3__L5_N21 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I22 clk_div_3__L4_N4 clk_div_3__L5_N22 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I23 clk_div_3__L4_N4 clk_div_3__L5_N23 gnd! vdd5! / BU_5VX12
Xclk_div_3__L4_I5 clk_div_3__L3_N2 clk_div_3__L4_N5 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I24 clk_div_3__L4_N5 clk_div_3__L5_N24 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I127 clk_div_3__L4_N23 clk_div_3__L5_N127 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I128 clk_div_3__L4_N23 clk_div_3__L5_N128 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I129 clk_div_3__L4_N23 clk_div_3__L5_N129 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I130 clk_div_3__L4_N23 clk_div_3__L5_N130 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I131 clk_div_3__L4_N23 clk_div_3__L5_N131 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I133 clk_div_3__L4_N23 clk_div_3__L5_N133 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I134 clk_div_3__L4_N23 clk_div_3__L5_N134 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I135 clk_div_3__L4_N23 clk_div_3__L5_N135 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I137 clk_div_3__L4_N24 clk_div_3__L5_N137 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I138 clk_div_3__L4_N24 clk_div_3__L5_N138 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I139 clk_div_3__L4_N24 clk_div_3__L5_N139 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I140 clk_div_3__L4_N24 clk_div_3__L5_N140 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I143 clk_div_3__L4_N24 clk_div_3__L5_N143 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I146 clk_div_3__L4_N24 clk_div_3__L5_N146 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I30 clk_div_3__L4_N9 clk_div_3__L5_N30 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I179 clk_div_3__L4_N28 clk_div_3__L5_N179 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I91 clk_div_3__L4_N19 clk_div_3__L5_N91 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I97 clk_div_3__L4_N19 clk_div_3__L5_N97 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I156 clk_div_3__L4_N25 clk_div_3__L5_N156 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I211 clk_div_3__L4_N31 clk_div_3__L5_N211 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I216 clk_div_3__L4_N31 clk_div_3__L5_N216 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I225 clk_div_3__L4_N32 clk_div_3__L5_N225 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I149 clk_div_3__L4_N25 clk_div_3__L5_N149 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I153 clk_div_3__L4_N25 clk_div_3__L5_N153 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I88 clk_div_3__L4_N19 clk_div_3__L5_N88 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I148 clk_div_3__L4_N25 clk_div_3__L5_N148 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I151 clk_div_3__L4_N25 clk_div_3__L5_N151 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I155 clk_div_3__L4_N25 clk_div_3__L5_N155 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I191 clk_div_3__L4_N29 clk_div_3__L5_N191 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I119 clk_div_3__L4_N22 clk_div_3__L5_N119 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I150 clk_div_3__L4_N25 clk_div_3__L5_N150 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I169 clk_div_3__L4_N27 clk_div_3__L5_N169 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I170 clk_div_3__L4_N27 clk_div_3__L5_N170 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I215 clk_div_3__L4_N31 clk_div_3__L5_N215 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I210 clk_div_3__L4_N31 clk_div_3__L5_N210 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I66 clk_div_3__L4_N16 clk_div_3__L5_N66 gnd! vdd5! / BU_5VX12
Xclk_div_3__L5_I67 clk_div_3__L4_N16 clk_div_3__L5_N67 gnd! vdd5! / BU_5VX12
XFE_PHC2141_Delay3_3_out1_3_ Delay3_3_out1<3> FE_PHN2141_Delay3_3_out1_3_ gnd! 
+ vdd5! / BU_5VX12
XFE_PHC1145_n_11 n_11 FE_PHN1145_n_11 gnd! vdd5! / DLY8_5VX1
XFE_PHC1312_IIR_out2_1__32_ IIR_out2[1]<32> FE_PHN1312_IIR_out2_1__32_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC498_IIR_out3_0__16_ IIR_out3[0]<16> FE_PHN498_IIR_out3_0__16_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC238_Delay2_3_out1_16_ FE_PHN238_Delay2_3_out1_16_ Delay2_3_out1<16> 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC3114_n_192 FE_PHN3114_n_192 FE_PHN3098_n_192 gnd! vdd5! / DLY8_5VX1
XFE_PHC1131_n_6 n_6 FE_PHN1131_n_6 gnd! vdd5! / DLY8_5VX1
XFE_PHC83_Delay2_2_2_out1_38_ Delay2_2_2_out1<38> FE_PHN83_Delay2_2_2_out1_38_ 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC88_Delay2_2_2_out1_37_ Delay2_2_2_out1<37> FE_PHN88_Delay2_2_2_out1_37_ 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC91_Delay2_2_2_out1_36_ Delay2_2_2_out1<36> FE_PHN91_Delay2_2_2_out1_36_ 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC99_Delay2_3_out1_19_ Delay2_3_out1<19> FE_PHN99_Delay2_3_out1_19_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC101_Delay2_3_out1_20_ Delay2_3_out1<20> FE_PHN101_Delay2_3_out1_20_ 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC105_Delay2_3_out1_18_ Delay2_3_out1<18> FE_PHN105_Delay2_3_out1_18_ 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC117_Delay2_2_2_out1_34_ Delay2_2_2_out1<34> 
+ FE_PHN117_Delay2_2_2_out1_34_ gnd! vdd5! / DLY8_5VX1
XFE_PHC127_Delay2_2_2_out1_35_ Delay2_2_2_out1<35> 
+ FE_PHN127_Delay2_2_2_out1_35_ gnd! vdd5! / DLY8_5VX1
XFE_PHC156_Delay3_3_out1_27_ Delay3_3_out1<27> FE_PHN156_Delay3_3_out1_27_ 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC166_Delay2_3_out1_17_ Delay2_3_out1<17> FE_PHN166_Delay2_3_out1_17_ 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC171_Delay2_2_2_out1_33_ Delay2_2_2_out1<33> 
+ FE_PHN171_Delay2_2_2_out1_33_ gnd! vdd5! / DLY8_5VX1
XFE_PHC210_Delay2_2_2_out1_27_ Delay2_2_2_out1<27> 
+ FE_PHN210_Delay2_2_2_out1_27_ gnd! vdd5! / DLY8_5VX1
XFE_PHC234_Delay3_3_out1_24_ Delay3_3_out1<24> FE_PHN234_Delay3_3_out1_24_ 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC249_Delay2_2_2_out1_28_ Delay2_2_2_out1<28> 
+ FE_PHN249_Delay2_2_2_out1_28_ gnd! vdd5! / DLY8_5VX1
XFE_PHC254_Delay2_3_out1_13_ Delay2_3_out1<13> FE_PHN254_Delay2_3_out1_13_ 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC266_Delay3_3_out1_25_ Delay3_3_out1<25> FE_PHN266_Delay3_3_out1_25_ 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC313_Delay2_2_2_out1_31_ Delay2_2_2_out1<31> 
+ FE_PHN313_Delay2_2_2_out1_31_ gnd! vdd5! / DLY8_5VX1
XFE_PHC323_Delay2_2_2_out1_25_ Delay2_2_2_out1<25> 
+ FE_PHN323_Delay2_2_2_out1_25_ gnd! vdd5! / DLY8_5VX1
XFE_PHC341_Delay3_3_out1_18_ Delay3_3_out1<18> FE_PHN341_Delay3_3_out1_18_ 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC346_Delay3_3_out1_19_ Delay3_3_out1<19> FE_PHN346_Delay3_3_out1_19_ 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC347_Delay2_2_2_out1_30_ Delay2_2_2_out1<30> 
+ FE_PHN347_Delay2_2_2_out1_30_ gnd! vdd5! / DLY8_5VX1
XFE_PHC500_Delay2_2_2_out1_24_ Delay2_2_2_out1<24> 
+ FE_PHN500_Delay2_2_2_out1_24_ gnd! vdd5! / DLY8_5VX1
XFE_PHC702_IIR_out2_0__13_ IIR_out2[0]<13> FE_PHN702_IIR_out2_0__13_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC349_IIR_out2_0__30_ IIR_out2[0]<30> FE_PHN349_IIR_out2_0__30_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC342_IIR_out2_0__18_ IIR_out2[0]<18> FE_PHN342_IIR_out2_0__18_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC386_FIR_out_0__2_ FIR_out[0][2] FE_PHN386_FIR_out_0__2_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC399_FIR_out_0__1_ FIR_out[0][1] FE_PHN399_FIR_out_0__1_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC506_FIR_out_0__3_ FIR_out[0][3] FE_PHN506_FIR_out_0__3_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC521_FIR_out_0__11_ FIR_out[0][11] FE_PHN521_FIR_out_0__11_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC1136_n_8 n_8 FE_PHN1136_n_8 gnd! vdd5! / DLY8_5VX1
XFE_PHC1137_n_9 n_9 FE_PHN1137_n_9 gnd! vdd5! / DLY8_5VX1
XFE_PHC197_Delay3_3_out1_28_ FE_PHN197_Delay3_3_out1_28_ Delay3_3_out1<28> 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC1134_n_12 n_12 FE_PHN1134_n_12 gnd! vdd5! / DLY8_5VX1
XFE_PHC131_Delay3_3_out1_29_ FE_PHN131_Delay3_3_out1_29_ Delay3_3_out1<29> 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC1133_n_71 n_71 FE_PHN1133_n_71 gnd! vdd5! / DLY8_5VX1
XFE_PHC1110_n_69 n_69 FE_PHN1110_n_69 gnd! vdd5! / DLY8_5VX1
XFE_PHC1146_n_87 n_87 FE_PHN1146_n_87 gnd! vdd5! / DLY8_5VX1
XFE_PHC1147_n_88 n_88 FE_PHN1147_n_88 gnd! vdd5! / DLY8_5VX1
XFE_PHC1144_n_90 n_90 FE_PHN1144_n_90 gnd! vdd5! / DLY8_5VX1
XFE_PHC520_FIR_out_1__12_ FIR_out[1][12] FE_PHN520_FIR_out_1__12_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC1142_n_114 n_114 FE_PHN1142_n_114 gnd! vdd5! / DLY8_5VX1
XFE_PHC1132_n_107 n_107 FE_PHN1132_n_107 gnd! vdd5! / DLY8_5VX1
XFE_PHC1103_n_116 n_116 FE_PHN1103_n_116 gnd! vdd5! / DLY8_5VX1
XFE_PHC1097_n_117 n_117 FE_PHN1097_n_117 gnd! vdd5! / DLY8_5VX1
XFE_PHC1121_n_118 n_118 FE_PHN1121_n_118 gnd! vdd5! / DLY8_5VX1
XFE_PHC1124_n_120 n_120 FE_PHN1124_n_120 gnd! vdd5! / DLY8_5VX1
XFE_PHC1128_n_122 n_122 FE_PHN1128_n_122 gnd! vdd5! / DLY8_5VX1
XFE_PHC1125_n_123 n_123 FE_PHN1125_n_123 gnd! vdd5! / DLY8_5VX1
XFE_PHC1043_n_136 n_136 FE_PHN1043_n_136 gnd! vdd5! / DLY8_5VX1
XFE_PHC502_IIR_out3_0__8_ IIR_out3[0]<8> FE_PHN502_IIR_out3_0__8_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC1040_n_137 n_137 FE_PHN1040_n_137 gnd! vdd5! / DLY8_5VX1
XFE_PHC1011_n_140 n_140 FE_PHN1011_n_140 gnd! vdd5! / DLY8_5VX1
XFE_PHC1139_n_156 n_156 FE_PHN1139_n_156 gnd! vdd5! / DLY8_5VX1
XFE_PHC1140_n_159 n_159 FE_PHN1140_n_159 gnd! vdd5! / DLY8_5VX1
XFE_PHC1141_n_160 FE_PHN1141_n_160 n_160 gnd! vdd5! / DLY8_5VX1
XFE_PHC456_IIR_out3_1__4_ IIR_out3[1]<4> FE_PHN456_IIR_out3_1__4_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC2630_n_168 n_168 FE_PHN2630_n_168 gnd! vdd5! / DLY8_5VX1
XFE_PHC2616_n_169 n_169 FE_PHN2616_n_169 gnd! vdd5! / DLY8_5VX1
XFE_PHC2603_n_171 n_171 FE_PHN2603_n_171 gnd! vdd5! / DLY8_5VX1
XFE_PHC2611_n_172 n_172 FE_PHN2611_n_172 gnd! vdd5! / DLY8_5VX1
XFE_PHC2580_n_176 n_176 FE_PHN2580_n_176 gnd! vdd5! / DLY8_5VX1
XFE_PHC922_n_183 FE_PHN3684_n_183 FE_PHN922_n_183 gnd! vdd5! / DLY8_5VX1
XFE_PHC896_n_184 FE_PHN1963_n_184 FE_PHN896_n_184 gnd! vdd5! / DLY8_5VX1
XFE_PHC1014_n_185 FE_PHN3752_n_185 FE_PHN1014_n_185 gnd! vdd5! / DLY8_5VX1
XFE_PHC1025_n_186 FE_PHN2788_n_186 FE_PHN1025_n_186 gnd! vdd5! / DLY8_5VX1
XFE_PHC1036_n_188 FE_PHN1919_n_188 FE_PHN1036_n_188 gnd! vdd5! / DLY8_5VX1
XFE_PHC983_n_198 FE_PHN2400_n_198 FE_PHN983_n_198 gnd! vdd5! / DLY8_5VX1
XFE_PHC916_n_187 FE_PHN2411_n_187 FE_PHN916_n_187 gnd! vdd5! / DLY8_5VX1
XFE_PHC870_n_189 n_189 FE_PHN870_n_189 gnd! vdd5! / DLY8_5VX1
XFE_PHC934_n_190 n_190 FE_PHN934_n_190 gnd! vdd5! / DLY8_5VX1
XFE_PHC664_IIR_out2_0__9_ IIR_out2[0]<9> FE_PHN664_IIR_out2_0__9_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC692_IIR_out2_0__8_ IIR_out2[0]<8> FE_PHN692_IIR_out2_0__8_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC651_IIR_out2_0__10_ IIR_out2[0]<10> FE_PHN651_IIR_out2_0__10_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC679_IIR_out2_0__7_ IIR_out2[0]<7> FE_PHN679_IIR_out2_0__7_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC703_IIR_out2_0__6_ IIR_out2[0]<6> FE_PHN703_IIR_out2_0__6_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC665_IIR_out2_0__5_ IIR_out2[0]<5> FE_PHN665_IIR_out2_0__5_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC655_IIR_out2_0__4_ IIR_out2[0]<4> FE_PHN655_IIR_out2_0__4_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC698_IIR_out2_0__3_ IIR_out2[0]<3> FE_PHN698_IIR_out2_0__3_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC654_IIR_out2_0__2_ IIR_out2[0]<2> FE_PHN654_IIR_out2_0__2_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC659_IIR_out2_0__12_ IIR_out2[0]<12> FE_PHN659_IIR_out2_0__12_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC668_IIR_out2_0__11_ IIR_out2[0]<11> FE_PHN668_IIR_out2_0__11_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC1127_n_227 n_227 FE_PHN1127_n_227 gnd! vdd5! / DLY8_5VX1
XFE_PHC1120_n_230 n_230 FE_PHN1120_n_230 gnd! vdd5! / DLY8_5VX1
XFE_PHC366_IIR_out3_1__24_ IIR_out3[1]<24> FE_PHN366_IIR_out3_1__24_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC372_IIR_out3_1__23_ IIR_out3[1]<23> FE_PHN372_IIR_out3_1__23_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC3115_n_193 FE_PHN3115_n_193 FE_PHN3087_n_193 gnd! vdd5! / DLY8_5VX1
XFE_PHC2815_n_195 FE_PHN2760_n_195 FE_PHN2815_n_195 gnd! vdd5! / DLY8_5VX1
XFE_PHC381_IIR_out3_1__27_ IIR_out3[1]<27> FE_PHN381_IIR_out3_1__27_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC774_n_191 n_191 FE_PHN774_n_191 gnd! vdd5! / DLY8_5VX1
XFE_PHC3117_Delay2_2_1_out1_36_ FE_PHN3117_Delay2_2_1_out1_36_ 
+ FE_PHN2931_Delay2_2_1_out1_36_ gnd! vdd5! / DLY8_5VX1
XFE_PHC233_Delay3_3_out1_26_ FE_PHN233_Delay3_3_out1_26_ Delay3_3_out1<26> 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC1314_IIR_out2_1__33_ IIR_out2[1]<33> FE_PHN1314_IIR_out2_1__33_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC378_IIR_out3_1__26_ IIR_out3[1]<26> FE_PHN378_IIR_out3_1__26_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC265_Delay2_2_2_out1_29_ FE_PHN265_Delay2_2_2_out1_29_ 
+ Delay2_2_2_out1<29> gnd! vdd5! / DLY8_5VX1
XFE_PHC2988_n_164 FE_PHN2913_n_164 FE_PHN2988_n_164 gnd! vdd5! / DLY8_5VX1
XFE_PHC3406_n_201 FE_PHN3406_n_201 FE_PHN3394_n_201 gnd! vdd5! / DLY8_5VX1
XFE_PHC2986_n_166 FE_PHN2986_n_166 FE_PHN2910_n_166 gnd! vdd5! / DLY8_5VX1
XFE_PHC3328_Delay2_2_1_out1_34_ Delay2_2_1_out1<34> 
+ FE_PHN3328_Delay2_2_1_out1_34_ gnd! vdd5! / DLY8_5VX1
XFE_PHC3327_Delay2_2_1_out1_33_ Delay2_2_1_out1<33> 
+ FE_PHN3327_Delay2_2_1_out1_33_ gnd! vdd5! / DLY8_5VX1
XFE_PHC3407_Delay2_2_1_out1_32_ FE_PHN3407_Delay2_2_1_out1_32_ 
+ FE_PHN3398_Delay2_2_1_out1_32_ gnd! vdd5! / DLY8_5VX1
XFE_PHC503_IIR_out3_0__6_ IIR_out3[0]<6> FE_PHN503_IIR_out3_0__6_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC459_IIR_out3_1__6_ IIR_out3[1]<6> FE_PHN459_IIR_out3_1__6_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC431_IIR_out3_1__17_ IIR_out3[1]<17> FE_PHN431_IIR_out3_1__17_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC504_IIR_out3_0__10_ IIR_out3[0]<10> FE_PHN504_IIR_out3_0__10_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC460_IIR_out3_1__13_ IIR_out3[1]<13> FE_PHN460_IIR_out3_1__13_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC479_IIR_out3_1__12_ IIR_out3[1]<12> FE_PHN479_IIR_out3_1__12_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC416_IIR_out3_1__10_ IIR_out3[1]<10> FE_PHN416_IIR_out3_1__10_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC393_IIR_out3_1__11_ IIR_out3[1]<11> FE_PHN393_IIR_out3_1__11_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC497_IIR_out3_0__17_ IIR_out3[0]<17> FE_PHN497_IIR_out3_0__17_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC354_IIR_out2_1__15_ IIR_out2[1]<15> FE_PHN354_IIR_out2_1__15_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC355_IIR_out2_1__14_ IIR_out2[1]<14> FE_PHN355_IIR_out2_1__14_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC1108_n_231 n_231 FE_PHN1108_n_231 gnd! vdd5! / DLY8_5VX1
XFE_PHC1109_n_238 n_238 FE_PHN1109_n_238 gnd! vdd5! / DLY8_5VX1
XFE_PHC365_IIR_out3_1__25_ IIR_out3[1]<25> FE_PHN365_IIR_out3_1__25_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC1078_n_241 n_241 FE_PHN1078_n_241 gnd! vdd5! / DLY8_5VX1
XFE_PHC1066_n_246 n_246 FE_PHN1066_n_246 gnd! vdd5! / DLY8_5VX1
XFE_PHC359_IIR_out2_1__22_ IIR_out2[1]<22> FE_PHN359_IIR_out2_1__22_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC350_IIR_out2_1__21_ IIR_out2[1]<21> FE_PHN350_IIR_out2_1__21_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC371_IIR_out3_1__22_ IIR_out3[1]<22> FE_PHN371_IIR_out3_1__22_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC321_Delay3_3_out1_22_ FE_PHN321_Delay3_3_out1_22_ Delay3_3_out1<22> 
+ gnd! vdd5! / DLY8_5VX1
XFE_PHC488_IIR_out3_1__19_ IIR_out3[1]<19> FE_PHN488_IIR_out3_1__19_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC383_IIR_out3_1__20_ IIR_out3[1]<20> FE_PHN383_IIR_out3_1__20_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC348_IIR_out2_1__38_ IIR_out2[1]<38> FE_PHN348_IIR_out2_1__38_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC537_IIR_out2_1__39_ IIR_out2[1]<39> FE_PHN537_IIR_out2_1__39_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC352_IIR_out2_1__35_ IIR_out2[1]<35> FE_PHN352_IIR_out2_1__35_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC357_IIR_out2_1__19_ IIR_out2[1]<19> FE_PHN357_IIR_out2_1__19_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC358_IIR_out2_1__20_ IIR_out2[1]<20> FE_PHN358_IIR_out2_1__20_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC356_IIR_out2_1__36_ IIR_out2[1]<36> FE_PHN356_IIR_out2_1__36_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC360_IIR_out2_1__24_ IIR_out2[1]<24> FE_PHN360_IIR_out2_1__24_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC438_Delay2_2_1_out1_23_ FE_PHN1587_Delay2_2_1_out1_23_ 
+ FE_PHN438_Delay2_2_1_out1_23_ gnd! vdd5! / DLY8_5VX1
XFE_PHC1316_IIR_out2_1__31_ IIR_out2[1]<31> FE_PHN1316_IIR_out2_1__31_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC344_IIR_out2_0__27_ IIR_out2[0]<27> FE_PHN344_IIR_out2_0__27_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC330_IIR_out2_0__24_ IIR_out2[0]<24> FE_PHN330_IIR_out2_0__24_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC331_IIR_out2_0__25_ IIR_out2[0]<25> FE_PHN331_IIR_out2_0__25_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC332_IIR_out2_0__32_ IIR_out2[0]<32> FE_PHN332_IIR_out2_0__32_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC343_IIR_out2_0__31_ IIR_out2[0]<31> FE_PHN343_IIR_out2_0__31_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC335_IIR_out2_0__22_ IIR_out2[0]<22> FE_PHN335_IIR_out2_0__22_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC494_IIR_out3_0__12_ IIR_out3[0]<12> FE_PHN494_IIR_out3_0__12_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC495_IIR_out3_0__13_ IIR_out3[0]<13> FE_PHN495_IIR_out3_0__13_ gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC394_Delay2_2_1_out1_12_ FE_PHN1594_Delay2_2_1_out1_12_ 
+ FE_PHN394_Delay2_2_1_out1_12_ gnd! vdd5! / DLY8_5VX1
XFE_PHC452_Delay2_2_1_out1_13_ FE_PHN1622_Delay2_2_1_out1_13_ 
+ FE_PHN452_Delay2_2_1_out1_13_ gnd! vdd5! / DLY8_5VX1
XFE_PHC384_Delay2_2_1_out1_11_ FE_PHN2443_Delay2_2_1_out1_11_ 
+ FE_PHN384_Delay2_2_1_out1_11_ gnd! vdd5! / DLY8_5VX1
XFE_PHC417_IIR_out3_1__8_ IIR_out3[1]<8> FE_PHN417_IIR_out3_1__8_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC412_IIR_out3_1__9_ IIR_out3[1]<9> FE_PHN412_IIR_out3_1__9_ gnd! vdd5! / 
+ DLY8_5VX1
XFE_PHC126_Delay2_2_out1_4_ FE_PHN126_Delay2_2_out1_4_ Delay2_2_out1<4> gnd! 
+ vdd5! / DLY8_5VX1
XFE_PHC2165_IIR_out2_2__8_ IIR_out2[2]<8> FE_PHN2165_IIR_out2_2__8_ gnd! vdd5! 
+ / DLY8_5VX1
Xg279 IIR_out2[2]<18> FE_OFN14_reset n_135 gnd! vdd5! / NO2I1_5VX1
Xg403 IIR_out3[0]<4> FE_OFN17_reset n_11 gnd! vdd5! / NO2I1_5VX1
Xg347 FE_PHN1326_IIR_out2_1__28_ FE_OFN8_reset n_67 gnd! vdd5! / NO2I1_5VX1
Xg352 FE_PHN1312_IIR_out2_1__32_ FE_OFN12_reset n_62 gnd! vdd5! / NO2I1_5VX1
Xg314 IIR_out3[0]<15> FE_OFN8_reset n_100 gnd! vdd5! / NO2I1_5VX1
Xg315 FE_PHN498_IIR_out3_0__16_ FE_OFN8_reset n_99 gnd! vdd5! / NO2I1_5VX1
Xg323 FE_PHN2535_IIR_out3_0__28_ FE_OFN26_reset n_91 gnd! vdd5! / NO2I1_5VX1
Xg103 Delay2_2_1_out1<38> FE_OFN26_reset n_192 gnd! vdd5! / NO2I1_5VX1
Xg381 IIR_out2[0]<29> FE_OFN12_reset n_33 gnd! vdd5! / NO2I1_5VX1
Xg408 IIR_out3[1]<0> FE_OFN14_reset n_6 gnd! vdd5! / NO2I1_5VX1
Xg366 IIR_out2[0]<14> FE_OFN16_reset n_48 gnd! vdd5! / NO2I1_5VX1
Xg365 FE_PHN702_IIR_out2_0__13_ FE_OFN15_reset n_49 gnd! vdd5! / NO2I1_5VX1
Xg383 FE_PHN349_IIR_out2_0__30_ FE_OFN12_reset n_31 gnd! vdd5! / NO2I1_5VX1
Xg393 IIR_out2[0]<39> FE_OFN30_reset n_21 gnd! vdd5! / NO2I1_5VX1
Xg392 IIR_out2[0]<38> FE_OFN30_reset n_22 gnd! vdd5! / NO2I1_5VX1
Xg389 IIR_out2[0]<35> FE_OFN21_reset n_25 gnd! vdd5! / NO2I1_5VX1
Xg387 IIR_out2[0]<34> FE_OFN21_reset n_27 gnd! vdd5! / NO2I1_5VX1
Xg386 IIR_out2[0]<33> FE_OFN21_reset n_28 gnd! vdd5! / NO2I1_5VX1
Xg391 FE_PHN2391_IIR_out2_0__36_ FE_OFN21_reset n_23 gnd! vdd5! / NO2I1_5VX1
Xg375 IIR_out2[0]<23> FE_OFN18_reset n_39 gnd! vdd5! / NO2I1_5VX1
Xg374 IIR_out2[0]<20> FE_OFN18_reset n_40 gnd! vdd5! / NO2I1_5VX1
Xg371 IIR_out2[0]<19> FE_OFN18_reset n_43 gnd! vdd5! / NO2I1_5VX1
Xg370 FE_PHN342_IIR_out2_0__18_ FE_OFN18_reset n_44 gnd! vdd5! / NO2I1_5VX1
Xg368 IIR_out2[0]<16> FE_OFN18_reset n_46 gnd! vdd5! / NO2I1_5VX1
Xg367 IIR_out2[0]<15> FE_OFN16_reset n_47 gnd! vdd5! / NO2I1_5VX1
Xg380 IIR_out2[0]<28> FE_OFN12_reset n_34 gnd! vdd5! / NO2I1_5VX1
Xg378 IIR_out2[0]<26> FE_OFN18_reset n_36 gnd! vdd5! / NO2I1_5VX1
Xg369 IIR_out2[0]<17> FE_OFN18_reset n_45 gnd! vdd5! / NO2I1_5VX1
Xg335 IIR_out3[1]<16> FE_OFN9_reset n_79 gnd! vdd5! / NO2I1_5VX1
Xg406 IIR_out3[1]<21> FE_OFN7_reset n_8 gnd! vdd5! / NO2I1_5VX1
Xg290 FE_PHN2181_IIR_out2_2__27_ FE_OFN8_reset n_124 gnd! vdd5! / NO2I1_5VX1
Xg405 IIR_out3[1]<28> FE_OFN7_reset n_9 gnd! vdd5! / NO2I1_5VX1
Xg402 IIR_out3[1]<29> FE_OFN7_reset n_12 gnd! vdd5! / NO2I1_5VX1
Xg343 IIR_out3[1]<30> FE_OFN7_reset n_71 gnd! vdd5! / NO2I1_5VX1
Xg360 IIR_out2[1]<9> FE_OFN17_reset n_54 gnd! vdd5! / NO2I1_5VX1
Xg358 IIR_out2[1]<7> FE_OFN14_reset n_56 gnd! vdd5! / NO2I1_5VX1
Xg354 IIR_out2[1]<3> FE_OFN14_reset n_60 gnd! vdd5! / NO2I1_5VX1
Xg345 IIR_out2[2]<15> FE_OFN14_reset n_69 gnd! vdd5! / NO2I1_5VX1
Xg337 IIR_out2[1]<18> FE_OFN17_reset n_77 gnd! vdd5! / NO2I1_5VX1
Xg336 IIR_out2[1]<16> FE_OFN17_reset n_78 gnd! vdd5! / NO2I1_5VX1
Xg289 IIR_out2[2]<25> FE_OFN8_reset n_125 gnd! vdd5! / NO2I1_5VX1
Xg334 IIR_out2[1]<11> FE_OFN17_reset n_80 gnd! vdd5! / NO2I1_5VX1
Xg331 IIR_out2[1]<13> FE_OFN17_reset n_83 gnd! vdd5! / NO2I1_5VX1
Xg329 IIR_out3[0]<9> FE_OFN17_reset FE_PHN1477_n_85 gnd! vdd5! / NO2I1_5VX1
Xg328 IIR_out3[0]<7> FE_OFN17_reset n_86 gnd! vdd5! / NO2I1_5VX1
Xg327 IIR_out3[0]<5> FE_OFN17_reset n_87 gnd! vdd5! / NO2I1_5VX1
Xg326 IIR_out3[0]<3> FE_OFN17_reset n_88 gnd! vdd5! / NO2I1_5VX1
Xg324 IIR_out3[0]<2> FE_OFN15_reset n_90 gnd! vdd5! / NO2I1_5VX1
Xg363 IIR_out3[1]<7> FE_OFN14_reset n_51 gnd! vdd5! / NO2I1_5VX1
Xg356 IIR_out2[1]<5> FE_OFN14_reset n_58 gnd! vdd5! / NO2I1_5VX1
Xg355 IIR_out2[1]<4> FE_OFN14_reset n_59 gnd! vdd5! / NO2I1_5VX1
Xg349 IIR_out2[1]<2> FE_OFN14_reset n_65 gnd! vdd5! / NO2I1_5VX1
Xg333 IIR_out2[1]<10> FE_OFN17_reset n_81 gnd! vdd5! / NO2I1_5VX1
Xg330 IIR_out2[1]<12> FE_OFN17_reset n_84 gnd! vdd5! / NO2I1_5VX1
Xg267 IIR_out3[1]<5> FE_OFN14_reset n_147 gnd! vdd5! / NO2I1_5VX1
Xg256 IIR_out2[1]<23> FE_OFN17_reset n_158 gnd! vdd5! / NO2I1_5VX1
Xg253 IIR_out2[1]<17> FE_OFN17_reset n_161 gnd! vdd5! / NO2I1_5VX1
Xg117 Delay2_2_1_out1<16> FE_OFN18_reset n_178 gnd! vdd5! / NO2I1_5VX1
Xg313 IIR_out3[0]<14> FE_OFN17_reset n_101 gnd! vdd5! / NO2I1_5VX1
Xg307 IIR_out3[0]<0> FE_OFN15_reset n_107 gnd! vdd5! / NO2I1_5VX1
Xg300 IIR_out3[0]<1> FE_OFN15_reset n_114 gnd! vdd5! / NO2I1_5VX1
Xg298 IIR_out2[2]<33> FE_OFN23_reset n_116 gnd! vdd5! / NO2I1_5VX1
Xg297 IIR_out2[2]<32> FE_OFN23_reset n_117 gnd! vdd5! / NO2I1_5VX1
Xg296 IIR_out2[2]<31> FE_OFN23_reset n_118 gnd! vdd5! / NO2I1_5VX1
Xg294 IIR_out2[2]<30> FE_OFN23_reset n_120 gnd! vdd5! / NO2I1_5VX1
Xg292 IIR_out2[2]<29> FE_OFN23_reset n_122 gnd! vdd5! / NO2I1_5VX1
Xg291 IIR_out2[2]<28> FE_OFN23_reset n_123 gnd! vdd5! / NO2I1_5VX1
Xg278 IIR_out2[2]<17> FE_OFN14_reset n_136 gnd! vdd5! / NO2I1_5VX1
Xg412 FE_PHN502_IIR_out3_0__8_ FE_OFN17_reset n_2 gnd! vdd5! / NO2I1_5VX1
Xg277 IIR_out2[2]<16> FE_OFN14_reset n_137 gnd! vdd5! / NO2I1_5VX1
Xg274 IIR_out2[2]<14> FE_OFN14_reset n_140 gnd! vdd5! / NO2I1_5VX1
Xg258 IIR_out3[1]<1> FE_OFN14_reset n_156 gnd! vdd5! / NO2I1_5VX1
Xg255 IIR_out3[1]<2> FE_OFN14_reset n_159 gnd! vdd5! / NO2I1_5VX1
Xg254 IIR_out3[1]<3> FE_OFN14_reset FE_PHN1141_n_160 gnd! vdd5! / NO2I1_5VX1
Xg266 FE_PHN456_IIR_out3_1__4_ FE_OFN14_reset n_148 gnd! vdd5! / NO2I1_5VX1
Xg127 Delay2_2_1_out1<25> FE_OFN18_reset n_168 gnd! vdd5! / NO2I1_5VX1
Xg126 Delay2_2_1_out1<24> FE_OFN18_reset n_169 gnd! vdd5! / NO2I1_5VX1
Xg124 Delay2_2_1_out1<22> FE_OFN18_reset n_171 gnd! vdd5! / NO2I1_5VX1
Xg123 Delay2_2_1_out1<21> FE_OFN18_reset n_172 gnd! vdd5! / NO2I1_5VX1
Xg120 Delay2_2_1_out1<18> FE_OFN18_reset n_175 gnd! vdd5! / NO2I1_5VX1
Xg119 Delay2_2_1_out1<17> FE_OFN18_reset n_176 gnd! vdd5! / NO2I1_5VX1
Xg116 Delay2_2_1_out1<15> FE_OFN18_reset n_179 gnd! vdd5! / NO2I1_5VX1
Xg310 IIR_out3[0]<11> FE_OFN17_reset n_104 gnd! vdd5! / NO2I1_5VX1
Xg122 Delay2_2_1_out1<20> FE_OFN18_reset n_173 gnd! vdd5! / NO2I1_5VX1
Xg99 FE_PHN722_Del_Input_1__2_ FE_OFN29_reset n_203 gnd! vdd5! / NO2I1_5VX1
Xg93 FE_PHN730_Del_Input_0__7_ FE_OFN29_reset n_209 gnd! vdd5! / NO2I1_5VX1
Xg98 FE_PHN728_Del_Input_1__1_ FE_OFN29_reset n_204 gnd! vdd5! / NO2I1_5VX1
Xg112 Delay2_2_1_out1<10> FE_OFN15_reset n_183 gnd! vdd5! / NO2I1_5VX1
Xg111 Delay2_2_1_out1<9> FE_OFN15_reset n_184 gnd! vdd5! / NO2I1_5VX1
Xg110 Delay2_2_1_out1<8> FE_OFN15_reset n_185 gnd! vdd5! / NO2I1_5VX1
Xg109 Delay2_2_1_out1<7> FE_OFN15_reset n_186 gnd! vdd5! / NO2I1_5VX1
Xg107 Delay2_2_1_out1<5> FE_OFN15_reset n_188 gnd! vdd5! / NO2I1_5VX1
Xg52 Delay2_2_1_out1<2> FE_OFN15_reset n_198 gnd! vdd5! / NO2I1_5VX1
Xg108 FE_PHN1811_Delay2_2_1_out1_6_ FE_OFN15_reset n_187 gnd! vdd5! / 
+ NO2I1_5VX1
Xg106 FE_PHN1576_Delay2_2_1_out1_4_ FE_OFN15_reset n_189 gnd! vdd5! / 
+ NO2I1_5VX1
Xg105 FE_PHN1628_Delay2_2_1_out1_3_ FE_OFN15_reset n_190 gnd! vdd5! / 
+ NO2I1_5VX1
Xg400 FE_PHN664_IIR_out2_0__9_ FE_OFN15_reset n_14 gnd! vdd5! / NO2I1_5VX1
Xg399 FE_PHN692_IIR_out2_0__8_ FE_OFN15_reset n_15 gnd! vdd5! / NO2I1_5VX1
Xg361 FE_PHN651_IIR_out2_0__10_ FE_OFN15_reset n_53 gnd! vdd5! / NO2I1_5VX1
Xg398 FE_PHN679_IIR_out2_0__7_ FE_OFN15_reset n_16 gnd! vdd5! / NO2I1_5VX1
Xg397 FE_PHN703_IIR_out2_0__6_ FE_OFN15_reset n_17 gnd! vdd5! / NO2I1_5VX1
Xg396 FE_PHN665_IIR_out2_0__5_ FE_OFN15_reset n_18 gnd! vdd5! / NO2I1_5VX1
Xg395 FE_PHN655_IIR_out2_0__4_ FE_OFN15_reset n_19 gnd! vdd5! / NO2I1_5VX1
Xg394 FE_PHN698_IIR_out2_0__3_ FE_OFN15_reset n_20 gnd! vdd5! / NO2I1_5VX1
Xg382 FE_PHN654_IIR_out2_0__2_ FE_OFN15_reset n_32 gnd! vdd5! / NO2I1_5VX1
Xg364 FE_PHN659_IIR_out2_0__12_ FE_OFN15_reset n_50 gnd! vdd5! / NO2I1_5VX1
Xg362 FE_PHN668_IIR_out2_0__11_ FE_OFN15_reset n_52 gnd! vdd5! / NO2I1_5VX1
Xg81 in<7> FE_OFN20_reset n_221 gnd! vdd5! / NO2I1_5VX1
Xg95 FE_PHN710_Del_Input_0__9_ FE_OFN29_reset n_207 gnd! vdd5! / NO2I1_5VX1
Xg94 FE_PHN714_Del_Input_0__8_ FE_OFN29_reset n_208 gnd! vdd5! / NO2I1_5VX1
Xg390 FE_PHN3094_IIR_out2_0__37_ FE_OFN21_reset n_24 gnd! vdd5! / NO2I1_5VX1
Xg75 IIR_out2[2]<39> FE_OFN23_reset n_227 gnd! vdd5! / NO2I1_5VX1
Xg72 IIR_out2[2]<35> FE_OFN23_reset n_230 gnd! vdd5! / NO2I1_5VX1
Xg411 FE_PHN366_IIR_out3_1__24_ FE_OFN7_reset n_3 gnd! vdd5! / NO2I1_5VX1
Xg338 FE_PHN372_IIR_out3_1__23_ FE_OFN7_reset n_76 gnd! vdd5! / NO2I1_5VX1
Xg276 IIR_out3[0]<29> FE_OFN26_reset n_138 gnd! vdd5! / NO2I1_5VX1
Xg102 Delay2_2_1_out1<37> FE_OFN26_reset n_193 gnd! vdd5! / NO2I1_5VX1
Xg55 Delay2_2_1_out1<35> FE_OFN26_reset n_195 gnd! vdd5! / NO2I1_5VX1
Xg409 FE_PHN381_IIR_out3_1__27_ FE_OFN23_reset n_5 gnd! vdd5! / NO2I1_5VX1
Xg104 FE_PHN3595_Delay2_2_1_out1_39_ FE_OFN26_reset n_191 gnd! vdd5! / 
+ NO2I1_5VX1
Xg101 FE_PHN2931_Delay2_2_1_out1_36_ FE_OFN26_reset n_194 gnd! vdd5! / 
+ NO2I1_5VX1
Xg84 FE_PHN735_Del_Input_0__0_ FE_OFN21_reset n_218 gnd! vdd5! / NO2I1_5VX1
Xg90 FE_PHN734_Del_Input_0__4_ FE_OFN29_reset n_212 gnd! vdd5! / NO2I1_5VX1
Xg286 FE_PHN2383_IIR_out3_0__25_ FE_OFN12_reset n_128 gnd! vdd5! / NO2I1_5VX1
Xg321 IIR_out3[0]<22> FE_OFN12_reset n_93 gnd! vdd5! / NO2I1_5VX1
Xg320 FE_PHN1323_IIR_out3_0__24_ FE_OFN12_reset n_94 gnd! vdd5! / NO2I1_5VX1
Xg100 FE_PHN729_Del_Input_1__3_ FE_OFN30_reset n_202 gnd! vdd5! / NO2I1_5VX1
Xg97 FE_PHN733_Del_Input_1__4_ FE_OFN30_reset n_205 gnd! vdd5! / NO2I1_5VX1
Xg96 FE_PHN732_Del_Input_1__0_ FE_OFN30_reset n_206 gnd! vdd5! / NO2I1_5VX1
Xg58 FE_PHN731_Del_Input_1__6_ FE_OFN30_reset n_244 gnd! vdd5! / NO2I1_5VX1
Xg57 FE_PHN725_Del_Input_1__5_ FE_OFN30_reset n_245 gnd! vdd5! / NO2I1_5VX1
Xg92 FE_PHN719_Del_Input_0__6_ FE_OFN29_reset n_210 gnd! vdd5! / NO2I1_5VX1
Xg91 FE_PHN721_Del_Input_0__5_ FE_OFN29_reset n_211 gnd! vdd5! / NO2I1_5VX1
Xg88 FE_PHN711_Del_Input_0__10_ FE_OFN29_reset n_214 gnd! vdd5! / NO2I1_5VX1
Xg319 IIR_out3[0]<23> FE_OFN12_reset n_95 gnd! vdd5! / NO2I1_5VX1
Xg317 IIR_out3[0]<19> FE_OFN12_reset n_97 gnd! vdd5! / NO2I1_5VX1
Xg295 FE_PHN1328_IIR_out3_0__21_ FE_OFN12_reset n_119 gnd! vdd5! / NO2I1_5VX1
Xg318 FE_PHN1330_IIR_out3_0__20_ FE_OFN12_reset n_96 gnd! vdd5! / NO2I1_5VX1
Xg353 FE_PHN1314_IIR_out2_1__33_ FE_OFN22_reset n_61 gnd! vdd5! / NO2I1_5VX1
Xg407 FE_PHN378_IIR_out3_1__26_ FE_OFN7_reset n_7 gnd! vdd5! / NO2I1_5VX1
Xg131 Delay2_2_1_out1<29> FE_OFN25_reset n_164 gnd! vdd5! / NO2I1_5VX1
Xg325 FE_PHN2781_IIR_out3_0__30_ FE_OFN26_reset n_89 gnd! vdd5! / NO2I1_5VX1
Xg50 Delay2_2_1_out1<31> FE_OFN25_reset n_200 gnd! vdd5! / NO2I1_5VX1
Xg49 Delay2_2_1_out1<30> FE_OFN25_reset n_201 gnd! vdd5! / NO2I1_5VX1
Xg130 Delay2_2_1_out1<28> FE_OFN25_reset n_165 gnd! vdd5! / NO2I1_5VX1
Xg129 Delay2_2_1_out1<27> FE_OFN25_reset n_166 gnd! vdd5! / NO2I1_5VX1
Xg128 Delay2_2_1_out1<26> FE_OFN25_reset n_167 gnd! vdd5! / NO2I1_5VX1
Xg54 FE_PHN3285_Delay2_2_1_out1_34_ FE_OFN25_reset n_196 gnd! vdd5! / 
+ NO2I1_5VX1
Xg53 FE_PHN3283_Delay2_2_1_out1_33_ FE_OFN25_reset n_197 gnd! vdd5! / 
+ NO2I1_5VX1
Xg51 FE_PHN3362_Delay2_2_1_out1_32_ FE_OFN26_reset n_199 gnd! vdd5! / 
+ NO2I1_5VX1
Xg414 FE_PHN503_IIR_out3_0__6_ FE_OFN17_reset n_0 gnd! vdd5! / NO2I1_5VX1
Xg262 FE_PHN459_IIR_out3_1__6_ FE_OFN14_reset n_152 gnd! vdd5! / NO2I1_5VX1
Xg288 IIR_out2[2]<26> FE_OFN8_reset n_126 gnd! vdd5! / NO2I1_5VX1
Xg265 FE_PHN431_IIR_out3_1__17_ FE_OFN9_reset n_149 gnd! vdd5! / NO2I1_5VX1
Xg287 IIR_out2[2]<24> FE_OFN9_reset n_127 gnd! vdd5! / NO2I1_5VX1
Xg252 IIR_out3[1]<15> FE_OFN9_reset n_162 gnd! vdd5! / NO2I1_5VX1
Xg285 IIR_out2[2]<23> FE_OFN9_reset n_129 gnd! vdd5! / NO2I1_5VX1
Xg284 IIR_out2[2]<22> FE_OFN9_reset n_130 gnd! vdd5! / NO2I1_5VX1
Xg283 IIR_out2[2]<21> FE_OFN9_reset n_131 gnd! vdd5! / NO2I1_5VX1
Xg282 IIR_out2[2]<20> FE_OFN9_reset n_132 gnd! vdd5! / NO2I1_5VX1
Xg280 IIR_out2[2]<19> FE_OFN9_reset n_134 gnd! vdd5! / NO2I1_5VX1
Xg309 FE_PHN504_IIR_out3_0__10_ FE_OFN17_reset n_105 gnd! vdd5! / NO2I1_5VX1
Xg251 FE_PHN460_IIR_out3_1__13_ FE_OFN9_reset n_163 gnd! vdd5! / NO2I1_5VX1
Xg275 FE_PHN479_IIR_out3_1__12_ FE_OFN9_reset n_139 gnd! vdd5! / NO2I1_5VX1
Xg404 FE_PHN416_IIR_out3_1__10_ FE_OFN13_reset n_10 gnd! vdd5! / NO2I1_5VX1
Xg388 FE_PHN393_IIR_out3_1__11_ FE_OFN13_reset n_26 gnd! vdd5! / NO2I1_5VX1
Xg305 FE_PHN1321_IIR_out3_0__18_ FE_OFN8_reset n_109 gnd! vdd5! / NO2I1_5VX1
Xg316 FE_PHN497_IIR_out3_0__17_ FE_OFN8_reset n_98 gnd! vdd5! / NO2I1_5VX1
Xg62 FE_PHN723_Del_Input_1__9_ FE_OFN11_reset n_240 gnd! vdd5! / NO2I1_5VX1
Xg85 FE_PHN3772_Del_Input_1__10_ FE_OFN11_reset n_217 gnd! vdd5! / NO2I1_5VX1
Xg60 FE_PHN726_Del_Input_1__8_ FE_OFN11_reset n_242 gnd! vdd5! / NO2I1_5VX1
Xg59 FE_PHN724_Del_Input_1__7_ FE_OFN11_reset n_243 gnd! vdd5! / NO2I1_5VX1
Xg118 Delay2_2_1_out1<14> FE_OFN18_reset n_177 gnd! vdd5! / NO2I1_5VX1
Xg261 FE_PHN354_IIR_out2_1__15_ FE_OFN17_reset n_153 gnd! vdd5! / NO2I1_5VX1
Xg332 FE_PHN355_IIR_out2_1__14_ FE_OFN17_reset n_82 gnd! vdd5! / NO2I1_5VX1
Xg68 IIR_out2[1]<37> FE_OFN23_reset n_234 gnd! vdd5! / NO2I1_5VX1
Xg71 IIR_out2[2]<34> FE_OFN23_reset n_231 gnd! vdd5! / NO2I1_5VX1
Xg64 IIR_out2[2]<37> FE_OFN23_reset n_238 gnd! vdd5! / NO2I1_5VX1
Xg340 FE_PHN365_IIR_out3_1__25_ FE_OFN7_reset n_74 gnd! vdd5! / NO2I1_5VX1
Xg281 FE_PHN2426_IIR_out3_0__27_ FE_OFN26_reset n_133 gnd! vdd5! / NO2I1_5VX1
Xg61 IIR_out2[2]<38> FE_OFN23_reset n_241 gnd! vdd5! / NO2I1_5VX1
Xg56 IIR_out2[2]<36> FE_OFN23_reset n_246 gnd! vdd5! / NO2I1_5VX1
Xg341 FE_PHN359_IIR_out2_1__22_ FE_OFN17_reset n_73 gnd! vdd5! / NO2I1_5VX1
Xg339 FE_PHN350_IIR_out2_1__21_ FE_OFN17_reset n_75 gnd! vdd5! / NO2I1_5VX1
Xg410 FE_PHN371_IIR_out3_1__22_ FE_OFN7_reset n_4 gnd! vdd5! / NO2I1_5VX1
Xg401 FE_PHN383_IIR_out3_1__20_ FE_OFN7_reset n_13 gnd! vdd5! / NO2I1_5VX1
Xg264 FE_PHN488_IIR_out3_1__19_ FE_OFN23_reset n_150 gnd! vdd5! / NO2I1_5VX1
Xg263 IIR_out3[1]<18> FE_OFN8_reset n_151 gnd! vdd5! / NO2I1_5VX1
Xg269 IIR_out3[1]<14> FE_OFN9_reset n_145 gnd! vdd5! / NO2I1_5VX1
Xg69 FE_PHN348_IIR_out2_1__38_ FE_OFN23_reset n_233 gnd! vdd5! / NO2I1_5VX1
Xg70 FE_PHN537_IIR_out2_1__39_ FE_OFN23_reset n_232 gnd! vdd5! / NO2I1_5VX1
Xg63 IIR_out2[1]<34> FE_OFN22_reset n_239 gnd! vdd5! / NO2I1_5VX1
Xg65 FE_PHN352_IIR_out2_1__35_ FE_OFN22_reset n_237 gnd! vdd5! / NO2I1_5VX1
Xg346 FE_PHN1322_IIR_out2_1__26_ FE_OFN8_reset n_68 gnd! vdd5! / NO2I1_5VX1
Xg260 FE_PHN1320_IIR_out2_1__27_ FE_OFN8_reset n_154 gnd! vdd5! / NO2I1_5VX1
Xg359 FE_PHN1649_IIR_out2_1__8_ FE_OFN14_reset n_55 gnd! vdd5! / NO2I1_5VX1
Xg357 FE_PHN2481_IIR_out2_1__6_ FE_OFN14_reset n_57 gnd! vdd5! / NO2I1_5VX1
Xg413 FE_PHN357_IIR_out2_1__19_ FE_OFN17_reset n_1 gnd! vdd5! / NO2I1_5VX1
Xg342 FE_PHN358_IIR_out2_1__20_ FE_OFN17_reset n_72 gnd! vdd5! / NO2I1_5VX1
Xg121 FE_PHN1395_Delay2_2_1_out1_19_ FE_OFN18_reset n_174 gnd! vdd5! / 
+ NO2I1_5VX1
Xg79 FE_PHN356_IIR_out2_1__36_ FE_OFN12_reset n_223 gnd! vdd5! / NO2I1_5VX1
Xg344 FE_PHN360_IIR_out2_1__24_ FE_OFN17_reset n_70 gnd! vdd5! / NO2I1_5VX1
Xg268 FE_PHN1319_IIR_out2_1__25_ FE_OFN17_reset n_146 gnd! vdd5! / NO2I1_5VX1
Xg125 FE_PHN438_Delay2_2_1_out1_23_ FE_OFN18_reset n_170 gnd! vdd5! / 
+ NO2I1_5VX1
Xg351 FE_PHN1316_IIR_out2_1__31_ FE_OFN12_reset n_63 gnd! vdd5! / NO2I1_5VX1
Xg379 FE_PHN344_IIR_out2_0__27_ FE_OFN12_reset n_35 gnd! vdd5! / NO2I1_5VX1
Xg322 FE_PHN2520_IIR_out3_0__26_ FE_OFN12_reset n_92 gnd! vdd5! / NO2I1_5VX1
Xg376 FE_PHN330_IIR_out2_0__24_ FE_OFN18_reset n_38 gnd! vdd5! / NO2I1_5VX1
Xg377 FE_PHN331_IIR_out2_0__25_ FE_OFN18_reset n_37 gnd! vdd5! / NO2I1_5VX1
Xg385 FE_PHN332_IIR_out2_0__32_ FE_OFN19_reset n_29 gnd! vdd5! / NO2I1_5VX1
Xg384 FE_PHN343_IIR_out2_0__31_ FE_OFN19_reset n_30 gnd! vdd5! / NO2I1_5VX1
Xg86 FE_PHN720_Del_Input_0__1_ FE_OFN19_reset n_216 gnd! vdd5! / NO2I1_5VX1
Xg87 FE_PHN727_Del_Input_0__2_ FE_OFN20_reset n_215 gnd! vdd5! / NO2I1_5VX1
Xg89 FE_PHN718_Del_Input_0__3_ FE_OFN20_reset n_213 gnd! vdd5! / NO2I1_5VX1
Xg83 in<9> FE_OFN20_reset n_219 gnd! vdd5! / NO2I1_5VX1
Xg82 in<8> FE_OFN20_reset n_220 gnd! vdd5! / NO2I1_5VX1
Xg73 in<10> FE_OFN20_reset n_229 gnd! vdd5! / NO2I1_5VX1
Xg80 in<6> FE_OFN20_reset n_222 gnd! vdd5! / NO2I1_5VX1
Xg78 in<5> FE_OFN4_reset n_224 gnd! vdd5! / NO2I1_5VX1
Xg373 FE_PHN335_IIR_out2_0__22_ FE_OFN18_reset n_41 gnd! vdd5! / NO2I1_5VX1
Xg372 FE_PHN2152_IIR_out2_0__21_ FE_OFN18_reset n_42 gnd! vdd5! / NO2I1_5VX1
Xg311 FE_PHN494_IIR_out3_0__12_ FE_OFN17_reset n_103 gnd! vdd5! / NO2I1_5VX1
Xg312 FE_PHN495_IIR_out3_0__13_ FE_OFN17_reset n_102 gnd! vdd5! / NO2I1_5VX1
Xg114 FE_PHN394_Delay2_2_1_out1_12_ FE_OFN15_reset n_181 gnd! vdd5! / 
+ NO2I1_5VX1
Xg115 FE_PHN452_Delay2_2_1_out1_13_ FE_OFN15_reset n_180 gnd! vdd5! / 
+ NO2I1_5VX1
Xg113 FE_PHN384_Delay2_2_1_out1_11_ FE_OFN15_reset n_182 gnd! vdd5! / 
+ NO2I1_5VX1
Xg77 in<4> FE_OFN4_reset n_225 gnd! vdd5! / NO2I1_5VX1
Xg76 in<3> FE_OFN4_reset n_226 gnd! vdd5! / NO2I1_5VX1
Xg66 in<2> reset n_236 gnd! vdd5! / NO2I1_5VX1
Xg74 in<1> reset n_228 gnd! vdd5! / NO2I1_5VX1
Xg67 in<0> reset n_235 gnd! vdd5! / NO2I1_5VX1
Xg350 FE_PHN1331_IIR_out2_1__30_ FE_OFN8_reset n_64 gnd! vdd5! / NO2I1_5VX1
Xg348 FE_PHN1327_IIR_out2_1__29_ FE_OFN8_reset n_66 gnd! vdd5! / NO2I1_5VX1
Xg259 FE_PHN412_IIR_out3_1__9_ FE_OFN13_reset n_155 gnd! vdd5! / NO2I1_5VX1
Xg257 FE_PHN417_IIR_out3_1__8_ FE_OFN13_reset n_157 gnd! vdd5! / NO2I1_5VX1
Xg301 FE_PHN2589_IIR_out2_2__4_ FE_OFN14_reset n_113 gnd! vdd5! / NO2I1_5VX1
Xg304 FE_PHN2166_IIR_out2_2__7_ FE_OFN14_reset n_110 gnd! vdd5! / NO2I1_5VX1
Xg303 FE_PHN2640_IIR_out2_2__6_ FE_OFN14_reset n_111 gnd! vdd5! / NO2I1_5VX1
Xg302 FE_PHN2597_IIR_out2_2__5_ FE_OFN14_reset n_112 gnd! vdd5! / NO2I1_5VX1
Xg299 FE_PHN2581_IIR_out2_2__3_ FE_OFN14_reset n_115 gnd! vdd5! / NO2I1_5VX1
Xg293 FE_PHN2575_IIR_out2_2__2_ FE_OFN14_reset n_121 gnd! vdd5! / NO2I1_5VX1
Xg273 FE_PHN2157_IIR_out2_2__13_ FE_OFN14_reset n_141 gnd! vdd5! / NO2I1_5VX1
Xg272 FE_PHN2158_IIR_out2_2__12_ FE_OFN14_reset n_142 gnd! vdd5! / NO2I1_5VX1
Xg271 FE_PHN2159_IIR_out2_2__11_ FE_OFN14_reset n_143 gnd! vdd5! / NO2I1_5VX1
Xg270 FE_PHN2162_IIR_out2_2__10_ FE_OFN14_reset n_144 gnd! vdd5! / NO2I1_5VX1
Xg306 FE_PHN2164_IIR_out2_2__9_ FE_OFN14_reset n_108 gnd! vdd5! / NO2I1_5VX1
Xg308 FE_PHN2165_IIR_out2_2__8_ FE_OFN14_reset n_106 gnd! vdd5! / NO2I1_5VX1
XDelay2_2_out1_reg[18] clk_div_3__L5_N74 FE_PHN1427_n_135 Delay2_2_out1<18> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[4] clk_div_3__L5_N63 FE_PHN1145_n_11 Delay2_3_out1<4> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay1_2_out1_reg[32] clk_div_3__L5_N83 n_62 Delay1_2_out1<32> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[28] clk_div_3__L5_N163 n_67 Delay1_2_out1<28> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_3_out1_reg[15] clk_div_3__L5_N86 FE_PHN1407_n_100 Delay2_3_out1<15> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[16] clk_div_3__L5_N85 n_99 FE_PHN238_Delay2_3_out1_16_ gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[28] clk_div_3__L5_N95 FE_PHN2128_n_91 Delay2_3_out1<28> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[29] clk_div_3__L5_N158 FE_PHN2359_n_33 
+ Delay2_2_1_out1<29> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[38] clk_div_3__L5_N142 FE_PHN2970_n_192 
+ Delay2_2_2_out1<38> gnd! vdd5! / DFRQ_5VX1
XDelay3_3_out1_reg[0] clk_div_3__L5_N65 FE_PHN1131_n_6 Delay3_3_out1<0> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[14] clk_div_3__L5_N118 FE_PHN1454_n_48 
+ Delay2_2_1_out1<14> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[13] clk_div_3__L5_N120 n_49 Delay2_2_1_out1<13> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[30] clk_div_3__L5_N154 n_31 Delay2_2_1_out1<30> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[39] clk_div_3__L5_N39 FE_PHN1310_n_21 Delay2_2_1_out1<39> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[38] clk_div_3__L5_N39 FE_PHN1309_n_22 Delay2_2_1_out1<38> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[35] clk_div_3__L5_N40 FE_PHN1401_n_25 Delay2_2_1_out1<35> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[34] clk_div_3__L5_N42 FE_PHN2365_n_27 Delay2_2_1_out1<34> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[33] clk_div_3__L5_N42 FE_PHN2377_n_28 Delay2_2_1_out1<33> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[36] clk_div_3__L5_N42 FE_PHN1308_n_23 Delay2_2_1_out1<36> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[23] clk_div_3__L5_N167 FE_PHN1512_n_39 
+ Delay2_2_1_out1<23> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[20] clk_div_3__L5_N10 FE_PHN1431_n_40 
+ FE_PHN1388_Delay2_2_1_out1_20_ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[19] clk_div_3__L5_N10 FE_PHN1424_n_43 Delay2_2_1_out1<19> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[18] clk_div_3__L5_N172 n_44 Delay2_2_1_out1<18> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[16] clk_div_3__L5_N174 FE_PHN1450_n_46 
+ Delay2_2_1_out1<16> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[15] clk_div_3__L5_N174 FE_PHN1455_n_47 
+ Delay2_2_1_out1<15> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[28] clk_div_3__L5_N158 n_34 Delay2_2_1_out1<28> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[26] clk_div_3__L5_N162 n_36 Delay2_2_1_out1<26> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[17] clk_div_3__L5_N172 n_45 Delay2_2_1_out1<17> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay3_3_out1_reg[16] clk_div_3__L5_N194 n_79 Delay3_3_out1<16> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[21] clk_div_3__L5_N178 FE_PHN1136_n_8 
+ FE_PHN363_Delay3_3_out1_21_ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[27] clk_div_3__L5_N188 FE_PHN1434_n_124 Delay2_2_out1<27> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay3_3_out1_reg[28] clk_div_3__L5_N219 FE_PHN1137_n_9 
+ FE_PHN197_Delay3_3_out1_28_ gnd! vdd5! / DFRQ_5VX1
XDelay3_3_out1_reg[29] clk_div_3__L5_N224 FE_PHN1134_n_12 
+ FE_PHN131_Delay3_3_out1_29_ gnd! vdd5! / DFRQ_5VX1
XDelay3_3_out1_reg[30] clk_div_3__L5_N224 FE_PHN1133_n_71 Delay3_3_out1<30> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay1_2_out1_reg[9] clk_div_3__L5_N66 FE_PHN2030_n_54 Delay1_2_out1<9> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay1_2_out1_reg[7] clk_div_3__L5_N66 FE_PHN2026_n_56 Delay1_2_out1<7> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay1_2_out1_reg[3] clk_div_3__L5_N235 n_60 Delay1_2_out1<3> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[15] clk_div_3__L5_N62 FE_PHN1110_n_69 Delay2_2_out1<15> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay1_2_out1_reg[18] clk_div_3__L5_N173 n_77 Delay1_2_out1<18> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[16] clk_div_3__L5_N175 n_78 Delay1_2_out1<16> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[25] clk_div_3__L5_N194 FE_PHN1435_n_125 Delay2_2_out1<25> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay1_2_out1_reg[11] clk_div_3__L5_N64 n_80 Delay1_2_out1<11> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[13] clk_div_3__L5_N64 n_83 Delay1_2_out1<13> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_3_out1_reg[9] clk_div_3__L5_N227 n_85 Delay2_3_out1<9> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_3_out1_reg[7] clk_div_3__L5_N77 FE_PHN1430_n_86 Delay2_3_out1<7> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[5] clk_div_3__L5_N62 FE_PHN1146_n_87 Delay2_3_out1<5> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[3] clk_div_3__L5_N63 FE_PHN1147_n_88 Delay2_3_out1<3> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[2] clk_div_3__L5_N65 FE_PHN1144_n_90 Delay2_3_out1<2> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay3_3_out1_reg[7] clk_div_3__L5_N230 n_51 Delay3_3_out1<7> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[5] clk_div_3__L5_N67 n_58 Delay1_2_out1<5> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[4] clk_div_3__L5_N67 n_59 Delay1_2_out1<4> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[2] clk_div_3__L5_N67 n_65 Delay1_2_out1<2> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[10] clk_div_3__L5_N66 n_81 Delay1_2_out1<10> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[12] clk_div_3__L5_N66 n_84 Delay1_2_out1<12> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[5] clk_div_3__L5_N62 n_147 Delay3_3_out1<5> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[23] clk_div_3__L5_N168 FE_PHN1452_n_158 Delay1_2_out1<23> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[16] clk_div_3__L5_N173 FE_PHN1510_n_178 
+ Delay2_2_2_out1<16> gnd! vdd5! / DFRQ_5VX1
XDelay1_2_out1_reg[17] clk_div_3__L5_N173 n_161 Delay1_2_out1<17> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_3_out1_reg[14] clk_div_3__L5_N68 FE_PHN1418_n_101 Delay2_3_out1<14> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[1] clk_div_3__L5_N65 FE_PHN1142_n_114 Delay2_3_out1<1> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[0] clk_div_3__L5_N67 FE_PHN1132_n_107 Delay2_3_out1<0> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[33] clk_div_3__L5_N215 FE_PHN1103_n_116 Delay2_2_out1<33> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[32] clk_div_3__L5_N183 FE_PHN1097_n_117 Delay2_2_out1<32> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[31] clk_div_3__L5_N183 FE_PHN1121_n_118 Delay2_2_out1<31> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[30] clk_div_3__L5_N183 FE_PHN1124_n_120 Delay2_2_out1<30> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[29] clk_div_3__L5_N184 FE_PHN1128_n_122 Delay2_2_out1<29> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[28] clk_div_3__L5_N184 FE_PHN1125_n_123 Delay2_2_out1<28> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[17] clk_div_3__L5_N77 FE_PHN1043_n_136 Delay2_2_out1<17> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[8] clk_div_3__L5_N77 n_2 Delay2_3_out1<8> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[16] clk_div_3__L5_N59 FE_PHN1040_n_137 Delay2_2_out1<16> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[14] clk_div_3__L5_N233 FE_PHN1011_n_140 Delay2_2_out1<14> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay3_3_out1_reg[1] clk_div_3__L5_N65 FE_PHN1139_n_156 Delay3_3_out1<1> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay3_3_out1_reg[2] clk_div_3__L5_N65 FE_PHN1140_n_159 Delay3_3_out1<2> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay3_3_out1_reg[3] clk_div_3__L5_N233 n_160 Delay3_3_out1<3> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[4] clk_div_3__L5_N233 n_148 Delay3_3_out1<4> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_2_out1_reg[25] clk_div_3__L5_N164 FE_PHN2334_n_168 
+ Delay2_2_2_out1<25> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[24] clk_div_3__L5_N166 FE_PHN2328_n_169 
+ Delay2_2_2_out1<24> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[22] clk_div_3__L5_N168 FE_PHN2340_n_171 
+ Delay2_2_2_out1<22> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[21] clk_div_3__L5_N168 FE_PHN2352_n_172 
+ Delay2_2_2_out1<21> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[18] clk_div_3__L5_N171 FE_PHN1503_n_175 
+ Delay2_2_2_out1<18> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[17] clk_div_3__L5_N174 FE_PHN2338_n_176 
+ Delay2_2_2_out1<17> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[15] clk_div_3__L5_N174 FE_PHN1511_n_179 
+ Delay2_2_2_out1<15> gnd! vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[11] clk_div_3__L5_N72 n_104 Delay2_3_out1<11> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_2_out1_reg[20] clk_div_3__L5_N169 n_173 Delay2_2_2_out1<20> gnd! 
+ vdd5! / DFRQ_5VX1
XDel_Input_reg[2][1] clk__L3_N3 n_204 Del_Input[2]<1> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[1][7] clk__L3_N2 n_209 Del_Input[1]<7> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[2][2] clk__L3_N2 n_203 Del_Input[2]<2> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[10] clk_div_3__L5_N122 FE_PHN922_n_183 
+ Delay2_2_2_out1<10> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[9] clk_div_3__L5_N123 FE_PHN896_n_184 Delay2_2_2_out1<9> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[8] clk_div_3__L5_N124 FE_PHN1014_n_185 Delay2_2_2_out1<8> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[7] clk_div_3__L5_N125 FE_PHN1025_n_186 Delay2_2_2_out1<7> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[5] clk_div_3__L5_N126 FE_PHN1036_n_188 Delay2_2_2_out1<5> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[2] clk_div_3__L5_N126 FE_PHN983_n_198 Delay2_2_2_out1<2> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[6] clk_div_3__L5_N125 FE_PHN916_n_187 Delay2_2_2_out1<6> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[4] clk_div_3__L5_N126 FE_PHN870_n_189 Delay2_2_2_out1<4> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[3] clk_div_3__L5_N126 FE_PHN934_n_190 Delay2_2_2_out1<3> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[9] clk_div_3__L5_N123 n_14 Delay2_2_1_out1<9> gnd! vdd5! 
+ / DFRQ_5VX1
XDelay2_2_1_out1_reg[8] clk_div_3__L5_N124 n_15 Delay2_2_1_out1<8> gnd! vdd5! 
+ / DFRQ_5VX1
XDelay2_2_1_out1_reg[10] clk_div_3__L5_N123 n_53 Delay2_2_1_out1<10> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[7] clk_div_3__L5_N125 n_16 Delay2_2_1_out1<7> gnd! vdd5! 
+ / DFRQ_5VX1
XDelay2_2_1_out1_reg[6] clk_div_3__L5_N125 n_17 Delay2_2_1_out1<6> gnd! vdd5! 
+ / DFRQ_5VX1
XDelay2_2_1_out1_reg[5] clk_div_3__L5_N125 n_18 Delay2_2_1_out1<5> gnd! vdd5! 
+ / DFRQ_5VX1
XDelay2_2_1_out1_reg[4] clk_div_3__L5_N125 n_19 Delay2_2_1_out1<4> gnd! vdd5! 
+ / DFRQ_5VX1
XDelay2_2_1_out1_reg[3] clk_div_3__L5_N126 n_20 Delay2_2_1_out1<3> gnd! vdd5! 
+ / DFRQ_5VX1
XDelay2_2_1_out1_reg[2] clk_div_3__L5_N126 n_32 Delay2_2_1_out1<2> gnd! vdd5! 
+ / DFRQ_5VX1
XDelay2_2_1_out1_reg[12] clk_div_3__L5_N122 n_50 Delay2_2_1_out1<12> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[11] clk_div_3__L5_N122 n_52 Delay2_2_1_out1<11> gnd! 
+ vdd5! / DFRQ_5VX1
XDel_Input_reg[0][7] clk__L3_N12 n_221 Del_Input[0]<7> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[1][9] clk__L3_N3 n_207 Del_Input[1]<9> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[1][8] clk__L3_N3 n_208 Del_Input[1]<8> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[37] clk_div_3__L5_N40 FE_PHN1307_n_24 Delay2_2_1_out1<37> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[39] clk_div_3__L5_N226 FE_PHN1127_n_227 Delay2_2_out1<39> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[35] clk_div_3__L5_N210 FE_PHN1120_n_230 Delay2_2_out1<35> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay3_3_out1_reg[24] clk_div_3__L5_N210 n_3 Delay3_3_out1<24> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[23] clk_div_3__L5_N210 n_76 Delay3_3_out1<23> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_3_out1_reg[29] clk_div_3__L5_N226 FE_PHN1194_n_138 Delay2_3_out1<29> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[37] clk_div_3__L5_N144 FE_PHN3087_n_193 
+ Delay2_2_2_out1<37> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[35] clk_div_3__L5_N144 FE_PHN2815_n_195 
+ Delay2_2_2_out1<35> gnd! vdd5! / DFRQ_5VX1
XDelay3_3_out1_reg[27] clk_div_3__L5_N226 n_5 Delay3_3_out1<27> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_2_out1_reg[39] clk_div_3__L5_N144 FE_PHN774_n_191 
+ Delay2_2_2_out1<39> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[36] clk_div_3__L5_N144 FE_PHN2761_n_194 
+ Delay2_2_2_out1<36> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[1][0] clk__L3_N9 n_218 FE_PHN3590_Del_Input_1__0_ gnd! vdd5! / 
+ DFRQ_5VX1
XDel_Input_reg[1][4] clk__L3_N1 n_212 Del_Input[1]<4> gnd! vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[25] clk_div_3__L5_N210 FE_PHN1535_n_128 Delay2_3_out1<25> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[22] clk_div_3__L5_N179 FE_PHN1409_n_93 Delay2_3_out1<22> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[24] clk_div_3__L5_N210 n_94 Delay2_3_out1<24> gnd! vdd5! / 
+ DFRQ_5VX1
XDel_Input_reg[2][3] clk__L3_N2 n_202 Del_Input[2]<3> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[2][4] clk__L3_N3 n_205 Del_Input[2]<4> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[2][0] clk__L3_N9 n_206 Del_Input[2]<0> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[2][6] clk__L3_N6 n_244 Del_Input[2]<6> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[2][5] clk__L3_N3 n_245 Del_Input[2]<5> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[1][6] clk__L3_N2 n_210 Del_Input[1]<6> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[1][5] clk__L3_N2 n_211 Del_Input[1]<5> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[1][10] clk__L3_N7 n_214 Del_Input[1]<10> gnd! vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[23] clk_div_3__L5_N215 n_95 Delay2_3_out1<23> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_3_out1_reg[19] clk_div_3__L5_N82 n_97 Delay2_3_out1<19> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[33] clk_div_3__L5_N81 n_61 Delay1_2_out1<33> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[26] clk_div_3__L5_N94 n_7 FE_PHN233_Delay3_3_out1_26_ gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[21] clk_div_3__L5_N80 n_119 Delay2_3_out1<21> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_3_out1_reg[20] clk_div_3__L5_N82 n_96 Delay2_3_out1<20> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_2_out1_reg[29] clk_div_3__L5_N157 FE_PHN2767_n_164 
+ FE_PHN265_Delay2_2_2_out1_29_ gnd! vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[30] clk_div_3__L5_N88 FE_PHN2924_n_89 Delay2_3_out1<30> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[31] clk_div_3__L5_N151 FE_PHN3246_n_200 
+ Delay2_2_2_out1<31> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[30] clk_div_3__L5_N155 FE_PHN3195_n_201 
+ Delay2_2_2_out1<30> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[28] clk_div_3__L5_N160 FE_PHN3124_n_165 
+ Delay2_2_2_out1<28> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[27] clk_div_3__L5_N160 FE_PHN2764_n_166 
+ Delay2_2_2_out1<27> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[26] clk_div_3__L5_N161 FE_PHN2315_n_167 
+ Delay2_2_2_out1<26> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[34] clk_div_3__L5_N148 FE_PHN3096_n_196 
+ Delay2_2_2_out1<34> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[33] clk_div_3__L5_N148 FE_PHN3259_n_197 
+ Delay2_2_2_out1<33> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[32] clk_div_3__L5_N148 FE_PHN3252_n_199 
+ Delay2_2_2_out1<32> gnd! vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[6] clk_div_3__L5_N59 n_0 Delay2_3_out1<6> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[6] clk_div_3__L5_N59 n_152 Delay3_3_out1<6> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[26] clk_div_3__L5_N191 FE_PHN1437_n_126 Delay2_2_out1<26> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay3_3_out1_reg[17] clk_div_3__L5_N191 n_149 Delay3_3_out1<17> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[24] clk_div_3__L5_N68 FE_PHN1412_n_127 Delay2_2_out1<24> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay3_3_out1_reg[15] clk_div_3__L5_N68 n_162 Delay3_3_out1<15> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[23] clk_div_3__L5_N199 FE_PHN1410_n_129 Delay2_2_out1<23> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[22] clk_div_3__L5_N70 FE_PHN1411_n_130 Delay2_2_out1<22> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[21] clk_div_3__L5_N70 FE_PHN1422_n_131 Delay2_2_out1<21> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[20] clk_div_3__L5_N202 FE_PHN1417_n_132 Delay2_2_out1<20> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[19] clk_div_3__L5_N72 FE_PHN1423_n_134 Delay2_2_out1<19> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[10] clk_div_3__L5_N72 n_105 Delay2_3_out1<10> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[13] clk_div_3__L5_N199 n_163 Delay3_3_out1<13> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[12] clk_div_3__L5_N199 n_139 Delay3_3_out1<12> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[10] clk_div_3__L5_N202 n_10 Delay3_3_out1<10> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[11] clk_div_3__L5_N202 n_26 FE_PHN529_Delay3_3_out1_11_ 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[18] clk_div_3__L5_N84 n_109 Delay2_3_out1<18> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_3_out1_reg[17] clk_div_3__L5_N84 n_98 Delay2_3_out1<17> gnd! vdd5! / 
+ DFRQ_5VX1
XDel_Input_reg[2][9] clk__L3_N8 n_240 Del_Input[2]<9> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[2][10] clk__L3_N8 n_217 Del_Input[2]<10> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[2][7] clk__L3_N7 n_243 Del_Input[2]<7> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[2][8] clk__L3_N7 n_242 Del_Input[2]<8> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[14] clk_div_3__L5_N119 FE_PHN1513_n_177 
+ Delay2_2_2_out1<14> gnd! vdd5! / DFRQ_5VX1
XDelay1_2_out1_reg[15] clk_div_3__L5_N119 n_153 Delay1_2_out1<15> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[14] clk_div_3__L5_N119 n_82 Delay1_2_out1<14> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[37] clk_div_3__L5_N150 n_234 Delay1_2_out1<37> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[34] clk_div_3__L5_N215 FE_PHN1108_n_231 Delay2_2_out1<34> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[37] clk_div_3__L5_N208 FE_PHN1109_n_238 Delay2_2_out1<37> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay3_3_out1_reg[25] clk_div_3__L5_N208 n_74 Delay3_3_out1<25> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_3_out1_reg[27] clk_div_3__L5_N208 FE_PHN2021_n_133 Delay2_3_out1<27> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[38] clk_div_3__L5_N208 FE_PHN1078_n_241 Delay2_2_out1<38> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[36] clk_div_3__L5_N208 FE_PHN1066_n_246 Delay2_2_out1<36> 
+ gnd! vdd5! / DFRQ_5VX1
XDelay1_2_out1_reg[22] clk_div_3__L5_N169 n_73 Delay1_2_out1<22> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[21] clk_div_3__L5_N170 n_75 Delay1_2_out1<21> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[22] clk_div_3__L5_N215 n_4 FE_PHN321_Delay3_3_out1_22_ gnd! 
+ vdd5! / DFRQ_5VX1
XDelay3_3_out1_reg[20] clk_div_3__L5_N183 n_13 Delay3_3_out1<20> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[19] clk_div_3__L5_N183 n_150 Delay3_3_out1<19> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[18] clk_div_3__L5_N84 n_151 Delay3_3_out1<18> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[14] clk_div_3__L5_N199 n_145 Delay3_3_out1<14> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[38] clk_div_3__L5_N149 n_233 Delay1_2_out1<38> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[39] clk_div_3__L5_N149 n_232 Delay1_2_out1<39> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[34] clk_div_3__L5_N153 n_239 Delay1_2_out1<34> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[35] clk_div_3__L5_N153 n_237 Delay1_2_out1<35> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[26] clk_div_3__L5_N164 n_68 Delay1_2_out1<26> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[27] clk_div_3__L5_N164 n_154 Delay1_2_out1<27> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[8] clk_div_3__L5_N66 n_55 Delay1_2_out1<8> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[6] clk_div_3__L5_N67 n_57 Delay1_2_out1<6> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[19] clk_div_3__L5_N171 n_1 Delay1_2_out1<19> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[20] clk_div_3__L5_N171 n_72 Delay1_2_out1<20> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_2_out1_reg[19] clk_div_3__L5_N171 n_174 Delay2_2_2_out1<19> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay1_2_out1_reg[36] clk_div_3__L5_N153 n_223 Delay1_2_out1<36> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[24] clk_div_3__L5_N166 n_70 Delay1_2_out1<24> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[25] clk_div_3__L5_N166 n_146 Delay1_2_out1<25> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_2_out1_reg[23] clk_div_3__L5_N166 n_170 
+ FE_PHN2087_Delay2_2_2_out1_23_ gnd! vdd5! / DFRQ_5VX1
XDelay1_2_out1_reg[31] clk_div_3__L5_N160 n_63 Delay1_2_out1<31> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_1_out1_reg[27] clk_div_3__L5_N160 n_35 Delay2_2_1_out1<27> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[26] clk_div_3__L5_N210 FE_PHN1716_n_92 
+ FE_PHN1400_Delay2_3_out1_26_ gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[24] clk_div_3__L5_N165 n_38 Delay2_2_1_out1<24> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[25] clk_div_3__L5_N165 n_37 Delay2_2_1_out1<25> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[32] clk_div_3__L5_N47 n_29 Delay2_2_1_out1<32> gnd! vdd5! 
+ / DFRQ_5VX1
XDelay2_2_1_out1_reg[31] clk_div_3__L5_N47 n_30 Delay2_2_1_out1<31> gnd! vdd5! 
+ / DFRQ_5VX1
XDel_Input_reg[1][1] clk__L3_N2 n_216 Del_Input[1]<1> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[1][2] clk__L3_N2 n_215 Del_Input[1]<2> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[1][3] clk__L3_N1 n_213 Del_Input[1]<3> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[0][9] clk__L3_N1 n_219 Del_Input[0]<9> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[0][8] clk__L3_N4 n_220 Del_Input[0]<8> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[0][10] clk__L3_N4 n_229 Del_Input[0]<10> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[0][6] clk__L3_N11 n_222 Del_Input[0]<6> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[0][5] clk__L3_N11 n_224 Del_Input[0]<5> gnd! vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[22] clk_div_3__L5_N167 n_41 Delay2_2_1_out1<22> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_2_1_out1_reg[21] clk_div_3__L5_N167 FE_PHN1438_n_42 
+ Delay2_2_1_out1<21> gnd! vdd5! / DFRQ_5VX1
XDelay2_3_out1_reg[12] clk_div_3__L5_N69 n_103 Delay2_3_out1<12> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_3_out1_reg[13] clk_div_3__L5_N69 n_102 Delay2_3_out1<13> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_2_out1_reg[12] clk_div_3__L5_N64 n_181 Delay2_2_2_out1<12> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[13] clk_div_3__L5_N64 n_180 Delay2_2_2_out1<13> gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_2_2_out1_reg[11] clk_div_3__L5_N64 n_182 Delay2_2_2_out1<11> gnd! 
+ vdd5! / DFRQ_5VX1
XDel_Input_reg[0][4] clk__L3_N13 n_225 Del_Input[0]<4> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[0][3] clk__L3_N13 n_226 Del_Input[0]<3> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[0][2] clk__L3_N13 n_236 Del_Input[0]<2> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[0][1] clk__L3_N13 n_228 Del_Input[0]<1> gnd! vdd5! / DFRQ_5VX1
XDel_Input_reg[0][0] clk__L3_N13 n_235 Del_Input[0]<0> gnd! vdd5! / DFRQ_5VX1
XDelay1_2_out1_reg[30] clk_div_3__L5_N161 n_64 Delay1_2_out1<30> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay1_2_out1_reg[29] clk_div_3__L5_N161 n_66 Delay1_2_out1<29> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[9] clk_div_3__L5_N227 n_155 Delay3_3_out1<9> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay3_3_out1_reg[8] clk_div_3__L5_N227 n_157 Delay3_3_out1<8> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[4] clk_div_3__L5_N235 n_113 FE_PHN126_Delay2_2_out1_4_ gnd! 
+ vdd5! / DFRQ_5VX1
XDelay2_2_out1_reg[7] clk_div_3__L5_N235 n_110 Delay2_2_out1<7> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[6] clk_div_3__L5_N235 n_111 Delay2_2_out1<6> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[5] clk_div_3__L5_N235 n_112 Delay2_2_out1<5> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[3] clk_div_3__L5_N235 n_115 Delay2_2_out1<3> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[2] clk_div_3__L5_N235 n_121 Delay2_2_out1<2> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[13] clk_div_3__L5_N63 n_141 Delay2_2_out1<13> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[12] clk_div_3__L5_N63 n_142 Delay2_2_out1<12> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[11] clk_div_3__L5_N65 n_143 Delay2_2_out1<11> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[10] clk_div_3__L5_N65 n_144 Delay2_2_out1<10> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[9] clk_div_3__L5_N67 n_108 Delay2_2_out1<9> gnd! vdd5! / 
+ DFRQ_5VX1
XDelay2_2_out1_reg[8] clk_div_3__L5_N67 n_106 Delay2_2_out1<8> gnd! vdd5! / 
+ DFRQ_5VX1
XFE_OFC10_reset FE_OFN0_reset FE_OFN10_reset gnd! vdd5! / IN_5VX3
XFE_OFC5_reset FE_OFN0_reset FE_OFN5_reset gnd! vdd5! / IN_5VX3
XFE_OFC6_reset FE_OFN0_reset FE_OFN6_reset gnd! vdd5! / IN_5VX3
XFE_OFC7_reset FE_OFN0_reset FE_OFN7_reset gnd! vdd5! / IN_5VX3
XFE_OFC14_reset FE_OFN1_reset FE_OFN14_reset gnd! vdd5! / IN_5VX3
XFE_OFC17_reset FE_OFN1_reset FE_OFN17_reset gnd! vdd5! / IN_5VX3
XFE_OFC8_reset FE_OFN0_reset FE_OFN8_reset gnd! vdd5! / IN_5VX3
XFE_OFC9_reset FE_OFN0_reset FE_OFN9_reset gnd! vdd5! / IN_5VX3
XFE_OFC11_reset FE_OFN0_reset FE_OFN11_reset gnd! vdd5! / IN_5VX3
XFE_OFC13_reset FE_OFN1_reset FE_OFN13_reset gnd! vdd5! / IN_5VX3
XFE_OFC19_reset FE_OFN2_reset FE_OFN19_reset gnd! vdd5! / IN_5VX3
XFE_OFC20_reset FE_OFN2_reset FE_OFN20_reset gnd! vdd5! / IN_5VX3
XFE_OFC1_reset reset FE_OFN1_reset gnd! vdd5! / IN_5VX2
XFE_OFC0_reset reset FE_OFN0_reset gnd! vdd5! / IN_5VX2
XFE_OFC15_reset FE_OFN1_reset FE_OFN15_reset gnd! vdd5! / IN_5VX2
XFE_OFC16_reset FE_OFN1_reset FE_OFN16_reset gnd! vdd5! / IN_5VX1
XFE_OFC2_reset reset FE_OFN2_reset gnd! vdd5! / IN_5VX1
Xclk_div_3__L4_I17 clk_div_3__L3_N6 clk_div_3__L4_N17 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I16 clk_div_3__L3_N6 clk_div_3__L4_N16 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I18 clk_div_3__L3_N6 clk_div_3__L4_N18 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I19 clk_div_3__L3_N6 clk_div_3__L4_N19 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I15 clk_div_3__L3_N5 clk_div_3__L4_N15 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I5 clk_div_3__L2_N0 clk_div_3__L3_N5 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I1 clk_div_3__L3_N1 clk_div_3__L4_N1 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I1 clk_div_3__L2_N0 clk_div_3__L3_N1 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I26 clk_div_3__L3_N11 clk_div_3__L4_N26 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I11 clk_div_3__L2_N2 clk_div_3__L3_N11 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I30 clk_div_3__L3_N15 clk_div_3__L4_N30 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I15 clk_div_3__L2_N3 clk_div_3__L3_N15 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I33 clk_div_3__L3_N17 clk_div_3__L4_N33 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I17 clk_div_3__L2_N3 clk_div_3__L3_N17 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I6 clk_div_3__L2_N1 clk_div_3__L3_N6 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I20 clk_div_3__L3_N6 clk_div_3__L4_N20 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I21 clk_div_3__L3_N6 clk_div_3__L4_N21 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I2 clk_div_3__L3_N2 clk_div_3__L4_N2 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I8 clk_div_3__L3_N3 clk_div_3__L4_N8 gnd! vdd5! / BU_5VX16
Xclk__L3_I10 clk__L2_N4 clk__L3_N10 gnd! vdd5! / BU_5VX16
Xclk__L3_I11 clk__L2_N4 clk__L3_N11 gnd! vdd5! / BU_5VX16
Xclk__L3_I13 clk__L2_N4 clk__L3_N13 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I0 clk_div_3__L3_N0 clk_div_3__L4_N0 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I0 clk_div_3__L2_N0 clk_div_3__L3_N0 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I14 clk_div_3__L3_N4 clk_div_3__L4_N14 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I4 clk_div_3__L2_N0 clk_div_3__L3_N4 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I6 clk_div_3__L3_N2 clk_div_3__L4_N6 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I7 clk_div_3__L3_N2 clk_div_3__L4_N7 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I10 clk_div_3__L3_N3 clk_div_3__L4_N10 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I12 clk_div_3__L3_N3 clk_div_3__L4_N12 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I13 clk_div_3__L3_N3 clk_div_3__L4_N13 gnd! vdd5! / BU_5VX16
Xclk__L3_I12 clk__L2_N4 clk__L3_N12 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I2 clk_div_3__L2_N0 clk_div_3__L3_N2 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I3 clk_div_3__L2_N0 clk_div_3__L3_N3 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I9 clk_div_3__L3_N3 clk_div_3__L4_N9 gnd! vdd5! / BU_5VX16
Xclk_div_3__L5_I31 clk_div_3__L4_N9 clk_div_3__L5_N31 gnd! vdd5! / BU_5VX16
Xclk__L3_I5 clk__L2_N2 clk__L3_N5 gnd! vdd5! / BU_5VX16
Xclk__L3_I8 clk__L2_N3 clk__L3_N8 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I23 clk_div_3__L3_N8 clk_div_3__L4_N23 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I8 clk_div_3__L2_N2 clk_div_3__L3_N8 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I24 clk_div_3__L3_N9 clk_div_3__L4_N24 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I9 clk_div_3__L2_N2 clk_div_3__L3_N9 gnd! vdd5! / BU_5VX16
Xclk__L3_I1 clk__L2_N1 clk__L3_N1 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I28 clk_div_3__L3_N13 clk_div_3__L4_N28 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I13 clk_div_3__L2_N3 clk_div_3__L3_N13 gnd! vdd5! / BU_5VX16
Xclk__L3_I0 clk__L2_N0 clk__L3_N0 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I3 clk_div_3__L3_N2 clk_div_3__L4_N3 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I4 clk_div_3__L3_N2 clk_div_3__L4_N4 gnd! vdd5! / BU_5VX16
Xclk__L3_I9 clk__L2_N3 clk__L3_N9 gnd! vdd5! / BU_5VX16
Xclk__L3_I6 clk__L2_N3 clk__L3_N6 gnd! vdd5! / BU_5VX16
Xclk__L3_I3 clk__L2_N1 clk__L3_N3 gnd! vdd5! / BU_5VX16
Xclk__L3_I2 clk__L2_N1 clk__L3_N2 gnd! vdd5! / BU_5VX16
Xclk__L3_I7 clk__L2_N3 clk__L3_N7 gnd! vdd5! / BU_5VX16
Xclk__L3_I4 clk__L2_N1 clk__L3_N4 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I32 clk_div_3__L3_N16 clk_div_3__L4_N32 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I31 clk_div_3__L3_N16 clk_div_3__L4_N31 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I16 clk_div_3__L2_N3 clk_div_3__L3_N16 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I29 clk_div_3__L3_N14 clk_div_3__L4_N29 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I14 clk_div_3__L2_N3 clk_div_3__L3_N14 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I7 clk_div_3__L2_N2 clk_div_3__L3_N7 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I22 clk_div_3__L3_N7 clk_div_3__L4_N22 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I10 clk_div_3__L2_N2 clk_div_3__L3_N10 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I25 clk_div_3__L3_N10 clk_div_3__L4_N25 gnd! vdd5! / BU_5VX16
Xclk_div_3__L3_I12 clk_div_3__L2_N2 clk_div_3__L3_N12 gnd! vdd5! / BU_5VX16
Xclk_div_3__L4_I27 clk_div_3__L3_N12 clk_div_3__L4_N27 gnd! vdd5! / BU_5VX16
XFE_OFC12_reset FE_OFN0_reset FE_OFN12_reset gnd! vdd5! / IN_5VX4
XFE_OFC18_reset FE_OFN1_reset FE_OFN18_reset gnd! vdd5! / IN_5VX4
Xclk_div_3__L2_I1 clk_div_3__L1_N0 clk_div_3__L2_N1 gnd! vdd5! / IN_5VX16
Xclk_div_3__L1_I0 clk_div_3 clk_div_3__L1_N0 gnd! vdd5! / IN_5VX16
Xclk__L2_I4 clk__L1_N0 clk__L2_N4 gnd! vdd5! / IN_5VX16
Xclk__L1_I0 clk clk__L1_N0 gnd! vdd5! / IN_5VX16
Xclk_div_3__L2_I0 clk_div_3__L1_N0 clk_div_3__L2_N0 gnd! vdd5! / IN_5VX16
Xclk__L2_I2 clk__L1_N0 clk__L2_N2 gnd! vdd5! / IN_5VX16
Xclk__L2_I0 clk__L1_N0 clk__L2_N0 gnd! vdd5! / IN_5VX16
Xclk__L2_I3 clk__L1_N0 clk__L2_N3 gnd! vdd5! / IN_5VX16
Xclk__L2_I1 clk__L1_N0 clk__L2_N1 gnd! vdd5! / IN_5VX16
Xclk_div_3__L2_I3 clk_div_3__L1_N0 clk_div_3__L2_N3 gnd! vdd5! / IN_5VX16
Xclk_div_3__L2_I2 clk_div_3__L1_N0 clk_div_3__L2_N2 gnd! vdd5! / IN_5VX16
XFE_OFC22_reset FE_OFN8_reset FE_OFN22_reset gnd! vdd5! / BU_5VX3
XFE_PHC3098_n_192 n_192 FE_PHN3114_n_192 gnd! vdd5! / BU_5VX3
XFE_OFC26_reset FE_OFN12_reset FE_OFN26_reset gnd! vdd5! / BU_5VX3
XFE_OFC4_reset reset FE_OFN4_reset gnd! vdd5! / BU_5VX3
XFE_OFC30_reset FE_OFN26_reset FE_OFN30_reset gnd! vdd5! / BU_5VX3
XFE_OFC21_reset FE_OFN4_reset FE_OFN21_reset gnd! vdd5! / BU_5VX3
XFE_OFC24_reset FE_OFN10_reset FE_OFN24_reset gnd! vdd5! / BU_5VX3
XFE_OFC29_reset FE_OFN20_reset FE_OFN29_reset gnd! vdd5! / BU_5VX3
XFE_PHC3087_n_193 FE_PHN2964_n_193 FE_PHN3115_n_193 gnd! vdd5! / BU_5VX3
XFE_PHC3092_Delay2_2_1_out1_36_ FE_PHN3092_Delay2_2_1_out1_36_ 
+ FE_PHN3117_Delay2_2_1_out1_36_ gnd! vdd5! / BU_5VX3
XFE_PHC2972_n_200 n_200 FE_PHN2972_n_200 gnd! vdd5! / BU_5VX3
XFE_PHC3394_n_201 FE_PHN3350_n_201 FE_PHN3406_n_201 gnd! vdd5! / BU_5VX3
XFE_PHC2973_n_196 n_196 FE_PHN2973_n_196 gnd! vdd5! / BU_5VX3
XFE_PHC3398_Delay2_2_1_out1_32_ FE_PHN3318_Delay2_2_1_out1_32_ 
+ FE_PHN3407_Delay2_2_1_out1_32_ gnd! vdd5! / BU_5VX3
XFE_PHC2924_n_89 FE_PHN1579_n_89 FE_PHN3107_n_89 gnd! vdd5! / BU_5VX6
Xu_out_mux UNCONNECTED_HIER_Z1075 IIR_out1[0][34] FE_PHN3308_IIR_out1_0__33_ 
+ IIR_out1[0][32] IIR_out1[0][31] IIR_out1[0][30] IIR_out1[0][29] 
+ IIR_out1[0][28] IIR_out1[0][27] IIR_out1[0][26] IIR_out1[0][25] 
+ IIR_out1[0][24] IIR_out1[0][23] UNCONNECTED_HIER_Z1074 
+ UNCONNECTED_HIER_Z1073 UNCONNECTED_HIER_Z1072 UNCONNECTED_HIER_Z1071 
+ UNCONNECTED_HIER_Z1070 UNCONNECTED_HIER_Z1069 UNCONNECTED_HIER_Z1068 
+ UNCONNECTED_HIER_Z1067 UNCONNECTED_HIER_Z1066 UNCONNECTED_HIER_Z1065 
+ UNCONNECTED_HIER_Z1064 UNCONNECTED_HIER_Z1063 UNCONNECTED_HIER_Z1062 
+ UNCONNECTED_HIER_Z1061 UNCONNECTED_HIER_Z1060 UNCONNECTED_HIER_Z1059 
+ UNCONNECTED_HIER_Z1058 UNCONNECTED_HIER_Z1057 UNCONNECTED_HIER_Z1056 
+ UNCONNECTED_HIER_Z1055 UNCONNECTED_HIER_Z1054 UNCONNECTED_HIER_Z1053 
+ UNCONNECTED_HIER_Z1052 UNCONNECTED_HIER_Z1051 IIR_out1[1][34] 
+ IIR_out1[1][33] IIR_out1[1][32] IIR_out1[1][31] IIR_out1[1][30] 
+ IIR_out1[1][29] IIR_out1[1][28] IIR_out1[1][27] IIR_out1[1][26] 
+ IIR_out1[1][25] IIR_out1[1][24] IIR_out1[1][23] UNCONNECTED_HIER_Z1050 
+ UNCONNECTED_HIER_Z1049 UNCONNECTED_HIER_Z1048 UNCONNECTED_HIER_Z1047 
+ UNCONNECTED_HIER_Z1046 UNCONNECTED_HIER_Z1045 UNCONNECTED_HIER_Z1044 
+ UNCONNECTED_HIER_Z1043 UNCONNECTED_HIER_Z1042 UNCONNECTED_HIER_Z1041 
+ UNCONNECTED_HIER_Z1040 UNCONNECTED_HIER_Z1039 UNCONNECTED_HIER_Z1038 
+ UNCONNECTED_HIER_Z1037 UNCONNECTED_HIER_Z1036 UNCONNECTED_HIER_Z1035 
+ UNCONNECTED_HIER_Z1034 UNCONNECTED_HIER_Z1033 UNCONNECTED_HIER_Z1032 
+ UNCONNECTED_HIER_Z1031 UNCONNECTED_HIER_Z1030 UNCONNECTED_HIER_Z1029 
+ UNCONNECTED_HIER_Z1028 UNCONNECTED_HIER_Z1027 IIR_out1[2][34] 
+ IIR_out1[2][33] IIR_out1[2][32] IIR_out1[2][31] IIR_out1[2][30] 
+ IIR_out1[2][29] IIR_out1[2][28] IIR_out1[2][27] IIR_out1[2][26] 
+ IIR_out1[2][25] IIR_out1[2][24] IIR_out1[2][23] UNCONNECTED_HIER_Z1026 
+ UNCONNECTED_HIER_Z1025 UNCONNECTED_HIER_Z1024 UNCONNECTED_HIER_Z1023 
+ UNCONNECTED_HIER_Z1022 UNCONNECTED_HIER_Z1021 UNCONNECTED_HIER_Z1020 
+ UNCONNECTED_HIER_Z1019 UNCONNECTED_HIER_Z1018 UNCONNECTED_HIER_Z1017 
+ UNCONNECTED_HIER_Z1016 UNCONNECTED_HIER_Z1015 UNCONNECTED_HIER_Z1014 
+ UNCONNECTED_HIER_Z1013 UNCONNECTED_HIER_Z1012 UNCONNECTED_HIER_Z1011 
+ UNCONNECTED_HIER_Z1010 UNCONNECTED_HIER_Z1009 UNCONNECTED_HIER_Z1008 
+ UNCONNECTED_HIER_Z1007 UNCONNECTED_HIER_Z1006 UNCONNECTED_HIER_Z1005 
+ UNCONNECTED_HIER_Z1004 out<10> out<9> out<8> out<7> out<6> out<5> out<4> 
+ out<3> out<2> out<1> out<0> clk__L3_N0 clk_div_3__L5_N78 clk_div_3__L5_N80 
+ clk_div_3__L5_N81 clk_div_3__L5_N82 clk_div_3__L5_N91 clk_div_3__L5_N92 
+ clk_div_3__L5_N94 clk_div_3__L5_N96 clk_div_3__L5_N97 clk_div_3__L5_N148 
+ clk_div_3__L5_N149 clk_div_3__L5_N151 clk_div_3__L5_N153 clk_div_3__L5_N155 
+ clk_div_3__L5_N156 clk_div_3__L5_N157 clk_div_3__L5_N181 clk_div_3__L5_N186 
+ clk_div_3__L5_N211 clk_div_3__L5_N216 clk_div_3__L5_N222 clk_div_3__L5_N225 
+ FE_OFN6_reset FE_OFN12_reset FE_OFN13_reset FE_OFN22_reset FE_OFN23_reset 
+ FE_OFN25_reset FE_OFN26_reset FE_OFN5_reset gnd! vdd5! / out_mux
Xu_Z1Z3_FIR[2].u_Z1toZ3 FE_PHN738_Del_Input_2__10_ FE_PHN736_Del_Input_2__9_ 
+ FE_PHN768_Del_Input_2__8_ FE_PHN767_Del_Input_2__7_ 
+ FE_PHN789_Del_Input_2__6_ FE_PHN765_Del_Input_2__5_ 
+ FE_PHN754_Del_Input_2__4_ FE_PHN750_Del_Input_2__3_ 
+ FE_PHN743_Del_Input_2__2_ FE_PHN757_Del_Input_2__1_ 
+ FE_PHN766_Del_Input_2__0_ Z1toZ3_out[2][0][10] Z1toZ3_out[2][0][9] 
+ Z1toZ3_out[2][0][8] Z1toZ3_out[2][0][7] Z1toZ3_out[2][0][6] 
+ Z1toZ3_out[2][0][5] Z1toZ3_out[2][0][4] Z1toZ3_out[2][0][3] 
+ Z1toZ3_out[2][0][2] Z1toZ3_out[2][0][1] Z1toZ3_out[2][0][0] 
+ Z1toZ3_out[2][1][10] Z1toZ3_out[2][1][9] Z1toZ3_out[2][1][8] 
+ Z1toZ3_out[2][1][7] Z1toZ3_out[2][1][6] Z1toZ3_out[2][1][5] 
+ Z1toZ3_out[2][1][4] Z1toZ3_out[2][1][3] Z1toZ3_out[2][1][2] 
+ Z1toZ3_out[2][1][1] Z1toZ3_out[2][1][0] Z1toZ3_out[2][2][10] 
+ Z1toZ3_out[2][2][9] Z1toZ3_out[2][2][8] Z1toZ3_out[2][2][7] 
+ Z1toZ3_out[2][2][6] Z1toZ3_out[2][2][5] Z1toZ3_out[2][2][4] 
+ Z1toZ3_out[2][2][3] Z1toZ3_out[2][2][2] Z1toZ3_out[2][2][1] 
+ Z1toZ3_out[2][2][0] clk__L3_N2 clk__L3_N3 clk__L3_N5 clk__L3_N6 clk__L3_N7 
+ clk__L3_N8 clk__L3_N9 FE_OFN21_reset FE_OFN29_reset FE_OFN30_reset 
+ FE_OFN11_reset gnd! vdd5! / Z1toZ3_2
Xu_Z1Z3_FIR[2].u_FIR Z1toZ3_out[2][0][10] Z1toZ3_out[2][0][9] 
+ Z1toZ3_out[2][0][8] Z1toZ3_out[2][0][7] Z1toZ3_out[2][0][6] 
+ Z1toZ3_out[2][0][5] Z1toZ3_out[2][0][4] Z1toZ3_out[2][0][3] 
+ Z1toZ3_out[2][0][2] Z1toZ3_out[2][0][1] Z1toZ3_out[2][0][0] 
+ Z1toZ3_out[2][1][10] Z1toZ3_out[2][1][9] Z1toZ3_out[2][1][8] 
+ Z1toZ3_out[2][1][7] Z1toZ3_out[2][1][6] Z1toZ3_out[2][1][5] 
+ Z1toZ3_out[2][1][4] Z1toZ3_out[2][1][3] Z1toZ3_out[2][1][2] 
+ Z1toZ3_out[2][1][1] Z1toZ3_out[2][1][0] Z1toZ3_out[2][2][10] 
+ Z1toZ3_out[2][2][9] Z1toZ3_out[2][2][8] Z1toZ3_out[2][2][7] 
+ Z1toZ3_out[2][2][6] Z1toZ3_out[2][2][5] Z1toZ3_out[2][2][4] 
+ Z1toZ3_out[2][2][3] Z1toZ3_out[2][2][2] Z1toZ3_out[2][2][1] 
+ Z1toZ3_out[2][2][0] FIR_out[2][21] FIR_out[2][20] FIR_out[2][19] 
+ FIR_out[2][18] FIR_out[2][17] FIR_out[2][16] FIR_out[2][15] FIR_out[2][14] 
+ FIR_out[2][13] FIR_out[2][12] FIR_out[2][11] FIR_out[2][10] FIR_out[2][9] 
+ FIR_out[2][8] FIR_out[2][7] FIR_out[2][6] FIR_out[2][5] FIR_out[2][4] 
+ FIR_out[2][3] FIR_out[2][2] FIR_out[2][1] FIR_out[2][0] clk_div_3__L5_N20 
+ clk_div_3__L5_N21 clk_div_3__L5_N22 clk_div_3__L5_N23 clk_div_3__L5_N24 
+ clk_div_3__L5_N30 clk_div_3__L5_N31 clk_div_3__L5_N39 clk_div_3__L5_N40 
+ clk_div_3__L5_N127 clk_div_3__L5_N128 clk_div_3__L5_N129 clk_div_3__L5_N130 
+ clk_div_3__L5_N131 clk_div_3__L5_N133 clk_div_3__L5_N134 clk_div_3__L5_N135 
+ clk_div_3__L5_N137 clk_div_3__L5_N138 clk_div_3__L5_N139 clk_div_3__L5_N140 
+ clk_div_3__L5_N143 clk_div_3__L5_N146 clk_div_3__L5_N147 FE_OFN26_reset 
+ FE_OFN28_reset FE_OFN29_reset FE_OFN30_reset FE_OFN11_reset gnd! vdd5! / 
+ FIR_section_2
Xu_Z1Z3_FIR[0].u_Z1toZ3 FE_PHN711_Del_Input_0__10_ FE_PHN710_Del_Input_0__9_ 
+ FE_PHN714_Del_Input_0__8_ FE_PHN730_Del_Input_0__7_ 
+ FE_PHN719_Del_Input_0__6_ FE_PHN721_Del_Input_0__5_ 
+ FE_PHN734_Del_Input_0__4_ FE_PHN718_Del_Input_0__3_ 
+ FE_PHN727_Del_Input_0__2_ FE_PHN720_Del_Input_0__1_ 
+ FE_PHN735_Del_Input_0__0_ Z1toZ3_out[0][0][10] Z1toZ3_out[0][0][9] 
+ Z1toZ3_out[0][0][8] Z1toZ3_out[0][0][7] Z1toZ3_out[0][0][6] 
+ Z1toZ3_out[0][0][5] Z1toZ3_out[0][0][4] Z1toZ3_out[0][0][3] 
+ Z1toZ3_out[0][0][2] Z1toZ3_out[0][0][1] Z1toZ3_out[0][0][0] 
+ Z1toZ3_out[0][1][10] Z1toZ3_out[0][1][9] Z1toZ3_out[0][1][8] 
+ Z1toZ3_out[0][1][7] Z1toZ3_out[0][1][6] Z1toZ3_out[0][1][5] 
+ Z1toZ3_out[0][1][4] Z1toZ3_out[0][1][3] Z1toZ3_out[0][1][2] 
+ Z1toZ3_out[0][1][1] Z1toZ3_out[0][1][0] Z1toZ3_out[0][2][10] 
+ Z1toZ3_out[0][2][9] Z1toZ3_out[0][2][8] Z1toZ3_out[0][2][7] 
+ Z1toZ3_out[0][2][6] Z1toZ3_out[0][2][5] Z1toZ3_out[0][2][4] 
+ Z1toZ3_out[0][2][3] Z1toZ3_out[0][2][2] Z1toZ3_out[0][2][1] 
+ Z1toZ3_out[0][2][0] clk__L3_N1 clk__L3_N4 clk__L3_N10 clk__L3_N11 
+ clk__L3_N12 clk__L3_N13 FE_OFN20_reset FE_OFN29_reset FE_OFN4_reset gnd! 
+ vdd5! / Z1toZ3
Xu_Z1Z3_FIR[0].u_FIR Z1toZ3_out[0][0][10] Z1toZ3_out[0][0][9] 
+ Z1toZ3_out[0][0][8] Z1toZ3_out[0][0][7] Z1toZ3_out[0][0][6] 
+ Z1toZ3_out[0][0][5] Z1toZ3_out[0][0][4] Z1toZ3_out[0][0][3] 
+ Z1toZ3_out[0][0][2] Z1toZ3_out[0][0][1] Z1toZ3_out[0][0][0] 
+ Z1toZ3_out[0][1][10] Z1toZ3_out[0][1][9] Z1toZ3_out[0][1][8] 
+ Z1toZ3_out[0][1][7] Z1toZ3_out[0][1][6] Z1toZ3_out[0][1][5] 
+ Z1toZ3_out[0][1][4] Z1toZ3_out[0][1][3] Z1toZ3_out[0][1][2] 
+ Z1toZ3_out[0][1][1] Z1toZ3_out[0][1][0] Z1toZ3_out[0][2][10] 
+ Z1toZ3_out[0][2][9] Z1toZ3_out[0][2][8] Z1toZ3_out[0][2][7] 
+ Z1toZ3_out[0][2][6] Z1toZ3_out[0][2][5] Z1toZ3_out[0][2][4] 
+ Z1toZ3_out[0][2][3] Z1toZ3_out[0][2][2] Z1toZ3_out[0][2][1] 
+ Z1toZ3_out[0][2][0] FIR_out[0][21] FIR_out[0][20] FIR_out[0][19] 
+ FIR_out[0][18] FIR_out[0][17] FIR_out[0][16] FIR_out[0][15] FIR_out[0][14] 
+ FIR_out[0][13] FIR_out[0][12] FIR_out[0][11] FIR_out[0][10] FIR_out[0][9] 
+ FIR_out[0][8] FIR_out[0][7] FIR_out[0][6] FIR_out[0][5] FIR_out[0][4] 
+ FIR_out[0][3] FIR_out[0][2] FIR_out[0][1] FIR_out[0][0] clk_div_3__L5_N0 
+ clk_div_3__L5_N5 clk_div_3__L5_N6 clk_div_3__L5_N8 clk_div_3__L5_N9 
+ clk_div_3__L5_N19 clk_div_3__L5_N25 clk_div_3__L5_N26 clk_div_3__L5_N27 
+ clk_div_3__L5_N28 clk_div_3__L5_N29 clk_div_3__L5_N32 clk_div_3__L5_N33 
+ clk_div_3__L5_N34 clk_div_3__L5_N35 clk_div_3__L5_N36 clk_div_3__L5_N37 
+ clk_div_3__L5_N38 clk_div_3__L5_N41 clk_div_3__L5_N43 clk_div_3__L5_N44 
+ clk_div_3__L5_N46 clk_div_3__L5_N48 FE_OFN4_reset FE_OFN19_reset 
+ FE_OFN20_reset FE_OFN21_reset FE_OFN29_reset reset gnd! vdd5! / FIR_section
Xu_Z1Z3_FIR[1].u_FIR Z1toZ3_out[1][0][10] Z1toZ3_out[1][0][9] 
+ Z1toZ3_out[1][0][8] Z1toZ3_out[1][0][7] Z1toZ3_out[1][0][6] 
+ Z1toZ3_out[1][0][5] Z1toZ3_out[1][0][4] Z1toZ3_out[1][0][3] 
+ Z1toZ3_out[1][0][2] Z1toZ3_out[1][0][1] Z1toZ3_out[1][0][0] 
+ Z1toZ3_out[1][1][10] Z1toZ3_out[1][1][9] Z1toZ3_out[1][1][8] 
+ Z1toZ3_out[1][1][7] Z1toZ3_out[1][1][6] Z1toZ3_out[1][1][5] 
+ Z1toZ3_out[1][1][4] Z1toZ3_out[1][1][3] Z1toZ3_out[1][1][2] 
+ Z1toZ3_out[1][1][1] Z1toZ3_out[1][1][0] Z1toZ3_out[1][2][10] 
+ Z1toZ3_out[1][2][9] Z1toZ3_out[1][2][8] Z1toZ3_out[1][2][7] 
+ Z1toZ3_out[1][2][6] Z1toZ3_out[1][2][5] Z1toZ3_out[1][2][4] 
+ Z1toZ3_out[1][2][3] Z1toZ3_out[1][2][2] Z1toZ3_out[1][2][1] 
+ Z1toZ3_out[1][2][0] FIR_out[1][21] FIR_out[1][20] FIR_out[1][19] 
+ FIR_out[1][18] FIR_out[1][17] FIR_out[1][16] FIR_out[1][15] FIR_out[1][14] 
+ FIR_out[1][13] FIR_out[1][12] FIR_out[1][11] FIR_out[1][10] FIR_out[1][9] 
+ FIR_out[1][8] FIR_out[1][7] FIR_out[1][6] FIR_out[1][5] FIR_out[1][4] 
+ FIR_out[1][3] FIR_out[1][2] FIR_out[1][1] FIR_out[1][0] clk_div_3__L5_N88 
+ clk_div_3__L5_N89 clk_div_3__L5_N91 clk_div_3__L5_N98 clk_div_3__L5_N99 
+ clk_div_3__L5_N100 clk_div_3__L5_N101 clk_div_3__L5_N102 clk_div_3__L5_N103 
+ clk_div_3__L5_N104 clk_div_3__L5_N105 clk_div_3__L5_N106 clk_div_3__L5_N107 
+ clk_div_3__L5_N108 clk_div_3__L5_N109 clk_div_3__L5_N110 clk_div_3__L5_N111 
+ clk_div_3__L5_N112 clk_div_3__L5_N113 clk_div_3__L5_N114 clk_div_3__L5_N115 
+ clk_div_3__L5_N116 clk_div_3__L5_N117 clk_div_3__L5_N132 clk_div_3__L5_N136 
+ clk_div_3__L5_N217 FE_OFN10_reset FE_OFN22_reset FE_OFN24_reset 
+ FE_OFN5_reset gnd! vdd5! / FIR_section_1
Xu_Z1Z3_FIR[1].u_Z1toZ3 FE_PHN716_Del_Input_1__10_ FE_PHN723_Del_Input_1__9_ 
+ FE_PHN726_Del_Input_1__8_ FE_PHN724_Del_Input_1__7_ 
+ FE_PHN731_Del_Input_1__6_ FE_PHN725_Del_Input_1__5_ 
+ FE_PHN733_Del_Input_1__4_ FE_PHN729_Del_Input_1__3_ 
+ FE_PHN722_Del_Input_1__2_ FE_PHN728_Del_Input_1__1_ 
+ FE_PHN732_Del_Input_1__0_ Z1toZ3_out[1][0][10] Z1toZ3_out[1][0][9] 
+ Z1toZ3_out[1][0][8] Z1toZ3_out[1][0][7] Z1toZ3_out[1][0][6] 
+ Z1toZ3_out[1][0][5] Z1toZ3_out[1][0][4] Z1toZ3_out[1][0][3] 
+ Z1toZ3_out[1][0][2] Z1toZ3_out[1][0][1] Z1toZ3_out[1][0][0] 
+ Z1toZ3_out[1][1][10] Z1toZ3_out[1][1][9] Z1toZ3_out[1][1][8] 
+ Z1toZ3_out[1][1][7] Z1toZ3_out[1][1][6] Z1toZ3_out[1][1][5] 
+ Z1toZ3_out[1][1][4] Z1toZ3_out[1][1][3] Z1toZ3_out[1][1][2] 
+ Z1toZ3_out[1][1][1] Z1toZ3_out[1][1][0] Z1toZ3_out[1][2][10] 
+ Z1toZ3_out[1][2][9] Z1toZ3_out[1][2][8] Z1toZ3_out[1][2][7] 
+ Z1toZ3_out[1][2][6] Z1toZ3_out[1][2][5] Z1toZ3_out[1][2][4] 
+ Z1toZ3_out[1][2][3] Z1toZ3_out[1][2][2] Z1toZ3_out[1][2][1] 
+ Z1toZ3_out[1][2][0] clk__L3_N0 clk__L3_N5 FE_OFN24_reset FE_OFN10_reset gnd! 
+ vdd5! / Z1toZ3_1
Xu_IIR_section_2 FIR_out[1][21] FIR_out[1][20] FIR_out[1][19] FIR_out[1][18] 
+ FIR_out[1][17] FIR_out[1][16] FIR_out[1][15] FIR_out[1][14] FIR_out[1][13] 
+ FE_PHN520_FIR_out_1__12_ FIR_out[1][11] FIR_out[1][10] FIR_out[1][9] 
+ FIR_out[1][8] FIR_out[1][7] FIR_out[1][6] FIR_out[1][5] FIR_out[1][4] 
+ FIR_out[1][3] FIR_out[1][2] FIR_out[1][1] FE_PHN3732_FIR_out_1__0_ 
+ UNCONNECTED_HIER_Z995 UNCONNECTED_HIER_Z994 Delay2_2_out1<39> 
+ Delay2_2_out1<38> Delay2_2_out1<37> Delay2_2_out1<36> Delay2_2_out1<35> 
+ Delay2_2_out1<34> Delay2_2_out1<33> Delay2_2_out1<32> Delay2_2_out1<31> 
+ Delay2_2_out1<30> Delay2_2_out1<29> Delay2_2_out1<28> Delay2_2_out1<27> 
+ Delay2_2_out1<26> Delay2_2_out1<25> Delay2_2_out1<24> Delay2_2_out1<23> 
+ Delay2_2_out1<22> Delay2_2_out1<21> Delay2_2_out1<20> Delay2_2_out1<19> 
+ Delay2_2_out1<18> Delay2_2_out1<17> Delay2_2_out1<16> Delay2_2_out1<15> 
+ Delay2_2_out1<14> Delay2_2_out1<13> Delay2_2_out1<12> Delay2_2_out1<11> 
+ Delay2_2_out1<10> Delay2_2_out1<9> Delay2_2_out1<8> Delay2_2_out1<7> 
+ Delay2_2_out1<6> Delay2_2_out1<5> Delay2_2_out1<4> Delay2_2_out1<3> 
+ Delay2_2_out1<2> UNCONNECTED_HIER_Z993 UNCONNECTED_HIER_Z992 
+ UNCONNECTED_HIER_Z997 UNCONNECTED_HIER_Z996 Delay2_3_out1<30> 
+ Delay2_3_out1<29> Delay2_3_out1<28> Delay2_3_out1<27> Delay2_3_out1<26> 
+ Delay2_3_out1<25> Delay2_3_out1<24> Delay2_3_out1<23> Delay2_3_out1<22> 
+ Delay2_3_out1<21> FE_PHN101_Delay2_3_out1_20_ FE_PHN99_Delay2_3_out1_19_ 
+ FE_PHN105_Delay2_3_out1_18_ FE_PHN166_Delay2_3_out1_17_ Delay2_3_out1<16> 
+ Delay2_3_out1<15> Delay2_3_out1<14> FE_PHN254_Delay2_3_out1_13_ 
+ Delay2_3_out1<12> Delay2_3_out1<11> Delay2_3_out1<10> Delay2_3_out1<9> 
+ Delay2_3_out1<8> Delay2_3_out1<7> Delay2_3_out1<6> Delay2_3_out1<5> 
+ Delay2_3_out1<4> Delay2_3_out1<3> Delay2_3_out1<2> Delay2_3_out1<1> 
+ Delay2_3_out1<0> IIR_out1[1][35] IIR_out1[1][34] IIR_out1[1][33] 
+ IIR_out1[1][32] IIR_out1[1][31] IIR_out1[1][30] IIR_out1[1][29] 
+ IIR_out1[1][28] IIR_out1[1][27] IIR_out1[1][26] IIR_out1[1][25] 
+ IIR_out1[1][24] IIR_out1[1][23] IIR_out1[1][22] IIR_out1[1][21] 
+ IIR_out1[1][20] IIR_out1[1][19] IIR_out1[1][18] IIR_out1[1][17] 
+ IIR_out1[1][16] IIR_out1[1][15] IIR_out1[1][14] IIR_out1[1][13] 
+ IIR_out1[1][12] IIR_out1[1][11] IIR_out1[1][10] IIR_out1[1][9] 
+ IIR_out1[1][8] IIR_out1[1][7] IIR_out1[1][6] IIR_out1[1][5] IIR_out1[1][4] 
+ IIR_out1[1][3] IIR_out1[1][2] IIR_out1[1][1] IIR_out1[1][0] IIR_out2[1]<41> 
+ IIR_out2[1]<40> IIR_out2[1]<39> IIR_out2[1]<38> IIR_out2[1]<37> 
+ IIR_out2[1]<36> IIR_out2[1]<35> IIR_out2[1]<34> IIR_out2[1]<33> 
+ IIR_out2[1]<32> IIR_out2[1]<31> IIR_out2[1]<30> IIR_out2[1]<29> 
+ IIR_out2[1]<28> IIR_out2[1]<27> IIR_out2[1]<26> IIR_out2[1]<25> 
+ IIR_out2[1]<24> IIR_out2[1]<23> IIR_out2[1]<22> IIR_out2[1]<21> 
+ IIR_out2[1]<20> IIR_out2[1]<19> IIR_out2[1]<18> IIR_out2[1]<17> 
+ IIR_out2[1]<16> IIR_out2[1]<15> IIR_out2[1]<14> IIR_out2[1]<13> 
+ IIR_out2[1]<12> IIR_out2[1]<11> IIR_out2[1]<10> IIR_out2[1]<9> 
+ IIR_out2[1]<8> IIR_out2[1]<7> IIR_out2[1]<6> IIR_out2[1]<5> IIR_out2[1]<4> 
+ IIR_out2[1]<3> IIR_out2[1]<2> IIR_out2[1]<1> IIR_out2[1]<0> IIR_out3[1]<32> 
+ IIR_out3[1]<31> IIR_out3[1]<30> IIR_out3[1]<29> IIR_out3[1]<28> 
+ IIR_out3[1]<27> IIR_out3[1]<26> IIR_out3[1]<25> IIR_out3[1]<24> 
+ IIR_out3[1]<23> IIR_out3[1]<22> IIR_out3[1]<21> IIR_out3[1]<20> 
+ IIR_out3[1]<19> IIR_out3[1]<18> IIR_out3[1]<17> IIR_out3[1]<16> 
+ IIR_out3[1]<15> IIR_out3[1]<14> IIR_out3[1]<13> IIR_out3[1]<12> 
+ IIR_out3[1]<11> IIR_out3[1]<10> IIR_out3[1]<9> IIR_out3[1]<8> IIR_out3[1]<7> 
+ IIR_out3[1]<6> IIR_out3[1]<5> IIR_out3[1]<4> IIR_out3[1]<3> IIR_out3[1]<2> 
+ IIR_out3[1]<1> IIR_out3[1]<0> clk_div_3__L5_N68 clk_div_3__L5_N88 
+ clk_div_3__L5_N177 clk_div_3__L5_N178 clk_div_3__L5_N180 clk_div_3__L5_N181 
+ clk_div_3__L5_N182 clk_div_3__L5_N183 clk_div_3__L5_N185 clk_div_3__L5_N186 
+ clk_div_3__L5_N187 clk_div_3__L5_N188 clk_div_3__L5_N189 clk_div_3__L5_N190 
+ clk_div_3__L5_N192 clk_div_3__L5_N193 clk_div_3__L5_N194 clk_div_3__L5_N195 
+ clk_div_3__L5_N196 clk_div_3__L5_N197 clk_div_3__L5_N198 clk_div_3__L5_N199 
+ clk_div_3__L5_N200 clk_div_3__L5_N201 clk_div_3__L5_N202 clk_div_3__L5_N203 
+ clk_div_3__L5_N204 clk_div_3__L5_N205 clk_div_3__L5_N206 clk_div_3__L5_N207 
+ clk_div_3__L5_N208 clk_div_3__L5_N209 clk_div_3__L5_N212 clk_div_3__L5_N213 
+ clk_div_3__L5_N214 clk_div_3__L5_N218 clk_div_3__L5_N219 clk_div_3__L5_N220 
+ clk_div_3__L5_N221 clk_div_3__L5_N222 clk_div_3__L5_N223 clk_div_3__L5_N224 
+ clk_div_3__L5_N226 clk_div_3__L5_N227 clk_div_3__L5_N228 clk_div_3__L5_N229 
+ clk_div_3__L5_N230 clk_div_3__L5_N231 clk_div_3__L5_N232 clk_div_3__L5_N233 
+ clk_div_3__L5_N234 FE_OFN7_reset FE_OFN8_reset FE_OFN9_reset FE_OFN13_reset 
+ FE_OFN14_reset FE_OFN23_reset FE_OFN6_reset gnd! vdd5! / IIR_section_1
Xu_IIR_section_1 FIR_out[0][21] FIR_out[0][20] FIR_out[0][19] FIR_out[0][18] 
+ FIR_out[0][17] FIR_out[0][16] FIR_out[0][15] FIR_out[0][14] FIR_out[0][13] 
+ FIR_out[0][12] FE_PHN521_FIR_out_0__11_ FIR_out[0][10] FIR_out[0][9] 
+ FIR_out[0][8] FIR_out[0][7] FIR_out[0][6] FIR_out[0][5] FIR_out[0][4] 
+ FE_PHN506_FIR_out_0__3_ FE_PHN386_FIR_out_0__2_ FE_PHN399_FIR_out_0__1_ 
+ FIR_out[0][0] UNCONNECTED_HIER_Z989 UNCONNECTED_HIER_Z988 Delay1_2_out1<39> 
+ Delay1_2_out1<38> Delay1_2_out1<37> Delay1_2_out1<36> Delay1_2_out1<35> 
+ Delay1_2_out1<34> Delay1_2_out1<33> Delay1_2_out1<32> Delay1_2_out1<31> 
+ Delay1_2_out1<30> Delay1_2_out1<29> Delay1_2_out1<28> Delay1_2_out1<27> 
+ Delay1_2_out1<26> Delay1_2_out1<25> Delay1_2_out1<24> Delay1_2_out1<23> 
+ Delay1_2_out1<22> Delay1_2_out1<21> Delay1_2_out1<20> Delay1_2_out1<19> 
+ Delay1_2_out1<18> Delay1_2_out1<17> Delay1_2_out1<16> Delay1_2_out1<15> 
+ Delay1_2_out1<14> Delay1_2_out1<13> Delay1_2_out1<12> Delay1_2_out1<11> 
+ Delay1_2_out1<10> Delay1_2_out1<9> Delay1_2_out1<8> Delay1_2_out1<7> 
+ Delay1_2_out1<6> Delay1_2_out1<5> Delay1_2_out1<4> Delay1_2_out1<3> 
+ Delay1_2_out1<2> UNCONNECTED_HIER_Z987 UNCONNECTED_HIER_Z986 
+ UNCONNECTED_HIER_Z991 UNCONNECTED_HIER_Z990 IIR_out3[2][30] IIR_out3[2][29] 
+ IIR_out3[2][28] IIR_out3[2][27] IIR_out3[2][26] IIR_out3[2][25] 
+ IIR_out3[2][24] IIR_out3[2][23] IIR_out3[2][22] IIR_out3[2][21] 
+ IIR_out3[2][20] IIR_out3[2][19] IIR_out3[2][18] IIR_out3[2][17] 
+ IIR_out3[2][16] IIR_out3[2][15] IIR_out3[2][14] IIR_out3[2][13] 
+ IIR_out3[2][12] IIR_out3[2][11] IIR_out3[2][10] IIR_out3[2][9] 
+ IIR_out3[2][8] IIR_out3[2][7] IIR_out3[2][6] IIR_out3[2][5] IIR_out3[2][4] 
+ IIR_out3[2][3] IIR_out3[2][2] IIR_out3[2][1] IIR_out3[2][0] IIR_out1[0][35] 
+ IIR_out1[0][34] IIR_out1[0][33] IIR_out1[0][32] IIR_out1[0][31] 
+ IIR_out1[0][30] IIR_out1[0][29] IIR_out1[0][28] IIR_out1[0][27] 
+ IIR_out1[0][26] IIR_out1[0][25] IIR_out1[0][24] IIR_out1[0][23] 
+ IIR_out1[0][22] IIR_out1[0][21] IIR_out1[0][20] IIR_out1[0][19] 
+ IIR_out1[0][18] IIR_out1[0][17] IIR_out1[0][16] IIR_out1[0][15] 
+ IIR_out1[0][14] IIR_out1[0][13] IIR_out1[0][12] IIR_out1[0][11] 
+ IIR_out1[0][10] IIR_out1[0][9] IIR_out1[0][8] IIR_out1[0][7] IIR_out1[0][6] 
+ IIR_out1[0][5] IIR_out1[0][4] IIR_out1[0][3] IIR_out1[0][2] IIR_out1[0][1] 
+ IIR_out1[0][0] IIR_out2[0]<41> IIR_out2[0]<40> IIR_out2[0]<39> 
+ IIR_out2[0]<38> IIR_out2[0]<37> IIR_out2[0]<36> IIR_out2[0]<35> 
+ IIR_out2[0]<34> IIR_out2[0]<33> IIR_out2[0]<32> IIR_out2[0]<31> 
+ IIR_out2[0]<30> IIR_out2[0]<29> IIR_out2[0]<28> IIR_out2[0]<27> 
+ IIR_out2[0]<26> IIR_out2[0]<25> IIR_out2[0]<24> IIR_out2[0]<23> 
+ IIR_out2[0]<22> IIR_out2[0]<21> IIR_out2[0]<20> IIR_out2[0]<19> 
+ IIR_out2[0]<18> IIR_out2[0]<17> IIR_out2[0]<16> IIR_out2[0]<15> 
+ IIR_out2[0]<14> IIR_out2[0]<13> IIR_out2[0]<12> IIR_out2[0]<11> 
+ IIR_out2[0]<10> IIR_out2[0]<9> IIR_out2[0]<8> IIR_out2[0]<7> IIR_out2[0]<6> 
+ IIR_out2[0]<5> IIR_out2[0]<4> IIR_out2[0]<3> IIR_out2[0]<2> IIR_out2[0]<1> 
+ IIR_out2[0]<0> IIR_out3[0]<32> IIR_out3[0]<31> IIR_out3[0]<30> 
+ IIR_out3[0]<29> IIR_out3[0]<28> IIR_out3[0]<27> IIR_out3[0]<26> 
+ IIR_out3[0]<25> IIR_out3[0]<24> IIR_out3[0]<23> IIR_out3[0]<22> 
+ IIR_out3[0]<21> IIR_out3[0]<20> IIR_out3[0]<19> IIR_out3[0]<18> 
+ IIR_out3[0]<17> IIR_out3[0]<16> IIR_out3[0]<15> IIR_out3[0]<14> 
+ IIR_out3[0]<13> IIR_out3[0]<12> IIR_out3[0]<11> IIR_out3[0]<10> 
+ IIR_out3[0]<9> IIR_out3[0]<8> IIR_out3[0]<7> IIR_out3[0]<6> IIR_out3[0]<5> 
+ IIR_out3[0]<4> IIR_out3[0]<3> IIR_out3[0]<2> IIR_out3[0]<1> IIR_out3[0]<0> 
+ clk_div_3__L5_N1 clk_div_3__L5_N2 clk_div_3__L5_N3 clk_div_3__L5_N4 
+ clk_div_3__L5_N7 clk_div_3__L5_N8 clk_div_3__L5_N10 clk_div_3__L5_N11 
+ clk_div_3__L5_N12 clk_div_3__L5_N13 clk_div_3__L5_N14 clk_div_3__L5_N15 
+ clk_div_3__L5_N16 clk_div_3__L5_N17 clk_div_3__L5_N18 clk_div_3__L5_N39 
+ clk_div_3__L5_N40 clk_div_3__L5_N42 clk_div_3__L5_N45 clk_div_3__L5_N47 
+ clk_div_3__L5_N48 clk_div_3__L5_N49 clk_div_3__L5_N50 clk_div_3__L5_N51 
+ clk_div_3__L5_N52 clk_div_3__L5_N53 clk_div_3__L5_N54 clk_div_3__L5_N55 
+ clk_div_3__L5_N56 clk_div_3__L5_N57 clk_div_3__L5_N58 clk_div_3__L5_N118 
+ clk_div_3__L5_N120 clk_div_3__L5_N121 clk_div_3__L5_N146 clk_div_3__L5_N147 
+ clk_div_3__L5_N152 clk_div_3__L5_N154 clk_div_3__L5_N157 clk_div_3__L5_N158 
+ clk_div_3__L5_N160 clk_div_3__L5_N161 clk_div_3__L5_N162 clk_div_3__L5_N164 
+ clk_div_3__L5_N165 clk_div_3__L5_N167 clk_div_3__L5_N168 clk_div_3__L5_N171 
+ clk_div_3__L5_N172 clk_div_3__L5_N174 clk_div_3__L5_N176 FE_OFN4_reset 
+ FE_OFN12_reset FE_OFN16_reset FE_OFN18_reset FE_OFN19_reset FE_OFN21_reset 
+ FE_OFN25_reset FE_OFN26_reset FE_OFN30_reset reset gnd! vdd5! / IIR_section
Xu_IIR_section_3 FIR_out[2][21] FIR_out[2][20] FIR_out[2][19] FIR_out[2][18] 
+ FIR_out[2][17] FIR_out[2][16] FIR_out[2][15] FIR_out[2][14] FIR_out[2][13] 
+ FIR_out[2][12] FIR_out[2][11] FIR_out[2][10] FIR_out[2][9] FIR_out[2][8] 
+ FIR_out[2][7] FIR_out[2][6] FIR_out[2][5] FIR_out[2][4] FIR_out[2][3] 
+ FIR_out[2][2] FIR_out[2][1] FIR_out[2][0] UNCONNECTED_HIER_Z1001 
+ UNCONNECTED_HIER_Z1000 Delay2_2_2_out1<39> FE_PHN83_Delay2_2_2_out1_38_ 
+ FE_PHN88_Delay2_2_2_out1_37_ FE_PHN91_Delay2_2_2_out1_36_ 
+ FE_PHN127_Delay2_2_2_out1_35_ FE_PHN117_Delay2_2_2_out1_34_ 
+ FE_PHN171_Delay2_2_2_out1_33_ FE_PHN2984_Delay2_2_2_out1_32_ 
+ FE_PHN313_Delay2_2_2_out1_31_ FE_PHN347_Delay2_2_2_out1_30_ 
+ Delay2_2_2_out1<29> FE_PHN249_Delay2_2_2_out1_28_ 
+ FE_PHN210_Delay2_2_2_out1_27_ Delay2_2_2_out1<26> 
+ FE_PHN323_Delay2_2_2_out1_25_ FE_PHN500_Delay2_2_2_out1_24_ 
+ Delay2_2_2_out1<23> Delay2_2_2_out1<22> Delay2_2_2_out1<21> 
+ FE_PHN2500_Delay2_2_2_out1_20_ Delay2_2_2_out1<19> Delay2_2_2_out1<18> 
+ Delay2_2_2_out1<17> Delay2_2_2_out1<16> Delay2_2_2_out1<15> 
+ Delay2_2_2_out1<14> Delay2_2_2_out1<13> FE_PHN2052_Delay2_2_2_out1_12_ 
+ FE_PHN556_Delay2_2_2_out1_11_ FE_PHN2552_Delay2_2_2_out1_10_ 
+ FE_PHN2113_Delay2_2_2_out1_9_ Delay2_2_2_out1<8> Delay2_2_2_out1<7> 
+ Delay2_2_2_out1<6> Delay2_2_2_out1<5> FE_PHN2132_Delay2_2_2_out1_4_ 
+ FE_PHN2138_Delay2_2_2_out1_3_ FE_PHN2135_Delay2_2_2_out1_2_ 
+ UNCONNECTED_HIER_Z999 UNCONNECTED_HIER_Z998 UNCONNECTED_HIER_Z1003 
+ UNCONNECTED_HIER_Z1002 Delay3_3_out1<30> Delay3_3_out1<29> Delay3_3_out1<28> 
+ FE_PHN156_Delay3_3_out1_27_ Delay3_3_out1<26> FE_PHN266_Delay3_3_out1_25_ 
+ FE_PHN234_Delay3_3_out1_24_ FE_PHN325_Delay3_3_out1_23_ Delay3_3_out1<22> 
+ Delay3_3_out1<21> FE_PHN509_Delay3_3_out1_20_ FE_PHN346_Delay3_3_out1_19_ 
+ FE_PHN341_Delay3_3_out1_18_ Delay3_3_out1<17> Delay3_3_out1<16> 
+ FE_PHN2111_Delay3_3_out1_15_ FE_PHN530_Delay3_3_out1_14_ 
+ FE_PHN544_Delay3_3_out1_13_ FE_PHN531_Delay3_3_out1_12_ Delay3_3_out1<11> 
+ FE_PHN541_Delay3_3_out1_10_ FE_PHN535_Delay3_3_out1_9_ 
+ FE_PHN543_Delay3_3_out1_8_ FE_PHN554_Delay3_3_out1_7_ Delay3_3_out1<6> 
+ Delay3_3_out1<5> Delay3_3_out1<4> FE_PHN548_Delay3_3_out1_3_ 
+ FE_PHN550_Delay3_3_out1_2_ FE_PHN555_Delay3_3_out1_1_ 
+ FE_PHN2112_Delay3_3_out1_0_ IIR_out1[2][35] IIR_out1[2][34] IIR_out1[2][33] 
+ IIR_out1[2][32] IIR_out1[2][31] IIR_out1[2][30] IIR_out1[2][29] 
+ IIR_out1[2][28] IIR_out1[2][27] IIR_out1[2][26] IIR_out1[2][25] 
+ IIR_out1[2][24] IIR_out1[2][23] IIR_out1[2][22] IIR_out1[2][21] 
+ IIR_out1[2][20] IIR_out1[2][19] IIR_out1[2][18] IIR_out1[2][17] 
+ IIR_out1[2][16] IIR_out1[2][15] IIR_out1[2][14] IIR_out1[2][13] 
+ IIR_out1[2][12] IIR_out1[2][11] IIR_out1[2][10] IIR_out1[2][9] 
+ IIR_out1[2][8] IIR_out1[2][7] IIR_out1[2][6] IIR_out1[2][5] IIR_out1[2][4] 
+ IIR_out1[2][3] IIR_out1[2][2] IIR_out1[2][1] IIR_out1[2][0] IIR_out2[2]<41> 
+ IIR_out2[2]<40> IIR_out2[2]<39> IIR_out2[2]<38> IIR_out2[2]<37> 
+ IIR_out2[2]<36> IIR_out2[2]<35> IIR_out2[2]<34> IIR_out2[2]<33> 
+ IIR_out2[2]<32> IIR_out2[2]<31> IIR_out2[2]<30> IIR_out2[2]<29> 
+ IIR_out2[2]<28> IIR_out2[2]<27> IIR_out2[2]<26> IIR_out2[2]<25> 
+ IIR_out2[2]<24> IIR_out2[2]<23> IIR_out2[2]<22> IIR_out2[2]<21> 
+ IIR_out2[2]<20> IIR_out2[2]<19> IIR_out2[2]<18> IIR_out2[2]<17> 
+ IIR_out2[2]<16> IIR_out2[2]<15> IIR_out2[2]<14> IIR_out2[2]<13> 
+ IIR_out2[2]<12> IIR_out2[2]<11> IIR_out2[2]<10> IIR_out2[2]<9> 
+ IIR_out2[2]<8> IIR_out2[2]<7> IIR_out2[2]<6> IIR_out2[2]<5> IIR_out2[2]<4> 
+ IIR_out2[2]<3> IIR_out2[2]<2> IIR_out2[2]<1> IIR_out2[2]<0> UNCONNECTED477 
+ UNCONNECTED476 IIR_out3[2][30] IIR_out3[2][29] IIR_out3[2][28] 
+ IIR_out3[2][27] IIR_out3[2][26] IIR_out3[2][25] IIR_out3[2][24] 
+ IIR_out3[2][23] IIR_out3[2][22] IIR_out3[2][21] IIR_out3[2][20] 
+ IIR_out3[2][19] IIR_out3[2][18] IIR_out3[2][17] IIR_out3[2][16] 
+ IIR_out3[2][15] IIR_out3[2][14] IIR_out3[2][13] IIR_out3[2][12] 
+ IIR_out3[2][11] IIR_out3[2][10] IIR_out3[2][9] IIR_out3[2][8] IIR_out3[2][7] 
+ IIR_out3[2][6] IIR_out3[2][5] IIR_out3[2][4] IIR_out3[2][3] IIR_out3[2][2] 
+ IIR_out3[2][1] IIR_out3[2][0] clk_div_3__L5_N59 clk_div_3__L5_N60 
+ clk_div_3__L5_N61 clk_div_3__L5_N62 clk_div_3__L5_N63 clk_div_3__L5_N64 
+ clk_div_3__L5_N68 clk_div_3__L5_N69 clk_div_3__L5_N70 clk_div_3__L5_N71 
+ clk_div_3__L5_N72 clk_div_3__L5_N73 clk_div_3__L5_N74 clk_div_3__L5_N75 
+ clk_div_3__L5_N76 clk_div_3__L5_N77 clk_div_3__L5_N78 clk_div_3__L5_N79 
+ clk_div_3__L5_N80 clk_div_3__L5_N81 clk_div_3__L5_N82 clk_div_3__L5_N83 
+ clk_div_3__L5_N84 clk_div_3__L5_N85 clk_div_3__L5_N86 clk_div_3__L5_N87 
+ clk_div_3__L5_N89 clk_div_3__L5_N90 clk_div_3__L5_N92 clk_div_3__L5_N93 
+ clk_div_3__L5_N94 clk_div_3__L5_N95 clk_div_3__L5_N96 clk_div_3__L5_N104 
+ clk_div_3__L5_N106 clk_div_3__L5_N107 clk_div_3__L5_N119 clk_div_3__L5_N120 
+ clk_div_3__L5_N122 clk_div_3__L5_N123 clk_div_3__L5_N124 clk_div_3__L5_N141 
+ clk_div_3__L5_N142 clk_div_3__L5_N144 clk_div_3__L5_N145 clk_div_3__L5_N148 
+ clk_div_3__L5_N149 clk_div_3__L5_N150 clk_div_3__L5_N151 clk_div_3__L5_N153 
+ clk_div_3__L5_N155 clk_div_3__L5_N156 clk_div_3__L5_N159 clk_div_3__L5_N161 
+ clk_div_3__L5_N163 clk_div_3__L5_N166 clk_div_3__L5_N168 clk_div_3__L5_N169 
+ clk_div_3__L5_N170 clk_div_3__L5_N173 clk_div_3__L5_N175 clk_div_3__L5_N179 
+ clk_div_3__L5_N184 clk_div_3__L5_N188 clk_div_3__L5_N191 clk_div_3__L5_N199 
+ clk_div_3__L5_N215 clk_div_3__L5_N233 FE_OFN8_reset FE_OFN9_reset 
+ FE_OFN10_reset FE_OFN12_reset FE_OFN14_reset FE_OFN15_reset FE_OFN17_reset 
+ FE_OFN18_reset FE_OFN22_reset FE_OFN23_reset FE_OFN25_reset FE_OFN26_reset 
+ FE_OFN28_reset FE_OFN5_reset gnd! vdd5! / IIR_section_2
.ENDS

