{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 07:47:36 2015 " "Info: Processing started: Wed Dec 16 07:47:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off look_ahead_16bits -c look_ahead_16bits " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off look_ahead_16bits -c look_ahead_16bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../carry_look_ahead/carry_look_ahead.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../carry_look_ahead/carry_look_ahead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_look_ahead-arc " "Info: Found design unit 1: carry_look_ahead-arc" {  } { { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead " "Info: Found entity 1: carry_look_ahead" {  } { { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "look_ahead_16bits.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file look_ahead_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_4bits " "Info: Found design unit 1: cla_4bits" {  } { { "look_ahead_16bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/look_ahead_16bits/look_ahead_16bits.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 look_ahead_16bits-cla_16bits_arc " "Info: Found design unit 2: look_ahead_16bits-cla_16bits_arc" {  } { { "look_ahead_16bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/look_ahead_16bits/look_ahead_16bits.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 look_ahead_16bits " "Info: Found entity 1: look_ahead_16bits" {  } { { "look_ahead_16bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/look_ahead_16bits/look_ahead_16bits.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "look_ahead_16bits " "Info: Elaborating entity \"look_ahead_16bits\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_xor look_ahead_16bits.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at look_ahead_16bits.vhd(30): object \"B_xor\" assigned a value but never read" {  } { { "look_ahead_16bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/look_ahead_16bits/look_ahead_16bits.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead carry_look_ahead:CLA0 " "Info: Elaborating entity \"carry_look_ahead\" for hierarchy \"carry_look_ahead:CLA0\"" {  } { { "look_ahead_16bits.vhd" "CLA0" { Text "D:/Quartus_Tests/askisi_5/look_ahead_16bits/look_ahead_16bits.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Info: Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Info: Implemented 33 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Info: Implemented 69 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Allocated 205 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 07:47:58 2015 " "Info: Processing ended: Wed Dec 16 07:47:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
