Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Aug 17 17:42:15 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                2.32e-02    0.105 1.53e+07    0.143 100.0
  U0_CLK_GATE (CLK_GATE)               1.84e-03 2.69e-03 3.72e+04 4.56e-03   3.2
  U0_ALU (ALU_test_1)                  3.88e-04 1.55e-02 4.27e+06 2.02e-02  14.1
    mult_49 (ALU_DW02_mult_0)          6.69e-05 6.29e-05 1.65e+06 1.78e-03   1.2
    add_43 (ALU_DW01_add_0)            6.17e-06 7.09e-05 2.06e+05 2.83e-04   0.2
    sub_46 (ALU_DW01_sub_0)            1.14e-05 6.82e-05 2.48e+05 3.28e-04   0.2
    div_52 (ALU_DW_div_uns_0)          1.11e-04 3.88e-04 1.25e+06 1.75e-03   1.2
  U0_RegFile (RegFile_test_1)          3.52e-03 3.18e-02 3.68e+06 3.90e-02  27.2
  U0_SYS_CTRL (SYS_CTRL_test_1)        2.58e-04 5.65e-03 7.40e+05 6.65e-03   4.6
  U0_UART (UART_test_1)                3.39e-03 1.64e-02 2.43e+06 2.22e-02  15.5
    U0_UART_RX (UART_RX_test_1)        1.90e-03 9.34e-03 1.68e+06 1.29e-02   9.0
      U0_stp_chk (stp_chk_test_1)      1.04e-04 4.14e-04 3.35e+04 5.52e-04   0.4
      U0_par_chk (par_chk_DATA_WIDTH8_test_1)
                                       1.54e-04 4.92e-04 1.34e+05 7.80e-04   0.5
      U0_strt_chk (strt_chk_test_1)    1.16e-06 2.11e-04 2.15e+04 2.33e-04   0.2
      U0_deserializer (deserializer_DATA_WIDTH8_test_1)
                                       2.00e-04 2.57e-03 2.82e+05 3.05e-03   2.1
      U0_data_sampling (data_sampling_test_1)
                                       1.27e-04 1.19e-03 3.90e+05 1.70e-03   1.2
      U0_edge_bit_counter (edge_bit_counter_test_1)
                                       6.20e-04 3.22e-03 4.10e+05 4.24e-03   3.0
      U0_uart_fsm (uart_rx_fsm_DATA_WIDTH8_test_1)
                                       2.78e-04 1.23e-03 4.05e+05 1.91e-03   1.3
    U0_UART_TX (UART_TX_DATA_WIDTH8_test_1)
                                       1.46e-03 7.03e-03 7.46e+05 9.24e-03   6.5
      U0_parity_calc (parity_calc_WIDTH8_test_1)
                                       3.94e-05 2.10e-03 2.96e+05 2.43e-03   1.7
      U0_mux (mux_test_1)              7.24e-04 6.22e-04 4.11e+04 1.39e-03   1.0
      U0_Serializer (Serializer_WIDTH8_test_1)
                                       2.01e-04 3.16e-03 2.85e+05 3.65e-03   2.5
      U0_fsm (uart_tx_fsm_test_1)      1.24e-04 1.12e-03 1.19e+05 1.36e-03   1.0
  U1_ClkDiv (ClkDiv_test_1)            3.68e-05 2.01e-03 5.78e+05 2.63e-03   1.8
    add_49 (ClkDiv_1_DW01_inc_0)          0.000    0.000 8.37e+04 8.37e-05   0.1
  U0_CLKDIV_MUX (CLKDIV_MUX)           1.69e-05 1.47e-05 4.55e+04 7.71e-05   0.1
  U0_ClkDiv (ClkDiv_test_0)            2.31e-04 2.84e-03 5.46e+05 3.62e-03   2.5
    add_49 (ClkDiv_0_DW01_inc_0)       1.30e-05 4.62e-05 8.34e+04 1.43e-04   0.1
  U0_PULSE_GEN (PULSE_GEN_test_1)      2.19e-06 5.08e-04 3.24e+04 5.42e-04   0.4
  U0_UART_FIFO (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4_test_1)
                                       2.25e-03 2.20e-02 2.50e+06 2.67e-02  18.7
    u_r2w_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                       1.11e-05 1.82e-03 1.10e+05 1.94e-03   1.4
    u_fifo_wr (fifo_wr_P_SIZE4_test_1) 1.13e-04 2.16e-03 2.65e+05 2.54e-03   1.8
    u_w2r_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                       7.13e-06 1.73e-03 1.09e+05 1.85e-03   1.3
    u_fifo_rd (fifo_rd_P_SIZE4_test_1) 2.53e-04 2.13e-03 2.65e+05 2.65e-03   1.9
    u_fifo_mem (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4_test_1)
                                       1.61e-03 1.41e-02 1.74e+06 1.75e-02  12.2
  U0_ref_sync (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                       1.06e-06 2.37e-03 2.10e+05 2.58e-03   1.8
  U1_RST_SYNC (RST_SYNC_NUM_STAGES2_test_1)
                                       7.96e-06 6.16e-04 2.83e+04 6.52e-04   0.5
  U0_RST_SYNC (RST_SYNC_NUM_STAGES2_test_0)
                                       1.08e-05 5.94e-04 2.96e+04 6.35e-04   0.4
  U6_mux2X1 (mux2X1_1)                 9.82e-06 4.26e-05 1.25e+04 6.49e-05   0.0
  U5_mux2X1 (mux2X1_2)                 1.43e-05 4.60e-05 1.61e+04 7.64e-05   0.1
  U4_mux2X1 (mux2X1_3)                 5.89e-05 4.59e-05 1.15e+04 1.16e-04   0.1
  U3_mux2X1 (mux2X1_4)                 9.46e-04 1.94e-04 1.15e+04 1.15e-03   0.8
  U2_mux2X1 (mux2X1_5)                 6.34e-04 1.90e-04 1.15e+04 8.36e-04   0.6
  U1_mux2X1 (mux2X1_6)                 5.19e-04 1.89e-04 1.15e+04 7.19e-04   0.5
  U0_mux2X1 (mux2X1_0)                 5.66e-03 4.17e-04 1.88e+04 6.10e-03   4.3
1
