{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706162705082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706162705083 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "H1200_StepMotorControl_GHRD 10CL080YU484I7G " "Selected device 10CL080YU484I7G for design \"H1200_StepMotorControl_GHRD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706162705239 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706162705276 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706162705276 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162705311 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162705311 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162705311 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162705311 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] 25 12 0 0 " "Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162705311 ""}  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1706162705311 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] 7 5 0 0 " "Implementing clock multiplication of 7, clock division of 5, and phase shift of 0 degrees (0 ps) for clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162705312 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162705312 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162705312 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162705312 ""}  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1706162705312 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706162705676 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706162705683 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU484A7G " "Device 10CL016YU484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706162706054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU484I7G " "Device 10CL016YU484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706162706054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL040YU484A7G " "Device 10CL040YU484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706162706054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL040YU484I7G " "Device 10CL040YU484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706162706054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055YU484A7G " "Device 10CL055YU484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706162706054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055YU484I7G " "Device 10CL055YU484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706162706054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080YU484A7G " "Device 10CL080YU484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706162706054 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706162706054 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 109670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706162706106 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 109672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706162706106 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 109674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706162706106 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 109676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706162706106 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 109678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706162706106 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1706162706106 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1706162710320 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "112 " "The Timing Analyzer is analyzing 112 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1706162714272 ""}
{ "Info" "ISTA_SDC_FOUND" "H1200_StepMotorControl_GHRD.sdc " "Reading SDC File: 'H1200_StepMotorControl_GHRD.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1706162714301 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) sys_rst_n (Fall) setup and hold " "From sys_rst_n (Rise) to sys_rst_n (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) sys_rst_n (Fall) setup and hold " "From sys_rst_n (Fall) to sys_rst_n (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162714734 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1706162714734 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1706162714849 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162714849 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162714849 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162714849 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162714849 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162714849 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162714849 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  19.999 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  19.999 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162714849 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  14.285 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  14.285 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162714849 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162714849 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  20.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162714849 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  20.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162714849 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666  sys_clk_24m " "  41.666  sys_clk_24m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162714849 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  sys_clk_50m " "  20.000  sys_clk_50m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162714849 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    sys_rst_n " "   1.000    sys_rst_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162714849 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1706162714849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717643 ""}  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717643 ""}  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_2) " "Automatically promoted node clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717643 ""}  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_2) " "Automatically promoted node clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717643 ""}  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_2) " "Automatically promoted node clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717643 ""}  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717643 ""}  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1) " "Automatically promoted node clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717643 ""}  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717643 ""}  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_1) " "Automatically promoted node clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717643 ""}  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_clk_pll_24m_n~0  " "Automatically promoted node rst_clk_pll_24m_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_1_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_1_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_2_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_2_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_3_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_3_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_4_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_4_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_5_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_5_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_6_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_6_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_7_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_7_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_8_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_8_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_9_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_9_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_10_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_10_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706162717643 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706162717643 ""}  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 100 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 36052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~98  " "Automatically promoted node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~98 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~0 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~0" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~2 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~2" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[14\]~7 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[14\]~7" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[13\]~12 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[13\]~12" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[12\]~17 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[12\]~17" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[11\]~22 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[11\]~22" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[10\]~27 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[10\]~27" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[9\]~32 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[9\]~32" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[8\]~37 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[8\]~37" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[7\]~42 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[7\]~42" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706162717643 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706162717643 ""}  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 64581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_clk_pll_50m_n~0  " "Automatically promoted node rst_clk_pll_50m_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[9\]~32 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[9\]~32" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[1\]~72 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[1\]~72" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[11\]~22 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[11\]~22" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~2 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~2" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[14\]~7 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[14\]~7" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[13\]~12 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[13\]~12" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[7\]~42 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[7\]~42" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[12\]~17 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[12\]~17" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[5\]~52 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[5\]~52" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[4\]~57 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[4\]~57" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162717644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706162717644 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706162717644 ""}  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 38289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step_motor_control:step_motor_control_10_inst\|spd_tab_aclr  " "Automatically promoted node step_motor_control:step_motor_control_10_inst\|spd_tab_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717644 ""}  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 17079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step_motor_control:step_motor_control_13_inst\|spd_tab_aclr  " "Automatically promoted node step_motor_control:step_motor_control_13_inst\|spd_tab_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717644 ""}  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 11308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step_motor_control:step_motor_control_1_inst\|spd_tab_aclr  " "Automatically promoted node step_motor_control:step_motor_control_1_inst\|spd_tab_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717644 ""}  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 2830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step_motor_control:step_motor_control_5_inst\|spd_tab_aclr  " "Automatically promoted node step_motor_control:step_motor_control_5_inst\|spd_tab_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162717644 ""}  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 26666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162717644 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706162720248 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706162720272 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706162720274 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706162720311 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706162720358 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706162720402 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706162721560 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1706162721593 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706162721593 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706162725990 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706162726038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706162729018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706162733336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706162733541 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706162775379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:42 " "Fitter placement operations ending: elapsed time is 00:00:42" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706162775379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706162779103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Router estimated average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "77 X47_Y25 X58_Y36 " "Router estimated peak interconnect usage is 77% of the available device resources in the region that extends from location X47_Y25 to location X58_Y36" {  } { { "loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 1 { 0 "Router estimated peak interconnect usage is 77% of the available device resources in the region that extends from location X47_Y25 to location X58_Y36"} { { 12 { 0 ""} 47 25 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706162792860 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706162792860 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1706162929692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706163030206 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706163030206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:09 " "Fitter routing operations ending: elapsed time is 00:04:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706163030223 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 20.40 " "Total time spent on timing analysis during the Fitter is 20.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706163030919 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706163031100 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706163032888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706163032900 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706163035451 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706163041329 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "119 Cyclone 10 LP " "119 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_nadv 3.3-V LVTTL W13 " "Pin fsmc_comm_nadv uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_nadv } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_nadv" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 1266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[0\] 3.3-V LVTTL Y21 " "Pin fsmc_comm_data\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[0\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[1\] 3.3-V LVTTL W22 " "Pin fsmc_comm_data\[1\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[1\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[2\] 3.3-V LVTTL W21 " "Pin fsmc_comm_data\[2\] uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[2\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[3\] 3.3-V LVTTL V22 " "Pin fsmc_comm_data\[3\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[3\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[4\] 3.3-V LVTTL V21 " "Pin fsmc_comm_data\[4\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[4\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[5\] 3.3-V LVTTL U22 " "Pin fsmc_comm_data\[5\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[5\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[6\] 3.3-V LVTTL U21 " "Pin fsmc_comm_data\[6\] uses I/O standard 3.3-V LVTTL at U21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[6\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[7\] 3.3-V LVTTL R22 " "Pin fsmc_comm_data\[7\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[7\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[8\] 3.3-V LVTTL Y22 " "Pin fsmc_comm_data\[8\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[8\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[9\] 3.3-V LVTTL AA21 " "Pin fsmc_comm_data\[9\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[9\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[10\] 3.3-V LVTTL AA22 " "Pin fsmc_comm_data\[10\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[10\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[11\] 3.3-V LVTTL AB20 " "Pin fsmc_comm_data\[11\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[11\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[12\] 3.3-V LVTTL AA20 " "Pin fsmc_comm_data\[12\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[12\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[13\] 3.3-V LVTTL AB19 " "Pin fsmc_comm_data\[13\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[13\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[14\] 3.3-V LVTTL AA19 " "Pin fsmc_comm_data\[14\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[14\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[15\] 3.3-V LVTTL AB18 " "Pin fsmc_comm_data\[15\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[15\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_rst_n 3.3-V LVTTL N22 " "Pin sys_rst_n uses I/O standard 3.3-V LVTTL at N22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 1261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk_24m 3.3-V LVTTL G22 " "Pin sys_clk_24m uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sys_clk_24m } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk_24m" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 1260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk_50m 3.3-V LVTTL G1 " "Pin sys_clk_50m uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sys_clk_50m } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk_50m" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 1259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_noe 3.3-V LVTTL W15 " "Pin fsmc_comm_noe uses I/O standard 3.3-V LVTTL at W15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_noe } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_noe" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 1264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_ne 3.3-V LVTTL Y14 " "Pin fsmc_comm_ne uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_ne } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_ne" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 1265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[9\] 3.3-V LVTTL U19 " "Pin fsmc_comm_addr\[9\] uses I/O standard 3.3-V LVTTL at U19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[9\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[1\] 3.3-V LVTTL M19 " "Pin fsmc_comm_addr\[1\] uses I/O standard 3.3-V LVTTL at M19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[1\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[11\] 3.3-V LVTTL T18 " "Pin fsmc_comm_addr\[11\] uses I/O standard 3.3-V LVTTL at T18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[11\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[15\] 3.3-V LVTTL N19 " "Pin fsmc_comm_addr\[15\] uses I/O standard 3.3-V LVTTL at N19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[15\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[14\] 3.3-V LVTTL P20 " "Pin fsmc_comm_addr\[14\] uses I/O standard 3.3-V LVTTL at P20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[14\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[13\] 3.3-V LVTTL U16 " "Pin fsmc_comm_addr\[13\] uses I/O standard 3.3-V LVTTL at U16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[13\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[7\] 3.3-V LVTTL R20 " "Pin fsmc_comm_addr\[7\] uses I/O standard 3.3-V LVTTL at R20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[7\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[12\] 3.3-V LVTTL W20 " "Pin fsmc_comm_addr\[12\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[12\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[5\] 3.3-V LVTTL T20 " "Pin fsmc_comm_addr\[5\] uses I/O standard 3.3-V LVTTL at T20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[5\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[4\] 3.3-V LVTTL T19 " "Pin fsmc_comm_addr\[4\] uses I/O standard 3.3-V LVTTL at T19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[4\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[10\] 3.3-V LVTTL N20 " "Pin fsmc_comm_addr\[10\] uses I/O standard 3.3-V LVTTL at N20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[10\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[3\] 3.3-V LVTTL K19 " "Pin fsmc_comm_addr\[3\] uses I/O standard 3.3-V LVTTL at K19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[3\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[6\] 3.3-V LVTTL R19 " "Pin fsmc_comm_addr\[6\] uses I/O standard 3.3-V LVTTL at R19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[6\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[0\] 3.3-V LVTTL M16 " "Pin fsmc_comm_addr\[0\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[0\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[8\] 3.3-V LVTTL U20 " "Pin fsmc_comm_addr\[8\] uses I/O standard 3.3-V LVTTL at U20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[8\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[2\] 3.3-V LVTTL M20 " "Pin fsmc_comm_addr\[2\] uses I/O standard 3.3-V LVTTL at M20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[2\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[1\] 3.3-V LVTTL V3 " "Pin motor_sensor_in_emergency_stop\[1\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[1\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[1\] 3.3-V LVTTL R18 " "Pin motor_sensor_in_reset\[1\] uses I/O standard 3.3-V LVTTL at R18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[1\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[1\] 3.3-V LVTTL AA16 " "Pin motor_encoder_a\[1\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[1\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[1\] 3.3-V LVTTL AB16 " "Pin motor_encoder_b\[1\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[1\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[1\] 3.3-V LVTTL A5 " "Pin motor_sensor_in_util_stop\[1\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[1\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[2\] 3.3-V LVTTL AA15 " "Pin motor_encoder_a\[2\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[2\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[2\] 3.3-V LVTTL AB15 " "Pin motor_encoder_b\[2\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[2\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[2\] 3.3-V LVTTL B6 " "Pin motor_sensor_in_util_stop\[2\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[2\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[2\] 3.3-V LVTTL V2 " "Pin motor_sensor_in_emergency_stop\[2\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[2\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[2\] 3.3-V LVTTL N18 " "Pin motor_sensor_in_reset\[2\] uses I/O standard 3.3-V LVTTL at N18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[2\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[3\] 3.3-V LVTTL V1 " "Pin motor_sensor_in_emergency_stop\[3\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[3\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[3\] 3.3-V LVTTL R16 " "Pin motor_sensor_in_reset\[3\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[3\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[3\] 3.3-V LVTTL AB14 " "Pin motor_encoder_b\[3\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[3\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[3\] 3.3-V LVTTL AA14 " "Pin motor_encoder_a\[3\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[3\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[3\] 3.3-V LVTTL B7 " "Pin motor_sensor_in_util_stop\[3\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[3\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[4\] 3.3-V LVTTL U2 " "Pin motor_sensor_in_emergency_stop\[4\] uses I/O standard 3.3-V LVTTL at U2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[4\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[4\] 3.3-V LVTTL R17 " "Pin motor_sensor_in_reset\[4\] uses I/O standard 3.3-V LVTTL at R17" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[4\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[4\] 3.3-V LVTTL AA13 " "Pin motor_encoder_a\[4\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[4\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[4\] 3.3-V LVTTL AB13 " "Pin motor_encoder_b\[4\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[4\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[4\] 3.3-V LVTTL A6 " "Pin motor_sensor_in_util_stop\[4\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[4\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[5\] 3.3-V LVTTL U1 " "Pin motor_sensor_in_emergency_stop\[5\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[5\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[5\] 3.3-V LVTTL T17 " "Pin motor_sensor_in_reset\[5\] uses I/O standard 3.3-V LVTTL at T17" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[5\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[5\] 3.3-V LVTTL AA10 " "Pin motor_encoder_a\[5\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[5\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[5\] 3.3-V LVTTL AB10 " "Pin motor_encoder_b\[5\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[5\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[5\] 3.3-V LVTTL A7 " "Pin motor_sensor_in_util_stop\[5\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[5\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[6\] 3.3-V LVTTL AA3 " "Pin motor_sensor_in_emergency_stop\[6\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[6\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[6\] 3.3-V LVTTL T16 " "Pin motor_sensor_in_reset\[6\] uses I/O standard 3.3-V LVTTL at T16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[6\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[6\] 3.3-V LVTTL AA9 " "Pin motor_encoder_a\[6\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[6\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[6\] 3.3-V LVTTL AB9 " "Pin motor_encoder_b\[6\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[6\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[6\] 3.3-V LVTTL A9 " "Pin motor_sensor_in_util_stop\[6\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[6\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[7\] 3.3-V LVTTL W1 " "Pin motor_sensor_in_emergency_stop\[7\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[7\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[7\] 3.3-V LVTTL Y13 " "Pin motor_sensor_in_reset\[7\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[7\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[7\] 3.3-V LVTTL AA8 " "Pin motor_encoder_a\[7\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[7\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[7\] 3.3-V LVTTL AB8 " "Pin motor_encoder_b\[7\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[7\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[7\] 3.3-V LVTTL B5 " "Pin motor_sensor_in_util_stop\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[7\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[8\] 3.3-V LVTTL W2 " "Pin motor_sensor_in_emergency_stop\[8\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[8\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[8\] 3.3-V LVTTL V13 " "Pin motor_sensor_in_reset\[8\] uses I/O standard 3.3-V LVTTL at V13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[8\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[8\] 3.3-V LVTTL AA7 " "Pin motor_encoder_a\[8\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[8\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[8\] 3.3-V LVTTL AB7 " "Pin motor_encoder_b\[8\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[8\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[8\] 3.3-V LVTTL E6 " "Pin motor_sensor_in_util_stop\[8\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[8\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[9\] 3.3-V LVTTL Y10 " "Pin motor_encoder_a\[9\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[9\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[9\] 3.3-V LVTTL W10 " "Pin motor_encoder_b\[9\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[9\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[9\] 3.3-V LVTTL AB4 " "Pin motor_sensor_in_emergency_stop\[9\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[9\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[9\] 3.3-V LVTTL V12 " "Pin motor_sensor_in_reset\[9\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[9\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[9\] 3.3-V LVTTL H7 " "Pin motor_sensor_in_util_stop\[9\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[9\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[10\] 3.3-V LVTTL AB6 " "Pin motor_sensor_in_emergency_stop\[10\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[10\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[10\] 3.3-V LVTTL V11 " "Pin motor_sensor_in_reset\[10\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[10\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[10\] 3.3-V LVTTL V8 " "Pin motor_encoder_a\[10\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[10\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[10\] 3.3-V LVTTL U9 " "Pin motor_encoder_b\[10\] uses I/O standard 3.3-V LVTTL at U9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[10\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[10\] 3.3-V LVTTL F7 " "Pin motor_sensor_in_util_stop\[10\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[10\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[11\] 3.3-V LVTTL W7 " "Pin motor_encoder_a\[11\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[11\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[11\] 3.3-V LVTTL Y7 " "Pin motor_encoder_b\[11\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[11\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[11\] 3.3-V LVTTL AB5 " "Pin motor_sensor_in_emergency_stop\[11\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[11\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[11\] 3.3-V LVTTL V14 " "Pin motor_sensor_in_reset\[11\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[11\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[11\] 3.3-V LVTTL F8 " "Pin motor_sensor_in_util_stop\[11\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[11\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[12\] 3.3-V LVTTL AA6 " "Pin motor_encoder_a\[12\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[12\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[12\] 3.3-V LVTTL AA5 " "Pin motor_encoder_b\[12\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[12\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[12\] 3.3-V LVTTL F9 " "Pin motor_sensor_in_util_stop\[12\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[12\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[12\] 3.3-V LVTTL Y2 " "Pin motor_sensor_in_emergency_stop\[12\] uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[12\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[12\] 3.3-V LVTTL R14 " "Pin motor_sensor_in_reset\[12\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[12\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[13\] 3.3-V LVTTL F10 " "Pin motor_sensor_in_util_stop\[13\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[13\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[13\] 3.3-V LVTTL B3 " "Pin motor_sensor_in_emergency_stop\[13\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[13\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[13\] 3.3-V LVTTL U10 " "Pin motor_sensor_in_reset\[13\] uses I/O standard 3.3-V LVTTL at U10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[13\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[13\] 3.3-V LVTTL C3 " "Pin motor_encoder_a\[13\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[13\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[13\] 3.3-V LVTTL C4 " "Pin motor_encoder_b\[13\] uses I/O standard 3.3-V LVTTL at C4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[13\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[14\] 3.3-V LVTTL C6 " "Pin motor_encoder_a\[14\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[14\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[14\] 3.3-V LVTTL D7 " "Pin motor_encoder_b\[14\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[14\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[14\] 3.3-V LVTTL A3 " "Pin motor_sensor_in_emergency_stop\[14\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[14\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[14\] 3.3-V LVTTL U15 " "Pin motor_sensor_in_reset\[14\] uses I/O standard 3.3-V LVTTL at U15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[14\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[14\] 3.3-V LVTTL F11 " "Pin motor_sensor_in_util_stop\[14\] uses I/O standard 3.3-V LVTTL at F11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[14\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[15\] 3.3-V LVTTL D8 " "Pin motor_encoder_a\[15\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[15\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[15\] 3.3-V LVTTL E8 " "Pin motor_encoder_b\[15\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[15\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[15\] 3.3-V LVTTL B4 " "Pin motor_sensor_in_emergency_stop\[15\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[15\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[15\] 3.3-V LVTTL AA18 " "Pin motor_sensor_in_reset\[15\] uses I/O standard 3.3-V LVTTL at AA18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[15\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[15\] 3.3-V LVTTL F13 " "Pin motor_sensor_in_util_stop\[15\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[15\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[16\] 3.3-V LVTTL A4 " "Pin motor_sensor_in_emergency_stop\[16\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[16\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[16\] 3.3-V LVTTL V4 " "Pin motor_sensor_in_reset\[16\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[16\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[16\] 3.3-V LVTTL C8 " "Pin motor_encoder_a\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[16\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[16\] 3.3-V LVTTL C7 " "Pin motor_encoder_b\[16\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[16\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[16\] 3.3-V LVTTL E13 " "Pin motor_sensor_in_util_stop\[16\] uses I/O standard 3.3-V LVTTL at E13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[16\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_nwe 3.3-V LVTTL Y15 " "Pin fsmc_comm_nwe uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_nwe } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_nwe" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 1263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706163046712 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1706163046712 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/output_files/H1200_StepMotorControl_GHRD.fit.smsg " "Generated suppressed messages file D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/output_files/H1200_StepMotorControl_GHRD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706163048127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7285 " "Peak virtual memory: 7285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706163051880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 14:10:51 2024 " "Processing ended: Thu Jan 25 14:10:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706163051880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:47 " "Elapsed time: 00:05:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706163051880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706163051880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706163051880 ""}
