<stg><name>lab2_z0</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %res

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8 %store_ln7 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln7 = br void

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="2">
<![CDATA[
:1 %zext_ln7 = zext i2 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln7 = icmp_eq  i2 %i_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4 %add_ln7 = add i2 %i_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln7 = br i1 %icmp_ln7, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %in_a_addr = getelementptr i16 %in_a, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="in_a_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="2">
<![CDATA[
.split:2 %tmp_a = load i2 %in_a_addr

]]></Node>
<StgValue><ssdm name="tmp_a"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %in_b_addr = getelementptr i16 %in_b, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="in_b_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="2">
<![CDATA[
.split:4 %tmp_b = load i2 %in_b_addr

]]></Node>
<StgValue><ssdm name="tmp_b"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:11 %store_ln7 = store i2 %add_ln7, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
:0 %ret_ln17 = ret

]]></Node>
<StgValue><ssdm name="ret_ln17"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="2">
<![CDATA[
.split:2 %tmp_a = load i2 %in_a_addr

]]></Node>
<StgValue><ssdm name="tmp_a"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="2">
<![CDATA[
.split:4 %tmp_b = load i2 %in_b_addr

]]></Node>
<StgValue><ssdm name="tmp_b"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="16">
<![CDATA[
.split:5 %sext_ln13 = sext i16 %tmp_a

]]></Node>
<StgValue><ssdm name="sext_ln13"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="16">
<![CDATA[
.split:6 %sext_ln13_1 = sext i16 %tmp_b

]]></Node>
<StgValue><ssdm name="sext_ln13_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split:7 %tmp_res = add i17 %sext_ln13_1, i17 %sext_ln13

]]></Node>
<StgValue><ssdm name="tmp_res"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="17">
<![CDATA[
.split:8 %sext_ln6 = sext i17 %tmp_res

]]></Node>
<StgValue><ssdm name="sext_ln6"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %res_addr = getelementptr i32 %res, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="res_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
.split:10 %store_ln15 = store i32 %sext_ln6, i2 %res_addr

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.split:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="in_a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="in_b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="res" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="i" fromId="43" toId="4">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="45" toId="5">
</dataflow>
<dataflow id="48" from="empty_1" to="spectopmodule_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="in_a" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="53" from="empty" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="63" from="empty_0" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="67" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="73" from="in_a" to="specbitsmap_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="75" from="in_b" to="specinterface_ln0" fromId="41" toId="8">
</dataflow>
<dataflow id="76" from="empty" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="81" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="88" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="71" toId="9">
</dataflow>
<dataflow id="92" from="in_b" to="specbitsmap_ln0" fromId="41" toId="9">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="94" from="res" to="specinterface_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="95" from="empty" to="specinterface_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="96" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="98" from="empty_0" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="99" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="100" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="104" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="105" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="106" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="107" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="111" from="res" to="specbitsmap_ln0" fromId="42" toId="11">
</dataflow>
<dataflow id="113" from="StgValue_112" to="store_ln7" fromId="112" toId="12">
</dataflow>
<dataflow id="114" from="i" to="store_ln7" fromId="4" toId="12">
</dataflow>
<dataflow id="115" from="i" to="i_1" fromId="4" toId="14">
</dataflow>
<dataflow id="116" from="i_1" to="zext_ln7" fromId="14" toId="15">
</dataflow>
<dataflow id="117" from="i_1" to="icmp_ln7" fromId="14" toId="16">
</dataflow>
<dataflow id="119" from="StgValue_118" to="icmp_ln7" fromId="118" toId="16">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="120" toId="17">
</dataflow>
<dataflow id="123" from="StgValue_122" to="empty" fromId="122" toId="17">
</dataflow>
<dataflow id="124" from="StgValue_122" to="empty" fromId="122" toId="17">
</dataflow>
<dataflow id="125" from="StgValue_122" to="empty" fromId="122" toId="17">
</dataflow>
<dataflow id="126" from="i_1" to="add_ln7" fromId="14" toId="18">
</dataflow>
<dataflow id="128" from="StgValue_127" to="add_ln7" fromId="127" toId="18">
</dataflow>
<dataflow id="129" from="icmp_ln7" to="br_ln7" fromId="16" toId="19">
</dataflow>
<dataflow id="130" from="in_a" to="in_a_addr" fromId="40" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_131" to="in_a_addr" fromId="131" toId="20">
</dataflow>
<dataflow id="133" from="zext_ln7" to="in_a_addr" fromId="15" toId="20">
</dataflow>
<dataflow id="134" from="in_a_addr" to="tmp_a" fromId="20" toId="21">
</dataflow>
<dataflow id="135" from="in_b" to="in_b_addr" fromId="41" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_131" to="in_b_addr" fromId="131" toId="22">
</dataflow>
<dataflow id="137" from="zext_ln7" to="in_b_addr" fromId="15" toId="22">
</dataflow>
<dataflow id="138" from="in_b_addr" to="tmp_b" fromId="22" toId="23">
</dataflow>
<dataflow id="139" from="add_ln7" to="store_ln7" fromId="18" toId="24">
</dataflow>
<dataflow id="140" from="i" to="store_ln7" fromId="4" toId="24">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopName" to="specloopname_ln7" fromId="141" toId="26">
</dataflow>
<dataflow id="144" from="empty_2" to="specloopname_ln7" fromId="143" toId="26">
</dataflow>
<dataflow id="145" from="in_a_addr" to="tmp_a" fromId="20" toId="27">
</dataflow>
<dataflow id="146" from="in_b_addr" to="tmp_b" fromId="22" toId="28">
</dataflow>
<dataflow id="147" from="tmp_a" to="sext_ln13" fromId="27" toId="29">
</dataflow>
<dataflow id="148" from="tmp_b" to="sext_ln13_1" fromId="28" toId="30">
</dataflow>
<dataflow id="149" from="sext_ln13_1" to="tmp_res" fromId="30" toId="31">
</dataflow>
<dataflow id="150" from="sext_ln13" to="tmp_res" fromId="29" toId="31">
</dataflow>
<dataflow id="151" from="tmp_res" to="sext_ln6" fromId="31" toId="32">
</dataflow>
<dataflow id="152" from="res" to="res_addr" fromId="42" toId="33">
</dataflow>
<dataflow id="153" from="StgValue_131" to="res_addr" fromId="131" toId="33">
</dataflow>
<dataflow id="154" from="zext_ln7" to="res_addr" fromId="15" toId="33">
</dataflow>
<dataflow id="155" from="sext_ln6" to="store_ln15" fromId="32" toId="34">
</dataflow>
<dataflow id="156" from="res_addr" to="store_ln15" fromId="33" toId="34">
</dataflow>
<dataflow id="157" from="icmp_ln7" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
