// Seed: 711347107
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output id_4,
    input id_5,
    output logic id_6,
    input id_7,
    input id_8,
    output logic id_9,
    input uwire id_10,
    output id_11,
    input logic id_12,
    output logic id_13,
    output logic id_14,
    output logic id_15
);
  logic id_16 = 1, id_17, id_18, id_19, id_20;
  assign id_13 = 1;
  type_31(
      1, id_15
  ); type_32(
      1, id_10[1]
  );
  logic id_21;
  assign id_13 = id_2[1'b0];
endmodule
