[project]
name=reg
netlist=reg
contents=
date=10/21/03
time=21:56:44
version=3.1.6.00.18c
Type=F21i
FndType=F4.1i
FndTypeE=F4.1i
top_level=VHDL
HDL netlist format=Auto
generics=MAX
synthesize_only=Off
lib_order=1100 133 171
[libraries]
1100=
133=c:\xilinx\active\syslib\simprims
171=c:\xilinx\active\syslib\virtex
[APP_95]


lid=0
oid=0
format=19
source=c:\cop2000\xcv200\reg\reg.vhd
server_hwnd=1443282




















































[OpenDoc]
hde/REG=0,0,-4,-4,1028,738,reg.vhd
[Top Doc]
REG.vhd=21
[hdl_sheets]
REG.vhd= 
[ext_sheets]
reg.ucf= 
[OPEN32]
lpstrInitialDir=C:\XILINX\ACTIVE\PROJECTS
lpstrTitle=Browse
Flags=3
cmdLine=-b -h 1278 -hp 510 -m PCM_BROWSE32_MESSAGE -f C:\XILINX\ACTIVE\PROJECTS\current.pdf
[implement_HDL]
family=2
xfam=Virtex
part=V200PQ240-6
xilinx=V200PQ240-6
[xilinx]
family=2
xfam=Virtex
xact9=On
[device]
part=V200PQ240-6
xilinx=V200PQ240-6
