Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jun 18 22:33:06 2017
| Host         : LennyIII running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4_ddr_timing_summary_routed.rpt -rpx nexys4_ddr_timing_summary_routed.rpx
| Design       : nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 167 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 7859 register/latch pins with no clock driven by root clock pin: mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/clko_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/clko_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17583 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.294        0.000                      0                   82        0.177        0.000                      0                   82        4.020        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_virt     {0.000 20.000}     40.000          25.000          
ejtag_tck    {0.000 20.000}     40.000          25.000          
slow_clk_g   {0.000 20.000}     40.000          25.000          
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.294        0.000                      0                   82        0.177        0.000                      0                   82        4.020        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.779ns (37.034%)  route 1.324ns (62.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.640     5.243    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y94         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.478     5.721 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/Q
                         net (fo=2, routed)           0.813     6.534    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sw_in_s
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.835 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.511     7.346    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0_n_0
    SLICE_X38Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.518    14.941    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X38Y95         FDRE (Setup_fdre_C_R)       -0.524    14.640    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.294    

Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.779ns (37.034%)  route 1.324ns (62.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.640     5.243    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y94         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.478     5.721 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/Q
                         net (fo=2, routed)           0.813     6.534    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sw_in_s
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.835 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.511     7.346    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0_n_0
    SLICE_X38Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.518    14.941    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[6]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X38Y95         FDRE (Setup_fdre_C_R)       -0.524    14.640    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.294    

Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.779ns (37.034%)  route 1.324ns (62.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.640     5.243    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y94         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.478     5.721 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/Q
                         net (fo=2, routed)           0.813     6.534    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sw_in_s
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.835 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.511     7.346    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0_n_0
    SLICE_X38Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.518    14.941    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[7]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X38Y95         FDRE (Setup_fdre_C_R)       -0.524    14.640    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.294    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.779ns (37.034%)  route 1.324ns (62.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.640     5.243    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y94         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.478     5.721 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/Q
                         net (fo=2, routed)           0.813     6.534    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sw_in_s
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.835 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.511     7.346    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0_n_0
    SLICE_X39Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.518    14.941    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[1]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X39Y95         FDRE (Setup_fdre_C_R)       -0.429    14.735    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.779ns (37.034%)  route 1.324ns (62.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.640     5.243    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y94         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.478     5.721 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/Q
                         net (fo=2, routed)           0.813     6.534    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sw_in_s
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.835 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.511     7.346    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0_n_0
    SLICE_X39Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.518    14.941    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[2]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X39Y95         FDRE (Setup_fdre_C_R)       -0.429    14.735    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.779ns (37.034%)  route 1.324ns (62.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.640     5.243    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y94         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.478     5.721 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/Q
                         net (fo=2, routed)           0.813     6.534    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sw_in_s
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.835 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.511     7.346    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0_n_0
    SLICE_X39Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.518    14.941    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[3]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X39Y95         FDRE (Setup_fdre_C_R)       -0.429    14.735    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.779ns (37.034%)  route 1.324ns (62.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.640     5.243    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y94         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.478     5.721 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/Q
                         net (fo=2, routed)           0.813     6.534    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sw_in_s
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.835 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.511     7.346    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0_n_0
    SLICE_X39Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.518    14.941    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[4]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X39Y95         FDRE (Setup_fdre_C_R)       -0.429    14.735    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.779ns (37.034%)  route 1.324ns (62.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.640     5.243    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y94         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.478     5.721 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[2]__0/Q
                         net (fo=2, routed)           0.813     6.534    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sw_in_s
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.835 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.511     7.346    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_1__0_n_0
    SLICE_X39Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.518    14.941    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[5]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X39Y95         FDRE (Setup_fdre_C_R)       -0.429    14.735    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.416ns  (required time - arrival time)
  Source:                 mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 2.034ns (78.617%)  route 0.553ns (21.383%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.638     5.241    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y90         FDRE                                         r  mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.250    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[1]
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.924 r  mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[0]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.038    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[4]_i_1__0_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.152    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[8]_i_1__0_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[12]_i_1__0_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.380    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[16]_i_1__0_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.494    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[20]_i_1__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.828 r  mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.828    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[24]_i_1__0_n_6
    SLICE_X36Y96         FDRE                                         r  mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.519    14.942    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDRE                                         r  mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[25]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X36Y96         FDRE (Setup_fdre_C_D)        0.062    15.244    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  7.416    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.842ns (32.955%)  route 1.713ns (67.045%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.639     5.242    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.419     5.661 f  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[2]/Q
                         net (fo=5, routed)           0.898     6.559    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg__0[2]
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.299     6.858 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_3__0/O
                         net (fo=3, routed)           0.815     7.673    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[7]_i_3__0_n_0
    SLICE_X38Y95         LUT2 (Prop_lut2_I0_O)        0.124     7.797 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     7.797    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/p_0_in__1[6]
    SLICE_X38Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.518    14.941    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[6]/C
                         clock pessimism              0.279    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X38Y95         FDRE (Setup_fdre_C_D)        0.077    15.261    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  7.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.571     1.490    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/Q
                         net (fo=7, routed)           0.132     1.763    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg__0[0]
    SLICE_X34Y97         LUT3 (Prop_lut3_I1_O)        0.048     1.811 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.811    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/p_0_in__0[2]
    SLICE_X34Y97         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.842     2.007    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[2]/C
                         clock pessimism             -0.503     1.503    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.131     1.634    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.571     1.490    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/Q
                         net (fo=7, routed)           0.136     1.767    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg__0[0]
    SLICE_X34Y97         LUT5 (Prop_lut5_I2_O)        0.048     1.815 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.815    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/p_0_in__0[4]
    SLICE_X34Y97         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.842     2.007    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[4]/C
                         clock pessimism             -0.503     1.503    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.131     1.634    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.571     1.490    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/Q
                         net (fo=7, routed)           0.132     1.763    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg__0[0]
    SLICE_X34Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.808 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/p_0_in__0[1]
    SLICE_X34Y97         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.842     2.007    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[1]/C
                         clock pessimism             -0.503     1.503    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.120     1.623    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.571     1.490    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/Q
                         net (fo=7, routed)           0.136     1.767    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg__0[0]
    SLICE_X34Y97         LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/p_0_in__0[3]
    SLICE_X34Y97         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.842     2.007    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[3]/C
                         clock pessimism             -0.503     1.503    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.121     1.624    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.568     1.487    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[0]/Q
                         net (fo=7, routed)           0.094     1.745    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg__0[0]
    SLICE_X39Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.790 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.790    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/p_0_in__1[5]
    SLICE_X39Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.840     2.005    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[5]/C
                         clock pessimism             -0.504     1.500    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.092     1.592    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/sw_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.570     1.489    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[6]/Q
                         net (fo=3, routed)           0.094     1.748    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg__0[6]
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.793 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/sw_out_i_1/O
                         net (fo=1, routed)           0.000     1.793    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/sw_out_i_1_n_0
    SLICE_X35Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/sw_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.841     2.006    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/sw_out_reg/C
                         clock pessimism             -0.503     1.502    
    SLICE_X35Y95         FDRE (Hold_fdre_C_D)         0.091     1.593    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/sw_out_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sw_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/clko_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.131%)  route 0.134ns (41.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.570     1.489    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y95         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sw_out_reg/Q
                         net (fo=3, routed)           0.134     1.764    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/sw_db[1]
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.809 r  mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/clko_i_1/O
                         net (fo=1, routed)           0.000     1.809    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/clko_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/clko_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.841     2.006    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y95         FDRE                                         r  mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/clko_reg/C
                         clock pessimism             -0.516     1.489    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.091     1.580    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/clko_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.571     1.490    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.148     1.638 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[4]/Q
                         net (fo=3, routed)           0.122     1.761    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg__0[4]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.099     1.860 r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.860    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/p_0_in__0[5]
    SLICE_X34Y97         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.842     2.007    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[5]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.121     1.611    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.576     1.495    mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.774    mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg_n_0_[10]
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.884    mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[8]_i_1__1_n_5
    SLICE_X8Y52          FDRE                                         r  mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.847     2.012    mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[10]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.134     1.629    mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.575     1.494    mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.773    mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg_n_0_[14]
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.883 r  mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.883    mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[12]_i_1__1_n_5
    SLICE_X8Y53          FDRE                                         r  mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.846     2.011    mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[14]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.134     1.628    mfp_clock_divider_100_MHz_to_763_Hz/mfp_clock_divider/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y95    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/clko_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y90    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y92    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y92    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y93    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y93    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y93    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y93    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y94    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[16]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/sync_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/sync_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[1]_srl2/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y95    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/clko_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y93    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y93    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y93    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y93    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y94    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[16]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/sync_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[0].mfp_switch_or_button_sync_and_debouncer/sync_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mfp_multi_switch_or_button_sync_and_debouncer/GEN_DB_B[1].mfp_switch_or_button_sync_and_debouncer/sync_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y90    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y92    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y92    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y90    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y90    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y90    mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz/mfp_clock_divider/counter_reg[3]/C



