Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar 28 11:54:53 2019
| Host         : JY-XPS13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 313 register/latch pins with no clock driven by root clock pin: my_clk/clk_new_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: slow_clk/clk_new_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2256 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.482      -18.454                      9                  293        0.164        0.000                      0                  293        3.000        0.000                       0                   151  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                -4.482      -17.459                      4                  201        0.164        0.000                      0                  201        3.000        0.000                       0                   104  
  clk_out1_clk_wiz_0       -0.307       -0.995                      5                   92        0.230        0.000                      0                   92        4.130        0.000                       0                    44  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -4.482ns,  Total Violation      -17.459ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.482ns  (required time - arrival time)
  Source:                 ld/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld/maxLedNum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.442ns  (logic 7.353ns (50.913%)  route 7.089ns (49.087%))
  Logic Levels:           20  (CARRY4=14 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.624     5.145    ld/CLK
    SLICE_X59Y91         FDRE                                         r  ld/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  ld/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.427     6.028    ld/Q[1]
    SLICE_X58Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.684 r  ld/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.684    ld/maxLedNum1_carry_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  ld/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.798    ld/maxLedNum1_carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.132 f  ld/maxLedNum1_carry__1/O[1]
                         net (fo=28, routed)          0.578     7.710    ld/maxLedNum1[10]
    SLICE_X59Y92         LUT3 (Prop_lut3_I1_O)        0.303     8.013 r  ld/maxLedNum0_carry__1_i_1/O
                         net (fo=1, routed)           0.857     8.870    ld/maxLedNum0_carry__1_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.255 r  ld/maxLedNum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.255    ld/maxLedNum0_carry__1_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.369 r  ld/maxLedNum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.369    ld/maxLedNum0_carry__2_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  ld/maxLedNum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.483    ld/maxLedNum0_carry__3_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.711 r  ld/maxLedNum0_carry__4/CO[2]
                         net (fo=21, routed)          0.351    10.062    ld/maxLedNum0_carry__4_n_1
    SLICE_X59Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.831 r  ld/maxLedNum0__156_carry__4_i_9/CO[3]
                         net (fo=16, routed)          0.816    11.646    ld/maxLedNum0__156_carry__4_i_9_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.238 r  ld/maxLedNum0__156_carry__6_i_9/CO[2]
                         net (fo=22, routed)          0.827    13.065    ld/maxLedNum0__156_carry__6_i_9_n_1
    SLICE_X61Y93         LUT3 (Prop_lut3_I2_O)        0.313    13.378 r  ld/maxLedNum0__156_carry__7_i_6/O
                         net (fo=1, routed)           0.000    13.378    ld/maxLedNum0__156_carry__7_i_6_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.776 r  ld/maxLedNum0__156_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.776    ld/maxLedNum0__156_carry__7_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.110 r  ld/maxLedNum0__156_carry__8/O[1]
                         net (fo=13, routed)          0.671    14.781    ld/maxLedNum0__156_carry__8_n_6
    SLICE_X65Y94         LUT3 (Prop_lut3_I1_O)        0.303    15.084 f  ld/maxLedNum0__265_carry__4_i_11/O
                         net (fo=2, routed)           0.294    15.377    ld/maxLedNum0__265_carry__4_i_11_n_0
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.124    15.501 r  ld/maxLedNum0__265_carry__4_i_3/O
                         net (fo=2, routed)           0.556    16.057    ld/maxLedNum0__265_carry__4_i_3_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.577 r  ld/maxLedNum0__265_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.577    ld/maxLedNum0__265_carry__4_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.892 r  ld/maxLedNum0__265_carry__5/O[3]
                         net (fo=3, routed)           0.801    17.693    ld/maxLedNum0__265_carry__5_n_4
    SLICE_X62Y97         LUT3 (Prop_lut3_I0_O)        0.307    18.000 r  ld/maxLedNum0__353_carry__6_i_7/O
                         net (fo=1, routed)           0.000    18.000    ld/maxLedNum0__353_carry__6_i_7_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.550 r  ld/maxLedNum0__353_carry__6/CO[3]
                         net (fo=4, routed)           0.913    19.463    ld/maxLedNum0__353_carry__6_n_0
    SLICE_X63Y97         LUT5 (Prop_lut5_I1_O)        0.124    19.587 r  ld/maxLedNum[3]_i_1/O
                         net (fo=1, routed)           0.000    19.587    ld/maxLedNum[3]_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  ld/maxLedNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.510    14.851    ld/CLK
    SLICE_X63Y97         FDRE                                         r  ld/maxLedNum_reg[3]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.032    15.106    ld/maxLedNum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -19.587    
  -------------------------------------------------------------------
                         slack                                 -4.482    

Slack (VIOLATED) :        -4.478ns  (required time - arrival time)
  Source:                 ld/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld/maxLedNum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.437ns  (logic 7.353ns (50.931%)  route 7.084ns (49.069%))
  Logic Levels:           20  (CARRY4=14 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.624     5.145    ld/CLK
    SLICE_X59Y91         FDRE                                         r  ld/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  ld/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.427     6.028    ld/Q[1]
    SLICE_X58Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.684 r  ld/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.684    ld/maxLedNum1_carry_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  ld/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.798    ld/maxLedNum1_carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.132 f  ld/maxLedNum1_carry__1/O[1]
                         net (fo=28, routed)          0.578     7.710    ld/maxLedNum1[10]
    SLICE_X59Y92         LUT3 (Prop_lut3_I1_O)        0.303     8.013 r  ld/maxLedNum0_carry__1_i_1/O
                         net (fo=1, routed)           0.857     8.870    ld/maxLedNum0_carry__1_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.255 r  ld/maxLedNum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.255    ld/maxLedNum0_carry__1_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.369 r  ld/maxLedNum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.369    ld/maxLedNum0_carry__2_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  ld/maxLedNum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.483    ld/maxLedNum0_carry__3_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.711 r  ld/maxLedNum0_carry__4/CO[2]
                         net (fo=21, routed)          0.351    10.062    ld/maxLedNum0_carry__4_n_1
    SLICE_X59Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.831 r  ld/maxLedNum0__156_carry__4_i_9/CO[3]
                         net (fo=16, routed)          0.816    11.646    ld/maxLedNum0__156_carry__4_i_9_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.238 r  ld/maxLedNum0__156_carry__6_i_9/CO[2]
                         net (fo=22, routed)          0.827    13.065    ld/maxLedNum0__156_carry__6_i_9_n_1
    SLICE_X61Y93         LUT3 (Prop_lut3_I2_O)        0.313    13.378 r  ld/maxLedNum0__156_carry__7_i_6/O
                         net (fo=1, routed)           0.000    13.378    ld/maxLedNum0__156_carry__7_i_6_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.776 r  ld/maxLedNum0__156_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.776    ld/maxLedNum0__156_carry__7_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.110 r  ld/maxLedNum0__156_carry__8/O[1]
                         net (fo=13, routed)          0.671    14.781    ld/maxLedNum0__156_carry__8_n_6
    SLICE_X65Y94         LUT3 (Prop_lut3_I1_O)        0.303    15.084 f  ld/maxLedNum0__265_carry__4_i_11/O
                         net (fo=2, routed)           0.294    15.377    ld/maxLedNum0__265_carry__4_i_11_n_0
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.124    15.501 r  ld/maxLedNum0__265_carry__4_i_3/O
                         net (fo=2, routed)           0.556    16.057    ld/maxLedNum0__265_carry__4_i_3_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.577 r  ld/maxLedNum0__265_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.577    ld/maxLedNum0__265_carry__4_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.892 r  ld/maxLedNum0__265_carry__5/O[3]
                         net (fo=3, routed)           0.801    17.693    ld/maxLedNum0__265_carry__5_n_4
    SLICE_X62Y97         LUT3 (Prop_lut3_I0_O)        0.307    18.000 r  ld/maxLedNum0__353_carry__6_i_7/O
                         net (fo=1, routed)           0.000    18.000    ld/maxLedNum0__353_carry__6_i_7_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.550 r  ld/maxLedNum0__353_carry__6/CO[3]
                         net (fo=4, routed)           0.908    19.458    ld/maxLedNum0__353_carry__6_n_0
    SLICE_X63Y97         LUT5 (Prop_lut5_I1_O)        0.124    19.582 r  ld/maxLedNum[2]_i_1/O
                         net (fo=1, routed)           0.000    19.582    ld/maxLedNum[2]_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  ld/maxLedNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.510    14.851    ld/CLK
    SLICE_X63Y97         FDRE                                         r  ld/maxLedNum_reg[2]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.031    15.105    ld/maxLedNum_reg[2]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -19.582    
  -------------------------------------------------------------------
                         slack                                 -4.478    

Slack (VIOLATED) :        -4.253ns  (required time - arrival time)
  Source:                 ld/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld/maxLedNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.210ns  (logic 7.353ns (51.745%)  route 6.857ns (48.255%))
  Logic Levels:           20  (CARRY4=14 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.624     5.145    ld/CLK
    SLICE_X59Y91         FDRE                                         r  ld/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  ld/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.427     6.028    ld/Q[1]
    SLICE_X58Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.684 r  ld/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.684    ld/maxLedNum1_carry_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  ld/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.798    ld/maxLedNum1_carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.132 f  ld/maxLedNum1_carry__1/O[1]
                         net (fo=28, routed)          0.578     7.710    ld/maxLedNum1[10]
    SLICE_X59Y92         LUT3 (Prop_lut3_I1_O)        0.303     8.013 r  ld/maxLedNum0_carry__1_i_1/O
                         net (fo=1, routed)           0.857     8.870    ld/maxLedNum0_carry__1_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.255 r  ld/maxLedNum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.255    ld/maxLedNum0_carry__1_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.369 r  ld/maxLedNum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.369    ld/maxLedNum0_carry__2_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  ld/maxLedNum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.483    ld/maxLedNum0_carry__3_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.711 r  ld/maxLedNum0_carry__4/CO[2]
                         net (fo=21, routed)          0.351    10.062    ld/maxLedNum0_carry__4_n_1
    SLICE_X59Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.831 r  ld/maxLedNum0__156_carry__4_i_9/CO[3]
                         net (fo=16, routed)          0.816    11.646    ld/maxLedNum0__156_carry__4_i_9_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.238 r  ld/maxLedNum0__156_carry__6_i_9/CO[2]
                         net (fo=22, routed)          0.827    13.065    ld/maxLedNum0__156_carry__6_i_9_n_1
    SLICE_X61Y93         LUT3 (Prop_lut3_I2_O)        0.313    13.378 r  ld/maxLedNum0__156_carry__7_i_6/O
                         net (fo=1, routed)           0.000    13.378    ld/maxLedNum0__156_carry__7_i_6_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.776 r  ld/maxLedNum0__156_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.776    ld/maxLedNum0__156_carry__7_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.110 r  ld/maxLedNum0__156_carry__8/O[1]
                         net (fo=13, routed)          0.671    14.781    ld/maxLedNum0__156_carry__8_n_6
    SLICE_X65Y94         LUT3 (Prop_lut3_I1_O)        0.303    15.084 f  ld/maxLedNum0__265_carry__4_i_11/O
                         net (fo=2, routed)           0.294    15.377    ld/maxLedNum0__265_carry__4_i_11_n_0
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.124    15.501 r  ld/maxLedNum0__265_carry__4_i_3/O
                         net (fo=2, routed)           0.556    16.057    ld/maxLedNum0__265_carry__4_i_3_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.577 r  ld/maxLedNum0__265_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.577    ld/maxLedNum0__265_carry__4_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.892 r  ld/maxLedNum0__265_carry__5/O[3]
                         net (fo=3, routed)           0.801    17.693    ld/maxLedNum0__265_carry__5_n_4
    SLICE_X62Y97         LUT3 (Prop_lut3_I0_O)        0.307    18.000 r  ld/maxLedNum0__353_carry__6_i_7/O
                         net (fo=1, routed)           0.000    18.000    ld/maxLedNum0__353_carry__6_i_7_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.550 r  ld/maxLedNum0__353_carry__6/CO[3]
                         net (fo=4, routed)           0.681    19.231    ld/maxLedNum0__353_carry__6_n_0
    SLICE_X63Y97         LUT5 (Prop_lut5_I1_O)        0.124    19.355 r  ld/maxLedNum[0]_i_1/O
                         net (fo=1, routed)           0.000    19.355    ld/maxLedNum[0]_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  ld/maxLedNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.510    14.851    ld/CLK
    SLICE_X63Y97         FDRE                                         r  ld/maxLedNum_reg[0]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.029    15.103    ld/maxLedNum_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -19.355    
  -------------------------------------------------------------------
                         slack                                 -4.253    

Slack (VIOLATED) :        -4.248ns  (required time - arrival time)
  Source:                 ld/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld/maxLedNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.207ns  (logic 7.353ns (51.756%)  route 6.854ns (48.244%))
  Logic Levels:           20  (CARRY4=14 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.624     5.145    ld/CLK
    SLICE_X59Y91         FDRE                                         r  ld/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  ld/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.427     6.028    ld/Q[1]
    SLICE_X58Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.684 r  ld/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.684    ld/maxLedNum1_carry_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  ld/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.798    ld/maxLedNum1_carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.132 f  ld/maxLedNum1_carry__1/O[1]
                         net (fo=28, routed)          0.578     7.710    ld/maxLedNum1[10]
    SLICE_X59Y92         LUT3 (Prop_lut3_I1_O)        0.303     8.013 r  ld/maxLedNum0_carry__1_i_1/O
                         net (fo=1, routed)           0.857     8.870    ld/maxLedNum0_carry__1_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.255 r  ld/maxLedNum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.255    ld/maxLedNum0_carry__1_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.369 r  ld/maxLedNum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.369    ld/maxLedNum0_carry__2_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  ld/maxLedNum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.483    ld/maxLedNum0_carry__3_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.711 r  ld/maxLedNum0_carry__4/CO[2]
                         net (fo=21, routed)          0.351    10.062    ld/maxLedNum0_carry__4_n_1
    SLICE_X59Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.831 r  ld/maxLedNum0__156_carry__4_i_9/CO[3]
                         net (fo=16, routed)          0.816    11.646    ld/maxLedNum0__156_carry__4_i_9_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.238 r  ld/maxLedNum0__156_carry__6_i_9/CO[2]
                         net (fo=22, routed)          0.827    13.065    ld/maxLedNum0__156_carry__6_i_9_n_1
    SLICE_X61Y93         LUT3 (Prop_lut3_I2_O)        0.313    13.378 r  ld/maxLedNum0__156_carry__7_i_6/O
                         net (fo=1, routed)           0.000    13.378    ld/maxLedNum0__156_carry__7_i_6_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.776 r  ld/maxLedNum0__156_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.776    ld/maxLedNum0__156_carry__7_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.110 r  ld/maxLedNum0__156_carry__8/O[1]
                         net (fo=13, routed)          0.671    14.781    ld/maxLedNum0__156_carry__8_n_6
    SLICE_X65Y94         LUT3 (Prop_lut3_I1_O)        0.303    15.084 f  ld/maxLedNum0__265_carry__4_i_11/O
                         net (fo=2, routed)           0.294    15.377    ld/maxLedNum0__265_carry__4_i_11_n_0
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.124    15.501 r  ld/maxLedNum0__265_carry__4_i_3/O
                         net (fo=2, routed)           0.556    16.057    ld/maxLedNum0__265_carry__4_i_3_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.577 r  ld/maxLedNum0__265_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.577    ld/maxLedNum0__265_carry__4_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.892 r  ld/maxLedNum0__265_carry__5/O[3]
                         net (fo=3, routed)           0.801    17.693    ld/maxLedNum0__265_carry__5_n_4
    SLICE_X62Y97         LUT3 (Prop_lut3_I0_O)        0.307    18.000 r  ld/maxLedNum0__353_carry__6_i_7/O
                         net (fo=1, routed)           0.000    18.000    ld/maxLedNum0__353_carry__6_i_7_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.550 r  ld/maxLedNum0__353_carry__6/CO[3]
                         net (fo=4, routed)           0.678    19.228    ld/maxLedNum0__353_carry__6_n_0
    SLICE_X63Y97         LUT5 (Prop_lut5_I1_O)        0.124    19.352 r  ld/maxLedNum[1]_i_1/O
                         net (fo=1, routed)           0.000    19.352    ld/maxLedNum[1]_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  ld/maxLedNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.510    14.851    ld/CLK
    SLICE_X63Y97         FDRE                                         r  ld/maxLedNum_reg[1]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.031    15.105    ld/maxLedNum_reg[1]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -19.352    
  -------------------------------------------------------------------
                         slack                                 -4.248    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 ld/COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld/led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.014ns (18.570%)  route 4.446ns (81.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.616     5.137    ld/CLK
    SLICE_X60Y82         FDRE                                         r  ld/COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  ld/COUNTER_reg[12]/Q
                         net (fo=3, routed)           0.981     6.636    ld/COUNTER_reg[12]
    SLICE_X59Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  ld/maxVol[11]_i_6/O
                         net (fo=1, routed)           0.645     7.405    ld/maxVol[11]_i_6_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.529 r  ld/maxVol[11]_i_2/O
                         net (fo=1, routed)           0.632     8.161    ld/maxVol[11]_i_2_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.285 r  ld/maxVol[11]_i_1/O
                         net (fo=21, routed)          1.685     9.970    ld/maxVol
    SLICE_X58Y97         LUT5 (Prop_lut5_I0_O)        0.124    10.094 r  ld/led[11]_i_1/O
                         net (fo=12, routed)          0.503    10.597    ld/led
    SLICE_X58Y96         FDRE                                         r  ld/led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.508    14.849    ld/CLK
    SLICE_X58Y96         FDRE                                         r  ld/led_reg[1]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.881    ld/led_reg[1]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 ld/COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld/led_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.014ns (18.570%)  route 4.446ns (81.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.616     5.137    ld/CLK
    SLICE_X60Y82         FDRE                                         r  ld/COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  ld/COUNTER_reg[12]/Q
                         net (fo=3, routed)           0.981     6.636    ld/COUNTER_reg[12]
    SLICE_X59Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  ld/maxVol[11]_i_6/O
                         net (fo=1, routed)           0.645     7.405    ld/maxVol[11]_i_6_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.529 r  ld/maxVol[11]_i_2/O
                         net (fo=1, routed)           0.632     8.161    ld/maxVol[11]_i_2_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.285 r  ld/maxVol[11]_i_1/O
                         net (fo=21, routed)          1.685     9.970    ld/maxVol
    SLICE_X58Y97         LUT5 (Prop_lut5_I0_O)        0.124    10.094 r  ld/led[11]_i_1/O
                         net (fo=12, routed)          0.503    10.597    ld/led
    SLICE_X58Y96         FDRE                                         r  ld/led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.508    14.849    ld/CLK
    SLICE_X58Y96         FDRE                                         r  ld/led_reg[3]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.881    ld/led_reg[3]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 ld/COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld/led_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.014ns (18.570%)  route 4.446ns (81.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.616     5.137    ld/CLK
    SLICE_X60Y82         FDRE                                         r  ld/COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  ld/COUNTER_reg[12]/Q
                         net (fo=3, routed)           0.981     6.636    ld/COUNTER_reg[12]
    SLICE_X59Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  ld/maxVol[11]_i_6/O
                         net (fo=1, routed)           0.645     7.405    ld/maxVol[11]_i_6_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.529 r  ld/maxVol[11]_i_2/O
                         net (fo=1, routed)           0.632     8.161    ld/maxVol[11]_i_2_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.285 r  ld/maxVol[11]_i_1/O
                         net (fo=21, routed)          1.685     9.970    ld/maxVol
    SLICE_X58Y97         LUT5 (Prop_lut5_I0_O)        0.124    10.094 r  ld/led[11]_i_1/O
                         net (fo=12, routed)          0.503    10.597    ld/led
    SLICE_X58Y96         FDRE                                         r  ld/led_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.508    14.849    ld/CLK
    SLICE_X58Y96         FDRE                                         r  ld/led_reg[5]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.881    ld/led_reg[5]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 ld/COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld/led_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.014ns (18.570%)  route 4.446ns (81.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.616     5.137    ld/CLK
    SLICE_X60Y82         FDRE                                         r  ld/COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  ld/COUNTER_reg[12]/Q
                         net (fo=3, routed)           0.981     6.636    ld/COUNTER_reg[12]
    SLICE_X59Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  ld/maxVol[11]_i_6/O
                         net (fo=1, routed)           0.645     7.405    ld/maxVol[11]_i_6_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.529 r  ld/maxVol[11]_i_2/O
                         net (fo=1, routed)           0.632     8.161    ld/maxVol[11]_i_2_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.285 r  ld/maxVol[11]_i_1/O
                         net (fo=21, routed)          1.685     9.970    ld/maxVol
    SLICE_X58Y97         LUT5 (Prop_lut5_I0_O)        0.124    10.094 r  ld/led[11]_i_1/O
                         net (fo=12, routed)          0.503    10.597    ld/led
    SLICE_X59Y96         FDRE                                         r  ld/led_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.508    14.849    ld/CLK
    SLICE_X59Y96         FDRE                                         r  ld/led_reg[7]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.881    ld/led_reg[7]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 ld/COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld/led_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.014ns (18.570%)  route 4.446ns (81.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.616     5.137    ld/CLK
    SLICE_X60Y82         FDRE                                         r  ld/COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  ld/COUNTER_reg[12]/Q
                         net (fo=3, routed)           0.981     6.636    ld/COUNTER_reg[12]
    SLICE_X59Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  ld/maxVol[11]_i_6/O
                         net (fo=1, routed)           0.645     7.405    ld/maxVol[11]_i_6_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.529 r  ld/maxVol[11]_i_2/O
                         net (fo=1, routed)           0.632     8.161    ld/maxVol[11]_i_2_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.285 r  ld/maxVol[11]_i_1/O
                         net (fo=21, routed)          1.685     9.970    ld/maxVol
    SLICE_X58Y97         LUT5 (Prop_lut5_I0_O)        0.124    10.094 r  ld/led[11]_i_1/O
                         net (fo=12, routed)          0.503    10.597    ld/led
    SLICE_X58Y96         FDRE                                         r  ld/led_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.508    14.849    ld/CLK
    SLICE_X58Y96         FDRE                                         r  ld/led_reg[9]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.881    ld/led_reg[9]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 ld/COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld/led_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.014ns (18.627%)  route 4.430ns (81.373%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.616     5.137    ld/CLK
    SLICE_X60Y82         FDRE                                         r  ld/COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  ld/COUNTER_reg[12]/Q
                         net (fo=3, routed)           0.981     6.636    ld/COUNTER_reg[12]
    SLICE_X59Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.760 f  ld/maxVol[11]_i_6/O
                         net (fo=1, routed)           0.645     7.405    ld/maxVol[11]_i_6_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.529 r  ld/maxVol[11]_i_2/O
                         net (fo=1, routed)           0.632     8.161    ld/maxVol[11]_i_2_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.285 r  ld/maxVol[11]_i_1/O
                         net (fo=21, routed)          1.685     9.970    ld/maxVol
    SLICE_X58Y97         LUT5 (Prop_lut5_I0_O)        0.124    10.094 r  ld/led[11]_i_1/O
                         net (fo=12, routed)          0.486    10.580    ld/led
    SLICE_X61Y97         FDRE                                         r  ld/led_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.509    14.850    ld/CLK
    SLICE_X61Y97         FDRE                                         r  ld/led_reg[11]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y97         FDRE (Setup_fdre_C_CE)      -0.205    14.882    ld/led_reg[11]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  4.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ld/curLedNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld/curLedNum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.593     1.476    ld/CLK
    SLICE_X61Y98         FDRE                                         r  ld/curLedNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ld/curLedNum_reg[0]/Q
                         net (fo=12, routed)          0.111     1.729    ld/curLedNum_reg__0[0]
    SLICE_X60Y98         LUT5 (Prop_lut5_I1_O)        0.045     1.774 r  ld/curLedNum[2]_i_1/O
                         net (fo=1, routed)           0.000     1.774    ld/p_0_in[2]
    SLICE_X60Y98         FDRE                                         r  ld/curLedNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.863     1.990    ld/CLK
    SLICE_X60Y98         FDRE                                         r  ld/curLedNum_reg[2]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y98         FDRE (Hold_fdre_C_D)         0.120     1.609    ld/curLedNum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ld/curLedNum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld/curLedNum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.981%)  route 0.146ns (44.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.593     1.476    ld/CLK
    SLICE_X61Y98         FDRE                                         r  ld/curLedNum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ld/curLedNum_reg[3]/Q
                         net (fo=15, routed)          0.146     1.763    ld/curLedNum_reg__1[3]
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  ld/curLedNum[3]_i_1/O
                         net (fo=1, routed)           0.000     1.808    ld/p_0_in[3]
    SLICE_X61Y98         FDRE                                         r  ld/curLedNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.863     1.990    ld/CLK
    SLICE_X61Y98         FDRE                                         r  ld/curLedNum_reg[3]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y98         FDRE (Hold_fdre_C_D)         0.092     1.568    ld/curLedNum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ld/maxLedNum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld/curLedNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.187ns (47.783%)  route 0.204ns (52.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.594     1.477    ld/CLK
    SLICE_X63Y97         FDRE                                         r  ld/maxLedNum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ld/maxLedNum_reg[1]/Q
                         net (fo=2, routed)           0.204     1.823    ld/maxLedNum[1]
    SLICE_X61Y98         LUT4 (Prop_lut4_I3_O)        0.046     1.869 r  ld/curLedNum[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    ld/p_0_in[1]
    SLICE_X61Y98         FDRE                                         r  ld/curLedNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.863     1.990    ld/CLK
    SLICE_X61Y98         FDRE                                         r  ld/curLedNum_reg[1]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X61Y98         FDRE (Hold_fdre_C_D)         0.107     1.619    ld/curLedNum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 slow_clk/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/clk_new_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.940%)  route 0.172ns (48.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.645     1.529    slow_clk/clk_in1
    SLICE_X49Y106        FDRE                                         r  slow_clk/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  slow_clk/count_reg[16]/Q
                         net (fo=3, routed)           0.172     1.842    slow_clk/count_reg[16]
    SLICE_X48Y105        LUT5 (Prop_lut5_I1_O)        0.045     1.887 r  slow_clk/clk_new_i_1__0/O
                         net (fo=1, routed)           0.000     1.887    slow_clk/clk_new_i_1__0_n_0
    SLICE_X48Y105        FDRE                                         r  slow_clk/clk_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.919     2.047    slow_clk/clk_in1
    SLICE_X48Y105        FDRE                                         r  slow_clk/clk_new_reg/C
                         clock pessimism             -0.502     1.545    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.091     1.636    slow_clk/clk_new_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ld/curLedNum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.191%)  route 0.201ns (58.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.593     1.476    ld/CLK
    SLICE_X61Y98         FDRE                                         r  ld/curLedNum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ld/curLedNum_reg[3]/Q
                         net (fo=15, routed)          0.201     1.819    ld/curLedNum_reg__1[3]
    SLICE_X59Y96         FDRE                                         r  ld/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.861     1.989    ld/CLK
    SLICE_X59Y96         FDRE                                         r  ld/led_reg[7]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.070     1.561    ld/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 my_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     1.445    my_clk/clk_in1
    SLICE_X35Y45         FDRE                                         r  my_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  my_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.117     1.703    my_clk/count_reg[3]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  my_clk/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.811    my_clk/count_reg[0]_i_2_n_4
    SLICE_X35Y45         FDRE                                         r  my_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     1.958    my_clk/clk_in1
    SLICE_X35Y45         FDRE                                         r  my_clk/count_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    my_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 my_clk/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     1.446    my_clk/clk_in1
    SLICE_X35Y47         FDRE                                         r  my_clk/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clk/count_reg[11]/Q
                         net (fo=3, routed)           0.118     1.705    my_clk/count_reg[11]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  my_clk/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    my_clk/count_reg[8]_i_1_n_4
    SLICE_X35Y47         FDRE                                         r  my_clk/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     1.959    my_clk/clk_in1
    SLICE_X35Y47         FDRE                                         r  my_clk/count_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    my_clk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 my_clk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     1.445    my_clk/clk_in1
    SLICE_X35Y46         FDRE                                         r  my_clk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  my_clk/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.705    my_clk/count_reg[7]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  my_clk/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    my_clk/count_reg[4]_i_1_n_4
    SLICE_X35Y46         FDRE                                         r  my_clk/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     1.958    my_clk/clk_in1
    SLICE_X35Y46         FDRE                                         r  my_clk/count_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    my_clk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slow_clk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.645     1.529    slow_clk/clk_in1
    SLICE_X49Y103        FDRE                                         r  slow_clk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  slow_clk/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.789    slow_clk/count_reg[7]
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  slow_clk/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.897    slow_clk/count_reg[4]_i_1__0_n_4
    SLICE_X49Y103        FDRE                                         r  slow_clk/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.919     2.047    slow_clk/clk_in1
    SLICE_X49Y103        FDRE                                         r  slow_clk/count_reg[7]/C
                         clock pessimism             -0.518     1.529    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.105     1.634    slow_clk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vc/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.470    vc/clk_in1
    SLICE_X63Y82         FDRE                                         r  vc/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vc/sclk_reg/Q
                         net (fo=14, routed)          0.168     1.780    vc/JA4_OBUF
    SLICE_X63Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.825 r  vc/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.825    vc/sclk_i_1_n_0
    SLICE_X63Y82         FDRE                                         r  vc/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.855     1.983    vc/clk_in1
    SLICE_X63Y82         FDRE                                         r  vc/sclk_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.091     1.561    vc/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y80     ld/COUNTER_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y80     ld/COUNTER_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y81     ld/COUNTER_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y81     ld/COUNTER_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y98     ld/curLedNum_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y98     ld/curLedNum_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y47     my_clk/count_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y105    slow_clk/clk_new_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X59Y90     ld/maxVol_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X59Y90     ld/maxVol_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X59Y90     ld/maxVol_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47     my_clk/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47     my_clk/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y46     my_clk/clk_new_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y46     my_clk/clk_new_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45     my_clk/count_reg[0]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y80     ld/COUNTER_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y80     ld/COUNTER_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y81     ld/COUNTER_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y81     ld/COUNTER_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y81     ld/COUNTER_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y81     ld/COUNTER_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y105    slow_clk/clk_new_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y104    slow_clk/count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.307ns,  Total Violation       -0.995ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.587ns  (logic 3.768ns (39.304%)  route 5.819ns (60.696%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.213 - 9.259 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.556     5.077    vga/VGA_CONTROL/clk_out1
    SLICE_X55Y88         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=231, routed)         1.320     6.853    vga/VGA_CONTROL/out[2]
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.977 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_2/O
                         net (fo=4, routed)           0.904     7.881    vga/VGA_CONTROL/DI[1]
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124     8.005 r  vga/VGA_CONTROL/Condition_For_SmallT2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.005    dbg/Condition_For_SmallT2_carry__1_1[2]
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.403 r  dbg/Condition_For_SmallT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.403    dbg/Condition_For_SmallT2_carry__0_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.716 r  dbg/Condition_For_SmallT2_carry__1/O[3]
                         net (fo=2, routed)           0.624     9.340    dbg/h_cntr_reg_reg[2][1]
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.893 r  dbg/Condition_For_SmallT2__16_carry/O[0]
                         net (fo=1, routed)           0.520    10.413    vga/VGA_CONTROL/Condition_For_SmallT2__22_carry__0[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.299    10.712 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry_i_1/O
                         net (fo=1, routed)           0.000    10.712    dbg/VGA_RED[2]_i_10_1[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.088 r  dbg/Condition_For_SmallT2__22_carry/CO[3]
                         net (fo=1, routed)           0.001    11.088    dbg/Condition_For_SmallT2__22_carry_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.411 r  dbg/Condition_For_SmallT2__22_carry__0/O[1]
                         net (fo=1, routed)           0.572    11.983    dbg/Condition_For_SmallT2__22_carry__0_n_6
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.306    12.289 f  dbg/VGA_RED[2]_i_10/O
                         net (fo=1, routed)           0.151    12.440    vga/VGA_CONTROL/VGA_RED[2]_i_2_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.564 r  vga/VGA_CONTROL/VGA_RED[2]_i_4/O
                         net (fo=1, routed)           0.489    13.053    vga/VGA_CONTROL/VGA_RED[2]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I0_O)        0.124    13.177 f  vga/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=13, routed)          0.817    13.995    vga/VGA_CONTROL/v_cntr_reg_reg[2]_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.124    14.119 r  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=2, routed)           0.421    14.540    vga/VGA_CONTROL/VGA_RED[3]_i_4_n_0
    SLICE_X51Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.664 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    14.664    vga/VGA_CONTROL_n_83
    SLICE_X51Y101        FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.613    14.213    vga/CLK_VGA
    SLICE_X51Y101        FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.187    14.400    
                         clock uncertainty           -0.072    14.328    
    SLICE_X51Y101        FDRE (Setup_fdre_C_D)        0.029    14.357    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -14.664    
  -------------------------------------------------------------------
                         slack                                 -0.307    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.623ns  (logic 3.768ns (39.157%)  route 5.855ns (60.843%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.213 - 9.259 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.556     5.077    vga/VGA_CONTROL/clk_out1
    SLICE_X55Y88         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=231, routed)         1.320     6.853    vga/VGA_CONTROL/out[2]
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.977 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_2/O
                         net (fo=4, routed)           0.904     7.881    vga/VGA_CONTROL/DI[1]
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124     8.005 r  vga/VGA_CONTROL/Condition_For_SmallT2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.005    dbg/Condition_For_SmallT2_carry__1_1[2]
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.403 r  dbg/Condition_For_SmallT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.403    dbg/Condition_For_SmallT2_carry__0_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.716 r  dbg/Condition_For_SmallT2_carry__1/O[3]
                         net (fo=2, routed)           0.624     9.340    dbg/h_cntr_reg_reg[2][1]
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.893 r  dbg/Condition_For_SmallT2__16_carry/O[0]
                         net (fo=1, routed)           0.520    10.413    vga/VGA_CONTROL/Condition_For_SmallT2__22_carry__0[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.299    10.712 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry_i_1/O
                         net (fo=1, routed)           0.000    10.712    dbg/VGA_RED[2]_i_10_1[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.088 r  dbg/Condition_For_SmallT2__22_carry/CO[3]
                         net (fo=1, routed)           0.001    11.088    dbg/Condition_For_SmallT2__22_carry_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.411 r  dbg/Condition_For_SmallT2__22_carry__0/O[1]
                         net (fo=1, routed)           0.572    11.983    dbg/Condition_For_SmallT2__22_carry__0_n_6
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.306    12.289 f  dbg/VGA_RED[2]_i_10/O
                         net (fo=1, routed)           0.151    12.440    vga/VGA_CONTROL/VGA_RED[2]_i_2_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.564 r  vga/VGA_CONTROL/VGA_RED[2]_i_4/O
                         net (fo=1, routed)           0.489    13.053    vga/VGA_CONTROL/VGA_RED[2]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I0_O)        0.124    13.177 f  vga/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=13, routed)          0.817    13.995    vga/VGA_CONTROL/v_cntr_reg_reg[2]_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.124    14.119 r  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=2, routed)           0.457    14.576    vga/VGA_CONTROL/VGA_RED[3]_i_4_n_0
    SLICE_X50Y101        LUT3 (Prop_lut3_I0_O)        0.124    14.700 r  vga/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000    14.700    vga/VGA_CONTROL_n_22
    SLICE_X50Y101        FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.613    14.213    vga/CLK_VGA
    SLICE_X50Y101        FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism              0.187    14.400    
                         clock uncertainty           -0.072    14.328    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.079    14.407    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -14.700    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.235ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.516ns  (logic 2.371ns (24.917%)  route 7.145ns (75.083%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.213 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.558     5.079    vga/VGA_CONTROL/clk_out1
    SLICE_X55Y92         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=228, routed)         1.784     7.318    dw/Sample_Memory_reg_960_1023_3_5/ADDRC0
    SLICE_X60Y87         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.442 f  dw/Sample_Memory_reg_960_1023_3_5/RAMC/O
                         net (fo=1, routed)           1.184     8.627    dw/Sample_Memory_reg_960_1023_3_5_n_2
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.751 f  dw/VGA_Red_waveform2_carry_i_61/O
                         net (fo=1, routed)           0.000     8.751    dw/VGA_Red_waveform2_carry_i_61_n_0
    SLICE_X55Y88         MUXF7 (Prop_muxf7_I1_O)      0.245     8.996 f  dw/VGA_Red_waveform2_carry_i_30/O
                         net (fo=1, routed)           0.787     9.782    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_3_4
    SLICE_X53Y92         LUT6 (Prop_lut6_I3_O)        0.298    10.080 f  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_11/O
                         net (fo=2, routed)           0.618    10.698    vga/VGA_CONTROL/dw/VGA_Red_waveform4[5]
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.822 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21/O
                         net (fo=3, routed)           0.330    11.152    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21_n_0
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124    11.276 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_8/O
                         net (fo=1, routed)           0.425    11.701    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_8_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I3_O)        0.124    11.825 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_2/O
                         net (fo=1, routed)           0.000    11.825    dw/S[2]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.205 r  dw/VGA_Red_waveform2_carry/CO[3]
                         net (fo=3, routed)           1.053    13.258    vga/VGA_CONTROL/CO[0]
    SLICE_X48Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.382 f  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=8, routed)           0.559    13.941    vga/VGA_CONTROL/h_cntr_reg_reg[9]_0
    SLICE_X49Y100        LUT4 (Prop_lut4_I0_O)        0.124    14.065 f  vga/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.405    14.470    vga/VGA_CONTROL/VGA_GREEN[0]_i_2_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    14.594 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    14.594    vga/VGA_CONTROL_n_71
    SLICE_X49Y101        FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.613    14.213    vga/CLK_VGA
    SLICE_X49Y101        FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.187    14.400    
                         clock uncertainty           -0.072    14.328    
    SLICE_X49Y101        FDRE (Setup_fdre_C_D)        0.031    14.359    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                 -0.235    

Slack (VIOLATED) :        -0.104ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 2.247ns (24.207%)  route 7.035ns (75.793%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.042 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.558     5.079    vga/VGA_CONTROL/clk_out1
    SLICE_X55Y92         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=228, routed)         1.784     7.318    dw/Sample_Memory_reg_960_1023_3_5/ADDRC0
    SLICE_X60Y87         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.442 f  dw/Sample_Memory_reg_960_1023_3_5/RAMC/O
                         net (fo=1, routed)           1.184     8.627    dw/Sample_Memory_reg_960_1023_3_5_n_2
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.751 f  dw/VGA_Red_waveform2_carry_i_61/O
                         net (fo=1, routed)           0.000     8.751    dw/VGA_Red_waveform2_carry_i_61_n_0
    SLICE_X55Y88         MUXF7 (Prop_muxf7_I1_O)      0.245     8.996 f  dw/VGA_Red_waveform2_carry_i_30/O
                         net (fo=1, routed)           0.787     9.782    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_3_4
    SLICE_X53Y92         LUT6 (Prop_lut6_I3_O)        0.298    10.080 f  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_11/O
                         net (fo=2, routed)           0.618    10.698    vga/VGA_CONTROL/dw/VGA_Red_waveform4[5]
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.822 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21/O
                         net (fo=3, routed)           0.330    11.152    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21_n_0
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124    11.276 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_8/O
                         net (fo=1, routed)           0.425    11.701    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_8_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I3_O)        0.124    11.825 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_2/O
                         net (fo=1, routed)           0.000    11.825    dw/S[2]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.205 r  dw/VGA_Red_waveform2_carry/CO[3]
                         net (fo=3, routed)           1.053    13.258    vga/VGA_CONTROL/CO[0]
    SLICE_X48Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.382 f  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=8, routed)           0.855    14.237    cs/VGA_BLUE_reg[1]_1
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124    14.361 r  cs/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    14.361    vga/VGA_GREEN_reg[2]_0
    SLICE_X48Y99         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.442    14.042    vga/CLK_VGA
    SLICE_X48Y99         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.258    14.300    
                         clock uncertainty           -0.072    14.228    
    SLICE_X48Y99         FDRE (Setup_fdre_C_D)        0.029    14.257    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -14.361    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.336ns  (logic 2.247ns (24.068%)  route 7.089ns (75.932%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.213 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.558     5.079    vga/VGA_CONTROL/clk_out1
    SLICE_X55Y92         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=228, routed)         1.784     7.318    dw/Sample_Memory_reg_960_1023_3_5/ADDRC0
    SLICE_X60Y87         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.442 f  dw/Sample_Memory_reg_960_1023_3_5/RAMC/O
                         net (fo=1, routed)           1.184     8.627    dw/Sample_Memory_reg_960_1023_3_5_n_2
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.751 f  dw/VGA_Red_waveform2_carry_i_61/O
                         net (fo=1, routed)           0.000     8.751    dw/VGA_Red_waveform2_carry_i_61_n_0
    SLICE_X55Y88         MUXF7 (Prop_muxf7_I1_O)      0.245     8.996 f  dw/VGA_Red_waveform2_carry_i_30/O
                         net (fo=1, routed)           0.787     9.782    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_3_4
    SLICE_X53Y92         LUT6 (Prop_lut6_I3_O)        0.298    10.080 f  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_11/O
                         net (fo=2, routed)           0.618    10.698    vga/VGA_CONTROL/dw/VGA_Red_waveform4[5]
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.822 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21/O
                         net (fo=3, routed)           0.330    11.152    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21_n_0
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124    11.276 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_8/O
                         net (fo=1, routed)           0.425    11.701    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_8_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I3_O)        0.124    11.825 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_2/O
                         net (fo=1, routed)           0.000    11.825    dw/S[2]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.205 r  dw/VGA_Red_waveform2_carry/CO[3]
                         net (fo=3, routed)           1.053    13.258    vga/VGA_CONTROL/CO[0]
    SLICE_X48Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.382 f  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=8, routed)           0.909    14.291    vga/VGA_CONTROL/h_cntr_reg_reg[9]_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.415 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    14.415    vga/VGA_CONTROL_n_73
    SLICE_X49Y101        FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.613    14.213    vga/CLK_VGA
    SLICE_X49Y101        FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.187    14.400    
                         clock uncertainty           -0.072    14.328    
    SLICE_X49Y101        FDRE (Setup_fdre_C_D)        0.031    14.359    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -14.415    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 3.762ns (40.768%)  route 5.466ns (59.232%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.213 - 9.259 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.556     5.077    vga/VGA_CONTROL/clk_out1
    SLICE_X55Y88         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=231, routed)         1.320     6.853    vga/VGA_CONTROL/out[2]
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.977 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_2/O
                         net (fo=4, routed)           0.904     7.881    vga/VGA_CONTROL/DI[1]
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124     8.005 r  vga/VGA_CONTROL/Condition_For_SmallT2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.005    dbg/Condition_For_SmallT2_carry__1_1[2]
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.403 r  dbg/Condition_For_SmallT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.403    dbg/Condition_For_SmallT2_carry__0_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.716 r  dbg/Condition_For_SmallT2_carry__1/O[3]
                         net (fo=2, routed)           0.624     9.340    dbg/h_cntr_reg_reg[2][1]
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.893 r  dbg/Condition_For_SmallT2__16_carry/O[0]
                         net (fo=1, routed)           0.520    10.413    vga/VGA_CONTROL/Condition_For_SmallT2__22_carry__0[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.299    10.712 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry_i_1/O
                         net (fo=1, routed)           0.000    10.712    dbg/VGA_RED[2]_i_10_1[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.088 r  dbg/Condition_For_SmallT2__22_carry/CO[3]
                         net (fo=1, routed)           0.001    11.088    dbg/Condition_For_SmallT2__22_carry_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.411 f  dbg/Condition_For_SmallT2__22_carry__0/O[1]
                         net (fo=1, routed)           0.572    11.983    dbg/Condition_For_SmallT2__22_carry__0_n_6
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.306    12.289 r  dbg/VGA_RED[2]_i_10/O
                         net (fo=1, routed)           0.151    12.440    vga/VGA_CONTROL/VGA_RED[2]_i_2_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.564 f  vga/VGA_CONTROL/VGA_RED[2]_i_4/O
                         net (fo=1, routed)           0.489    13.053    vga/VGA_CONTROL/VGA_RED[2]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I0_O)        0.124    13.177 r  vga/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=13, routed)          0.340    13.518    vga/VGA_CONTROL/v_cntr_reg_reg[2]_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I2_O)        0.124    13.642 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.545    14.187    vga/VGA_CONTROL/VGA_BLUE[2]_i_2_n_0
    SLICE_X49Y101        LUT3 (Prop_lut3_I2_O)        0.118    14.305 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    14.305    vga/VGA_CONTROL_n_70
    SLICE_X49Y101        FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.613    14.213    vga/CLK_VGA
    SLICE_X49Y101        FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.187    14.400    
                         clock uncertainty           -0.072    14.328    
    SLICE_X49Y101        FDRE (Setup_fdre_C_D)        0.075    14.403    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -14.305    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 3.768ns (40.843%)  route 5.458ns (59.157%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT4=2 LUT6=4)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.213 - 9.259 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.556     5.077    vga/VGA_CONTROL/clk_out1
    SLICE_X55Y88         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=231, routed)         1.320     6.853    vga/VGA_CONTROL/out[2]
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.977 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_2/O
                         net (fo=4, routed)           0.904     7.881    vga/VGA_CONTROL/DI[1]
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124     8.005 r  vga/VGA_CONTROL/Condition_For_SmallT2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.005    dbg/Condition_For_SmallT2_carry__1_1[2]
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.403 r  dbg/Condition_For_SmallT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.403    dbg/Condition_For_SmallT2_carry__0_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.716 r  dbg/Condition_For_SmallT2_carry__1/O[3]
                         net (fo=2, routed)           0.624     9.340    dbg/h_cntr_reg_reg[2][1]
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.893 r  dbg/Condition_For_SmallT2__16_carry/O[0]
                         net (fo=1, routed)           0.520    10.413    vga/VGA_CONTROL/Condition_For_SmallT2__22_carry__0[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.299    10.712 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry_i_1/O
                         net (fo=1, routed)           0.000    10.712    dbg/VGA_RED[2]_i_10_1[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.088 r  dbg/Condition_For_SmallT2__22_carry/CO[3]
                         net (fo=1, routed)           0.001    11.088    dbg/Condition_For_SmallT2__22_carry_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.411 r  dbg/Condition_For_SmallT2__22_carry__0/O[1]
                         net (fo=1, routed)           0.572    11.983    dbg/Condition_For_SmallT2__22_carry__0_n_6
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.306    12.289 f  dbg/VGA_RED[2]_i_10/O
                         net (fo=1, routed)           0.151    12.440    vga/VGA_CONTROL/VGA_RED[2]_i_2_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.564 r  vga/VGA_CONTROL/VGA_RED[2]_i_4/O
                         net (fo=1, routed)           0.489    13.053    vga/VGA_CONTROL/VGA_RED[2]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I0_O)        0.124    13.177 f  vga/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=13, routed)          0.546    13.723    vga/VGA_CONTROL/v_cntr_reg_reg[2]_0
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124    13.847 f  vga/VGA_CONTROL/VGA_RED[2]_i_3/O
                         net (fo=3, routed)           0.331    14.178    vga/VGA_CONTROL/VGA_RED[2]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.302 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    14.302    vga/VGA_CONTROL_n_74
    SLICE_X50Y101        FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.613    14.213    vga/CLK_VGA
    SLICE_X50Y101        FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.187    14.400    
                         clock uncertainty           -0.072    14.328    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.077    14.405    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 3.768ns (40.856%)  route 5.455ns (59.144%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT4=2 LUT6=4)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.213 - 9.259 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.556     5.077    vga/VGA_CONTROL/clk_out1
    SLICE_X55Y88         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=231, routed)         1.320     6.853    vga/VGA_CONTROL/out[2]
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.977 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_2/O
                         net (fo=4, routed)           0.904     7.881    vga/VGA_CONTROL/DI[1]
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124     8.005 r  vga/VGA_CONTROL/Condition_For_SmallT2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.005    dbg/Condition_For_SmallT2_carry__1_1[2]
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.403 r  dbg/Condition_For_SmallT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.403    dbg/Condition_For_SmallT2_carry__0_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.716 r  dbg/Condition_For_SmallT2_carry__1/O[3]
                         net (fo=2, routed)           0.624     9.340    dbg/h_cntr_reg_reg[2][1]
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.893 r  dbg/Condition_For_SmallT2__16_carry/O[0]
                         net (fo=1, routed)           0.520    10.413    vga/VGA_CONTROL/Condition_For_SmallT2__22_carry__0[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.299    10.712 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry_i_1/O
                         net (fo=1, routed)           0.000    10.712    dbg/VGA_RED[2]_i_10_1[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.088 r  dbg/Condition_For_SmallT2__22_carry/CO[3]
                         net (fo=1, routed)           0.001    11.088    dbg/Condition_For_SmallT2__22_carry_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.411 f  dbg/Condition_For_SmallT2__22_carry__0/O[1]
                         net (fo=1, routed)           0.572    11.983    dbg/Condition_For_SmallT2__22_carry__0_n_6
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.306    12.289 r  dbg/VGA_RED[2]_i_10/O
                         net (fo=1, routed)           0.151    12.440    vga/VGA_CONTROL/VGA_RED[2]_i_2_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.564 f  vga/VGA_CONTROL/VGA_RED[2]_i_4/O
                         net (fo=1, routed)           0.489    13.053    vga/VGA_CONTROL/VGA_RED[2]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I0_O)        0.124    13.177 r  vga/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=13, routed)          0.546    13.723    vga/VGA_CONTROL/v_cntr_reg_reg[2]_0
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124    13.847 r  vga/VGA_CONTROL/VGA_RED[2]_i_3/O
                         net (fo=3, routed)           0.328    14.175    vga/VGA_CONTROL/VGA_RED[2]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124    14.299 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    14.299    vga/VGA_CONTROL_n_75
    SLICE_X50Y101        FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.613    14.213    vga/CLK_VGA
    SLICE_X50Y101        FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.187    14.400    
                         clock uncertainty           -0.072    14.328    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.081    14.409    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -14.299    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 3.768ns (41.572%)  route 5.296ns (58.428%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.042 - 9.259 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.556     5.077    vga/VGA_CONTROL/clk_out1
    SLICE_X55Y88         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=231, routed)         1.320     6.853    vga/VGA_CONTROL/out[2]
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.977 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_2/O
                         net (fo=4, routed)           0.904     7.881    vga/VGA_CONTROL/DI[1]
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124     8.005 r  vga/VGA_CONTROL/Condition_For_SmallT2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.005    dbg/Condition_For_SmallT2_carry__1_1[2]
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.403 r  dbg/Condition_For_SmallT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.403    dbg/Condition_For_SmallT2_carry__0_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.716 r  dbg/Condition_For_SmallT2_carry__1/O[3]
                         net (fo=2, routed)           0.624     9.340    dbg/h_cntr_reg_reg[2][1]
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.893 r  dbg/Condition_For_SmallT2__16_carry/O[0]
                         net (fo=1, routed)           0.520    10.413    vga/VGA_CONTROL/Condition_For_SmallT2__22_carry__0[0]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.299    10.712 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry_i_1/O
                         net (fo=1, routed)           0.000    10.712    dbg/VGA_RED[2]_i_10_1[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.088 r  dbg/Condition_For_SmallT2__22_carry/CO[3]
                         net (fo=1, routed)           0.001    11.088    dbg/Condition_For_SmallT2__22_carry_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.411 f  dbg/Condition_For_SmallT2__22_carry__0/O[1]
                         net (fo=1, routed)           0.572    11.983    dbg/Condition_For_SmallT2__22_carry__0_n_6
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.306    12.289 r  dbg/VGA_RED[2]_i_10/O
                         net (fo=1, routed)           0.151    12.440    vga/VGA_CONTROL/VGA_RED[2]_i_2_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.564 f  vga/VGA_CONTROL/VGA_RED[2]_i_4/O
                         net (fo=1, routed)           0.489    13.053    vga/VGA_CONTROL/VGA_RED[2]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I0_O)        0.124    13.177 r  vga/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=13, routed)          0.561    13.738    vga/VGA_CONTROL/v_cntr_reg_reg[2]_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.862 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_2/O
                         net (fo=1, routed)           0.154    14.017    vga/VGA_CONTROL/VGA_BLUE[0]_i_2_n_0
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.124    14.141 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    14.141    vga/VGA_CONTROL_n_69
    SLICE_X49Y99         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.442    14.042    vga/CLK_VGA
    SLICE_X49Y99         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.258    14.300    
                         clock uncertainty           -0.072    14.228    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)        0.029    14.257    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -14.141    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.247ns (24.881%)  route 6.784ns (75.119%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.213 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.558     5.079    vga/VGA_CONTROL/clk_out1
    SLICE_X55Y92         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=228, routed)         1.784     7.318    dw/Sample_Memory_reg_960_1023_3_5/ADDRC0
    SLICE_X60Y87         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.442 f  dw/Sample_Memory_reg_960_1023_3_5/RAMC/O
                         net (fo=1, routed)           1.184     8.627    dw/Sample_Memory_reg_960_1023_3_5_n_2
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.751 f  dw/VGA_Red_waveform2_carry_i_61/O
                         net (fo=1, routed)           0.000     8.751    dw/VGA_Red_waveform2_carry_i_61_n_0
    SLICE_X55Y88         MUXF7 (Prop_muxf7_I1_O)      0.245     8.996 f  dw/VGA_Red_waveform2_carry_i_30/O
                         net (fo=1, routed)           0.787     9.782    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_3_4
    SLICE_X53Y92         LUT6 (Prop_lut6_I3_O)        0.298    10.080 f  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_11/O
                         net (fo=2, routed)           0.618    10.698    vga/VGA_CONTROL/dw/VGA_Red_waveform4[5]
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.822 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21/O
                         net (fo=3, routed)           0.330    11.152    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21_n_0
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124    11.276 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_8/O
                         net (fo=1, routed)           0.425    11.701    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_8_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I3_O)        0.124    11.825 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_2/O
                         net (fo=1, routed)           0.000    11.825    dw/S[2]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.205 r  dw/VGA_Red_waveform2_carry/CO[3]
                         net (fo=3, routed)           1.053    13.258    vga/VGA_CONTROL/CO[0]
    SLICE_X48Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.382 f  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=8, routed)           0.604    13.986    cs/VGA_BLUE_reg[1]_1
    SLICE_X51Y102        LUT3 (Prop_lut3_I0_O)        0.124    14.110 r  cs/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    14.110    vga/VGA_BLUE_reg[1]_0
    SLICE_X51Y102        FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          1.613    14.213    vga/CLK_VGA
    SLICE_X51Y102        FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.187    14.400    
                         clock uncertainty           -0.072    14.328    
    SLICE_X51Y102        FDRE (Setup_fdre_C_D)        0.029    14.357    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -14.110    
  -------------------------------------------------------------------
                         slack                                  0.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.657%)  route 0.175ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.565     1.448    vga/VGA_CONTROL/clk_out1
    SLICE_X49Y98         FDRE                                         r  vga/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.175     1.764    vga/v_sync_reg
    SLICE_X48Y97         FDRE                                         r  vga/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.834     1.962    vga/CLK_VGA
    SLICE_X48Y97         FDRE                                         r  vga/VGA_VS_reg/C
                         clock pessimism             -0.498     1.464    
    SLICE_X48Y97         FDRE (Hold_fdre_C_D)         0.070     1.534    vga/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.249ns (64.888%)  route 0.135ns (35.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.564     1.447    vga/VGA_CONTROL/clk_out1
    SLICE_X55Y93         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=26, routed)          0.135     1.723    vga/VGA_CONTROL/VGA_HORZ_COORD__0[11]
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X55Y93         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.834     1.962    vga/VGA_CONTROL/clk_out1
    SLICE_X55Y93         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y93         FDRE (Hold_fdre_C_D)         0.105     1.552    vga/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.249ns (63.990%)  route 0.140ns (36.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.565     1.448    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y97         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=15, routed)          0.140     1.729    vga/VGA_CONTROL/VGA_VERT_COORD[11]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X51Y97         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.835     1.963    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y97         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.553    vga/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.341%)  route 0.146ns (36.659%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.565     1.448    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y97         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=14, routed)          0.146     1.735    vga/VGA_CONTROL/VGA_VERT_COORD[10]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X51Y97         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.835     1.963    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y97         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.553    vga/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.249ns (61.907%)  route 0.153ns (38.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.564     1.447    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y96         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=14, routed)          0.153     1.741    vga/VGA_CONTROL/VGA_VERT_COORD[7]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X51Y96         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.834     1.962    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y96         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.552    vga/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.256ns (62.820%)  route 0.152ns (37.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.565     1.448    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y97         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=13, routed)          0.152     1.741    vga/VGA_CONTROL/VGA_VERT_COORD[8]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.856 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.856    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X51Y97         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.835     1.963    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y97         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.553    vga/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.249ns (60.226%)  route 0.164ns (39.774%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.564     1.447    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y95         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=18, routed)          0.164     1.753    vga/VGA_CONTROL/VGA_VERT_COORD[3]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.861    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X51Y95         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.834     1.962    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y95         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.552    vga/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.256ns (61.659%)  route 0.159ns (38.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.564     1.447    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y96         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=19, routed)          0.159     1.747    vga/VGA_CONTROL/VGA_VERT_COORD[4]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.862 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.862    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X51Y96         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.834     1.962    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y96         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.552    vga/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.252ns (59.681%)  route 0.170ns (40.319%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.564     1.447    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y96         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=16, routed)          0.170     1.758    vga/VGA_CONTROL/VGA_VERT_COORD[6]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X51Y96         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.834     1.962    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y96         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.552    vga/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.564     1.447    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y95         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=14, routed)          0.168     1.756    vga/VGA_CONTROL/VGA_VERT_COORD[0]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.801 r  vga/VGA_CONTROL/v_cntr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.801    vga/VGA_CONTROL/v_cntr_reg[0]_i_5_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.871 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.871    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X51Y95         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=42, routed)          0.834     1.962    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y95         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.552    vga/VGA_CONTROL/v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    vga/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X55Y92     vga/VGA_CONTROL/h_cntr_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X55Y96     vga/VGA_CONTROL/h_cntr_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X55Y92     vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X57Y98     vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X55Y93     vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X55Y93     vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X57Y97     vga/VGA_CONTROL/h_sync_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X51Y95     vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y98     vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y97     vga/VGA_CONTROL/h_sync_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y92     vga/VGA_CONTROL/h_cntr_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y96     vga/VGA_CONTROL/h_cntr_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y92     vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y98     vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y93     vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y93     vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y97     vga/VGA_CONTROL/h_sync_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y95     vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y87     vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y89     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y88     vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y87     vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y92     vga/VGA_CONTROL/h_cntr_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y92     vga/VGA_CONTROL/h_cntr_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y96     vga/VGA_CONTROL/h_cntr_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y96     vga/VGA_CONTROL/h_cntr_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y92     vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y92     vga/VGA_CONTROL/h_cntr_reg_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    vga/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



