{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749010419120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 11:13:38 2025 " "Processing started: Wed Jun 04 11:13:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749010419131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749010419131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Wrapper -c Wrapper " "Command: quartus_sta Wrapper -c Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749010419131 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1749010419202 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749010419324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1749010419355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1749010419355 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1749010419407 ""}
{ "Info" "ISTA_SDC_FOUND" "../Testcase_LCD/Testcase2.sdc " "Reading SDC File: '../Testcase_LCD/Testcase2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1749010419424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 66 KEY\[0\] port " "Ignored filter at Testcase2.sdc(66): KEY\[0\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{KEY\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{KEY\[0\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419427 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 77 SW\[10\] port " "Ignored filter at Testcase2.sdc(77): SW\[10\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[10\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419427 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 78 SW\[11\] port " "Ignored filter at Testcase2.sdc(78): SW\[11\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[11\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419427 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 79 SW\[12\] port " "Ignored filter at Testcase2.sdc(79): SW\[12\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 79 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[12\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 80 SW\[13\] port " "Ignored filter at Testcase2.sdc(80): SW\[13\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 80 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[13\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 81 SW\[14\] port " "Ignored filter at Testcase2.sdc(81): SW\[14\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 81 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[14\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 82 SW\[15\] port " "Ignored filter at Testcase2.sdc(82): SW\[15\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 82 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[15\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 83 SW\[16\] port " "Ignored filter at Testcase2.sdc(83): SW\[16\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 83 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[16\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 91 LCD_BLON port " "Ignored filter at Testcase2.sdc(91): LCD_BLON could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_BLON\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_BLON\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 92 LCD_DATA\[0\] port " "Ignored filter at Testcase2.sdc(92): LCD_DATA\[0\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[0\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 93 LCD_DATA\[1\] port " "Ignored filter at Testcase2.sdc(93): LCD_DATA\[1\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[1\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 94 LCD_DATA\[2\] port " "Ignored filter at Testcase2.sdc(94): LCD_DATA\[2\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[2\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 95 LCD_DATA\[3\] port " "Ignored filter at Testcase2.sdc(95): LCD_DATA\[3\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 95 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[3\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 96 LCD_DATA\[4\] port " "Ignored filter at Testcase2.sdc(96): LCD_DATA\[4\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[4\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 97 LCD_DATA\[5\] port " "Ignored filter at Testcase2.sdc(97): LCD_DATA\[5\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[5\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 98 LCD_DATA\[6\] port " "Ignored filter at Testcase2.sdc(98): LCD_DATA\[6\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[6\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 99 LCD_DATA\[7\] port " "Ignored filter at Testcase2.sdc(99): LCD_DATA\[7\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[7\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419433 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 100 LCD_EN port " "Ignored filter at Testcase2.sdc(100): LCD_EN could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 100 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_EN\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_EN\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419433 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 101 LCD_ON port " "Ignored filter at Testcase2.sdc(101): LCD_ON could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_ON\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_ON\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419433 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 102 LCD_RS port " "Ignored filter at Testcase2.sdc(102): LCD_RS could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_RS\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_RS\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419433 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 103 LCD_RW port " "Ignored filter at Testcase2.sdc(103): LCD_RW could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010419433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 103 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_RW\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_RW\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419433 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010419433 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Testcase2:comb_3\|Receiver:uut_receiver\|w_rx_done " "Node: Testcase2:comb_3\|Receiver:uut_receiver\|w_rx_done was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1749010419437 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver|w_rx_done"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1749010419439 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1749010419447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.737 " "Worst-case setup slack is 10.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.737         0.000 Testcase2  " "   10.737         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010419453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028         0.000 Testcase2  " "    0.028         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010419457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.301 " "Worst-case recovery slack is 13.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.301         0.000 Testcase2  " "   13.301         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010419457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.737 " "Worst-case removal slack is 2.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.737         0.000 Testcase2  " "    2.737         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010419461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.000 " "Worst-case minimum pulse width slack is 9.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 Testcase2  " "    9.000         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010419463 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1749010419500 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1749010419500 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Testcase2:comb_3\|Receiver:uut_receiver\|w_rx_done " "Node: Testcase2:comb_3\|Receiver:uut_receiver\|w_rx_done was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1749010419514 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver|w_rx_done"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.892 " "Worst-case setup slack is 14.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.892         0.000 Testcase2  " "   14.892         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010419517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155         0.000 Testcase2  " "    0.155         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010419521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.170 " "Worst-case recovery slack is 16.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.170         0.000 Testcase2  " "   16.170         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010419523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.211 " "Worst-case removal slack is 1.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.211         0.000 Testcase2  " "    1.211         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010419529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.000 " "Worst-case minimum pulse width slack is 9.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 Testcase2  " "    9.000         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010419529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010419529 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1749010419574 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1749010419597 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1749010419597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749010419659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 11:13:39 2025 " "Processing ended: Wed Jun 04 11:13:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749010419659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749010419659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749010419659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749010419659 ""}
