#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* RED */
#define RED__0__DR CYREG_GPIO_PRT2_DR
#define RED__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define RED__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define RED__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define RED__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define RED__0__HSIOM_MASK 0x0F000000u
#define RED__0__HSIOM_SHIFT 24u
#define RED__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define RED__0__INTR CYREG_GPIO_PRT2_INTR
#define RED__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define RED__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define RED__0__MASK 0x40u
#define RED__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define RED__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define RED__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define RED__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define RED__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define RED__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define RED__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define RED__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define RED__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define RED__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define RED__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define RED__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define RED__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define RED__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define RED__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define RED__0__PC CYREG_GPIO_PRT2_PC
#define RED__0__PC2 CYREG_GPIO_PRT2_PC2
#define RED__0__PORT 2u
#define RED__0__PS CYREG_GPIO_PRT2_PS
#define RED__0__SHIFT 6
#define RED__DR CYREG_GPIO_PRT2_DR
#define RED__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define RED__DR_INV CYREG_GPIO_PRT2_DR_INV
#define RED__DR_SET CYREG_GPIO_PRT2_DR_SET
#define RED__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define RED__INTR CYREG_GPIO_PRT2_INTR
#define RED__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define RED__INTSTAT CYREG_GPIO_PRT2_INTR
#define RED__MASK 0x40u
#define RED__PA__CFG0 CYREG_UDB_PA2_CFG0
#define RED__PA__CFG1 CYREG_UDB_PA2_CFG1
#define RED__PA__CFG10 CYREG_UDB_PA2_CFG10
#define RED__PA__CFG11 CYREG_UDB_PA2_CFG11
#define RED__PA__CFG12 CYREG_UDB_PA2_CFG12
#define RED__PA__CFG13 CYREG_UDB_PA2_CFG13
#define RED__PA__CFG14 CYREG_UDB_PA2_CFG14
#define RED__PA__CFG2 CYREG_UDB_PA2_CFG2
#define RED__PA__CFG3 CYREG_UDB_PA2_CFG3
#define RED__PA__CFG4 CYREG_UDB_PA2_CFG4
#define RED__PA__CFG5 CYREG_UDB_PA2_CFG5
#define RED__PA__CFG6 CYREG_UDB_PA2_CFG6
#define RED__PA__CFG7 CYREG_UDB_PA2_CFG7
#define RED__PA__CFG8 CYREG_UDB_PA2_CFG8
#define RED__PA__CFG9 CYREG_UDB_PA2_CFG9
#define RED__PC CYREG_GPIO_PRT2_PC
#define RED__PC2 CYREG_GPIO_PRT2_PC2
#define RED__PORT 2u
#define RED__PS CYREG_GPIO_PRT2_PS
#define RED__SHIFT 6

/* BLUE */
#define BLUE__0__DR CYREG_GPIO_PRT3_DR
#define BLUE__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BLUE__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BLUE__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BLUE__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define BLUE__0__HSIOM_MASK 0xF0000000u
#define BLUE__0__HSIOM_SHIFT 28u
#define BLUE__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE__0__INTR CYREG_GPIO_PRT3_INTR
#define BLUE__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define BLUE__0__MASK 0x80u
#define BLUE__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BLUE__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BLUE__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BLUE__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BLUE__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BLUE__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BLUE__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BLUE__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BLUE__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BLUE__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BLUE__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BLUE__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BLUE__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BLUE__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BLUE__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BLUE__0__PC CYREG_GPIO_PRT3_PC
#define BLUE__0__PC2 CYREG_GPIO_PRT3_PC2
#define BLUE__0__PORT 3u
#define BLUE__0__PS CYREG_GPIO_PRT3_PS
#define BLUE__0__SHIFT 7
#define BLUE__DR CYREG_GPIO_PRT3_DR
#define BLUE__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BLUE__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BLUE__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BLUE__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE__INTR CYREG_GPIO_PRT3_INTR
#define BLUE__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE__INTSTAT CYREG_GPIO_PRT3_INTR
#define BLUE__MASK 0x80u
#define BLUE__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BLUE__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BLUE__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BLUE__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BLUE__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BLUE__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BLUE__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BLUE__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BLUE__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BLUE__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BLUE__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BLUE__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BLUE__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BLUE__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BLUE__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BLUE__PC CYREG_GPIO_PRT3_PC
#define BLUE__PC2 CYREG_GPIO_PRT3_PC2
#define BLUE__PORT 3u
#define BLUE__PS CYREG_GPIO_PRT3_PS
#define BLUE__SHIFT 7

/* GREEN */
#define GREEN__0__DR CYREG_GPIO_PRT3_DR
#define GREEN__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define GREEN__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define GREEN__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define GREEN__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define GREEN__0__HSIOM_MASK 0x0F000000u
#define GREEN__0__HSIOM_SHIFT 24u
#define GREEN__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__0__INTR CYREG_GPIO_PRT3_INTR
#define GREEN__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define GREEN__0__MASK 0x40u
#define GREEN__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GREEN__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GREEN__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GREEN__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GREEN__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GREEN__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GREEN__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GREEN__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GREEN__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GREEN__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GREEN__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GREEN__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GREEN__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GREEN__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GREEN__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GREEN__0__PC CYREG_GPIO_PRT3_PC
#define GREEN__0__PC2 CYREG_GPIO_PRT3_PC2
#define GREEN__0__PORT 3u
#define GREEN__0__PS CYREG_GPIO_PRT3_PS
#define GREEN__0__SHIFT 6
#define GREEN__DR CYREG_GPIO_PRT3_DR
#define GREEN__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define GREEN__DR_INV CYREG_GPIO_PRT3_DR_INV
#define GREEN__DR_SET CYREG_GPIO_PRT3_DR_SET
#define GREEN__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__INTR CYREG_GPIO_PRT3_INTR
#define GREEN__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__INTSTAT CYREG_GPIO_PRT3_INTR
#define GREEN__MASK 0x40u
#define GREEN__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GREEN__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GREEN__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GREEN__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GREEN__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GREEN__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GREEN__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GREEN__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GREEN__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GREEN__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GREEN__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GREEN__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GREEN__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GREEN__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GREEN__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GREEN__PC CYREG_GPIO_PRT3_PC
#define GREEN__PC2 CYREG_GPIO_PRT3_PC2
#define GREEN__PORT 3u
#define GREEN__PS CYREG_GPIO_PRT3_PS
#define GREEN__SHIFT 6

/* Accel_X */
#define Accel_X__0__DR CYREG_GPIO_PRT3_DR
#define Accel_X__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Accel_X__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Accel_X__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Accel_X__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Accel_X__0__HSIOM_MASK 0x0000000Fu
#define Accel_X__0__HSIOM_SHIFT 0u
#define Accel_X__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Accel_X__0__INTR CYREG_GPIO_PRT3_INTR
#define Accel_X__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Accel_X__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Accel_X__0__MASK 0x01u
#define Accel_X__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Accel_X__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Accel_X__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Accel_X__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Accel_X__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Accel_X__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Accel_X__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Accel_X__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Accel_X__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Accel_X__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Accel_X__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Accel_X__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Accel_X__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Accel_X__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Accel_X__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Accel_X__0__PC CYREG_GPIO_PRT3_PC
#define Accel_X__0__PC2 CYREG_GPIO_PRT3_PC2
#define Accel_X__0__PORT 3u
#define Accel_X__0__PS CYREG_GPIO_PRT3_PS
#define Accel_X__0__SHIFT 0
#define Accel_X__DR CYREG_GPIO_PRT3_DR
#define Accel_X__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Accel_X__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Accel_X__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Accel_X__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Accel_X__INTR CYREG_GPIO_PRT3_INTR
#define Accel_X__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Accel_X__INTSTAT CYREG_GPIO_PRT3_INTR
#define Accel_X__MASK 0x01u
#define Accel_X__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Accel_X__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Accel_X__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Accel_X__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Accel_X__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Accel_X__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Accel_X__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Accel_X__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Accel_X__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Accel_X__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Accel_X__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Accel_X__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Accel_X__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Accel_X__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Accel_X__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Accel_X__PC CYREG_GPIO_PRT3_PC
#define Accel_X__PC2 CYREG_GPIO_PRT3_PC2
#define Accel_X__PORT 3u
#define Accel_X__PS CYREG_GPIO_PRT3_PS
#define Accel_X__SHIFT 0

/* Accel_Y */
#define Accel_Y__0__DR CYREG_GPIO_PRT3_DR
#define Accel_Y__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Accel_Y__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Accel_Y__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Accel_Y__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Accel_Y__0__HSIOM_MASK 0x000000F0u
#define Accel_Y__0__HSIOM_SHIFT 4u
#define Accel_Y__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Accel_Y__0__INTR CYREG_GPIO_PRT3_INTR
#define Accel_Y__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Accel_Y__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Accel_Y__0__MASK 0x02u
#define Accel_Y__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Accel_Y__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Accel_Y__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Accel_Y__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Accel_Y__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Accel_Y__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Accel_Y__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Accel_Y__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Accel_Y__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Accel_Y__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Accel_Y__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Accel_Y__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Accel_Y__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Accel_Y__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Accel_Y__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Accel_Y__0__PC CYREG_GPIO_PRT3_PC
#define Accel_Y__0__PC2 CYREG_GPIO_PRT3_PC2
#define Accel_Y__0__PORT 3u
#define Accel_Y__0__PS CYREG_GPIO_PRT3_PS
#define Accel_Y__0__SHIFT 1
#define Accel_Y__DR CYREG_GPIO_PRT3_DR
#define Accel_Y__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Accel_Y__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Accel_Y__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Accel_Y__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Accel_Y__INTR CYREG_GPIO_PRT3_INTR
#define Accel_Y__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Accel_Y__INTSTAT CYREG_GPIO_PRT3_INTR
#define Accel_Y__MASK 0x02u
#define Accel_Y__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Accel_Y__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Accel_Y__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Accel_Y__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Accel_Y__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Accel_Y__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Accel_Y__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Accel_Y__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Accel_Y__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Accel_Y__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Accel_Y__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Accel_Y__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Accel_Y__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Accel_Y__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Accel_Y__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Accel_Y__PC CYREG_GPIO_PRT3_PC
#define Accel_Y__PC2 CYREG_GPIO_PRT3_PC2
#define Accel_Y__PORT 3u
#define Accel_Y__PS CYREG_GPIO_PRT3_PS
#define Accel_Y__SHIFT 1

/* Accel_Z */
#define Accel_Z__0__DR CYREG_GPIO_PRT3_DR
#define Accel_Z__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Accel_Z__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Accel_Z__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Accel_Z__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Accel_Z__0__HSIOM_MASK 0x00000F00u
#define Accel_Z__0__HSIOM_SHIFT 8u
#define Accel_Z__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Accel_Z__0__INTR CYREG_GPIO_PRT3_INTR
#define Accel_Z__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Accel_Z__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Accel_Z__0__MASK 0x04u
#define Accel_Z__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Accel_Z__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Accel_Z__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Accel_Z__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Accel_Z__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Accel_Z__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Accel_Z__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Accel_Z__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Accel_Z__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Accel_Z__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Accel_Z__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Accel_Z__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Accel_Z__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Accel_Z__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Accel_Z__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Accel_Z__0__PC CYREG_GPIO_PRT3_PC
#define Accel_Z__0__PC2 CYREG_GPIO_PRT3_PC2
#define Accel_Z__0__PORT 3u
#define Accel_Z__0__PS CYREG_GPIO_PRT3_PS
#define Accel_Z__0__SHIFT 2
#define Accel_Z__DR CYREG_GPIO_PRT3_DR
#define Accel_Z__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Accel_Z__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Accel_Z__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Accel_Z__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Accel_Z__INTR CYREG_GPIO_PRT3_INTR
#define Accel_Z__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Accel_Z__INTSTAT CYREG_GPIO_PRT3_INTR
#define Accel_Z__MASK 0x04u
#define Accel_Z__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Accel_Z__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Accel_Z__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Accel_Z__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Accel_Z__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Accel_Z__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Accel_Z__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Accel_Z__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Accel_Z__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Accel_Z__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Accel_Z__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Accel_Z__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Accel_Z__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Accel_Z__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Accel_Z__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Accel_Z__PC CYREG_GPIO_PRT3_PC
#define Accel_Z__PC2 CYREG_GPIO_PRT3_PC2
#define Accel_Z__PORT 3u
#define Accel_Z__PS CYREG_GPIO_PRT3_PS
#define Accel_Z__SHIFT 2

/* Sensor_ADC_cy_psoc4_sar */
#define Sensor_ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define Sensor_ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define Sensor_ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define Sensor_ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define Sensor_ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define Sensor_ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define Sensor_ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define Sensor_ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define Sensor_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define Sensor_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define Sensor_ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define Sensor_ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define Sensor_ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define Sensor_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define Sensor_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define Sensor_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define Sensor_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define Sensor_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define Sensor_ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* Sensor_ADC_cy_psoc4_sarmux_8 */
#define Sensor_ADC_cy_psoc4_sarmux_8__CH_0_PIN 0
#define Sensor_ADC_cy_psoc4_sarmux_8__CH_0_PORT 0
#define Sensor_ADC_cy_psoc4_sarmux_8__CH_1_PIN 1
#define Sensor_ADC_cy_psoc4_sarmux_8__CH_1_PORT 0
#define Sensor_ADC_cy_psoc4_sarmux_8__CH_2_PIN 2
#define Sensor_ADC_cy_psoc4_sarmux_8__CH_2_PORT 0
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG08
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG09
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT08
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT09
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK08
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK09
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define Sensor_ADC_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL

/* Sensor_ADC_intClock */
#define Sensor_ADC_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL06
#define Sensor_ADC_intClock__DIV_ID 0x00000040u
#define Sensor_ADC_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL00
#define Sensor_ADC_intClock__PA_DIV_ID 0x000000FFu

/* Sensor_ADC_IRQ */
#define Sensor_ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Sensor_ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Sensor_ADC_IRQ__INTC_MASK 0x8000u
#define Sensor_ADC_IRQ__INTC_NUMBER 15u
#define Sensor_ADC_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define Sensor_ADC_IRQ__INTC_PRIOR_NUM 3u
#define Sensor_ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define Sensor_ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define Sensor_ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_VERSION "PSoC Creator  3.1 SP3"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
