{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1530815299647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1530815299648 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_NANO_SoC_GHRD 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10_NANO_SoC_GHRD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530815299741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530815299807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530815299807 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|MyPIO:mypio_0\|iot_system_project:iot_system_project\|clock10m:clock10m\|clock10m_0002:clock10m_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|MyPIO:mypio_0\|iot_system_project:iot_system_project\|clock10m:clock10m\|clock10m_0002:clock10m_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1530815299956 ""}  } { { "altera_pll.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1530815299956 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|MyPIO:mypio_0\|iot_system_project:iot_system_project\|clock10m:clock10m\|clock10m_0002:clock10m_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|MyPIO:mypio_0\|iot_system_project:iot_system_project\|clock10m:clock10m\|clock10m_0002:clock10m_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1530815299991 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530815300926 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530815300965 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1530815301741 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1530815302392 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "84 200 " "No exact pin location assignment(s) for 84 pins of 200 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1530815303233 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 720 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1530815303325 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1530815303325 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1530815348165 ""}
{ "Error" "EFPP_PLACER_ERROR_HEADER" "" "The Fitter failed to find a legal placement for all periphery components" { { "Error" "EFPP_UNABLE_TO_PLACE" "" "After placing as many components as possible, the following errors remain:" { { "Error" "EFPP_CANNOT_PLACE" "12 pins " "The Fitter cannot place 12 pins." { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "pin SEG_OUTPUT\[11\], SEG_OUTPUT\[10\], SEG_OUTPUT\[9\], SEG_OUTPUT\[8\], SEG_OUTPUT\[7\] and other 7 pins " "The pin name(s): SEG_OUTPUT\[11\], SEG_OUTPUT\[10\], SEG_OUTPUT\[9\], SEG_OUTPUT\[8\], SEG_OUTPUT\[7\] and other 7 pins" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_EQC_INFO" "These pins are 12 " "These pins are in a group of 12 components with similar legality requirements" {  } {  } 0 15647 "%1!s! in a group of %2!d! components with similar legality requirements" 0 0 "Design Software" 0 -1 1530815353246 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "256 " "No legal location could be found out of 256 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "ECIO_IO_NONE" "single-ended output " "There were not enough single-ended output pin locations available (187 locations affected)" { { "Info" "IFPP_NAME" "Y9 " "Y9. Already placed at this location: pin altera_reserved_tdo" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tdo location PIN_Y9 due to: JTAG placement " "The I/O pad altera_reserved_tdo is constrained to the location PIN_Y9 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1530815353246 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "AC7 " "AC7. Already placed at this location: pin altera_reserved_tms" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tms location PIN_AC7 due to: JTAG placement " "The I/O pad altera_reserved_tms is constrained to the location PIN_AC7 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1530815353246 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "AB5 " "AB5. Already placed at this location: pin altera_reserved_tck" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tck location PIN_AB5 due to: JTAG placement " "The I/O pad altera_reserved_tck is constrained to the location PIN_AB5 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1530815353246 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "W10 " "W10. Already placed at this location: pin altera_reserved_tdi" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tdi location PIN_W10 due to: JTAG placement " "The I/O pad altera_reserved_tdi is constrained to the location PIN_W10 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1530815353246 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "Y8 " "Y8. Already placed at this location: pin HDMI_TX_D\[3\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_TX_D\[3\] location PIN_Y8 due to: User Location Constraints (PIN_Y8) " "The I/O pad HDMI_TX_D\[3\] is constrained to the location PIN_Y8 due to: User Location Constraints (PIN_Y8)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""}  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1530815353246 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "Y4 " "Y4. Already placed at this location: pin HDMI_TX_D\[9\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_TX_D\[9\] location PIN_Y4 due to: User Location Constraints (PIN_Y4) " "The I/O pad HDMI_TX_D\[9\] is constrained to the location PIN_Y4 due to: User Location Constraints (PIN_Y4)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""}  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1530815353246 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "W8 " "W8. Already placed at this location: pin HDMI_TX_D\[2\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_TX_D\[2\] location PIN_W8 due to: User Location Constraints (PIN_W8) " "The I/O pad HDMI_TX_D\[2\] is constrained to the location PIN_W8 due to: User Location Constraints (PIN_W8)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""}  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1530815353246 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "Y5 " "Y5. Already placed at this location: pin HDMI_TX_D\[7\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_TX_D\[7\] location PIN_Y5 due to: User Location Constraints (PIN_Y5) " "The I/O pad HDMI_TX_D\[7\] is constrained to the location PIN_Y5 due to: User Location Constraints (PIN_Y5)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""}  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1530815353246 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "T8 " "T8. Already placed at this location: pin HDMI_TX_HS" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_TX_HS location PIN_T8 due to: User Location Constraints (PIN_T8) " "The I/O pad HDMI_TX_HS is constrained to the location PIN_T8 due to: User Location Constraints (PIN_T8)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""}  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 23 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1530815353246 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "AB4 " "AB4. Already placed at this location: pin HDMI_TX_D\[11\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_TX_D\[11\] location PIN_AB4 due to: User Location Constraints (PIN_AB4) " "The I/O pad HDMI_TX_D\[11\] is constrained to the location PIN_AB4 due to: User Location Constraints (PIN_AB4)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""}  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1530815353246 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "AA4 " "AA4. Already placed at this location: pin HDMI_I2C_SDA" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_I2C_SDA location PIN_AA4 due to: User Location Constraints (PIN_AA4) " "The I/O pad HDMI_I2C_SDA is constrained to the location PIN_AA4 due to: User Location Constraints (PIN_AA4)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""}  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 15 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1530815353246 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "U10 " "U10. Already placed at this location: pin HDMI_I2C_SCL" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_I2C_SCL location PIN_U10 due to: User Location Constraints (PIN_U10) " "The I/O pad HDMI_I2C_SCL is constrained to the location PIN_U10 due to: User Location Constraints (PIN_U10)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""}  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 14 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1530815353246 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "and 175 more locations not displayed " "and 175 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""}  } { { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 1 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} { { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22207 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22209 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22223 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22225 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22164 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22166 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22163 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22165 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22172 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22174 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22173 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22179 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22280 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22281 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22279 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22288 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22290 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22287 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22289 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22298 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22296 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22297 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22295 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22306 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22303 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22305 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22314 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22312 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22311 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22320 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22322 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22319 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22330 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22328 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22329 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22327 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22338 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22337 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22389 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22406 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22424 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22423 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22426 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22456 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22458 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22459 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22457 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22466 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22468 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22480 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22478 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22479 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22477 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22492 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22491 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22500 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22502 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22501 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22511 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22509 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22512 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22517 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22518 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22523 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22521 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22524 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22522 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22549 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22550 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22553 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22554 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22575 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22576 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22577 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22579 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22578 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22584 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22585 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22587 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22586 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22591 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22592 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22593 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22595 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22594 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22599 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22600 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22601 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22603 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22602 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22607 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22608 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22609 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22611 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22610 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22612 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22616 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22617 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22619 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22618 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22623 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22624 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22625 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22627 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22626 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22631 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22632 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22633 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22635 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22634 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22639 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22640 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22641 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22643 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22642 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22644 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22647 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22648 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22649 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22651 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22650 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22655 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22656 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22657 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22659 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22658 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22660 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22661 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22663 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22664 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22665 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22667 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22668 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22487 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22486 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22488 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22481 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22483 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22482 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22484 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22473 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22471 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22472 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22461 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22463 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22462 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22449 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22451 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22450 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22452 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22441 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22443 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22442 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22444 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22437 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22439 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22438 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22440 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22429 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22431 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22411 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22401 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22402 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22404 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22393 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22387 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22386 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22388 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22383 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22382 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22384 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22373 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22375 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22374 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22376 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22369 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22371 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22370 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22372 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22357 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22359 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 22307 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 280404 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 280420 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 280436 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 280452 } { 11 { 0 "There were not enough single-ended output pin locations available (187 locations affected)"} 280468 }  }  }  }  } }  } 0 184016 "There were not enough %1!s! pin locations available" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Error" "ECIO_INCOMPATIBLE_IO_VOLTAGE" "VCCIO 2.5V " "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)" { { "Info" "IFPP_NAME" "U9 " "U9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "V10 " "V10" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "AD4 " "AD4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "AC4 " "AC4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "AA11 " "AA11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "AE6 " "AE6" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "Y11 " "Y11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "AD5 " "AD5" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "AF4 " "AF4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "W11 " "W11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "AF7 " "AF7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "AH3 " "AH3" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""} { "Info" "IFPP_NAME" "and 57 more locations not displayed " "and 57 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1530815353246 ""}  } { { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 1 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} { { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22171 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22180 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22182 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22181 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22188 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22190 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22187 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22189 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22282 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22304 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22313 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22321 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22336 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22335 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22364 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22362 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22363 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22361 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22366 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22368 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22365 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22367 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22380 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22378 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22379 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22377 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22390 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22392 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22391 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22398 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22399 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22397 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22408 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22405 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22407 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22416 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22414 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22415 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22413 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22422 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22421 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22427 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22425 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22434 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22436 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22433 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22435 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22448 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22446 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22447 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22445 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22455 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22465 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22494 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22495 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22493 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22498 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22497 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22504 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22503 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22508 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22507 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22510 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22515 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22513 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22516 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22514 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22519 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (69 locations affected)"} 22520 }  }  }  }  } }  } 0 179008 "Could not find enough available I/O pin locations that can be configured to use a %1!s! voltage of %2!s!" 0 0 "Design Software" 0 -1 1530815353246 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1530815353246 ""}  } {  } 0 175001 "The Fitter cannot place %1!s!." 0 0 "Design Software" 0 -1 1530815353246 ""}  } {  } 0 14986 "After placing as many components as possible, the following errors remain:" 0 0 "Design Software" 0 -1 1530815353246 ""}  } {  } 0 14996 "The Fitter failed to find a legal placement for all periphery components" 0 0 "Fitter" 0 -1 1530815353246 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:05 " "Fitter periphery placement operations ending: elapsed time is 00:00:05" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530815353286 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:52 " "Fitter preparation operations ending: elapsed time is 00:00:52" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530815353335 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1530815366065 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "7 " "Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently disabled " "Pin HDMI_I2C_SCL has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 700 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1530815366171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SDA a permanently disabled " "Pin HDMI_I2C_SDA has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HDMI_I2C_SDA } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 701 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1530815366171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S a permanently disabled " "Pin HDMI_I2S has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HDMI_I2S } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 702 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1530815366171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently disabled " "Pin HDMI_LRCLK has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HDMI_LRCLK } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 703 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1530815366171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HDMI_MCLK } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 704 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1530815366171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently disabled " "Pin HDMI_SCLK has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HDMI_SCLK } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 705 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1530815366171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_SPIM_SS } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 742 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1530815366171 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1530815366171 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "11 " "Following 11 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SEG_OUTPUT\[1\] GND " "Pin SEG_OUTPUT\[1\] has GND driving its datain port" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SEG_OUTPUT[1] } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 678 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1530815366172 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SEG_OUTPUT\[2\] GND " "Pin SEG_OUTPUT\[2\] has GND driving its datain port" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SEG_OUTPUT[2] } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 679 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1530815366172 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SEG_OUTPUT\[3\] GND " "Pin SEG_OUTPUT\[3\] has GND driving its datain port" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SEG_OUTPUT[3] } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 680 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1530815366172 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SEG_OUTPUT\[4\] GND " "Pin SEG_OUTPUT\[4\] has GND driving its datain port" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SEG_OUTPUT[4] } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 681 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1530815366172 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SEG_OUTPUT\[5\] GND " "Pin SEG_OUTPUT\[5\] has GND driving its datain port" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SEG_OUTPUT[5] } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 682 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1530815366172 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SEG_OUTPUT\[6\] GND " "Pin SEG_OUTPUT\[6\] has GND driving its datain port" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SEG_OUTPUT[6] } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 683 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1530815366172 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SEG_OUTPUT\[7\] GND " "Pin SEG_OUTPUT\[7\] has GND driving its datain port" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SEG_OUTPUT[7] } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 684 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1530815366172 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SEG_OUTPUT\[8\] GND " "Pin SEG_OUTPUT\[8\] has GND driving its datain port" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SEG_OUTPUT[8] } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 685 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1530815366172 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SEG_OUTPUT\[9\] GND " "Pin SEG_OUTPUT\[9\] has GND driving its datain port" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SEG_OUTPUT[9] } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 686 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1530815366172 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SEG_OUTPUT\[10\] GND " "Pin SEG_OUTPUT\[10\] has GND driving its datain port" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SEG_OUTPUT[10] } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 687 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1530815366172 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SEG_OUTPUT\[11\] GND " "Pin SEG_OUTPUT\[11\] has GND driving its datain port" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SEG_OUTPUT[11] } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 688 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1530815366172 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1530815366172 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 634 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 632 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 631 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 630 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 629 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 628 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 627 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 626 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 625 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 624 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 623 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 622 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 621 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 620 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 619 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 618 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 617 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 604 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 603 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 602 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 601 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 600 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 599 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 598 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 597 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 596 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 595 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 605 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 606 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 607 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 608 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 609 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 610 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 611 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 612 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 613 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 614 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 615 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/masashi/2018/univ/IoT/iot-system-project/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 616 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1530815366173 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1530815366173 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1530815366184 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 10 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1422 " "Peak virtual memory: 1422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530815367700 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul  5 18:29:27 2018 " "Processing ended: Thu Jul  5 18:29:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530815367700 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530815367700 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530815367700 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530815367700 ""}
