
# üöÄ 2-Bit Carry Skip Adder ‚Äì FPGA Project (Xilinx Vivado + Verilog + Zybo Z7 FPGA)

This repository contains the **Verilog HDL implementation** of a 2-bit **Carry Skip Adder (CSKA)** and its deployment on an FPGA using **Xilinx Vivado**. This project demonstrates how to design, simulate, synthesize, and implement an optimized 2-bit adder with faster carry propagation, making it ideal for beginner and intermediate-level FPGA learners.

**Note**: I have uploaded three differnet project files including two 2 Bit Carry Skip Adder (different code but provides same output result) and one 8-bit carry skip adder (you can try also this one on FPGA). For FPGA, I used Actual 2-Bit CSK code, not optional one.

---

## üìö Table of Contents

- [üîß Project Description](#-project-description)
- [üìê Design Overview](#-design-overview)
- [üìÅ Project Structure](#-project-structure)
- [üß™ Simulation](#-simulation)
- [üõ†Ô∏è Vivado FPGA Flow](#Ô∏è-vivado-fpga-flow)
- [‚öôÔ∏è Requirements](#-requirements)
- [üöÄ How to Run](#-how-to-run)
- [üìä Testbench](#-testbench)
- [üì∏ Output Waveforms](#-output-waveforms)
- [üìå Notes](#-notes)

---

## üîß Project Description

The **Carry Skip Adder** enhances performance by skipping carry propagation through a block of bits when all propagate signals are asserted. In this 2-bit version:
- It includes a **CLA block** for fast internal addition.
- Carry propagation is conditionally skipped for speed optimization.
- Designed and verified using **Vivado** and tested on a **real FPGA board**.

---

## üìê Design Overview

### üîç Functional Block:

     a[1:0] ‚îÄ‚îÄ‚îê
              ‚îÇ
     b[1:0] ‚îÄ‚îÄ‚î§‚îÄ‚îÄ‚ñ∫ cla_block ‚îÄ‚îÄ‚ñ∫ sum[1:0]
              ‚îÇ
      cin ‚îÄ‚îÄ‚îÄ‚îÄ‚îò            ‚îÇ
                           ‚ñº
                         cout



### üí° Key Modules:
- `cla_block.v` ‚Äì Performs 2-bit Carry Lookahead Addition
- `cska_top.v` ‚Äì Integrates CLA with skip logic
- `tb_cska.v` ‚Äì Testbench to verify functional correctness

---

## üìÅ Project Structure

```
2 Bit Carry Skip Adder/
‚îú‚îÄ‚îÄ design.v
‚îú‚îÄ‚îÄ testbench.v
‚îú‚îÄ‚îÄ Output Waveforms     
‚îú‚îÄ‚îÄ README.md
```

## üß™ Simulation

Simulate the design using Vivado Simulator:

### üîß Steps:

- Open Vivado ‚Üí Open the project (cska_project.xpr)
- Navigate to Simulation > Run Simulation > Run Behavioral Simulation
- Verify correctness using waveform window
- Inputs are swept through all values of a[1:0], b[1:0], and cin.

## üõ†Ô∏è Vivado FPGA Flow

### ‚úÖ Target Board:

- Zybo Z7 / Basys 3 / Nexys A7 (or any Xilinx FPGA)

### üß© Steps:

- Create a Vivado Project (or use provided one):
    - Add cla_block.v, cska_top.v under Design Sources
    - Add tb_cska.v under Simulation Sources

    - Add your board-specific .xdc under Constraints

- Synthesize Design:

    - Flow > Run Synthesis

- Implement Design:

    - Flow > Run Implementation

- Generate Bitstream:

    - Flow > Generate Bitstream

- Program FPGA:

    - Tools > Open Hardware Manager > Program Device

## ‚öôÔ∏è Requirements

- Xilinx Vivado Design Suite
- FPGA board: Zybo Z7 / Basys 3 / Nexys A7
- USB Programmer cable
- (Optional) Logic Analyzer for hardware validation

## üöÄ How to Run
Clone the repo:
```
git clone https://github.com/<your-username>/2-bit-cska-fpga.git
cd 2-bit-cska-fpga
```
Open Vivado and launch the existing project:
```
vivado vivado_project/cska_project.xpr
```
Connect your FPGA board and generate/program bitstream.

## üìä Testbench
The testbench (tb_cska.v) verifies all combinations of:

- a[1:0] = 00 to 11
- b[1:0] = 00 to 11
- cin = 0 and 1

It checks both the sum[1:0] and the cout for correctness and timing behavior.

## üì∏ Simulation and Output Waveforms

### EDA Output Log:
![EDA Output Log (2bit CSA)](https://github.com/user-attachments/assets/3cfebbd6-29e7-4f0f-8934-088cab95c9a6)

### EDA Output Waveforms:
![EDA Output Waveform (2bit CSA)](https://github.com/user-attachments/assets/10a1d838-87b1-4d5a-9c37-5ff704baa693)

### Snapshots of Design Implementation on FPGA Board

![photo-collage1](https://github.com/user-attachments/assets/47c15518-5ee0-48d9-b13a-50f9004d1dac)
![photo-collage2](https://github.com/user-attachments/assets/458393c1-499e-49da-b704-f5b5fb21e0f7)

### Live FPGA Implementation Video with Explaination:

- [Video No.1] (https://drive.google.com/file/d/1au8P68ex-Fl0vBsUTeHWsyLhI-GHhqp4/view?usp=sharing)
- [Video No.2] (https://drive.google.com/file/d/1Ht99KrlWzDoMhBmoTjfGTQ9v3bISgUxu/view?usp=sharing)

## Run This Code Live on EDA Playground:

- [2 Bit CSA (Actual)](https://www.edaplayground.com/x/bMCH)
- [2-Bit CSA (Optional)](https://www.edaplayground.com/x/QceP)
- [8 Bit CSA](https://www.edaplayground.com/x/YFVS)

Refer project report also.

Example output:

- Input:  a = 2'b10, b = 2'b01, cin = 1
- Output: sum = 2'b00, cout = 1

## üìå Notes

- This 2-bit CSKA design is modular and scalable for higher-bit implementations.
- Ideal for educational demonstrations on performance-optimized adder design.
- Supports synthesis and deployment on real hardware using Vivado.

## Contact me

- [LinkedIn](https://www.linkedin.com/in/dattpanchal04/)
- [Email](dattpanchal2904@gmail.com)

