wb_dma_ch_pri_enc/wire_pri27_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 2.143461 0.143988 0.160896 -0.225118 0.133777 1.286749 -0.487036 -1.551641 0.165723 -3.663103 0.923249 -1.523226 -1.139624 -4.829336 2.370464 1.800470 1.223173 1.215059 -1.606422 -1.550829
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel/always_5/stmt_1/expr_1 1.264064 1.737608 2.269136 -1.794669 -0.222665 0.042041 -3.500841 0.250044 0.619524 1.777078 -1.697784 0.650985 2.022325 -3.093543 3.526435 1.303536 -0.217389 -1.731630 2.178483 -2.263071
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.454196 -0.185012 -0.149506 0.847326 2.223312 0.461340 2.253878 0.453251 0.986032 1.349260 2.730323 2.784863 0.066730 0.387051 0.188650 -2.836701 -1.158968 1.858053 3.825776 0.404810
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -1.547465 0.601635 1.132262 -2.912433 -0.500941 -0.342748 1.003253 2.274701 0.200489 -0.097723 1.232344 -0.646009 -2.889418 -0.657521 1.803591 -3.308835 4.131136 2.060722 0.668725 -1.086895
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_ch_rf/assign_1_ch_adr0 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_ch_rf/reg_ch_busy 2.451595 1.268230 0.474875 0.518042 4.045818 1.437689 2.410845 -0.915206 0.992899 4.156951 0.533042 2.055945 2.174452 1.175402 1.513642 -0.375576 -1.445119 0.997729 3.030901 0.386901
wb_dma_wb_slv/always_5 -0.880638 -1.470545 3.267671 4.658183 -0.407438 -3.105410 -0.574768 -1.017696 3.508134 -1.918584 -0.685832 -1.384072 0.176855 0.046419 0.697983 -0.540804 -2.911987 -0.214370 0.026675 -1.486246
wb_dma_wb_slv/always_4 0.371288 -3.912659 1.577460 4.532790 -4.443975 -2.140013 -3.045878 -2.270107 2.160766 -4.482536 0.577518 -2.589394 -1.354587 -3.066202 -2.035625 -2.069188 -1.865337 -2.725697 -1.778251 -0.186738
wb_dma_wb_slv/always_3 -3.141711 -1.832307 -0.804155 -1.680666 0.401987 -2.603843 0.569159 2.044034 2.657283 -0.430661 -0.429841 0.024807 -0.152643 -2.393805 -1.712264 -1.797304 4.717973 -0.637346 -3.883927 1.440331
wb_dma_wb_slv/always_1 0.488497 -2.808592 -0.104363 3.324564 -2.900929 -3.899681 -3.597590 1.286497 2.256293 -1.467734 -1.493340 2.875506 -0.981575 -2.909600 1.490037 -6.882788 -2.711198 -3.375609 -0.936433 1.731526
wb_dma_ch_sel/always_44/case_1/cond 0.371144 -3.082924 1.299734 0.634286 -0.160089 -4.823283 0.873444 1.261953 0.966509 -1.499596 1.541916 0.089486 -3.617664 -0.934381 -2.256428 -0.513948 1.416895 1.799717 2.248086 0.599737
wb_dma_rf/wire_ch0_csr 3.300297 -0.547181 -1.079935 1.344387 -2.361305 0.629049 1.050779 -0.541403 3.847795 4.233469 -3.551469 3.898229 4.918032 0.391424 1.579764 0.123965 -2.677940 -2.979488 -2.894239 0.266911
wb_dma_de/wire_done 1.661838 2.545897 1.137968 -1.046427 -1.024207 2.129825 0.398004 -0.437329 1.026658 0.918103 -1.756912 0.160863 0.349399 -0.183239 3.172187 -0.524506 0.665707 -0.144628 -1.741164 -3.654321
wb_dma_ch_pri_enc/wire_pri11_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.939049 2.473976 0.990145 -1.555259 2.545354 4.758554 1.310201 0.087405 1.698868 2.028182 -2.000925 -0.560207 3.112988 2.124312 2.850456 -2.044542 -0.212714 -0.148519 -1.136525 -1.105425
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.581789 0.224945 1.325952 -2.179447 1.969316 3.048362 3.476144 1.355740 1.829443 -0.024415 0.624260 -1.148745 -0.576612 0.856905 0.378241 -1.558031 2.798936 2.337865 -0.292526 -1.853817
wb_dma_de/always_13/stmt_1 1.298691 1.714309 0.381510 -1.940825 -0.691896 -1.015212 -0.886591 0.712410 0.754176 1.553509 -1.762152 1.917853 0.695382 -2.677471 2.052822 3.008567 1.809366 -0.609871 -0.713093 -2.998143
wb_dma_de/always_4/if_1 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_ch_arb/input_req -2.049823 1.323239 0.790054 -1.023443 -1.984983 -0.192589 3.959583 0.371857 0.775862 1.710472 -0.796883 -2.401269 -1.855237 0.194618 -2.811265 -2.638906 4.257549 0.448828 -3.065062 -2.805015
wb_dma_ch_pri_enc/wire_pri20_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_ch_rf/always_26/if_1/if_1 -0.191404 2.368851 -0.209674 -0.404291 0.249553 -3.021593 -0.239024 1.621741 0.355097 0.150208 -4.374760 0.822155 0.735473 -3.677815 3.215144 3.333257 1.057900 -0.108965 -3.305738 -2.079195
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 2.649416 -1.296385 -0.009200 1.497198 -0.474726 0.790659 -0.599356 -0.989527 -0.672644 -2.469824 2.430533 0.856202 -2.333091 1.492712 1.149682 -0.817914 -2.494592 1.299001 2.799565 0.017928
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 0.492908 -0.077043 1.517684 2.301183 -0.001936 0.258944 -1.400934 -1.102819 0.266513 -1.567707 1.315706 0.610598 0.149623 -1.835262 1.340504 -0.323881 -3.375023 0.215705 3.777135 -1.674256
wb_dma_ch_sel/wire_ch_sel 0.124508 1.168493 1.377692 -2.052694 0.453847 -3.136078 1.613266 2.353215 2.240999 5.783026 -2.687541 0.966812 1.142613 -0.894389 -1.400925 -0.703054 3.739164 -1.019885 -0.131163 -0.696409
wb_dma_rf/inst_u19 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/inst_u18 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/inst_u17 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/inst_u16 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/inst_u15 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/inst_u14 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/inst_u13 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/inst_u12 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/inst_u11 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/inst_u10 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.694292 -0.002643 2.701595 0.083084 0.892896 1.792495 -4.577622 1.424737 1.020733 0.113255 -1.743087 -0.889020 -0.039075 5.402745 -0.638554 -1.796618 0.935893 -3.061706 1.079596 -1.746385
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.857020 -1.223338 0.581203 1.567173 -4.810515 0.905334 0.279359 -2.919087 0.732966 -1.574408 3.853319 -0.324190 -2.086471 -2.209918 -3.797489 1.936763 1.245579 0.051310 1.787670 -4.583760
wb_dma/input_wb1_ack_i -2.219386 2.661726 -0.198954 1.082950 -1.203386 -0.965019 -0.214040 0.003839 0.530354 -0.322679 -0.629673 1.190939 -0.346488 1.599804 1.710925 -2.403864 -0.849693 0.459741 -0.284951 -1.516024
wb_dma/wire_slv0_we -2.195114 -0.880228 0.131111 -1.910532 1.623925 -2.906732 0.404423 1.878350 2.215006 0.935446 -2.507367 -1.421683 0.152427 -1.740296 -1.341568 -1.258188 4.822474 -1.396243 -4.339782 1.178002
wb_dma_ch_rf/reg_ch_sz_inf 2.661460 0.332841 1.156302 0.587784 1.908507 1.378205 -0.595232 -0.990111 0.540274 0.233568 -0.113979 0.551902 1.151974 1.383540 2.836066 1.478673 -2.319532 0.486259 1.632215 -0.392567
wb_dma_ch_rf -0.261274 -1.412212 1.078516 -1.236451 0.411160 -3.331324 -2.137044 1.272916 1.393693 2.019810 -2.245923 -1.451203 1.107884 -1.379017 -1.049031 1.054690 2.553668 -2.371974 -0.161214 1.684235
wb_dma_ch_sel/wire_gnt_p1_d -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 4.228253 0.885751 1.445608 -1.665045 2.220822 2.871557 0.302910 -1.315670 0.595903 -0.340580 -1.815956 -3.486984 0.358467 -1.608386 1.580933 1.282394 2.217691 0.144830 -2.143134 -0.863345
wb_dma_ch_sel/input_ch1_txsz 0.668855 0.349506 -1.633584 -0.308378 -1.676980 2.577323 -1.057643 -0.708292 0.110284 -3.218126 1.936630 2.451846 -0.621011 -2.493601 3.796083 -1.669411 -0.894594 0.439478 -1.597348 -1.175781
wb_dma/wire_ch3_txsz 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_ch_sel/assign_7_pri2 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_pri_enc/inst_u30 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma/assign_3_dma_nd -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_ch_rf/assign_6_pointer 6.660080 -1.096444 -0.060977 -0.346290 -1.328477 2.089500 0.927380 1.035681 -0.918542 -1.746020 -0.676763 -1.111165 -3.934814 -0.970637 -2.567068 -3.998784 1.177574 0.026710 1.555684 -0.969382
wb_dma_ch_rf/wire_ch_adr0_dewe -0.093767 -1.549803 1.726729 2.270059 -0.267926 -3.568023 0.186582 -0.084158 2.170570 -1.057881 1.171502 1.021212 -1.503262 -0.730472 -0.349268 0.818564 -0.625383 0.982567 1.859416 -1.713140
wb_dma_ch_pri_enc/always_2/if_1/cond 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.860731 -0.091128 -0.825386 -0.776700 -1.278300 0.277072 1.885208 0.211226 0.044513 -1.062002 1.876441 2.433205 -3.126777 -1.653067 -1.059973 0.746675 2.032632 1.701472 1.075795 -3.402861
wb_dma_ch_sel/input_ch0_txsz 3.989637 1.100578 0.972337 -0.331153 1.213585 2.345488 -0.369561 -2.018810 0.635251 -0.928727 -1.856225 -1.945361 0.937142 -1.395535 2.586002 2.911927 0.174413 -0.144537 -2.389204 -1.715709
wb_dma_ch_sel/always_2 -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_ch_sel/always_3 1.029670 0.125346 1.347748 -1.679268 0.450530 2.542047 3.065667 0.139812 2.703022 -0.760549 -1.000993 -2.331758 -0.438858 0.552598 -0.002838 -0.175783 3.483384 1.070609 -4.204025 -2.768365
wb_dma_rf/input_de_txsz_we 3.534459 0.801598 0.830850 1.781473 0.353539 2.706726 0.735311 -2.635806 1.450736 -1.612887 -1.418804 -1.250929 0.712985 0.294152 2.622247 0.582887 -1.888929 0.004236 -3.338768 -1.850890
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_ch_sel/assign_145_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_de/always_3/if_1/if_1/cond -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_rf/always_1/case_1 1.653974 -0.661862 1.649671 -0.601934 2.129495 -0.671540 -1.641614 1.665668 -0.427045 -1.096806 -1.948191 0.344090 -0.736725 3.273877 1.219955 -2.745454 -3.080488 1.125127 3.626098 2.201797
wb_dma_rf/always_2/if_1/if_1/stmt_1 0.492908 -0.077043 1.517684 2.301183 -0.001936 0.258944 -1.400934 -1.102819 0.266513 -1.567707 1.315706 0.610598 0.149623 -1.835262 1.340504 -0.323881 -3.375023 0.215705 3.777135 -1.674256
wb_dma_ch_sel/assign_99_valid/expr_1 -1.110321 -2.077939 4.014295 0.226039 0.556779 -3.838014 -0.785230 0.965721 3.146584 1.275771 -1.555237 -3.607496 0.855620 -0.741842 -2.544406 2.155718 2.593913 -1.135431 0.548882 -0.431672
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_wb_slv/reg_slv_adr 0.488497 -2.808592 -0.104363 3.324564 -2.900929 -3.899681 -3.597590 1.286497 2.256293 -1.467734 -1.493340 2.875506 -0.981575 -2.909600 1.490037 -6.882788 -2.711198 -3.375609 -0.936433 1.731526
wb_dma_ch_sel/assign_8_pri2 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 2.661460 0.332841 1.156302 0.587784 1.908507 1.378205 -0.595232 -0.990111 0.540274 0.233568 -0.113979 0.551902 1.151974 1.383540 2.836066 1.478673 -2.319532 0.486259 1.632215 -0.392567
wb_dma_wb_mast/wire_wb_cyc_o -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma/wire_paused 0.492908 -0.077043 1.517684 2.301183 -0.001936 0.258944 -1.400934 -1.102819 0.266513 -1.567707 1.315706 0.610598 0.149623 -1.835262 1.340504 -0.323881 -3.375023 0.215705 3.777135 -1.674256
wb_dma_ch_rf/always_8/stmt_1/expr_1 2.451595 1.268230 0.474875 0.518042 4.045818 1.437689 2.410845 -0.915206 0.992899 4.156951 0.533042 2.055945 2.174452 1.175402 1.513642 -0.375576 -1.445119 0.997729 3.030901 0.386901
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma/wire_ch1_adr1 -0.246761 -0.522144 0.557289 -0.866604 1.878326 2.755861 2.157528 1.158364 1.167173 -0.845234 1.176455 -0.698778 -0.050620 0.830599 0.086664 -2.554465 0.733988 1.665935 0.544014 0.046135
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -0.662933 1.418759 1.646420 -0.509974 -1.599176 -1.529298 -0.423750 0.442652 1.468788 4.032367 -2.758295 -0.092736 1.487680 -1.212430 -2.551592 -0.896993 1.795074 -2.962380 -0.505644 -2.515260
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.166535 -0.819535 1.494052 -2.672596 0.438313 -0.088053 2.298440 1.823097 1.424078 -1.070065 1.284299 -1.566468 -3.047808 -0.716671 -0.042725 -1.245220 5.004996 2.427180 -0.464256 -1.590753
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -1.909032 -1.001785 2.729240 0.667701 -1.192806 -1.139144 2.914017 0.701504 2.847095 -0.675010 -1.095797 -4.345327 -1.096646 0.606468 -1.925433 -1.183269 2.925720 0.776176 -2.932270 -1.771017
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_ch_sel/always_39/case_1/stmt_4 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_pri_enc/wire_pri14_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/always_39/case_1/stmt_1 -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_rf/wire_ch6_csr 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 0.730630 -0.804875 2.685588 3.239398 -0.738028 -0.656469 -0.533135 -1.196533 3.832438 -1.001459 -1.125100 0.022487 0.216906 2.775650 2.448026 -2.341995 -2.845749 -0.505008 -1.210678 -1.808242
wb_dma_wb_if/input_wb_we_i -3.395708 -0.645735 0.836686 4.027264 -3.656939 -0.709176 -3.834543 -0.652050 2.510354 -2.535829 1.492958 2.909272 0.637255 2.562057 0.557666 0.296495 -3.103998 -2.397485 -0.888147 -3.938690
wb_dma_ch_sel/assign_141_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.566899 -1.759756 1.092679 1.392975 -0.937949 -2.126714 3.507373 0.446179 4.878850 1.953587 -0.092277 2.577035 0.876259 3.905832 -1.128288 0.263570 -0.478157 0.685069 -1.868687 -1.871288
wb_dma_ch_sel_checker 1.430879 -1.114780 -0.065383 0.696706 -1.503001 -0.944497 -0.820365 -0.285016 0.259827 -3.339398 1.846676 0.866941 -2.928442 -2.456277 0.981392 -0.744147 0.429844 0.893739 0.227579 -1.288974
wb_dma_ch_rf/reg_ch_dis 0.515013 2.318911 1.237821 -0.417478 -1.311380 -2.281104 -0.469036 0.456175 1.115854 1.502072 -3.569546 0.087292 0.957150 -3.383463 1.394603 3.162724 1.582296 -1.176643 -2.140469 -3.797536
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_rf/wire_pointer_we 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_ch_sel/always_46/case_1/stmt_1 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_wb_slv/always_3/stmt_1 -3.141711 -1.832307 -0.804155 -1.680666 0.401987 -2.603843 0.569159 2.044034 2.657283 -0.430661 -0.429841 0.024807 -0.152643 -2.393805 -1.712264 -1.797304 4.717973 -0.637346 -3.883927 1.440331
wb_dma_ch_rf/always_2/if_1/if_1 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma_pri_enc_sub/assign_1_pri_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/input_ch0_adr0 1.973331 -3.419312 0.406540 1.318907 -0.177478 -2.941320 0.104509 1.521488 2.343012 -2.411629 0.152276 1.787286 -0.783881 -2.093138 -0.938721 1.201265 -1.001287 0.841838 1.387698 0.368372
wb_dma_ch_sel/input_ch0_adr1 -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_wb_slv/assign_4 -1.424789 0.196509 -0.137252 4.113352 2.033073 -1.009560 2.354985 -2.143977 2.508598 -1.372708 2.319926 1.031386 0.621677 1.781307 -0.076493 -2.892444 -3.130049 2.465940 1.432019 1.620126
wb_dma_wb_mast/input_wb_data_i 2.472881 -0.760813 -2.416894 1.624137 -2.277902 -0.981153 1.963090 -1.268578 0.576120 -2.872389 0.632356 3.488183 -3.184782 -1.041898 -2.533803 0.752872 0.240041 0.068087 -4.171775 -3.331190
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.166535 -0.819535 1.494052 -2.672596 0.438313 -0.088053 2.298440 1.823097 1.424078 -1.070065 1.284299 -1.566468 -3.047808 -0.716671 -0.042725 -1.245220 5.004996 2.427180 -0.464256 -1.590753
wb_dma_de/wire_adr1_cnt_next1 -1.369726 -1.935715 0.339349 -1.416185 2.882770 3.838043 1.657491 2.627150 3.527785 -1.035690 0.641052 0.781556 3.762440 0.657570 1.071514 -0.644788 -0.538073 0.910455 -0.339337 1.078076
wb_dma_ch_sel/inst_u2 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel/inst_u1 -0.994946 -1.380496 0.612289 -1.818003 0.654573 -0.231142 4.499209 2.806954 2.992712 0.103756 -1.499133 -1.329076 -0.083810 -0.156691 -3.511357 0.192386 4.311229 0.814408 -3.985031 -1.429904
wb_dma_ch_sel/inst_u0 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma/wire_adr0 0.371144 -3.082924 1.299734 0.634286 -0.160089 -4.823283 0.873444 1.261953 0.966509 -1.499596 1.541916 0.089486 -3.617664 -0.934381 -2.256428 -0.513948 1.416895 1.799717 2.248086 0.599737
wb_dma/wire_adr1 -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_ch_sel/assign_131_req_p0/expr_1 -0.221275 0.059330 3.972442 0.714754 -0.359487 -1.789766 2.519139 0.043915 2.048480 1.807296 -2.745301 -5.546393 -0.533160 2.191434 -1.427207 0.073244 2.439886 0.273043 -1.655301 -1.503185
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_ch_rf/assign_18_pointer_we 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_ch_sel/wire_req_p0 -0.766986 0.473457 0.651033 -0.525953 -0.034618 -0.227318 5.507513 0.133316 1.222135 1.062424 -0.945495 -2.721986 -1.619071 0.459634 -3.952347 -0.392800 4.017062 1.307338 -3.668572 -2.448847
wb_dma_ch_sel/wire_req_p1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma/wire_ndnr 1.029670 0.125346 1.347748 -1.679268 0.450530 2.542047 3.065667 0.139812 2.703022 -0.760549 -1.000993 -2.331758 -0.438858 0.552598 -0.002838 -0.175783 3.483384 1.070609 -4.204025 -2.768365
wb_dma_de/reg_mast0_drdy_r 0.740924 -0.586044 -0.014464 1.036424 -1.426619 -1.507089 1.402020 -2.052143 1.502955 -3.340158 1.183501 -0.070762 -2.281636 -2.401758 0.744232 2.919016 1.341424 1.458259 -4.287434 -2.833483
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_ch_sel/assign_137_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_rf/wire_pointer2 1.430879 -1.114780 -0.065383 0.696706 -1.503001 -0.944497 -0.820365 -0.285016 0.259827 -3.339398 1.846676 0.866941 -2.928442 -2.456277 0.981392 -0.744147 0.429844 0.893739 0.227579 -1.288974
wb_dma_rf/wire_pointer3 2.860731 -0.091128 -0.825386 -0.776700 -1.278300 0.277072 1.885208 0.211226 0.044513 -1.062002 1.876441 2.433205 -3.126777 -1.653067 -1.059973 0.746675 2.032632 1.701472 1.075795 -3.402861
wb_dma_rf/wire_pointer0 5.832150 -0.398138 1.532220 -0.803898 -1.234805 1.853331 0.064537 0.066520 -1.210088 -1.228804 -0.639926 -3.263613 -3.991142 0.717441 -1.286272 -3.976237 1.160636 -0.032565 1.679203 -0.671320
wb_dma_rf/wire_pointer1 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_rf/wire_sw_pointer0 -0.652384 -0.165411 0.160984 0.018057 2.753830 -1.495083 0.140443 1.864831 0.102130 -1.548937 0.549944 1.745557 -0.765914 -0.817228 3.152027 -0.481666 -0.942731 2.398435 1.879442 0.921429
wb_dma_de/always_21/stmt_1 0.740924 -0.586044 -0.014464 1.036424 -1.426619 -1.507089 1.402020 -2.052143 1.502955 -3.340158 1.183501 -0.070762 -2.281636 -2.401758 0.744232 2.919016 1.341424 1.458259 -4.287434 -2.833483
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 1.817788 -0.202331 0.899282 -2.001863 0.983322 2.213977 0.470355 -0.986322 2.504914 -3.152689 -0.903408 -3.579363 -0.883562 -3.767512 1.366793 -0.025906 4.445677 0.699460 -5.028874 -1.617169
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 3.933599 -0.565777 1.871990 2.571476 -1.653596 -0.136356 -2.413687 -1.717780 2.001086 -1.932986 -1.211921 0.129444 -0.426612 0.031412 2.786321 -0.542845 -2.386159 -1.433955 -1.039603 -1.981208
wb_dma_ch_arb/input_advance -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_de/always_7/stmt_1 2.412320 1.177807 1.271317 -0.147098 1.856192 3.078417 1.775105 -1.507813 1.845540 0.934271 -1.763858 -0.975862 2.190639 2.294684 1.897433 2.401557 -0.670267 0.369667 -2.328208 -1.988966
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_de/always_3/if_1/cond -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -1.566899 -1.759756 1.092679 1.392975 -0.937949 -2.126714 3.507373 0.446179 4.878850 1.953587 -0.092277 2.577035 0.876259 3.905832 -1.128288 0.263570 -0.478157 0.685069 -1.868687 -1.871288
wb_dma_ch_sel/assign_101_valid -1.110321 -2.077939 4.014295 0.226039 0.556779 -3.838014 -0.785230 0.965721 3.146584 1.275771 -1.555237 -3.607496 0.855620 -0.741842 -2.544406 2.155718 2.593913 -1.135431 0.548882 -0.431672
wb_dma_ch_sel/assign_98_valid -1.110321 -2.077939 4.014295 0.226039 0.556779 -3.838014 -0.785230 0.965721 3.146584 1.275771 -1.555237 -3.607496 0.855620 -0.741842 -2.544406 2.155718 2.593913 -1.135431 0.548882 -0.431672
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_rf/wire_ch7_csr 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma_ch_sel/reg_csr 3.760542 -1.037434 -0.862641 0.000961 -4.622162 0.388227 -0.325799 -0.071518 2.602291 2.512500 -2.148540 3.729793 0.807529 4.936530 -0.043290 1.049977 -0.570212 -2.627776 -3.138885 -1.806573
wb_dma_de/reg_next_state -0.067713 2.641592 1.532881 -0.842916 -1.741217 1.112216 -1.026406 -0.343651 1.625586 4.661184 -3.674678 0.169467 3.290759 -1.455360 -1.399659 -1.448334 0.793702 -4.109616 -1.236023 -3.461363
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 6.970789 -3.005503 0.234763 -0.699194 -2.359828 2.115292 -1.237491 0.751706 3.073659 -0.181431 -1.099947 1.901455 -2.781843 4.564381 -4.331644 -3.177327 2.552326 -2.530646 -0.497563 -2.244093
wb_dma_de/always_11/stmt_1/expr_1 -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_ch_rf/input_ptr_set 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_ch_sel/assign_12_pri3 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_de/assign_65_done/expr_1/expr_1 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.566899 -1.759756 1.092679 1.392975 -0.937949 -2.126714 3.507373 0.446179 4.878850 1.953587 -0.092277 2.577035 0.876259 3.905832 -1.128288 0.263570 -0.478157 0.685069 -1.868687 -1.871288
assert_wb_dma_ch_sel/input_valid 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma/input_wb0_stb_i -0.880638 -1.470545 3.267671 4.658183 -0.407438 -3.105410 -0.574768 -1.017696 3.508134 -1.918584 -0.685832 -1.384072 0.176855 0.046419 0.697983 -0.540804 -2.911987 -0.214370 0.026675 -1.486246
wb_dma/wire_ch1_csr 2.147235 -0.467585 0.675326 -0.033062 -3.419254 -1.051810 -2.603604 -1.266069 2.240799 1.112613 -2.319606 0.377553 1.874636 0.254658 0.849002 5.447199 0.842552 -2.700390 -3.511278 -2.157744
wb_dma_rf/assign_5_pause_req 0.670450 3.195316 0.542641 0.844173 -2.256630 -1.532666 0.811843 0.260498 -0.606153 4.074550 -1.264872 2.858371 -0.690423 -1.298837 -0.332645 -2.705584 -0.734924 -0.814447 3.364219 -3.719263
wb_dma_de/always_12/stmt_1 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_wb_if/wire_wb_ack_o -0.289899 1.744606 -0.516751 2.309189 0.867820 1.141602 1.468498 -1.504481 -0.008187 -2.270090 1.432041 0.439551 -0.478018 0.003465 1.992950 -1.603178 -2.454188 2.315857 0.630232 -0.600442
wb_dma_ch_rf/always_5/if_1/block_1 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_arb/assign_1_gnt -2.787958 -0.222332 0.595955 -2.352309 -1.234248 -0.550091 3.265702 3.116855 2.070528 0.830474 -1.256076 -1.151584 -0.640201 -0.358822 -2.386877 -1.948558 4.706669 0.349515 -3.311535 -1.667463
wb_dma_rf/input_dma_err -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma/wire_wb0_addr_o -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_de/assign_73_dma_busy/expr_1 4.176157 2.662662 0.563368 -0.278349 3.982014 -0.038575 2.751331 -2.003360 -0.143321 4.980608 0.726922 1.534572 -0.006322 -1.539473 1.374156 -0.531139 0.927079 1.581763 3.466814 -0.341553
wb_dma/input_dma_nd_i -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 2.836502 -0.366849 1.857739 2.273646 1.430009 -3.294813 -0.621800 -1.176664 0.854052 0.341645 0.220781 1.306906 -0.114569 -0.980622 1.306961 4.487120 -2.147314 0.842602 3.193004 -1.476755
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 2.836502 -0.366849 1.857739 2.273646 1.430009 -3.294813 -0.621800 -1.176664 0.854052 0.341645 0.220781 1.306906 -0.114569 -0.980622 1.306961 4.487120 -2.147314 0.842602 3.193004 -1.476755
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel/assign_3_pri0 -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_de/always_23/block_1/stmt_8 -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_ch_arb/always_2/block_1/stmt_1 -2.787958 -0.222332 0.595955 -2.352309 -1.234248 -0.550091 3.265702 3.116855 2.070528 0.830474 -1.256076 -1.151584 -0.640201 -0.358822 -2.386877 -1.948558 4.706669 0.349515 -3.311535 -1.667463
wb_dma_de/always_23/block_1/stmt_1 -0.067713 2.641592 1.532881 -0.842916 -1.741217 1.112216 -1.026406 -0.343651 1.625586 4.661184 -3.674678 0.169467 3.290759 -1.455360 -1.399659 -1.448334 0.793702 -4.109616 -1.236023 -3.461363
wb_dma_de/always_23/block_1/stmt_2 3.218178 0.855481 1.308685 -0.511205 0.278862 2.166711 1.246914 -1.262429 1.688732 -0.017381 -1.593506 -1.081538 0.408612 0.748049 1.473968 2.001213 0.834923 0.183598 -2.690805 -2.929330
wb_dma_de/always_23/block_1/stmt_4 4.210897 0.486182 0.160335 0.076880 -0.013988 -0.904284 0.906672 -1.117064 0.740474 -0.073249 -1.515028 0.280614 -0.908610 -2.720956 -0.467252 3.527256 1.485119 -0.004151 -1.606551 -2.872867
wb_dma_de/always_23/block_1/stmt_5 3.247210 -1.146983 0.620921 1.088834 -3.689151 1.272953 0.436171 -1.530291 2.152179 -1.169336 -0.981714 0.167202 -2.666313 5.557659 -1.274441 -2.003222 0.388870 -1.288315 -3.945874 -3.174990
wb_dma_de/always_23/block_1/stmt_6 0.730630 -0.804875 2.685588 3.239398 -0.738028 -0.656469 -0.533135 -1.196533 3.832438 -1.001459 -1.125100 0.022487 0.216906 2.775650 2.448026 -2.341995 -2.845749 -0.505008 -1.210678 -1.808242
wb_dma_rf/inst_u25 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_wb_mast/input_mast_go -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 1.837555 -0.013625 1.590449 1.969055 1.154997 0.305070 -0.692803 -1.181153 1.530061 0.055602 -0.951717 0.134960 1.329044 1.929200 2.535833 0.463398 -3.032116 -0.155201 0.493613 -0.328307
wb_dma_ch_sel/assign_125_de_start/expr_1 0.032649 2.223261 2.845030 -0.007146 -0.353042 -1.146581 -2.340926 0.231005 1.037660 1.887830 -3.235576 -1.003204 2.355708 -3.222540 2.506970 0.948605 -0.583293 -1.919543 0.879246 -2.562624
wb_dma_de/always_23/block_1/case_1/block_2/if_1 0.045564 0.047923 1.001902 1.618380 1.476727 0.128219 0.671298 -0.127262 0.397613 1.122822 2.032568 1.797755 0.481845 -0.853497 -0.238917 -1.901957 -2.496664 0.811213 5.361713 -0.514879
wb_dma_ch_sel/assign_151_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -0.753416 1.133811 1.198491 -0.321651 -2.708209 -0.686323 0.831639 -0.371664 2.304284 -1.076047 -0.777786 -0.421251 -1.422280 -1.995517 1.707994 -0.497007 2.555916 0.270480 -3.917037 -4.262848
wb_dma_wb_mast/reg_mast_dout 2.472881 -0.760813 -2.416894 1.624137 -2.277902 -0.981153 1.963090 -1.268578 0.576120 -2.872389 0.632356 3.488183 -3.184782 -1.041898 -2.533803 0.752872 0.240041 0.068087 -4.171775 -3.331190
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel/assign_100_valid -1.110321 -2.077939 4.014295 0.226039 0.556779 -3.838014 -0.785230 0.965721 3.146584 1.275771 -1.555237 -3.607496 0.855620 -0.741842 -2.544406 2.155718 2.593913 -1.135431 0.548882 -0.431672
wb_dma_ch_sel/assign_131_req_p0 -0.221275 0.059330 3.972442 0.714754 -0.359487 -1.789766 2.519139 0.043915 2.048480 1.807296 -2.745301 -5.546393 -0.533160 2.191434 -1.427207 0.073244 2.439886 0.273043 -1.655301 -1.503185
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_ch_rf/input_dma_done_all 3.218178 0.855481 1.308685 -0.511205 0.278862 2.166711 1.246914 -1.262429 1.688732 -0.017381 -1.593506 -1.081538 0.408612 0.748049 1.473968 2.001213 0.834923 0.183598 -2.690805 -2.929330
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 3.317239 -0.663509 -1.339659 0.069368 -2.705752 2.833823 2.508945 -1.790421 2.404768 -1.007451 -0.396338 1.639386 -1.153053 2.392625 -1.742458 0.452646 1.336504 -0.497217 -5.399971 -3.716058
wb_dma_pri_enc_sub/wire_pri_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/input_wb_rf_din 4.003785 -3.997717 2.193428 2.917294 -2.075436 -1.576837 -2.756079 -2.055692 2.525389 -2.561406 0.638233 -3.259187 -0.851075 -0.936716 0.581252 -0.580099 0.434266 -1.864436 -3.055080 2.304288
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.661838 2.545897 1.137968 -1.046427 -1.024207 2.129825 0.398004 -0.437329 1.026658 0.918103 -1.756912 0.160863 0.349399 -0.183239 3.172187 -0.524506 0.665707 -0.144628 -1.741164 -3.654321
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_sel/assign_139_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel/always_38/case_1 0.032649 2.223261 2.845030 -0.007146 -0.353042 -1.146581 -2.340926 0.231005 1.037660 1.887830 -3.235576 -1.003204 2.355708 -3.222540 2.506970 0.948605 -0.583293 -1.919543 0.879246 -2.562624
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -2.347653 0.058540 0.345265 -1.400260 -2.260434 -1.685677 0.741597 1.217615 0.640974 1.676782 1.323213 0.300870 -0.512561 -5.352379 -3.858195 -1.458543 3.710394 -0.550242 1.604365 -1.731675
wb_dma/constraint_wb0_cyc_o -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma/input_wb0_addr_i -1.161773 -0.024961 -1.061099 4.003376 -3.494843 -5.006544 -3.482703 0.301833 1.647738 -1.535965 -1.456338 2.963632 -0.875008 -1.913492 2.156694 -6.590703 -2.982797 -1.977277 -1.505665 2.418738
wb_dma_de/input_mast1_drdy -1.946441 0.469545 0.584502 -0.187542 -1.572283 -0.482643 -1.125110 1.090479 0.949425 0.284541 -0.162325 1.384747 -0.157963 1.390979 2.121721 -2.456221 -0.381016 -0.294770 0.353217 -0.974478
wb_dma_ch_rf/always_19/if_1/block_1/if_1 2.661460 0.332841 1.156302 0.587784 1.908507 1.378205 -0.595232 -0.990111 0.540274 0.233568 -0.113979 0.551902 1.151974 1.383540 2.836066 1.478673 -2.319532 0.486259 1.632215 -0.392567
wb_dma_wb_if/input_wb_ack_i 0.041117 2.829121 -2.360091 1.087185 -4.699286 0.522067 0.409167 -4.311116 0.135568 -1.408751 1.633188 1.422672 -1.715909 -2.677045 -2.284024 0.760528 2.043360 -0.401065 -3.657300 -4.587355
wb_dma_ch_sel/wire_pri_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/assign_3_ch_am0 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_rf/input_ch_sel 5.325519 1.127599 -1.474738 1.547889 0.452571 -1.114953 4.298258 -3.115894 0.951728 4.429516 1.695965 4.520380 -0.021974 -3.733947 -1.335174 1.933483 0.088020 1.006204 1.179898 -1.805978
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 0.708031 -0.146052 1.424733 -0.160868 1.232027 -4.390762 -1.268142 -1.122555 -0.112203 2.177869 1.770730 2.379137 -2.776144 2.709899 -0.608389 2.122385 0.802956 0.894011 4.190105 -1.342263
wb_dma_de/always_23/block_1/case_1 -0.067713 2.641592 1.532881 -0.842916 -1.741217 1.112216 -1.026406 -0.343651 1.625586 4.661184 -3.674678 0.169467 3.290759 -1.455360 -1.399659 -1.448334 0.793702 -4.109616 -1.236023 -3.461363
wb_dma/wire_pause_req 0.670450 3.195316 0.542641 0.844173 -2.256630 -1.532666 0.811843 0.260498 -0.606153 4.074550 -1.264872 2.858371 -0.690423 -1.298837 -0.332645 -2.705584 -0.734924 -0.814447 3.364219 -3.719263
wb_dma_wb_if/input_mast_go -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/input_de_csr 3.041039 -0.003646 -1.130355 -1.333628 -0.816827 1.860734 2.025573 -0.735249 0.321786 -1.306093 1.440894 1.350063 -1.761841 -1.718215 -0.105726 2.054801 2.222934 1.503854 -1.375080 -2.775581
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/input_mast0_din 2.453052 -2.441207 -1.959266 1.291948 -3.653753 -0.070010 1.472422 -1.443206 2.668731 -2.710236 1.559604 3.115767 -2.006820 -2.024577 -1.691040 0.374923 0.934196 -0.242942 -4.369120 -2.537307
wb_dma_pri_enc_sub/always_3 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_pri_enc_sub/always_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/reg_adr0 0.371144 -3.082924 1.299734 0.634286 -0.160089 -4.823283 0.873444 1.261953 0.966509 -1.499596 1.541916 0.089486 -3.617664 -0.934381 -2.256428 -0.513948 1.416895 1.799717 2.248086 0.599737
wb_dma_ch_sel/reg_adr1 -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_ch_sel/assign_1_pri0 -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_ch_pri_enc/wire_pri26_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 3.370443 -3.751750 1.490644 2.050172 -1.839188 0.249861 -0.507897 2.063614 3.007416 -1.573229 0.024374 1.873850 1.335937 -1.259778 -1.121340 -0.502559 -1.909045 -2.857988 -1.488022 -1.027383
wb_dma/wire_ptr_set 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.661838 2.545897 1.137968 -1.046427 -1.024207 2.129825 0.398004 -0.437329 1.026658 0.918103 -1.756912 0.160863 0.349399 -0.183239 3.172187 -0.524506 0.665707 -0.144628 -1.741164 -3.654321
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -0.544484 -0.615392 3.764958 1.601959 0.542303 -0.321780 1.240252 0.211011 4.818207 0.755158 -1.261126 -0.481344 1.011477 3.898802 1.694638 -1.464448 -1.027523 0.358775 -0.465314 -2.647320
wb_dma_de/reg_ptr_set 2.265125 -0.898083 1.486487 -1.335031 2.256462 -1.032823 -1.592306 0.045392 1.770830 -1.642674 1.114479 0.483198 1.216558 -6.895138 2.447221 5.081758 1.369443 0.671761 0.986160 -1.166113
wb_dma/wire_dma_nd -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_rf/assign_3_csr 0.492908 -0.077043 1.517684 2.301183 -0.001936 0.258944 -1.400934 -1.102819 0.266513 -1.567707 1.315706 0.610598 0.149623 -1.835262 1.340504 -0.323881 -3.375023 0.215705 3.777135 -1.674256
wb_dma_rf/assign_4_dma_abort -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel/assign_123_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -1.230135 -1.453900 1.471619 0.369868 -0.274310 0.679056 2.655584 0.426863 4.478969 1.786481 -0.345843 1.201881 1.612153 5.824914 0.075459 -0.983115 -0.512856 0.278572 -2.109618 -1.101133
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 2.661460 0.332841 1.156302 0.587784 1.908507 1.378205 -0.595232 -0.990111 0.540274 0.233568 -0.113979 0.551902 1.151974 1.383540 2.836066 1.478673 -2.319532 0.486259 1.632215 -0.392567
wb_dma_rf/wire_ch4_csr 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma_ch_rf/always_1/stmt_1/expr_1 2.836502 -0.366849 1.857739 2.273646 1.430009 -3.294813 -0.621800 -1.176664 0.854052 0.341645 0.220781 1.306906 -0.114569 -0.980622 1.306961 4.487120 -2.147314 0.842602 3.193004 -1.476755
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_ch_pri_enc/wire_pri0_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/assign_10_ch_enable -2.347653 0.058540 0.345265 -1.400260 -2.260434 -1.685677 0.741597 1.217615 0.640974 1.676782 1.323213 0.300870 -0.512561 -5.352379 -3.858195 -1.458543 3.710394 -0.550242 1.604365 -1.731675
wb_dma_wb_slv/reg_slv_we -3.141711 -1.832307 -0.804155 -1.680666 0.401987 -2.603843 0.569159 2.044034 2.657283 -0.430661 -0.429841 0.024807 -0.152643 -2.393805 -1.712264 -1.797304 4.717973 -0.637346 -3.883927 1.440331
wb_dma_de/input_txsz 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_wb_if/wire_mast_dout 2.472881 -0.760813 -2.416894 1.624137 -2.277902 -0.981153 1.963090 -1.268578 0.576120 -2.872389 0.632356 3.488183 -3.184782 -1.041898 -2.533803 0.752872 0.240041 0.068087 -4.171775 -3.331190
wb_dma_ch_rf/wire_ch_enable -2.347653 0.058540 0.345265 -1.400260 -2.260434 -1.685677 0.741597 1.217615 0.640974 1.676782 1.323213 0.300870 -0.512561 -5.352379 -3.858195 -1.458543 3.710394 -0.550242 1.604365 -1.731675
wb_dma_rf/wire_csr_we 1.923483 1.623549 0.975219 -0.177252 -2.329041 -1.892030 0.578382 0.797057 0.499906 2.981557 -1.243170 2.565422 -1.273491 -0.063375 -0.666141 0.357340 0.943500 -0.463280 2.160601 -4.290941
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel_checker/input_dma_busy 1.430879 -1.114780 -0.065383 0.696706 -1.503001 -0.944497 -0.820365 -0.285016 0.259827 -3.339398 1.846676 0.866941 -2.928442 -2.456277 0.981392 -0.744147 0.429844 0.893739 0.227579 -1.288974
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/assign_9_ch_txsz 2.301695 1.175541 1.062686 -1.837132 0.332333 2.200651 -2.224682 -0.774151 0.213219 -1.110894 -2.051301 -2.889058 -0.859186 -1.777105 4.383399 -3.404283 2.473491 -1.007014 -3.402981 -0.128653
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_de/assign_65_done 1.661838 2.545897 1.137968 -1.046427 -1.024207 2.129825 0.398004 -0.437329 1.026658 0.918103 -1.756912 0.160863 0.349399 -0.183239 3.172187 -0.524506 0.665707 -0.144628 -1.741164 -3.654321
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -3.029653 0.764221 -0.167921 0.447858 -1.592497 -1.390062 0.378984 1.881563 1.967239 -2.267528 -0.717832 1.431465 0.749681 -6.207368 0.202531 1.030295 0.987463 0.068646 -1.751749 -3.732682
wb_dma_de/always_2/if_1/if_1 -1.680352 -3.387886 0.575279 -1.641327 2.060828 -0.628299 0.003439 2.662032 3.133948 -0.189146 3.691483 3.642491 0.992082 1.042136 -0.254543 2.269961 1.263123 1.284567 2.840986 0.228396
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/always_9/stmt_1/expr_1 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel/assign_112_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_de/always_23/block_1/case_1/block_8 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_de/always_23/block_1/case_1/block_9 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_ch_rf/assign_28_this_ptr_set 2.860731 -0.091128 -0.825386 -0.776700 -1.278300 0.277072 1.885208 0.211226 0.044513 -1.062002 1.876441 2.433205 -3.126777 -1.653067 -1.059973 0.746675 2.032632 1.701472 1.075795 -3.402861
wb_dma_ch_rf/always_22 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_de/always_23/block_1/case_1/block_1 -0.417692 2.012165 2.543779 -1.919456 -2.180766 0.428458 -2.408806 0.766846 1.527226 2.667147 -5.481143 -1.102871 2.403224 0.366440 -1.146784 -0.431630 0.915631 -4.484148 -2.887629 -4.082100
wb_dma_ch_rf/always_20 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_de/always_23/block_1/case_1/block_3 0.773118 -1.143292 1.747790 -3.154954 0.784047 2.942207 -1.805834 2.247919 3.711917 1.834928 -2.724926 0.194891 2.778221 4.377654 0.546133 -3.144053 1.721265 -3.217458 -2.836026 0.140359
wb_dma_de/always_23/block_1/case_1/block_4 1.502389 -1.160184 1.189153 -4.100323 1.002186 1.956028 -2.731744 1.560625 3.453488 2.361444 -1.727396 2.205994 1.822201 4.268916 1.985385 -2.721655 2.163881 -2.874897 -2.703138 0.458303
wb_dma_ch_rf/always_27 0.515013 2.318911 1.237821 -0.417478 -1.311380 -2.281104 -0.469036 0.456175 1.115854 1.502072 -3.569546 0.087292 0.957150 -3.383463 1.394603 3.162724 1.582296 -1.176643 -2.140469 -3.797536
wb_dma_de/always_23/block_1/case_1/block_7 1.840697 -1.163954 -0.140833 0.554932 -2.270101 0.902116 -0.416289 -2.740689 0.877586 -2.700632 2.968033 -0.391045 -1.007879 -5.806427 -1.379714 3.111467 1.800208 0.264244 -0.211756 -2.880059
wb_dma/assign_4_dma_rest 1.788883 -1.329176 -1.590322 -0.524518 -0.456966 1.956599 1.965885 0.345393 0.705715 -1.065908 3.230196 3.432232 -1.039625 -1.155528 -1.242644 0.452317 0.467489 1.735263 1.899031 -1.533472
wb_dma_ch_rf/always_23/if_1 -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_ch_sel/reg_ndr_r -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_de/assign_66_dma_done/expr_1 1.298691 1.714309 0.381510 -1.940825 -0.691896 -1.015212 -0.886591 0.712410 0.754176 1.553509 -1.762152 1.917853 0.695382 -2.677471 2.052822 3.008567 1.809366 -0.609871 -0.713093 -2.998143
wb_dma_ch_sel/reg_req_r 2.857118 -0.543592 -0.786882 0.339119 -0.714993 -1.169346 0.419962 -0.787300 0.637174 -2.495536 0.869196 1.214832 -1.818879 -5.727082 -0.053821 2.719891 1.543496 0.889469 -0.910220 -2.386492
wb_dma_ch_rf/reg_pointer_r 2.175438 -2.324029 -0.774871 0.306485 0.901058 0.944191 0.097875 -0.928139 -0.506608 -2.932823 4.200929 0.144030 -2.934188 0.700167 0.694784 -0.682686 -0.584461 2.168260 3.709394 1.345699
wb_dma_ch_sel/assign_105_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_ch_pri_enc/wire_pri5_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/always_39/case_1 -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_ch_sel/always_6 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_ch_sel/always_7 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_ch_sel/always_4 -0.076105 1.453409 2.642007 -0.505522 0.234130 -2.153192 -1.501914 0.676470 1.934413 1.351505 -3.127879 -0.940437 1.694169 -2.511842 2.530725 2.431249 1.080621 -1.044839 -0.849651 -2.446688
wb_dma_ch_sel/always_5 1.264064 1.737608 2.269136 -1.794669 -0.222665 0.042041 -3.500841 0.250044 0.619524 1.777078 -1.697784 0.650985 2.022325 -3.093543 3.526435 1.303536 -0.217389 -1.731630 2.178483 -2.263071
wb_dma_ch_sel/assign_126_ch_sel/expr_1 0.124508 1.168493 1.377692 -2.052694 0.453847 -3.136078 1.613266 2.353215 2.240999 5.783026 -2.687541 0.966812 1.142613 -0.894389 -1.400925 -0.703054 3.739164 -1.019885 -0.131163 -0.696409
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_sel/always_1 2.857118 -0.543592 -0.786882 0.339119 -0.714993 -1.169346 0.419962 -0.787300 0.637174 -2.495536 0.869196 1.214832 -1.818879 -5.727082 -0.053821 2.719891 1.543496 0.889469 -0.910220 -2.386492
wb_dma_ch_arb/always_2/block_1/case_1/cond 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_ch_sel/always_8 2.860731 -0.091128 -0.825386 -0.776700 -1.278300 0.277072 1.885208 0.211226 0.044513 -1.062002 1.876441 2.433205 -3.126777 -1.653067 -1.059973 0.746675 2.032632 1.701472 1.075795 -3.402861
wb_dma_ch_sel/always_9 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/assign_67_dma_done_all 3.218178 0.855481 1.308685 -0.511205 0.278862 2.166711 1.246914 -1.262429 1.688732 -0.017381 -1.593506 -1.081538 0.408612 0.748049 1.473968 2.001213 0.834923 0.183598 -2.690805 -2.929330
wb_dma_ch_rf/wire_ch_txsz 2.301695 1.175541 1.062686 -1.837132 0.332333 2.200651 -2.224682 -0.774151 0.213219 -1.110894 -2.051301 -2.889058 -0.859186 -1.777105 4.383399 -3.404283 2.473491 -1.007014 -3.402981 -0.128653
wb_dma_ch_sel/assign_99_valid -1.110321 -2.077939 4.014295 0.226039 0.556779 -3.838014 -0.785230 0.965721 3.146584 1.275771 -1.555237 -3.607496 0.855620 -0.741842 -2.544406 2.155718 2.593913 -1.135431 0.548882 -0.431672
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -1.785402 -1.212256 1.267826 -0.309159 -1.490552 -2.442089 1.439907 0.279322 4.097407 3.197842 -2.372850 -0.981482 1.668900 0.788454 -2.975214 -1.355836 3.004272 -2.089895 -4.233423 0.208320
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -0.762779 -0.045090 1.966243 3.037833 -3.363064 -1.097143 -1.912454 0.346520 0.984057 -1.492374 0.448429 -0.587145 0.825273 -0.853491 3.513371 0.802410 -2.079942 -0.760492 -0.465811 -1.466810
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.166535 -0.819535 1.494052 -2.672596 0.438313 -0.088053 2.298440 1.823097 1.424078 -1.070065 1.284299 -1.566468 -3.047808 -0.716671 -0.042725 -1.245220 5.004996 2.427180 -0.464256 -1.590753
wb_dma/wire_ch2_txsz 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.502389 -1.160184 1.189153 -4.100323 1.002186 1.956028 -2.731744 1.560625 3.453488 2.361444 -1.727396 2.205994 1.822201 4.268916 1.985385 -2.721655 2.163881 -2.874897 -2.703138 0.458303
wb_dma_de/always_23/block_1 -0.067713 2.641592 1.532881 -0.842916 -1.741217 1.112216 -1.026406 -0.343651 1.625586 4.661184 -3.674678 0.169467 3.290759 -1.455360 -1.399659 -1.448334 0.793702 -4.109616 -1.236023 -3.461363
wb_dma_ch_rf/always_22/if_1 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_de/wire_mast1_dout 2.436396 -1.401787 -1.259437 0.589821 0.376512 3.948962 0.282995 -1.855473 2.165826 -2.919097 1.115948 1.509275 0.863623 0.293882 0.841595 -0.514411 -1.206251 -0.394758 -3.449064 -0.629989
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_de/always_8/stmt_1 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_ch_rf/wire_ch_done_we 1.158051 1.862633 2.055485 -0.617872 -1.884361 -0.258240 0.432398 -0.243025 2.335623 1.540534 -2.356606 0.029873 0.020952 -0.335370 1.835772 0.300369 1.685587 -0.703576 -2.362453 -4.515261
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_wb_slv/wire_wb_ack_o -0.289899 1.744606 -0.516751 2.309189 0.867820 1.141602 1.468498 -1.504481 -0.008187 -2.270090 1.432041 0.439551 -0.478018 0.003465 1.992950 -1.603178 -2.454188 2.315857 0.630232 -0.600442
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.166535 -0.819535 1.494052 -2.672596 0.438313 -0.088053 2.298440 1.823097 1.424078 -1.070065 1.284299 -1.566468 -3.047808 -0.716671 -0.042725 -1.245220 5.004996 2.427180 -0.464256 -1.590753
wb_dma_de/reg_ld_desc_sel 3.921375 0.477285 3.452874 -0.630167 3.739176 -0.587506 -0.158591 -0.811199 1.897969 4.623032 -2.360307 -0.430539 -0.170510 4.827991 -3.246922 0.160168 1.065152 -1.387012 3.037606 -2.526951
wb_dma_wb_mast/assign_2_mast_pt_out -0.289899 1.744606 -0.516751 2.309189 0.867820 1.141602 1.468498 -1.504481 -0.008187 -2.270090 1.432041 0.439551 -0.478018 0.003465 1.992950 -1.603178 -2.454188 2.315857 0.630232 -0.600442
wb_dma_de/assign_83_wr_ack 1.661838 2.545897 1.137968 -1.046427 -1.024207 2.129825 0.398004 -0.437329 1.026658 0.918103 -1.756912 0.160863 0.349399 -0.183239 3.172187 -0.524506 0.665707 -0.144628 -1.741164 -3.654321
wb_dma/wire_dma_done_all 3.218178 0.855481 1.308685 -0.511205 0.278862 2.166711 1.246914 -1.262429 1.688732 -0.017381 -1.593506 -1.081538 0.408612 0.748049 1.473968 2.001213 0.834923 0.183598 -2.690805 -2.929330
assert_wb_dma_rf/input_ch0_am1 -0.652384 -0.165411 0.160984 0.018057 2.753830 -1.495083 0.140443 1.864831 0.102130 -1.548937 0.549944 1.745557 -0.765914 -0.817228 3.152027 -0.481666 -0.942731 2.398435 1.879442 0.921429
wb_dma_ch_arb/reg_state -2.787958 -0.222332 0.595955 -2.352309 -1.234248 -0.550091 3.265702 3.116855 2.070528 0.830474 -1.256076 -1.151584 -0.640201 -0.358822 -2.386877 -1.948558 4.706669 0.349515 -3.311535 -1.667463
wb_dma_ch_sel/input_ch0_csr 2.794366 1.011949 0.723246 -0.374258 -3.451079 -0.865816 -1.610614 2.036932 1.260666 3.003361 -5.931033 2.457041 2.454439 2.062014 1.317351 1.946615 -2.093915 -3.687544 -2.118867 -2.751271
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.773118 -1.143292 1.747790 -3.154954 0.784047 2.942207 -1.805834 2.247919 3.711917 1.834928 -2.724926 0.194891 2.778221 4.377654 0.546133 -3.144053 1.721265 -3.217458 -2.836026 0.140359
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_wb_mast -2.337303 1.710296 -1.472043 2.576052 -3.899169 0.211667 1.519778 -2.035099 1.314386 -2.710982 0.178467 0.128993 0.048215 -2.856673 -3.068168 0.569343 0.356834 -0.790226 -4.296965 -4.458115
wb_dma_ch_sel/assign_124_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_de/always_18/stmt_1 -0.987151 -1.914987 1.954091 2.235671 -0.063613 2.564842 0.793480 -2.487745 1.339331 -3.384185 3.050303 -4.044237 0.627691 -1.381041 -1.766316 2.000053 -0.616374 1.069514 0.746818 -1.297830
wb_dma_ch_rf/wire_ch_csr_dewe 3.317239 -0.663509 -1.339659 0.069368 -2.705752 2.833823 2.508945 -1.790421 2.404768 -1.007451 -0.396338 1.639386 -1.153053 2.392625 -1.742458 0.452646 1.336504 -0.497217 -5.399971 -3.716058
wb_dma_ch_pri_enc/input_pri2 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_ch_pri_enc/input_pri3 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_ch_pri_enc/input_pri0 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_pri_enc/input_pri1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_wb_if/input_slv_pt_in -0.289899 1.744606 -0.516751 2.309189 0.867820 1.141602 1.468498 -1.504481 -0.008187 -2.270090 1.432041 0.439551 -0.478018 0.003465 1.992950 -1.603178 -2.454188 2.315857 0.630232 -0.600442
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.093767 -1.549803 1.726729 2.270059 -0.267926 -3.568023 0.186582 -0.084158 2.170570 -1.057881 1.171502 1.021212 -1.503262 -0.730472 -0.349268 0.818564 -0.625383 0.982567 1.859416 -1.713140
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma/wire_de_adr1_we -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_ch_sel/assign_6_pri1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_sel/assign_129_req_p0/expr_1 -0.665851 -0.185035 3.038420 1.059199 -0.873237 2.045037 2.164931 -0.305491 3.884327 1.356003 -2.301633 -2.451965 2.667890 4.579115 0.921049 -0.254147 -0.890234 -0.544840 -2.968552 -2.060609
wb_dma_rf/wire_csr 0.492908 -0.077043 1.517684 2.301183 -0.001936 0.258944 -1.400934 -1.102819 0.266513 -1.567707 1.315706 0.610598 0.149623 -1.835262 1.340504 -0.323881 -3.375023 0.215705 3.777135 -1.674256
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.093767 -1.549803 1.726729 2.270059 -0.267926 -3.568023 0.186582 -0.084158 2.170570 -1.057881 1.171502 1.021212 -1.503262 -0.730472 -0.349268 0.818564 -0.625383 0.982567 1.859416 -1.713140
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -0.651457 0.844163 0.282739 0.263236 -2.072722 -1.516821 -1.694863 -1.272143 0.372507 -3.047778 1.317481 -0.040356 -1.545364 -5.897872 3.402054 1.112262 1.178177 0.749639 -1.545662 -2.350310
wb_dma_ch_sel/always_37/if_1 1.288921 0.656871 0.242028 -3.695593 0.106102 -2.195286 1.155481 2.376457 1.890379 5.663877 -0.971625 2.825193 0.402963 -1.685554 -1.179154 -0.819112 4.771398 -0.749261 0.617028 -0.515091
wb_dma_de/always_6/if_1/cond 4.155546 0.503621 0.815374 1.738514 -0.407978 1.731951 -1.205279 -2.809428 1.222481 -2.717519 -1.188244 -1.282501 0.405171 -2.718350 2.973924 1.548765 -1.447880 -0.556392 -2.791386 -1.943794
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.773118 -1.143292 1.747790 -3.154954 0.784047 2.942207 -1.805834 2.247919 3.711917 1.834928 -2.724926 0.194891 2.778221 4.377654 0.546133 -3.144053 1.721265 -3.217458 -2.836026 0.140359
wb_dma_ch_rf/always_8/stmt_1 2.451595 1.268230 0.474875 0.518042 4.045818 1.437689 2.410845 -0.915206 0.992899 4.156951 0.533042 2.055945 2.174452 1.175402 1.513642 -0.375576 -1.445119 0.997729 3.030901 0.386901
wb_dma_ch_sel/assign_108_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_ch_pri_enc/wire_pri9_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_ch_sel/wire_pri2 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_ch_sel/wire_pri3 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_ch_sel/wire_pri0 -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_ch_sel/wire_pri1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/always_4/if_1/if_1/cond/expr_1 3.486856 0.844686 3.315227 -0.199761 0.231864 0.662992 0.586441 -0.461987 2.837705 0.820538 -1.934319 -0.905859 -0.055214 0.822839 2.418974 0.918001 0.833104 0.211503 -0.458830 -4.041874
wb_dma_rf/input_ptr_set 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_rf/always_2/if_1/if_1 1.830454 1.847590 1.034822 0.676543 -4.131348 -1.561761 -0.978647 0.643968 -1.346590 1.125886 -1.936062 1.686428 -2.342784 -0.456581 -0.586295 -0.995005 -1.003136 -1.340534 2.775015 -4.825611
wb_dma_de/assign_77_read_hold -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_pri_enc_sub/input_valid -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -1.124488 -1.353889 1.159966 -0.349812 -1.655401 1.166065 3.405523 0.196677 4.635808 1.593547 -0.168256 0.968542 1.357514 5.113384 -0.157506 0.214176 0.880055 0.389132 -3.692898 -2.206494
wb_dma_ch_rf/always_27/stmt_1 0.515013 2.318911 1.237821 -0.417478 -1.311380 -2.281104 -0.469036 0.456175 1.115854 1.502072 -3.569546 0.087292 0.957150 -3.383463 1.394603 3.162724 1.582296 -1.176643 -2.140469 -3.797536
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -2.271668 0.650575 -1.835018 1.050239 -2.224270 5.105958 2.202335 -2.395566 2.336719 0.107289 1.685709 2.211954 3.481585 2.012074 2.980710 -3.670543 -3.399925 0.548799 -4.186152 1.003893
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_ch_sel/wire_valid -2.347653 0.058540 0.345265 -1.400260 -2.260434 -1.685677 0.741597 1.217615 0.640974 1.676782 1.323213 0.300870 -0.512561 -5.352379 -3.858195 -1.458543 3.710394 -0.550242 1.604365 -1.731675
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_de/wire_chunk_cnt_is_0_d 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_ch_sel/assign_109_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.880638 -1.470545 3.267671 4.658183 -0.407438 -3.105410 -0.574768 -1.017696 3.508134 -1.918584 -0.685832 -1.384072 0.176855 0.046419 0.697983 -0.540804 -2.911987 -0.214370 0.026675 -1.486246
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_de/assign_75_mast1_dout 2.436396 -1.401787 -1.259437 0.589821 0.376512 3.948962 0.282995 -1.855473 2.165826 -2.919097 1.115948 1.509275 0.863623 0.293882 0.841595 -0.514411 -1.206251 -0.394758 -3.449064 -0.629989
wb_dma/constraint_csr 2.661460 0.332841 1.156302 0.587784 1.908507 1.378205 -0.595232 -0.990111 0.540274 0.233568 -0.113979 0.551902 1.151974 1.383540 2.836066 1.478673 -2.319532 0.486259 1.632215 -0.392567
wb_dma_ch_rf/always_5/if_1 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_ch_pri_enc/wire_pri21_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/assign_157_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_wb_mast/assign_1/expr_1 -3.339730 -1.521026 -1.049345 1.523845 -2.054715 4.548103 0.291174 0.981625 3.613995 -4.462196 1.344819 1.624294 3.479321 -2.006850 0.745032 -2.299607 -2.376101 -1.445427 -3.468104 -2.056949
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_de/reg_mast1_adr -4.726907 -1.500271 -0.119690 0.371228 1.639295 -1.694766 3.358784 2.126430 4.277793 0.562681 1.735695 4.880380 2.842242 -0.771094 -1.168933 1.993156 -1.196467 1.540585 0.209524 -1.924842
wb_dma_ch_pri_enc/wire_pri17_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_sel/input_ch2_csr 2.147235 -0.467585 0.675326 -0.033062 -3.419254 -1.051810 -2.603604 -1.266069 2.240799 1.112613 -2.319606 0.377553 1.874636 0.254658 0.849002 5.447199 0.842552 -2.700390 -3.511278 -2.157744
wb_dma_ch_rf/assign_13_ch_txsz_we 4.228253 0.885751 1.445608 -1.665045 2.220822 2.871557 0.302910 -1.315670 0.595903 -0.340580 -1.815956 -3.486984 0.358467 -1.608386 1.580933 1.282394 2.217691 0.144830 -2.143134 -0.863345
wb_dma_ch_sel/assign_130_req_p0 -0.665851 -0.185035 3.038420 1.059199 -0.873237 2.045037 2.164931 -0.305491 3.884327 1.356003 -2.301633 -2.451965 2.667890 4.579115 0.921049 -0.254147 -0.890234 -0.544840 -2.968552 -2.060609
wb_dma_ch_arb/always_1/if_1/stmt_2 -2.787958 -0.222332 0.595955 -2.352309 -1.234248 -0.550091 3.265702 3.116855 2.070528 0.830474 -1.256076 -1.151584 -0.640201 -0.358822 -2.386877 -1.948558 4.706669 0.349515 -3.311535 -1.667463
wb_dma_ch_sel/assign_106_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_ch_pri_enc/wire_pri28_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_rf/always_11/if_1/if_1 -2.441824 1.573282 2.731484 0.115269 -0.382253 1.014789 1.712932 1.014088 3.356548 1.787485 -1.211505 0.046407 1.116814 2.792624 2.577527 -3.406112 -0.137188 0.560102 -0.485605 -3.169916
wb_dma_wb_if/wire_slv_adr 0.488497 -2.808592 -0.104363 3.324564 -2.900929 -3.899681 -3.597590 1.286497 2.256293 -1.467734 -1.493340 2.875506 -0.981575 -2.909600 1.490037 -6.882788 -2.711198 -3.375609 -0.936433 1.731526
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_ch_sel/input_ch1_csr 2.147235 -0.467585 0.675326 -0.033062 -3.419254 -1.051810 -2.603604 -1.266069 2.240799 1.112613 -2.319606 0.377553 1.874636 0.254658 0.849002 5.447199 0.842552 -2.700390 -3.511278 -2.157744
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma/wire_pt1_sel_i 0.851167 -2.681927 -1.464370 0.609033 0.493480 3.424752 1.943206 -0.773472 4.115255 -2.987747 1.112248 2.089152 2.077814 0.655154 -0.196551 -0.097339 -0.932156 -0.306952 -4.999218 -0.347194
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.094105 -1.190917 1.093321 -1.088768 2.659486 0.620808 0.342801 2.050756 2.302147 -0.560924 1.260993 1.470383 2.263909 -1.452550 1.380376 2.089596 -0.195723 1.361723 2.230549 -0.327986
wb_dma/wire_pt1_sel_o -0.972526 -0.005925 0.154502 -1.548001 -1.193708 3.464319 -0.577952 0.723282 -1.222068 -0.333515 1.924549 1.068247 -0.686207 1.811823 3.889283 -2.024199 -1.123327 1.067963 1.108156 -0.568328
wb_dma_ch_sel/assign_127_req_p0/expr_1 -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_ch_pri_enc/inst_u16 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_ch_sel/always_48/case_1 -2.787958 -0.222332 0.595955 -2.352309 -1.234248 -0.550091 3.265702 3.116855 2.070528 0.830474 -1.256076 -1.151584 -0.640201 -0.358822 -2.386877 -1.948558 4.706669 0.349515 -3.311535 -1.667463
wb_dma_ch_sel/input_ch7_csr 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
assert_wb_dma_rf/input_ch0_txsz -0.529150 -1.300449 1.091611 1.379088 1.776270 -0.097178 -0.930828 -0.512607 0.830342 -3.993376 0.879318 -1.845041 -1.561369 -1.063591 3.113175 -1.963026 -0.204225 1.280871 -1.259754 0.667310
assert_wb_dma_rf -1.077811 -0.942213 0.948543 0.866267 2.653123 -1.906116 -1.204500 1.344101 0.544039 -3.402141 -0.053555 -0.222681 -1.053366 -1.724399 3.907883 -1.017789 -0.764089 1.748585 0.046473 1.253078
wb_dma_ch_rf/reg_ch_am0_r 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_ch_rf/always_4/if_1 2.175438 -2.324029 -0.774871 0.306485 0.901058 0.944191 0.097875 -0.928139 -0.506608 -2.932823 4.200929 0.144030 -2.934188 0.700167 0.694784 -0.682686 -0.584461 2.168260 3.709394 1.345699
wb_dma_de/always_4/if_1/if_1/stmt_1 3.486856 0.844686 3.315227 -0.199761 0.231864 0.662992 0.586441 -0.461987 2.837705 0.820538 -1.934319 -0.905859 -0.055214 0.822839 2.418974 0.918001 0.833104 0.211503 -0.458830 -4.041874
wb_dma_de/always_14/stmt_1/expr_1 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_de/wire_use_ed 6.314372 -3.057927 -0.361100 -0.526034 -2.583538 0.709979 -1.103495 -0.327015 3.448591 0.402685 -0.578229 4.175244 -2.720260 5.460074 -3.341608 -2.217360 1.757745 -2.604672 -1.719368 -2.445749
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 0.045564 0.047923 1.001902 1.618380 1.476727 0.128219 0.671298 -0.127262 0.397613 1.122822 2.032568 1.797755 0.481845 -0.853497 -0.238917 -1.901957 -2.496664 0.811213 5.361713 -0.514879
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_ch_sel/input_nd_i -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
assert_wb_dma_ch_sel/input_req_i 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_rf/reg_ch_rl 2.836502 -0.366849 1.857739 2.273646 1.430009 -3.294813 -0.621800 -1.176664 0.854052 0.341645 0.220781 1.306906 -0.114569 -0.980622 1.306961 4.487120 -2.147314 0.842602 3.193004 -1.476755
wb_dma_de/reg_paused 0.492908 -0.077043 1.517684 2.301183 -0.001936 0.258944 -1.400934 -1.102819 0.266513 -1.567707 1.315706 0.610598 0.149623 -1.835262 1.340504 -0.323881 -3.375023 0.215705 3.777135 -1.674256
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.661838 2.545897 1.137968 -1.046427 -1.024207 2.129825 0.398004 -0.437329 1.026658 0.918103 -1.756912 0.160863 0.349399 -0.183239 3.172187 -0.524506 0.665707 -0.144628 -1.741164 -3.654321
wb_dma_wb_if/wire_mast_drdy -2.029581 0.503345 1.812790 -0.937613 -5.564119 1.471784 -2.095330 -4.745413 0.938653 -0.383171 3.630601 -2.608738 -1.362661 0.705675 0.434452 1.937287 3.187700 -0.490866 -1.448086 -4.083642
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.409540 -0.802052 2.268778 0.906171 0.551851 -2.810996 2.404799 0.148179 2.778206 -0.181580 1.035303 0.373290 -1.648130 -1.068540 -0.851269 2.256635 1.597764 2.126451 1.265961 -3.449073
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_ch_sel/assign_100_valid/expr_1 -1.110321 -2.077939 4.014295 0.226039 0.556779 -3.838014 -0.785230 0.965721 3.146584 1.275771 -1.555237 -3.607496 0.855620 -0.741842 -2.544406 2.155718 2.593913 -1.135431 0.548882 -0.431672
wb_dma_wb_if/inst_u1 -3.743030 -0.756245 -0.220600 -0.809493 -1.355024 -0.606879 -0.010700 1.162227 1.307503 0.123802 0.021726 -1.586784 0.269170 -2.765206 -0.878753 -4.420993 2.586920 -0.777321 -1.911628 1.899895
wb_dma_wb_if/inst_u0 -2.337303 1.710296 -1.472043 2.576052 -3.899169 0.211667 1.519778 -2.035099 1.314386 -2.710982 0.178467 0.128993 0.048215 -2.856673 -3.068168 0.569343 0.356834 -0.790226 -4.296965 -4.458115
wb_dma_ch_sel 0.673030 0.993395 1.215738 -1.236641 -1.579864 -0.841111 -0.474157 0.430415 1.031865 4.404372 -2.394167 0.218123 1.906013 -0.286535 -2.049493 1.251175 1.659958 -2.561643 0.194424 -1.859321
wb_dma_rf/input_de_csr_we 3.317239 -0.663509 -1.339659 0.069368 -2.705752 2.833823 2.508945 -1.790421 2.404768 -1.007451 -0.396338 1.639386 -1.153053 2.392625 -1.742458 0.452646 1.336504 -0.497217 -5.399971 -3.716058
wb_dma_rf/wire_ch0_adr0 1.994842 -4.079443 1.622216 2.256845 -0.449607 -3.528687 -2.318201 -0.083322 3.832296 -0.542553 1.682830 3.468863 -0.508411 1.687162 -1.092597 1.500167 -1.455689 -0.916167 2.556479 -0.514319
wb_dma_rf/wire_ch0_adr1 -1.497410 -1.268479 2.271737 1.876329 2.391754 -0.285666 -0.426143 0.406452 0.854276 -4.251268 -0.464664 -4.220077 -0.746920 -1.054114 2.178706 -0.976113 -0.556722 1.119256 -0.993795 0.377730
wb_dma_de/always_9/stmt_1/expr_1 2.287971 0.743794 1.162320 0.732983 2.811291 2.996430 0.762300 -1.915306 2.080040 0.460052 -1.813045 -0.524150 3.242999 2.167585 2.876441 2.422148 -2.453667 -0.036807 -2.137587 -0.873446
wb_dma_ch_sel/always_42/case_1/cond 2.612263 1.612693 -0.562421 -1.163706 -1.740244 -1.057700 1.039799 -0.311806 -0.445962 2.326854 0.415807 3.560310 -1.293085 -1.219279 0.613608 2.616113 1.207781 0.530888 0.946209 -3.467684
wb_dma_wb_slv/input_wb_cyc_i -3.305001 -1.605133 -0.594812 3.445592 -2.790017 -0.215189 4.172795 -2.141948 2.349956 0.228190 0.843160 0.817103 1.687369 -0.824769 1.237787 0.533512 -3.421877 1.457037 -6.056404 0.597297
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma_de/reg_tsz_cnt 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_ch_sel/reg_ndr -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_de/assign_83_wr_ack/expr_1 1.661838 2.545897 1.137968 -1.046427 -1.024207 2.129825 0.398004 -0.437329 1.026658 0.918103 -1.756912 0.160863 0.349399 -0.183239 3.172187 -0.524506 0.665707 -0.144628 -1.741164 -3.654321
wb_dma_de/reg_de_txsz_we 3.534459 0.801598 0.830850 1.781473 0.353539 2.706726 0.735311 -2.635806 1.450736 -1.612887 -1.418804 -1.250929 0.712985 0.294152 2.622247 0.582887 -1.888929 0.004236 -3.338768 -1.850890
wb_dma_ch_rf/reg_pointer_sr 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_rf/input_de_adr1_we -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.502389 -1.160184 1.189153 -4.100323 1.002186 1.956028 -2.731744 1.560625 3.453488 2.361444 -1.727396 2.205994 1.822201 4.268916 1.985385 -2.721655 2.163881 -2.874897 -2.703138 0.458303
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/always_43/case_1/cond 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_ch_rf/reg_ch_adr0_r 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_ch_pri_enc/input_valid -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_pri_enc/reg_pri_out1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.150587 -1.818974 0.757572 1.411262 -1.041758 2.394260 0.334924 -3.226833 1.076155 -2.660851 4.573543 -1.458806 -0.375832 -1.459145 -2.002159 1.653201 0.105242 1.058874 1.265875 -1.608908
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.093767 -1.549803 1.726729 2.270059 -0.267926 -3.568023 0.186582 -0.084158 2.170570 -1.057881 1.171502 1.021212 -1.503262 -0.730472 -0.349268 0.818564 -0.625383 0.982567 1.859416 -1.713140
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 1.788883 -1.329176 -1.590322 -0.524518 -0.456966 1.956599 1.965885 0.345393 0.705715 -1.065908 3.230196 3.432232 -1.039625 -1.155528 -1.242644 0.452317 0.467489 1.735263 1.899031 -1.533472
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -1.547465 0.601635 1.132262 -2.912433 -0.500941 -0.342748 1.003253 2.274701 0.200489 -0.097723 1.232344 -0.646009 -2.889418 -0.657521 1.803591 -3.308835 4.131136 2.060722 0.668725 -1.086895
wb_dma_ch_sel/input_req_i 2.857118 -0.543592 -0.786882 0.339119 -0.714993 -1.169346 0.419962 -0.787300 0.637174 -2.495536 0.869196 1.214832 -1.818879 -5.727082 -0.053821 2.719891 1.543496 0.889469 -0.910220 -2.386492
wb_dma_rf/assign_4_dma_abort/expr_1 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/always_1/case_1/stmt_8 3.295371 -1.245058 0.876813 -1.074689 1.699108 -0.729826 -0.762216 0.919006 0.743265 0.123033 -0.637946 1.596126 -1.187543 2.242142 0.105910 -0.522520 -0.309334 0.793345 2.841013 0.632135
wb_dma_ch_rf/wire_ptr_inv 0.581789 0.224945 1.325952 -2.179447 1.969316 3.048362 3.476144 1.355740 1.829443 -0.024415 0.624260 -1.148745 -0.576612 0.856905 0.378241 -1.558031 2.798936 2.337865 -0.292526 -1.853817
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -0.736386 -0.116867 0.859689 1.355334 -2.778843 -0.265644 -1.929683 -0.057900 1.726367 -1.408427 0.012607 1.165136 -0.493360 0.442114 2.619896 -3.112691 -1.375400 -0.923873 -0.916773 -1.495132
wb_dma_ch_sel/assign_138_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_rf/always_1/case_1/stmt_1 0.492908 -0.077043 1.517684 2.301183 -0.001936 0.258944 -1.400934 -1.102819 0.266513 -1.567707 1.315706 0.610598 0.149623 -1.835262 1.340504 -0.323881 -3.375023 0.215705 3.777135 -1.674256
wb_dma_rf/always_1/case_1/stmt_6 -1.345991 -2.901360 1.220084 2.331748 2.004873 0.459065 1.355453 -0.863447 2.750260 -0.385278 3.428501 0.733153 0.846320 2.410375 0.952162 -3.696368 -2.909465 1.912991 2.867133 2.947654
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_sel/always_43/case_1 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_ch_sel/assign_9_pri2 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_pri_enc_sub/always_1/case_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_rf/always_2/if_1 1.830454 1.847590 1.034822 0.676543 -4.131348 -1.561761 -0.978647 0.643968 -1.346590 1.125886 -1.936062 1.686428 -2.342784 -0.456581 -0.586295 -0.995005 -1.003136 -1.340534 2.775015 -4.825611
wb_dma/wire_dma_abort -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_wb_if/input_wb_stb_i -0.880638 -1.470545 3.267671 4.658183 -0.407438 -3.105410 -0.574768 -1.017696 3.508134 -1.918584 -0.685832 -1.384072 0.176855 0.046419 0.697983 -0.540804 -2.911987 -0.214370 0.026675 -1.486246
wb_dma_rf/input_de_txsz 2.412320 1.177807 1.271317 -0.147098 1.856192 3.078417 1.775105 -1.507813 1.845540 0.934271 -1.763858 -0.975862 2.190639 2.294684 1.897433 2.401557 -0.670267 0.369667 -2.328208 -1.988966
wb_dma_ch_pri_enc/wire_pri3_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/wire_gnt_p1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel/wire_gnt_p0 -0.994946 -1.380496 0.612289 -1.818003 0.654573 -0.231142 4.499209 2.806954 2.992712 0.103756 -1.499133 -1.329076 -0.083810 -0.156691 -3.511357 0.192386 4.311229 0.814408 -3.985031 -1.429904
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 0.492908 -0.077043 1.517684 2.301183 -0.001936 0.258944 -1.400934 -1.102819 0.266513 -1.567707 1.315706 0.610598 0.149623 -1.835262 1.340504 -0.323881 -3.375023 0.215705 3.777135 -1.674256
wb_dma/input_wb0_err_i -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.517769 -1.560764 0.265941 -0.813106 1.370908 -1.606937 2.795308 1.496667 1.272971 0.372569 3.211681 2.498691 -1.913234 1.773890 -1.434545 -0.293093 1.439418 2.732814 2.642847 -0.588764
wb_dma_ch_sel/always_44/case_1/stmt_1 1.973331 -3.419312 0.406540 1.318907 -0.177478 -2.941320 0.104509 1.521488 2.343012 -2.411629 0.152276 1.787286 -0.783881 -2.093138 -0.938721 1.201265 -1.001287 0.841838 1.387698 0.368372
wb_dma_wb_mast/wire_wb_data_o 2.436396 -1.401787 -1.259437 0.589821 0.376512 3.948962 0.282995 -1.855473 2.165826 -2.919097 1.115948 1.509275 0.863623 0.293882 0.841595 -0.514411 -1.206251 -0.394758 -3.449064 -0.629989
wb_dma_de/always_6/if_1/if_1/stmt_1 0.939049 2.473976 0.990145 -1.555259 2.545354 4.758554 1.310201 0.087405 1.698868 2.028182 -2.000925 -0.560207 3.112988 2.124312 2.850456 -2.044542 -0.212714 -0.148519 -1.136525 -1.105425
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_sel/always_38/case_1/cond -0.076105 1.453409 2.642007 -0.505522 0.234130 -2.153192 -1.501914 0.676470 1.934413 1.351505 -3.127879 -0.940437 1.694169 -2.511842 2.530725 2.431249 1.080621 -1.044839 -0.849651 -2.446688
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 2.143461 0.143988 0.160896 -0.225118 0.133777 1.286749 -0.487036 -1.551641 0.165723 -3.663103 0.923249 -1.523226 -1.139624 -4.829336 2.370464 1.800470 1.223173 1.215059 -1.606422 -1.550829
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 2.412320 1.177807 1.271317 -0.147098 1.856192 3.078417 1.775105 -1.507813 1.845540 0.934271 -1.763858 -0.975862 2.190639 2.294684 1.897433 2.401557 -0.670267 0.369667 -2.328208 -1.988966
wb_dma_de/assign_4_use_ed 6.314372 -3.057927 -0.361100 -0.526034 -2.583538 0.709979 -1.103495 -0.327015 3.448591 0.402685 -0.578229 4.175244 -2.720260 5.460074 -3.341608 -2.217360 1.757745 -2.604672 -1.719368 -2.445749
assert_wb_dma_wb_if/assert_a_wb_stb -0.537825 -1.112879 0.467842 -0.594790 -0.387211 3.611229 1.223211 0.209797 -0.587856 -0.901846 2.717965 0.315768 -0.814109 2.600135 1.700617 -1.024087 -1.277373 2.016985 1.005597 -0.380125
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 2.087126 0.877961 3.253674 0.232740 1.404784 1.245901 1.211330 -0.466351 3.165914 1.630197 -1.964690 -0.833831 1.525427 2.397196 2.342026 0.914661 -0.423001 0.328147 -0.293728 -3.058165
wb_dma_ch_sel/assign_132_req_p0 -0.221275 0.059330 3.972442 0.714754 -0.359487 -1.789766 2.519139 0.043915 2.048480 1.807296 -2.745301 -5.546393 -0.533160 2.191434 -1.427207 0.073244 2.439886 0.273043 -1.655301 -1.503185
wb_dma_ch_rf/always_25/if_1 -1.318043 -0.737493 0.666885 -0.898364 3.906046 -0.915530 -0.225194 2.995631 1.211470 -1.266838 -0.056372 1.662456 1.382562 -1.320517 3.179076 1.063961 -0.795223 1.913552 1.836877 1.191476
wb_dma_de/wire_rd_ack 1.661838 2.545897 1.137968 -1.046427 -1.024207 2.129825 0.398004 -0.437329 1.026658 0.918103 -1.756912 0.160863 0.349399 -0.183239 3.172187 -0.524506 0.665707 -0.144628 -1.741164 -3.654321
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma/wire_slv0_adr 3.029749 -2.901557 0.155157 2.719486 -2.121909 -2.724921 -3.420118 1.381970 1.425353 -0.933315 -2.115997 2.232242 -0.580864 -2.242583 2.225064 -6.144235 -3.137976 -3.620658 -0.929190 2.509887
wb_dma_wb_slv/input_wb_stb_i -0.880638 -1.470545 3.267671 4.658183 -0.407438 -3.105410 -0.574768 -1.017696 3.508134 -1.918584 -0.685832 -1.384072 0.176855 0.046419 0.697983 -0.540804 -2.911987 -0.214370 0.026675 -1.486246
wb_dma_ch_sel/assign_96_valid/expr_1 -0.873749 -1.463941 1.751016 2.372789 -4.863134 -2.352686 -2.716866 0.959729 4.245974 0.665154 -0.600347 1.138766 1.935856 -1.709333 -2.036810 3.720408 0.921668 -2.182489 1.923304 -4.145636
wb_dma_ch_sel/always_4/stmt_1 -0.076105 1.453409 2.642007 -0.505522 0.234130 -2.153192 -1.501914 0.676470 1.934413 1.351505 -3.127879 -0.940437 1.694169 -2.511842 2.530725 2.431249 1.080621 -1.044839 -0.849651 -2.446688
wb_dma_rf/wire_pointer2_s 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_de/reg_chunk_dec 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_de/reg_chunk_cnt_is_0_r 3.486856 0.844686 3.315227 -0.199761 0.231864 0.662992 0.586441 -0.461987 2.837705 0.820538 -1.934319 -0.905859 -0.055214 0.822839 2.418974 0.918001 0.833104 0.211503 -0.458830 -4.041874
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma/wire_wb0_cyc_o -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -1.860562 -0.232189 -0.771018 -1.203535 -2.057318 -0.547554 2.349680 1.168846 2.374962 2.281262 0.988810 1.776690 0.567591 -2.843746 -4.410156 -1.707601 3.969972 -0.607309 -1.638191 -1.317822
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 2.172838 -0.137645 1.000126 -2.646907 -3.216147 -1.208998 3.368142 0.637847 1.264994 3.756085 -1.396400 -1.483849 -2.251467 1.747810 -1.570547 -0.585905 5.395424 -0.051659 -3.088966 -1.671009
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_ch_rf/reg_ch_adr1_r -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma/input_wb0_cyc_i -0.269506 -0.017895 -1.748578 4.725992 -0.379919 -1.001804 3.671753 -3.243932 4.841007 -1.607168 -0.163637 1.966086 2.661800 -1.330263 -0.903568 -0.616422 -2.805098 0.508972 -5.365104 0.257575
wb_dma_ch_sel/always_8/stmt_1 2.860731 -0.091128 -0.825386 -0.776700 -1.278300 0.277072 1.885208 0.211226 0.044513 -1.062002 1.876441 2.433205 -3.126777 -1.653067 -1.059973 0.746675 2.032632 1.701472 1.075795 -3.402861
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 3.041039 -0.003646 -1.130355 -1.333628 -0.816827 1.860734 2.025573 -0.735249 0.321786 -1.306093 1.440894 1.350063 -1.761841 -1.718215 -0.105726 2.054801 2.222934 1.503854 -1.375080 -2.775581
wb_dma_wb_slv -3.743030 -0.756245 -0.220600 -0.809493 -1.355024 -0.606879 -0.010700 1.162227 1.307503 0.123802 0.021726 -1.586784 0.269170 -2.765206 -0.878753 -4.420993 2.586920 -0.777321 -1.911628 1.899895
wb_dma_de/inst_u0 -1.680352 -3.387886 0.575279 -1.641327 2.060828 -0.628299 0.003439 2.662032 3.133948 -0.189146 3.691483 3.642491 0.992082 1.042136 -0.254543 2.269961 1.263123 1.284567 2.840986 0.228396
wb_dma_de/inst_u1 -1.369726 -1.935715 0.339349 -1.416185 2.882770 3.838043 1.657491 2.627150 3.527785 -1.035690 0.641052 0.781556 3.762440 0.657570 1.071514 -0.644788 -0.538073 0.910455 -0.339337 1.078076
wb_dma_pri_enc_sub/input_pri_in 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.534459 0.801598 0.830850 1.781473 0.353539 2.706726 0.735311 -2.635806 1.450736 -1.612887 -1.418804 -1.250929 0.712985 0.294152 2.622247 0.582887 -1.888929 0.004236 -3.338768 -1.850890
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_sel/assign_101_valid/expr_1 -1.110321 -2.077939 4.014295 0.226039 0.556779 -3.838014 -0.785230 0.965721 3.146584 1.275771 -1.555237 -3.607496 0.855620 -0.741842 -2.544406 2.155718 2.593913 -1.135431 0.548882 -0.431672
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_de/reg_de_adr1_we -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -3.029653 0.764221 -0.167921 0.447858 -1.592497 -1.390062 0.378984 1.881563 1.967239 -2.267528 -0.717832 1.431465 0.749681 -6.207368 0.202531 1.030295 0.987463 0.068646 -1.751749 -3.732682
wb_dma_ch_sel/always_46/case_1 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_ch_rf/assign_11_ch_csr_we -1.785402 -1.212256 1.267826 -0.309159 -1.490552 -2.442089 1.439907 0.279322 4.097407 3.197842 -2.372850 -0.981482 1.668900 0.788454 -2.975214 -1.355836 3.004272 -2.089895 -4.233423 0.208320
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 4.160364 1.632641 0.192000 -1.391432 2.308668 4.225841 1.527762 -1.474250 0.051541 0.022394 -0.197123 0.029515 0.822423 0.428224 2.961593 2.461483 -0.119970 1.423763 -0.736154 -1.913607
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma/wire_de_adr0_we -0.093767 -1.549803 1.726729 2.270059 -0.267926 -3.568023 0.186582 -0.084158 2.170570 -1.057881 1.171502 1.021212 -1.503262 -0.730472 -0.349268 0.818564 -0.625383 0.982567 1.859416 -1.713140
wb_dma_wb_slv/wire_rf_sel -2.342383 2.572392 1.647791 5.943031 0.327232 -3.055096 3.278369 -2.056551 1.450041 1.430532 -0.160610 -0.244714 0.542768 0.864805 -1.344410 -1.031279 -3.696160 1.501656 1.347171 -2.059444
assert_wb_dma_wb_if -0.537825 -1.112879 0.467842 -0.594790 -0.387211 3.611229 1.223211 0.209797 -0.587856 -0.901846 2.717965 0.315768 -0.814109 2.600135 1.700617 -1.024087 -1.277373 2.016985 1.005597 -0.380125
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_sel/assign_120_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma/wire_wb1s_data_o 2.436396 -1.401787 -1.259437 0.589821 0.376512 3.948962 0.282995 -1.855473 2.165826 -2.919097 1.115948 1.509275 0.863623 0.293882 0.841595 -0.514411 -1.206251 -0.394758 -3.449064 -0.629989
wb_dma_de/wire_adr0_cnt_next1 -1.680352 -3.387886 0.575279 -1.641327 2.060828 -0.628299 0.003439 2.662032 3.133948 -0.189146 3.691483 3.642491 0.992082 1.042136 -0.254543 2.269961 1.263123 1.284567 2.840986 0.228396
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma/wire_pt0_sel_o 0.851167 -2.681927 -1.464370 0.609033 0.493480 3.424752 1.943206 -0.773472 4.115255 -2.987747 1.112248 2.089152 2.077814 0.655154 -0.196551 -0.097339 -0.932156 -0.306952 -4.999218 -0.347194
wb_dma/wire_pt0_sel_i -0.972526 -0.005925 0.154502 -1.548001 -1.193708 3.464319 -0.577952 0.723282 -1.222068 -0.333515 1.924549 1.068247 -0.686207 1.811823 3.889283 -2.024199 -1.123327 1.067963 1.108156 -0.568328
wb_dma_ch_rf/always_11 -2.441824 1.573282 2.731484 0.115269 -0.382253 1.014789 1.712932 1.014088 3.356548 1.787485 -1.211505 0.046407 1.116814 2.792624 2.577527 -3.406112 -0.137188 0.560102 -0.485605 -3.169916
wb_dma_ch_rf/always_10 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_rf/always_17 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_ch_rf/always_19 2.661460 0.332841 1.156302 0.587784 1.908507 1.378205 -0.595232 -0.990111 0.540274 0.233568 -0.113979 0.551902 1.151974 1.383540 2.836066 1.478673 -2.319532 0.486259 1.632215 -0.392567
wb_dma_ch_rf/input_de_csr_we 3.317239 -0.663509 -1.339659 0.069368 -2.705752 2.833823 2.508945 -1.790421 2.404768 -1.007451 -0.396338 1.639386 -1.153053 2.392625 -1.742458 0.452646 1.336504 -0.497217 -5.399971 -3.716058
wb_dma_ch_sel/assign_147_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.248428 -0.487633 2.022224 2.080833 0.159213 -0.435481 0.178386 -0.505776 2.702601 -0.443711 -0.663231 -0.043336 0.270939 2.131122 1.732699 -1.487234 -1.904329 0.164645 -0.280087 -1.158397
wb_dma_wb_if/wire_slv_dout 0.371288 -3.912659 1.577460 4.532790 -4.443975 -2.140013 -3.045878 -2.270107 2.160766 -4.482536 0.577518 -2.589394 -1.354587 -3.066202 -2.035625 -2.069188 -1.865337 -2.725697 -1.778251 -0.186738
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 1.910433 2.773047 1.320175 0.722452 -1.739965 -0.503517 -2.530167 -1.586123 -0.115613 1.207009 -2.070382 0.694203 0.458679 -2.457190 3.368738 -0.070528 -1.454962 -1.610049 0.518206 -2.987941
wb_dma/wire_pointer 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma_de/assign_75_mast1_dout/expr_1 2.436396 -1.401787 -1.259437 0.589821 0.376512 3.948962 0.282995 -1.855473 2.165826 -2.919097 1.115948 1.509275 0.863623 0.293882 0.841595 -0.514411 -1.206251 -0.394758 -3.449064 -0.629989
wb_dma/wire_ch3_csr 2.147235 -0.467585 0.675326 -0.033062 -3.419254 -1.051810 -2.603604 -1.266069 2.240799 1.112613 -2.319606 0.377553 1.874636 0.254658 0.849002 5.447199 0.842552 -2.700390 -3.511278 -2.157744
wb_dma_ch_rf/assign_27_ptr_inv 0.581789 0.224945 1.325952 -2.179447 1.969316 3.048362 3.476144 1.355740 1.829443 -0.024415 0.624260 -1.148745 -0.576612 0.856905 0.378241 -1.558031 2.798936 2.337865 -0.292526 -1.853817
wb_dma_de/reg_adr1_inc -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_ch_sel/input_ch6_csr 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma_de/input_mast0_err -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_de/assign_68_de_txsz/expr_1 3.409394 1.541260 1.379724 0.125985 3.262934 2.714322 -0.189423 -2.432499 1.110981 0.395231 -1.998976 -1.702504 2.816943 -0.604956 3.322383 3.478172 -1.248169 0.045213 -1.292166 -0.985099
wb_dma/wire_ch2_csr 2.147235 -0.467585 0.675326 -0.033062 -3.419254 -1.051810 -2.603604 -1.266069 2.240799 1.112613 -2.319606 0.377553 1.874636 0.254658 0.849002 5.447199 0.842552 -2.700390 -3.511278 -2.157744
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_rf/input_ndnr 1.029670 0.125346 1.347748 -1.679268 0.450530 2.542047 3.065667 0.139812 2.703022 -0.760549 -1.000993 -2.331758 -0.438858 0.552598 -0.002838 -0.175783 3.483384 1.070609 -4.204025 -2.768365
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_de/always_19/stmt_1 -4.726907 -1.500271 -0.119690 0.371228 1.639295 -1.694766 3.358784 2.126430 4.277793 0.562681 1.735695 4.880380 2.842242 -0.771094 -1.168933 1.993156 -1.196467 1.540585 0.209524 -1.924842
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 3.814805 -0.685389 1.489106 1.487507 -1.222084 -0.222078 -2.350606 -1.189457 1.211724 -1.374167 -0.564597 0.500174 -0.675233 0.112533 2.240564 0.290987 -1.544166 -1.095871 -0.015997 -1.573802
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 2.279378 -3.253681 1.930239 -1.824178 -1.011258 3.084792 -3.996008 3.815490 2.101668 -2.608838 0.112875 1.021489 1.293940 0.174306 0.911645 -1.529537 0.041178 -2.962528 0.259968 -0.836725
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_de/assign_78_mast0_go/expr_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma/assign_6_pt1_sel_i 0.851167 -2.681927 -1.464370 0.609033 0.493480 3.424752 1.943206 -0.773472 4.115255 -2.987747 1.112248 2.089152 2.077814 0.655154 -0.196551 -0.097339 -0.932156 -0.306952 -4.999218 -0.347194
wb_dma/wire_mast1_adr -4.726907 -1.500271 -0.119690 0.371228 1.639295 -1.694766 3.358784 2.126430 4.277793 0.562681 1.735695 4.880380 2.842242 -0.771094 -1.168933 1.993156 -1.196467 1.540585 0.209524 -1.924842
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/input_dma_busy 2.451595 1.268230 0.474875 0.518042 4.045818 1.437689 2.410845 -0.915206 0.992899 4.156951 0.533042 2.055945 2.174452 1.175402 1.513642 -0.375576 -1.445119 0.997729 3.030901 0.386901
wb_dma_de/reg_adr1_cnt -2.696575 -1.628487 1.543621 -0.002490 3.174019 2.912580 1.664781 2.264312 2.857308 -1.877762 0.427553 -1.903834 3.553501 -1.101367 0.326950 -0.531760 -0.882527 1.099142 0.355163 0.923082
wb_dma_ch_sel/always_42/case_1/stmt_4 3.041039 -0.003646 -1.130355 -1.333628 -0.816827 1.860734 2.025573 -0.735249 0.321786 -1.306093 1.440894 1.350063 -1.761841 -1.718215 -0.105726 2.054801 2.222934 1.503854 -1.375080 -2.775581
wb_dma_ch_sel/always_42/case_1/stmt_2 1.047328 2.273161 -0.472228 -1.324530 -0.967726 2.959483 0.537990 -0.608169 -0.398684 -1.509657 0.432471 0.504836 -1.113089 -1.719487 3.754280 -1.283241 0.818727 1.228405 -1.698473 -2.680334
wb_dma_ch_sel/always_42/case_1/stmt_3 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_ch_sel/always_42/case_1/stmt_1 4.783571 -1.999907 0.931279 -0.799599 -2.020918 -0.242541 -0.654541 -0.871299 3.473229 2.337855 -2.550138 1.690607 0.820785 6.721943 0.601184 2.942957 0.198717 -2.282333 -4.274452 -0.827001
wb_dma_ch_rf/always_4/if_1/block_1/if_1 2.175438 -2.324029 -0.774871 0.306485 0.901058 0.944191 0.097875 -0.928139 -0.506608 -2.932823 4.200929 0.144030 -2.934188 0.700167 0.694784 -0.682686 -0.584461 2.168260 3.709394 1.345699
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 3.299466 -3.212124 1.624725 2.674027 1.624127 -0.509894 2.919081 1.969342 2.482594 -1.034923 -1.560215 -0.813118 1.665871 -1.058183 -1.910792 1.229496 -2.364142 -0.437219 -0.682396 0.361705
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.392727 -4.117294 1.774903 -1.633739 -2.509917 3.187381 -2.310080 4.025881 2.705804 -1.621647 0.517741 0.872699 2.184337 -0.508832 1.498511 -1.931449 -0.432137 -2.741982 -0.161702 0.288909
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.029670 0.125346 1.347748 -1.679268 0.450530 2.542047 3.065667 0.139812 2.703022 -0.760549 -1.000993 -2.331758 -0.438858 0.552598 -0.002838 -0.175783 3.483384 1.070609 -4.204025 -2.768365
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -1.230135 -1.453900 1.471619 0.369868 -0.274310 0.679056 2.655584 0.426863 4.478969 1.786481 -0.345843 1.201881 1.612153 5.824914 0.075459 -0.983115 -0.512856 0.278572 -2.109618 -1.101133
wb_dma/wire_txsz 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_de/always_14/stmt_1 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_wb_slv/reg_rf_ack -0.880638 -1.470545 3.267671 4.658183 -0.407438 -3.105410 -0.574768 -1.017696 3.508134 -1.918584 -0.685832 -1.384072 0.176855 0.046419 0.697983 -0.540804 -2.911987 -0.214370 0.026675 -1.486246
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -0.076105 1.453409 2.642007 -0.505522 0.234130 -2.153192 -1.501914 0.676470 1.934413 1.351505 -3.127879 -0.940437 1.694169 -2.511842 2.530725 2.431249 1.080621 -1.044839 -0.849651 -2.446688
wb_dma/wire_de_csr_we 3.317239 -0.663509 -1.339659 0.069368 -2.705752 2.833823 2.508945 -1.790421 2.404768 -1.007451 -0.396338 1.639386 -1.153053 2.392625 -1.742458 0.452646 1.336504 -0.497217 -5.399971 -3.716058
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -2.342383 2.572392 1.647791 5.943031 0.327232 -3.055096 3.278369 -2.056551 1.450041 1.430532 -0.160610 -0.244714 0.542768 0.864805 -1.344410 -1.031279 -3.696160 1.501656 1.347171 -2.059444
wb_dma/wire_ch1_txsz 0.668855 0.349506 -1.633584 -0.308378 -1.676980 2.577323 -1.057643 -0.708292 0.110284 -3.218126 1.936630 2.451846 -0.621011 -2.493601 3.796083 -1.669411 -0.894594 0.439478 -1.597348 -1.175781
wb_dma_rf/inst_u9 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/inst_u8 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/inst_u7 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma_rf/inst_u6 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma_rf/inst_u5 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma_rf/inst_u4 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma_rf/inst_u3 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_rf/inst_u1 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma_rf/inst_u0 0.624456 -0.519082 1.727487 -0.079475 -1.040804 -2.637289 -2.379628 0.796239 1.251971 2.912118 -3.205100 -0.496157 1.848254 -0.525427 -1.302378 0.799153 0.407714 -3.185582 0.040478 0.135277
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.773118 -1.143292 1.747790 -3.154954 0.784047 2.942207 -1.805834 2.247919 3.711917 1.834928 -2.724926 0.194891 2.778221 4.377654 0.546133 -3.144053 1.721265 -3.217458 -2.836026 0.140359
wb_dma_inc30r/assign_2_out 0.115877 -2.331171 0.922492 -1.590039 4.012520 3.732148 0.255568 3.105382 3.475212 -0.590070 -0.222518 0.758969 3.827029 3.085968 1.297052 -0.486338 -1.299597 0.853803 1.629225 2.279467
wb_dma/wire_mast1_din 2.436396 -1.401787 -1.259437 0.589821 0.376512 3.948962 0.282995 -1.855473 2.165826 -2.919097 1.115948 1.509275 0.863623 0.293882 0.841595 -0.514411 -1.206251 -0.394758 -3.449064 -0.629989
wb_dma_ch_sel/assign_2_pri0 -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_rf/input_de_adr0_we -0.093767 -1.549803 1.726729 2.270059 -0.267926 -3.568023 0.186582 -0.084158 2.170570 -1.057881 1.171502 1.021212 -1.503262 -0.730472 -0.349268 0.818564 -0.625383 0.982567 1.859416 -1.713140
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_wb_mast/always_1/if_1/stmt_1 2.472881 -0.760813 -2.416894 1.624137 -2.277902 -0.981153 1.963090 -1.268578 0.576120 -2.872389 0.632356 3.488183 -3.184782 -1.041898 -2.533803 0.752872 0.240041 0.068087 -4.171775 -3.331190
wb_dma_ch_sel/always_48/case_1/cond 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_rf/input_wb_rf_we -2.195114 -0.880228 0.131111 -1.910532 1.623925 -2.906732 0.404423 1.878350 2.215006 0.935446 -2.507367 -1.421683 0.152427 -1.740296 -1.341568 -1.258188 4.822474 -1.396243 -4.339782 1.178002
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma/assign_7_pt0_sel_i -0.972526 -0.005925 0.154502 -1.548001 -1.193708 3.464319 -0.577952 0.723282 -1.222068 -0.333515 1.924549 1.068247 -0.686207 1.811823 3.889283 -2.024199 -1.123327 1.067963 1.108156 -0.568328
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.581789 0.224945 1.325952 -2.179447 1.969316 3.048362 3.476144 1.355740 1.829443 -0.024415 0.624260 -1.148745 -0.576612 0.856905 0.378241 -1.558031 2.798936 2.337865 -0.292526 -1.853817
wb_dma_wb_mast/wire_mast_pt_out -0.289899 1.744606 -0.516751 2.309189 0.867820 1.141602 1.468498 -1.504481 -0.008187 -2.270090 1.432041 0.439551 -0.478018 0.003465 1.992950 -1.603178 -2.454188 2.315857 0.630232 -0.600442
assert_wb_dma_ch_arb/input_state -0.544484 -0.615392 3.764958 1.601959 0.542303 -0.321780 1.240252 0.211011 4.818207 0.755158 -1.261126 -0.481344 1.011477 3.898802 1.694638 -1.464448 -1.027523 0.358775 -0.465314 -2.647320
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_de/always_8/stmt_1/expr_1 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma/wire_ch0_csr 3.036909 0.178137 -1.115237 0.403163 -2.545618 -0.246026 -0.571031 1.301711 1.925522 3.266022 -4.275771 3.585767 2.815058 -1.227955 1.880432 1.793351 -0.794411 -4.147130 -2.975467 -2.486996
wb_dma_de/assign_69_de_adr0/expr_1 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_wb_slv/wire_pt_sel -2.271668 0.650575 -1.835018 1.050239 -2.224270 5.105958 2.202335 -2.395566 2.336719 0.107289 1.685709 2.211954 3.481585 2.012074 2.980710 -3.670543 -3.399925 0.548799 -4.186152 1.003893
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 1.830454 1.847590 1.034822 0.676543 -4.131348 -1.561761 -0.978647 0.643968 -1.346590 1.125886 -1.936062 1.686428 -2.342784 -0.456581 -0.586295 -0.995005 -1.003136 -1.340534 2.775015 -4.825611
wb_dma_ch_sel/wire_de_start 0.032649 2.223261 2.845030 -0.007146 -0.353042 -1.146581 -2.340926 0.231005 1.037660 1.887830 -3.235576 -1.003204 2.355708 -3.222540 2.506970 0.948605 -0.583293 -1.919543 0.879246 -2.562624
wb_dma_wb_mast/assign_3_mast_drdy -2.029581 0.503345 1.812790 -0.937613 -5.564119 1.471784 -2.095330 -4.745413 0.938653 -0.383171 3.630601 -2.608738 -1.362661 0.705675 0.434452 1.937287 3.187700 -0.490866 -1.448086 -4.083642
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 3.218178 0.855481 1.308685 -0.511205 0.278862 2.166711 1.246914 -1.262429 1.688732 -0.017381 -1.593506 -1.081538 0.408612 0.748049 1.473968 2.001213 0.834923 0.183598 -2.690805 -2.929330
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_de/always_5/stmt_1 3.486856 0.844686 3.315227 -0.199761 0.231864 0.662992 0.586441 -0.461987 2.837705 0.820538 -1.934319 -0.905859 -0.055214 0.822839 2.418974 0.918001 0.833104 0.211503 -0.458830 -4.041874
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_de/input_mast1_err -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_de/reg_mast0_adr -0.987151 -1.914987 1.954091 2.235671 -0.063613 2.564842 0.793480 -2.487745 1.339331 -3.384185 3.050303 -4.044237 0.627691 -1.381041 -1.766316 2.000053 -0.616374 1.069514 0.746818 -1.297830
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 0.740924 -0.586044 -0.014464 1.036424 -1.426619 -1.507089 1.402020 -2.052143 1.502955 -3.340158 1.183501 -0.070762 -2.281636 -2.401758 0.744232 2.919016 1.341424 1.458259 -4.287434 -2.833483
wb_dma_ch_rf/assign_15_ch_am0_we 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_rf/inst_u2 0.932975 -0.953845 0.004957 -3.323467 -1.542208 -0.409129 -0.277451 0.660617 1.375733 0.986645 -0.976513 -1.824167 -0.515240 -0.087760 -1.473568 2.251865 5.425356 -1.350738 -2.681221 -0.743187
wb_dma_ch_rf/wire_ch_adr1_dewe -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_ch_rf/always_17/if_1 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_de/assign_71_de_csr 3.041039 -0.003646 -1.130355 -1.333628 -0.816827 1.860734 2.025573 -0.735249 0.321786 -1.306093 1.440894 1.350063 -1.761841 -1.718215 -0.105726 2.054801 2.222934 1.503854 -1.375080 -2.775581
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel/always_42/case_1 3.760542 -1.037434 -0.862641 0.000961 -4.622162 0.388227 -0.325799 -0.071518 2.602291 2.512500 -2.148540 3.729793 0.807529 4.936530 -0.043290 1.049977 -0.570212 -2.627776 -3.138885 -1.806573
wb_dma_ch_sel/always_1/stmt_1/expr_1 2.857118 -0.543592 -0.786882 0.339119 -0.714993 -1.169346 0.419962 -0.787300 0.637174 -2.495536 0.869196 1.214832 -1.818879 -5.727082 -0.053821 2.719891 1.543496 0.889469 -0.910220 -2.386492
wb_dma_ch_sel/always_6/stmt_1 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_ch_rf/reg_ch_chk_sz_r 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_ch_sel/always_3/stmt_1 1.029670 0.125346 1.347748 -1.679268 0.450530 2.542047 3.065667 0.139812 2.703022 -0.760549 -1.000993 -2.331758 -0.438858 0.552598 -0.002838 -0.175783 3.483384 1.070609 -4.204025 -2.768365
wb_dma/wire_pointer2_s 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.596699 2.170510 -0.311260 2.543875 1.508720 0.682808 2.520625 -1.050345 0.294184 -0.493438 1.677068 1.501038 -0.032567 1.089502 0.736338 -2.513809 -2.909239 2.575649 2.517118 -0.554997
wb_dma_ch_rf/input_de_txsz 2.412320 1.177807 1.271317 -0.147098 1.856192 3.078417 1.775105 -1.507813 1.845540 0.934271 -1.763858 -0.975862 2.190639 2.294684 1.897433 2.401557 -0.670267 0.369667 -2.328208 -1.988966
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_wb_if/input_pt_sel_i -3.150205 -2.841653 -0.645954 -0.872903 -2.480266 5.262989 0.119595 0.383003 1.991804 -1.966232 2.094080 2.191892 2.096073 1.141989 2.644166 -1.168746 -2.030986 -0.980848 -4.313627 -1.319565
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.609772 -0.830915 1.290832 -0.476807 -3.310377 3.929430 -0.450880 -4.454459 0.585127 -2.662374 3.968992 -3.711444 -1.251387 -0.628237 -0.504042 2.120330 2.485936 0.452184 -1.593417 -2.879915
wb_dma/wire_mast0_go -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/always_1/stmt_1 2.836502 -0.366849 1.857739 2.273646 1.430009 -3.294813 -0.621800 -1.176664 0.854052 0.341645 0.220781 1.306906 -0.114569 -0.980622 1.306961 4.487120 -2.147314 0.842602 3.193004 -1.476755
wb_dma_ch_rf/always_10/if_1 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel/assign_165_req_p1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.978042 0.963636 -0.153009 -1.062337 1.450295 3.967727 2.727158 -1.260068 0.915554 -1.377389 0.554462 -0.479064 0.163939 0.294504 2.038074 1.658634 0.787460 2.082032 -2.531337 -2.185634
wb_dma_de/always_23/block_1/case_1/block_8/if_3 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_ch_sel/always_2/stmt_1 -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_ch_sel/assign_115_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 2.298067 1.217357 0.007734 -4.868118 1.635397 1.666769 -3.230225 0.538451 0.485802 2.235727 -1.280579 4.104006 -0.410004 3.330556 1.238413 -1.470577 2.301783 -2.101925 -0.847568 -1.883477
wb_dma/wire_de_txsz 3.409394 1.541260 1.379724 0.125985 3.262934 2.714322 -0.189423 -2.432499 1.110981 0.395231 -1.998976 -1.702504 2.816943 -0.604956 3.322383 3.478172 -1.248169 0.045213 -1.292166 -0.985099
wb_dma_wb_slv/input_slv_pt_in -0.289899 1.744606 -0.516751 2.309189 0.867820 1.141602 1.468498 -1.504481 -0.008187 -2.270090 1.432041 0.439551 -0.478018 0.003465 1.992950 -1.603178 -2.454188 2.315857 0.630232 -0.600442
assert_wb_dma_ch_sel/input_ch0_csr 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.956931 -0.661930 1.148668 -0.472133 -1.750959 3.552475 -1.560004 -3.751771 0.604727 -3.304729 3.521795 -3.269123 -0.199310 -4.181110 0.808385 2.423247 1.991086 0.453356 -0.684301 -2.037021
wb_dma_ch_sel/assign_149_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_de/wire_adr0_cnt_next -1.680352 -3.387886 0.575279 -1.641327 2.060828 -0.628299 0.003439 2.662032 3.133948 -0.189146 3.691483 3.642491 0.992082 1.042136 -0.254543 2.269961 1.263123 1.284567 2.840986 0.228396
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -0.417692 2.012165 2.543779 -1.919456 -2.180766 0.428458 -2.408806 0.766846 1.527226 2.667147 -5.481143 -1.102871 2.403224 0.366440 -1.146784 -0.431630 0.915631 -4.484148 -2.887629 -4.082100
wb_dma_ch_rf/always_23/if_1/block_1 -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_rf/wire_ch0_txsz 4.251428 0.541324 0.986752 0.163631 2.072176 0.646216 -1.722476 -2.404583 0.618439 -2.231713 -2.991768 -2.755369 -0.755812 -0.799640 4.739757 0.815949 0.697201 -0.351047 -4.829715 -0.098781
wb_dma_ch_sel/assign_134_req_p0/expr_1 -0.221275 0.059330 3.972442 0.714754 -0.359487 -1.789766 2.519139 0.043915 2.048480 1.807296 -2.745301 -5.546393 -0.533160 2.191434 -1.427207 0.073244 2.439886 0.273043 -1.655301 -1.503185
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.772365 -0.549902 -0.132514 1.221789 -0.904792 -2.657854 -0.483441 -0.008992 0.368565 -2.002585 0.995812 1.795157 -2.287688 -5.817538 -0.789988 2.418681 0.915039 0.754249 2.272264 -2.832883
wb_dma_de/always_6/if_1/if_1 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_ch_sel/assign_128_req_p0 -0.665851 -0.185035 3.038420 1.059199 -0.873237 2.045037 2.164931 -0.305491 3.884327 1.356003 -2.301633 -2.451965 2.667890 4.579115 0.921049 -0.254147 -0.890234 -0.544840 -2.968552 -2.060609
wb_dma_de/assign_77_read_hold/expr_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_de/wire_de_adr0 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_de/wire_de_adr1 -0.246761 -0.522144 0.557289 -0.866604 1.878326 2.755861 2.157528 1.158364 1.167173 -0.845234 1.176455 -0.698778 -0.050620 0.830599 0.086664 -2.554465 0.733988 1.665935 0.544014 0.046135
wb_dma_wb_mast/always_4 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_wb_mast/always_1 2.472881 -0.760813 -2.416894 1.624137 -2.277902 -0.981153 1.963090 -1.268578 0.576120 -2.872389 0.632356 3.488183 -3.184782 -1.041898 -2.533803 0.752872 0.240041 0.068087 -4.171775 -3.331190
wb_dma_rf/wire_ch3_csr 2.147235 -0.467585 0.675326 -0.033062 -3.419254 -1.051810 -2.603604 -1.266069 2.240799 1.112613 -2.319606 0.377553 1.874636 0.254658 0.849002 5.447199 0.842552 -2.700390 -3.511278 -2.157744
wb_dma_ch_rf/reg_ptr_valid 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_sel/always_9/stmt_1 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_rf/assign_6_csr_we/expr_1 1.923483 1.623549 0.975219 -0.177252 -2.329041 -1.892030 0.578382 0.797057 0.499906 2.981557 -1.243170 2.565422 -1.273491 -0.063375 -0.666141 0.357340 0.943500 -0.463280 2.160601 -4.290941
wb_dma_ch_sel/assign_154_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.534459 0.801598 0.830850 1.781473 0.353539 2.706726 0.735311 -2.635806 1.450736 -1.612887 -1.418804 -1.250929 0.712985 0.294152 2.622247 0.582887 -1.888929 0.004236 -3.338768 -1.850890
wb_dma/wire_ch5_csr 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma_ch_pri_enc/wire_pri10_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/assign_20_ch_done_we 1.158051 1.862633 2.055485 -0.617872 -1.884361 -0.258240 0.432398 -0.243025 2.335623 1.540534 -2.356606 0.029873 0.020952 -0.335370 1.835772 0.300369 1.685587 -0.703576 -2.362453 -4.515261
wb_dma_wb_mast/input_wb_ack_i 0.041117 2.829121 -2.360091 1.087185 -4.699286 0.522067 0.409167 -4.311116 0.135568 -1.408751 1.633188 1.422672 -1.715909 -2.677045 -2.284024 0.760528 2.043360 -0.401065 -3.657300 -4.587355
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_rf/input_dma_rest 1.788883 -1.329176 -1.590322 -0.524518 -0.456966 1.956599 1.965885 0.345393 0.705715 -1.065908 3.230196 3.432232 -1.039625 -1.155528 -1.242644 0.452317 0.467489 1.735263 1.899031 -1.533472
wb_dma_ch_sel/always_5/stmt_1 1.264064 1.737608 2.269136 -1.794669 -0.222665 0.042041 -3.500841 0.250044 0.619524 1.777078 -1.697784 0.650985 2.022325 -3.093543 3.526435 1.303536 -0.217389 -1.731630 2.178483 -2.263071
wb_dma_ch_sel/always_40/case_1 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.246761 -0.522144 0.557289 -0.866604 1.878326 2.755861 2.157528 1.158364 1.167173 -0.845234 1.176455 -0.698778 -0.050620 0.830599 0.086664 -2.554465 0.733988 1.665935 0.544014 0.046135
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma/wire_de_csr 3.041039 -0.003646 -1.130355 -1.333628 -0.816827 1.860734 2.025573 -0.735249 0.321786 -1.306093 1.440894 1.350063 -1.761841 -1.718215 -0.105726 2.054801 2.222934 1.503854 -1.375080 -2.775581
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -0.417692 2.012165 2.543779 -1.919456 -2.180766 0.428458 -2.408806 0.766846 1.527226 2.667147 -5.481143 -1.102871 2.403224 0.366440 -1.146784 -0.431630 0.915631 -4.484148 -2.887629 -4.082100
wb_dma_ch_sel/always_37/if_1/if_1 1.288921 0.656871 0.242028 -3.695593 0.106102 -2.195286 1.155481 2.376457 1.890379 5.663877 -0.971625 2.825193 0.402963 -1.685554 -1.179154 -0.819112 4.771398 -0.749261 0.617028 -0.515091
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_de/always_23/block_1/case_1/block_9/if_2 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_ch_rf/always_10/if_1/if_1 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/input_ch3_adr0 -1.517769 -1.560764 0.265941 -0.813106 1.370908 -1.606937 2.795308 1.496667 1.272971 0.372569 3.211681 2.498691 -1.913234 1.773890 -1.434545 -0.293093 1.439418 2.732814 2.642847 -0.588764
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 2.857118 -0.543592 -0.786882 0.339119 -0.714993 -1.169346 0.419962 -0.787300 0.637174 -2.495536 0.869196 1.214832 -1.818879 -5.727082 -0.053821 2.719891 1.543496 0.889469 -0.910220 -2.386492
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_de/wire_de_txsz 3.409394 1.541260 1.379724 0.125985 3.262934 2.714322 -0.189423 -2.432499 1.110981 0.395231 -1.998976 -1.702504 2.816943 -0.604956 3.322383 3.478172 -1.248169 0.045213 -1.292166 -0.985099
wb_dma_rf/input_de_adr1 -0.246761 -0.522144 0.557289 -0.866604 1.878326 2.755861 2.157528 1.158364 1.167173 -0.845234 1.176455 -0.698778 -0.050620 0.830599 0.086664 -2.554465 0.733988 1.665935 0.544014 0.046135
wb_dma_rf/input_de_adr0 0.708031 -0.146052 1.424733 -0.160868 1.232027 -4.390762 -1.268142 -1.122555 -0.112203 2.177869 1.770730 2.379137 -2.776144 2.709899 -0.608389 2.122385 0.802956 0.894011 4.190105 -1.342263
wb_dma_de/always_2/if_1 0.332311 -3.287936 1.701613 -0.884310 1.679830 -4.169668 -1.099214 2.260058 2.541108 0.415802 1.717301 2.622262 -0.789893 0.170758 -1.043944 2.447224 1.447338 0.663199 3.723081 0.180113
wb_dma_ch_sel/assign_102_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -2.473339 -1.931714 -0.160059 -0.055985 -3.465568 -1.814339 1.734061 -0.071419 4.413278 1.069182 0.259157 0.735832 1.405203 -1.522209 -3.071494 -1.709984 2.603200 -0.775020 -4.082619 0.576653
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_wb_mast/assign_4_mast_err -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 0.740924 -0.586044 -0.014464 1.036424 -1.426619 -1.507089 1.402020 -2.052143 1.502955 -3.340158 1.183501 -0.070762 -2.281636 -2.401758 0.744232 2.919016 1.341424 1.458259 -4.287434 -2.833483
wb_dma_ch_rf/always_2/if_1 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma/input_wb1_err_i -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel/assign_133_req_p0/expr_1 -0.221275 0.059330 3.972442 0.714754 -0.359487 -1.789766 2.519139 0.043915 2.048480 1.807296 -2.745301 -5.546393 -0.533160 2.191434 -1.427207 0.073244 2.439886 0.273043 -1.655301 -1.503185
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_ch_sel/assign_121_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_ch_sel/assign_4_pri1 -0.199711 2.431026 0.996246 -1.336748 0.426303 2.697151 1.541967 0.617198 0.759304 0.988821 0.283848 1.073798 0.027592 0.936968 3.656600 -2.288940 0.183501 1.702121 0.938715 -2.757399
wb_dma_de/always_2/if_1/cond -1.723658 -1.266911 1.626233 0.280167 2.184597 -2.498727 0.298289 2.443486 3.028967 -0.525629 0.844732 2.438485 1.686263 -3.396727 0.642293 2.690832 -0.457339 1.295985 3.002899 -1.563515
wb_dma_ch_rf/reg_ch_csr_r -1.907063 -0.454065 -0.361438 -1.010514 -3.217093 0.015894 0.282035 0.977386 1.226710 1.187459 1.322911 1.604743 -0.088561 -3.743065 -4.039076 -2.485816 2.622386 -1.678568 0.489184 -2.294913
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_wb_if/wire_slv_we -3.141711 -1.832307 -0.804155 -1.680666 0.401987 -2.603843 0.569159 2.044034 2.657283 -0.430661 -0.429841 0.024807 -0.152643 -2.393805 -1.712264 -1.797304 4.717973 -0.637346 -3.883927 1.440331
wb_dma_de/assign_70_de_adr1 -0.246761 -0.522144 0.557289 -0.866604 1.878326 2.755861 2.157528 1.158364 1.167173 -0.845234 1.176455 -0.698778 -0.050620 0.830599 0.086664 -2.554465 0.733988 1.665935 0.544014 0.046135
wb_dma_ch_sel/always_38/case_1/stmt_4 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_ch_sel/reg_ch_sel_r 1.288921 0.656871 0.242028 -3.695593 0.106102 -2.195286 1.155481 2.376457 1.890379 5.663877 -0.971625 2.825193 0.402963 -1.685554 -1.179154 -0.819112 4.771398 -0.749261 0.617028 -0.515091
wb_dma_ch_sel/always_38/case_1/stmt_1 2.825727 0.857774 2.672271 1.042020 2.776689 -0.976485 -0.253851 0.192277 1.256904 0.540172 -3.726966 -1.428885 2.576442 -4.582176 0.421247 2.613140 -1.849291 -1.080247 1.174364 -1.765802
wb_dma_ch_sel/always_38/case_1/stmt_3 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_ch_sel/always_38/case_1/stmt_2 1.047328 2.273161 -0.472228 -1.324530 -0.967726 2.959483 0.537990 -0.608169 -0.398684 -1.509657 0.432471 0.504836 -1.113089 -1.719487 3.754280 -1.283241 0.818727 1.228405 -1.698473 -2.680334
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_pri_enc/wire_pri30_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/reg_ch_sel_d -2.787958 -0.222332 0.595955 -2.352309 -1.234248 -0.550091 3.265702 3.116855 2.070528 0.830474 -1.256076 -1.151584 -0.640201 -0.358822 -2.386877 -1.948558 4.706669 0.349515 -3.311535 -1.667463
wb_dma_ch_rf/assign_14_ch_adr0_we 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_rf/wire_ch1_csr 2.147235 -0.467585 0.675326 -0.033062 -3.419254 -1.051810 -2.603604 -1.266069 2.240799 1.112613 -2.319606 0.377553 1.874636 0.254658 0.849002 5.447199 0.842552 -2.700390 -3.511278 -2.157744
wb_dma_inc30r/always_1/stmt_1/expr_1 2.142758 -5.357241 1.523831 -1.383394 1.750278 2.095229 -1.729674 4.032694 3.665017 -4.057108 1.844809 -0.490170 1.251280 -2.822259 0.191187 -0.083867 1.088797 0.545383 2.311256 2.211613
wb_dma_rf/wire_pause_req 0.670450 3.195316 0.542641 0.844173 -2.256630 -1.532666 0.811843 0.260498 -0.606153 4.074550 -1.264872 2.858371 -0.690423 -1.298837 -0.332645 -2.705584 -0.734924 -0.814447 3.364219 -3.719263
wb_dma_ch_sel/assign_95_valid -0.126891 -0.433769 4.084197 0.557550 -1.783891 -3.003439 -4.374216 -1.537689 3.848961 2.278932 -2.218898 -2.231593 2.537824 -0.345162 1.244865 4.033314 1.594320 -3.027818 -0.790282 -2.047620
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.581789 0.224945 1.325952 -2.179447 1.969316 3.048362 3.476144 1.355740 1.829443 -0.024415 0.624260 -1.148745 -0.576612 0.856905 0.378241 -1.558031 2.798936 2.337865 -0.292526 -1.853817
wb_dma_ch_rf/reg_ch_stop -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel/assign_146_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_de/input_dma_abort -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/input_adr1 -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_de/input_adr0 0.371144 -3.082924 1.299734 0.634286 -0.160089 -4.823283 0.873444 1.261953 0.966509 -1.499596 1.541916 0.089486 -3.617664 -0.934381 -2.256428 -0.513948 1.416895 1.799717 2.248086 0.599737
wb_dma_ch_arb/reg_next_state -2.787958 -0.222332 0.595955 -2.352309 -1.234248 -0.550091 3.265702 3.116855 2.070528 0.830474 -1.256076 -1.151584 -0.640201 -0.358822 -2.386877 -1.948558 4.706669 0.349515 -3.311535 -1.667463
wb_dma_wb_mast/input_wb_err_i -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_wb_if/wire_wbs_data_o 2.436396 -1.401787 -1.259437 0.589821 0.376512 3.948962 0.282995 -1.855473 2.165826 -2.919097 1.115948 1.509275 0.863623 0.293882 0.841595 -0.514411 -1.206251 -0.394758 -3.449064 -0.629989
wb_dma_de/assign_73_dma_busy 4.176157 2.662662 0.563368 -0.278349 3.982014 -0.038575 2.751331 -2.003360 -0.143321 4.980608 0.726922 1.534572 -0.006322 -1.539473 1.374156 -0.531139 0.927079 1.581763 3.466814 -0.341553
wb_dma_de/always_22/if_1 -0.067713 2.641592 1.532881 -0.842916 -1.741217 1.112216 -1.026406 -0.343651 1.625586 4.661184 -3.674678 0.169467 3.290759 -1.455360 -1.399659 -1.448334 0.793702 -4.109616 -1.236023 -3.461363
wb_dma_rf/wire_ch2_csr 2.147235 -0.467585 0.675326 -0.033062 -3.419254 -1.051810 -2.603604 -1.266069 2.240799 1.112613 -2.319606 0.377553 1.874636 0.254658 0.849002 5.447199 0.842552 -2.700390 -3.511278 -2.157744
wb_dma_de/input_de_start 0.032649 2.223261 2.845030 -0.007146 -0.353042 -1.146581 -2.340926 0.231005 1.037660 1.887830 -3.235576 -1.003204 2.355708 -3.222540 2.506970 0.948605 -0.583293 -1.919543 0.879246 -2.562624
wb_dma_pri_enc_sub/always_3/if_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 1.837555 -0.013625 1.590449 1.969055 1.154997 0.305070 -0.692803 -1.181153 1.530061 0.055602 -0.951717 0.134960 1.329044 1.929200 2.535833 0.463398 -3.032116 -0.155201 0.493613 -0.328307
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_sel/assign_132_req_p0/expr_1 -0.221275 0.059330 3.972442 0.714754 -0.359487 -1.789766 2.519139 0.043915 2.048480 1.807296 -2.745301 -5.546393 -0.533160 2.191434 -1.427207 0.073244 2.439886 0.273043 -1.655301 -1.503185
wb_dma_ch_rf/always_25/if_1/if_1 -1.318043 -0.737493 0.666885 -0.898364 3.906046 -0.915530 -0.225194 2.995631 1.211470 -1.266838 -0.056372 1.662456 1.382562 -1.320517 3.179076 1.063961 -0.795223 1.913552 1.836877 1.191476
wb_dma_ch_sel/assign_98_valid/expr_1 -1.110321 -2.077939 4.014295 0.226039 0.556779 -3.838014 -0.785230 0.965721 3.146584 1.275771 -1.555237 -3.607496 0.855620 -0.741842 -2.544406 2.155718 2.593913 -1.135431 0.548882 -0.431672
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -0.662933 1.418759 1.646420 -0.509974 -1.599176 -1.529298 -0.423750 0.442652 1.468788 4.032367 -2.758295 -0.092736 1.487680 -1.212430 -2.551592 -0.896993 1.795074 -2.962380 -0.505644 -2.515260
wb_dma_ch_sel/reg_pointer 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma_wb_if/input_wb_err_i -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/input_de_csr 3.041039 -0.003646 -1.130355 -1.333628 -0.816827 1.860734 2.025573 -0.735249 0.321786 -1.306093 1.440894 1.350063 -1.761841 -1.718215 -0.105726 2.054801 2.222934 1.503854 -1.375080 -2.775581
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/input_de_adr0_we -0.093767 -1.549803 1.726729 2.270059 -0.267926 -3.568023 0.186582 -0.084158 2.170570 -1.057881 1.171502 1.021212 -1.503262 -0.730472 -0.349268 0.818564 -0.625383 0.982567 1.859416 -1.713140
wb_dma_ch_sel/assign_161_req_p1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.907063 -0.454065 -0.361438 -1.010514 -3.217093 0.015894 0.282035 0.977386 1.226710 1.187459 1.322911 1.604743 -0.088561 -3.743065 -4.039076 -2.485816 2.622386 -1.678568 0.489184 -2.294913
wb_dma_ch_sel/assign_129_req_p0 -0.665851 -0.185035 3.038420 1.059199 -0.873237 2.045037 2.164931 -0.305491 3.884327 1.356003 -2.301633 -2.451965 2.667890 4.579115 0.921049 -0.254147 -0.890234 -0.544840 -2.968552 -2.060609
wb_dma_de/wire_de_ack 2.857118 -0.543592 -0.786882 0.339119 -0.714993 -1.169346 0.419962 -0.787300 0.637174 -2.495536 0.869196 1.214832 -1.818879 -5.727082 -0.053821 2.719891 1.543496 0.889469 -0.910220 -2.386492
wb_dma_ch_arb -1.610324 0.287771 1.894714 -1.998591 -1.396124 -1.171818 3.194465 2.641212 2.376163 2.533911 -2.808351 -2.026822 0.037719 0.733679 -2.286071 -0.518561 4.444093 -0.375334 -3.198422 -2.481035
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_pri_enc_sub/always_3/if_1/cond -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.581789 0.224945 1.325952 -2.179447 1.969316 3.048362 3.476144 1.355740 1.829443 -0.024415 0.624260 -1.148745 -0.576612 0.856905 0.378241 -1.558031 2.798936 2.337865 -0.292526 -1.853817
wb_dma/wire_de_txsz_we 3.534459 0.801598 0.830850 1.781473 0.353539 2.706726 0.735311 -2.635806 1.450736 -1.612887 -1.418804 -1.250929 0.712985 0.294152 2.622247 0.582887 -1.888929 0.004236 -3.338768 -1.850890
wb_dma_ch_pri_enc/wire_pri16_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_rf/always_11/if_1/if_1/cond -2.441824 1.573282 2.731484 0.115269 -0.382253 1.014789 1.712932 1.014088 3.356548 1.787485 -1.211505 0.046407 1.116814 2.792624 2.577527 -3.406112 -0.137188 0.560102 -0.485605 -3.169916
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_pri_enc/wire_pri7_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/always_6/stmt_1/expr_1 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_wb_if/wire_mast_err -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 4.228253 0.885751 1.445608 -1.665045 2.220822 2.871557 0.302910 -1.315670 0.595903 -0.340580 -1.815956 -3.486984 0.358467 -1.608386 1.580933 1.282394 2.217691 0.144830 -2.143134 -0.863345
wb_dma_wb_if/input_wb_cyc_i -3.305001 -1.605133 -0.594812 3.445592 -2.790017 -0.215189 4.172795 -2.141948 2.349956 0.228190 0.843160 0.817103 1.687369 -0.824769 1.237787 0.533512 -3.421877 1.457037 -6.056404 0.597297
wb_dma_ch_sel/assign_97_valid 0.349875 -2.133376 4.436143 2.149851 -1.027530 -3.228888 -3.421947 -0.980493 4.633165 0.963512 -1.799760 -2.019541 2.563266 -0.268311 -1.127494 4.280879 0.099196 -2.782504 0.622786 -2.163619
wb_dma/wire_mast0_drdy -0.672431 1.232419 1.777711 -0.700079 -3.327465 0.975940 -1.760674 -5.008634 -0.299987 1.376573 4.179483 -0.666425 -0.415902 -0.181239 1.042536 3.190977 1.461830 -0.423308 0.692027 -3.605891
wb_dma_ch_pri_enc/wire_pri8_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_wb_if/wire_pt_sel_o -3.150205 -2.841653 -0.645954 -0.872903 -2.480266 5.262989 0.119595 0.383003 1.991804 -1.966232 2.094080 2.191892 2.096073 1.141989 2.644166 -1.168746 -2.030986 -0.980848 -4.313627 -1.319565
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_ch_pri_enc/wire_pri22_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_sel/assign_135_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_sel/wire_gnt_p0_d -0.994946 -1.380496 0.612289 -1.818003 0.654573 -0.231142 4.499209 2.806954 2.992712 0.103756 -1.499133 -1.329076 -0.083810 -0.156691 -3.511357 0.192386 4.311229 0.814408 -3.985031 -1.429904
wb_dma_de/assign_20_adr0_cnt_next 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.537825 -1.112879 0.467842 -0.594790 -0.387211 3.611229 1.223211 0.209797 -0.587856 -0.901846 2.717965 0.315768 -0.814109 2.600135 1.700617 -1.024087 -1.277373 2.016985 1.005597 -0.380125
wb_dma_ch_sel/assign_153_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_de/assign_82_rd_ack/expr_1 1.661838 2.545897 1.137968 -1.046427 -1.024207 2.129825 0.398004 -0.437329 1.026658 0.918103 -1.756912 0.160863 0.349399 -0.183239 3.172187 -0.524506 0.665707 -0.144628 -1.741164 -3.654321
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 1.158051 1.862633 2.055485 -0.617872 -1.884361 -0.258240 0.432398 -0.243025 2.335623 1.540534 -2.356606 0.029873 0.020952 -0.335370 1.835772 0.300369 1.685587 -0.703576 -2.362453 -4.515261
wb_dma_de/reg_de_csr_we 3.317239 -0.663509 -1.339659 0.069368 -2.705752 2.833823 2.508945 -1.790421 2.404768 -1.007451 -0.396338 1.639386 -1.153053 2.392625 -1.742458 0.452646 1.336504 -0.497217 -5.399971 -3.716058
wb_dma/wire_wb0_ack_o -0.289899 1.744606 -0.516751 2.309189 0.867820 1.141602 1.468498 -1.504481 -0.008187 -2.270090 1.432041 0.439551 -0.478018 0.003465 1.992950 -1.603178 -2.454188 2.315857 0.630232 -0.600442
wb_dma_ch_sel/always_9/stmt_1/expr_1 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_ch_pri_enc/wire_pri23_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/assign_103_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 2.836502 -0.366849 1.857739 2.273646 1.430009 -3.294813 -0.621800 -1.176664 0.854052 0.341645 0.220781 1.306906 -0.114569 -0.980622 1.306961 4.487120 -2.147314 0.842602 3.193004 -1.476755
wb_dma_rf/wire_ch1_txsz 0.668855 0.349506 -1.633584 -0.308378 -1.676980 2.577323 -1.057643 -0.708292 0.110284 -3.218126 1.936630 2.451846 -0.621011 -2.493601 3.796083 -1.669411 -0.894594 0.439478 -1.597348 -1.175781
wb_dma_de/always_23/block_1/stmt_13 2.085800 -1.634485 0.585813 0.306353 1.866997 -0.965055 -1.644607 -0.158470 2.786896 -2.133064 1.132408 2.375644 2.271888 -6.510184 2.083875 4.242804 -0.778979 -0.207868 -0.074346 -0.827775
wb_dma_de/always_23/block_1/stmt_14 4.843114 -0.022372 2.448425 -2.754301 3.068845 1.184952 -0.783313 -0.834663 1.338523 4.735238 -1.001536 0.674580 -0.459311 6.240236 -1.116638 -0.501066 1.916959 -1.175393 2.462595 -1.033717
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.830387 2.107341 1.425582 -2.184458 0.191033 2.698502 1.072784 0.556551 1.017966 1.623147 -1.871635 -1.253853 0.678798 0.696214 2.213949 -1.627614 1.928124 0.021207 -1.706831 -2.139247
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.093767 -1.549803 1.726729 2.270059 -0.267926 -3.568023 0.186582 -0.084158 2.170570 -1.057881 1.171502 1.021212 -1.503262 -0.730472 -0.349268 0.818564 -0.625383 0.982567 1.859416 -1.713140
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 3.486856 0.844686 3.315227 -0.199761 0.231864 0.662992 0.586441 -0.461987 2.837705 0.820538 -1.934319 -0.905859 -0.055214 0.822839 2.418974 0.918001 0.833104 0.211503 -0.458830 -4.041874
wb_dma_ch_rf/input_ch_sel 5.325519 1.127599 -1.474738 1.547889 0.452571 -1.114953 4.298258 -3.115894 0.951728 4.429516 1.695965 4.520380 -0.021974 -3.733947 -1.335174 1.933483 0.088020 1.006204 1.179898 -1.805978
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.246761 -0.522144 0.557289 -0.866604 1.878326 2.755861 2.157528 1.158364 1.167173 -0.845234 1.176455 -0.698778 -0.050620 0.830599 0.086664 -2.554465 0.733988 1.665935 0.544014 0.046135
wb_dma_wb_if/wire_wb_addr_o -2.538075 -2.606362 1.978360 2.269501 1.117174 0.671803 2.216903 0.436310 3.252037 -1.848174 1.162310 -1.834878 1.414134 2.303714 -1.141687 -0.280154 -1.615713 1.131721 -0.260718 0.094273
wb_dma_ch_rf/wire_ch_txsz_we 4.228253 0.885751 1.445608 -1.665045 2.220822 2.871557 0.302910 -1.315670 0.595903 -0.340580 -1.815956 -3.486984 0.358467 -1.608386 1.580933 1.282394 2.217691 0.144830 -2.143134 -0.863345
wb_dma_de/assign_70_de_adr1/expr_1 -0.246761 -0.522144 0.557289 -0.866604 1.878326 2.755861 2.157528 1.158364 1.167173 -0.845234 1.176455 -0.698778 -0.050620 0.830599 0.086664 -2.554465 0.733988 1.665935 0.544014 0.046135
wb_dma_ch_sel/assign_116_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.576343 -0.527451 1.371348 0.899991 -0.427462 -3.036842 -1.658686 -0.657688 0.546739 -2.702199 0.879714 -0.679234 -2.265290 -5.558107 1.306847 2.089325 1.249046 0.876804 1.293822 -1.887113
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_wb_mast/wire_wb_addr_o -2.538075 -2.606362 1.978360 2.269501 1.117174 0.671803 2.216903 0.436310 3.252037 -1.848174 1.162310 -1.834878 1.414134 2.303714 -1.141687 -0.280154 -1.615713 1.131721 -0.260718 0.094273
wb_dma_ch_rf/reg_ch_csr_r2 -2.441824 1.573282 2.731484 0.115269 -0.382253 1.014789 1.712932 1.014088 3.356548 1.787485 -1.211505 0.046407 1.116814 2.792624 2.577527 -3.406112 -0.137188 0.560102 -0.485605 -3.169916
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -1.318043 -0.737493 0.666885 -0.898364 3.906046 -0.915530 -0.225194 2.995631 1.211470 -1.266838 -0.056372 1.662456 1.382562 -1.320517 3.179076 1.063961 -0.795223 1.913552 1.836877 1.191476
wb_dma_ch_sel/assign_11_pri3 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_de -0.662933 1.418759 1.646420 -0.509974 -1.599176 -1.529298 -0.423750 0.442652 1.468788 4.032367 -2.758295 -0.092736 1.487680 -1.212430 -2.551592 -0.896993 1.795074 -2.962380 -0.505644 -2.515260
wb_dma_wb_slv/wire_wb_data_o -1.345991 -2.901360 1.220084 2.331748 2.004873 0.459065 1.355453 -0.863447 2.750260 -0.385278 3.428501 0.733153 0.846320 2.410375 0.952162 -3.696368 -2.909465 1.912991 2.867133 2.947654
wb_dma_inc30r/always_1/stmt_1 1.766898 -4.658924 1.428692 -1.180930 2.349356 2.309792 -0.134406 3.620025 3.998091 -1.886628 0.712773 -0.715674 2.914378 -0.229092 1.220718 0.254899 -0.176196 1.364827 1.910146 3.904252
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel/assign_127_req_p0 -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/assign_94_valid 0.032649 2.223261 2.845030 -0.007146 -0.353042 -1.146581 -2.340926 0.231005 1.037660 1.887830 -3.235576 -1.003204 2.355708 -3.222540 2.506970 0.948605 -0.583293 -1.919543 0.879246 -2.562624
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_ch_pri_enc/wire_pri12_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/always_20/if_1/block_1 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -0.268424 1.660474 2.544844 -0.737466 -1.687679 0.639528 1.141509 0.881487 2.919972 0.591621 -1.234263 -0.012489 -0.751658 0.126365 2.684504 -2.765531 1.790271 0.475422 -1.241430 -4.647334
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 2.661460 0.332841 1.156302 0.587784 1.908507 1.378205 -0.595232 -0.990111 0.540274 0.233568 -0.113979 0.551902 1.151974 1.383540 2.836066 1.478673 -2.319532 0.486259 1.632215 -0.392567
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.860731 -0.091128 -0.825386 -0.776700 -1.278300 0.277072 1.885208 0.211226 0.044513 -1.062002 1.876441 2.433205 -3.126777 -1.653067 -1.059973 0.746675 2.032632 1.701472 1.075795 -3.402861
wb_dma_wb_if/input_slv_din -1.345991 -2.901360 1.220084 2.331748 2.004873 0.459065 1.355453 -0.863447 2.750260 -0.385278 3.428501 0.733153 0.846320 2.410375 0.952162 -3.696368 -2.909465 1.912991 2.867133 2.947654
wb_dma_ch_sel/assign_94_valid/expr_1 0.032649 2.223261 2.845030 -0.007146 -0.353042 -1.146581 -2.340926 0.231005 1.037660 1.887830 -3.235576 -1.003204 2.355708 -3.222540 2.506970 0.948605 -0.583293 -1.919543 0.879246 -2.562624
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 3.933599 -0.565777 1.871990 2.571476 -1.653596 -0.136356 -2.413687 -1.717780 2.001086 -1.932986 -1.211921 0.129444 -0.426612 0.031412 2.786321 -0.542845 -2.386159 -1.433955 -1.039603 -1.981208
wb_dma_de/always_21 0.740924 -0.586044 -0.014464 1.036424 -1.426619 -1.507089 1.402020 -2.052143 1.502955 -3.340158 1.183501 -0.070762 -2.281636 -2.401758 0.744232 2.919016 1.341424 1.458259 -4.287434 -2.833483
wb_dma_de/always_22 -0.067713 2.641592 1.532881 -0.842916 -1.741217 1.112216 -1.026406 -0.343651 1.625586 4.661184 -3.674678 0.169467 3.290759 -1.455360 -1.399659 -1.448334 0.793702 -4.109616 -1.236023 -3.461363
wb_dma_de/always_23 -0.067713 2.641592 1.532881 -0.842916 -1.741217 1.112216 -1.026406 -0.343651 1.625586 4.661184 -3.674678 0.169467 3.290759 -1.455360 -1.399659 -1.448334 0.793702 -4.109616 -1.236023 -3.461363
wb_dma_ch_pri_enc/wire_pri1_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_de/assign_78_mast0_go -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_de/wire_dma_done 1.298691 1.714309 0.381510 -1.940825 -0.691896 -1.015212 -0.886591 0.712410 0.754176 1.553509 -1.762152 1.917853 0.695382 -2.677471 2.052822 3.008567 1.809366 -0.609871 -0.713093 -2.998143
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_rf/input_wb_rf_adr 3.029749 -2.901557 0.155157 2.719486 -2.121909 -2.724921 -3.420118 1.381970 1.425353 -0.933315 -2.115997 2.232242 -0.580864 -2.242583 2.225064 -6.144235 -3.137976 -3.620658 -0.929190 2.509887
wb_dma_wb_if -3.309912 0.220603 -0.656523 -0.303013 -1.018367 -1.742289 0.270345 1.217327 -0.105516 -0.264513 -0.545247 -0.486856 -1.143312 -2.440774 -2.127218 -3.744982 2.156789 -0.854750 -2.011199 0.279658
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 3.317239 -0.663509 -1.339659 0.069368 -2.705752 2.833823 2.508945 -1.790421 2.404768 -1.007451 -0.396338 1.639386 -1.153053 2.392625 -1.742458 0.452646 1.336504 -0.497217 -5.399971 -3.716058
wb_dma_ch_pri_enc/wire_pri25_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_wb_mast/reg_mast_cyc -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/input_wb_rf_we -2.195114 -0.880228 0.131111 -1.910532 1.623925 -2.906732 0.404423 1.878350 2.215006 0.935446 -2.507367 -1.421683 0.152427 -1.740296 -1.341568 -1.258188 4.822474 -1.396243 -4.339782 1.178002
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_de/always_6/if_1 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_wb_slv/always_4/stmt_1 0.371288 -3.912659 1.577460 4.532790 -4.443975 -2.140013 -3.045878 -2.270107 2.160766 -4.482536 0.577518 -2.589394 -1.354587 -3.066202 -2.035625 -2.069188 -1.865337 -2.725697 -1.778251 -0.186738
wb_dma_de/assign_3_ptr_valid 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma_wb_mast/input_pt_sel -1.639910 -1.596963 -1.786513 0.233281 -1.457669 4.150968 0.262258 0.365462 4.345422 -2.810021 1.530004 3.522836 3.358117 -0.499407 1.585519 -2.537094 -1.535392 -1.294596 -3.768539 -0.938600
wb_dma_ch_pri_enc/wire_pri15_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_wb_slv/input_wb_we_i -3.395708 -0.645735 0.836686 4.027264 -3.656939 -0.709176 -3.834543 -0.652050 2.510354 -2.535829 1.492958 2.909272 0.637255 2.562057 0.557666 0.296495 -3.103998 -2.397485 -0.888147 -3.938690
wb_dma_de/reg_tsz_cnt_is_0_r 2.412320 1.177807 1.271317 -0.147098 1.856192 3.078417 1.775105 -1.507813 1.845540 0.934271 -1.763858 -0.975862 2.190639 2.294684 1.897433 2.401557 -0.670267 0.369667 -2.328208 -1.988966
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 3.390485 0.168461 1.179822 -4.097357 1.428607 2.976344 -4.676486 0.964133 1.848996 2.056286 -1.854647 2.840412 1.507280 3.675440 3.166058 -2.063102 1.034922 -2.978310 -0.416801 -0.382868
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma/wire_mast1_drdy -1.946441 0.469545 0.584502 -0.187542 -1.572283 -0.482643 -1.125110 1.090479 0.949425 0.284541 -0.162325 1.384747 -0.157963 1.390979 2.121721 -2.456221 -0.381016 -0.294770 0.353217 -0.974478
wb_dma_ch_rf/wire_ch_csr_we -1.785402 -1.212256 1.267826 -0.309159 -1.490552 -2.442089 1.439907 0.279322 4.097407 3.197842 -2.372850 -0.981482 1.668900 0.788454 -2.975214 -1.355836 3.004272 -2.089895 -4.233423 0.208320
wb_dma_ch_pri_enc/inst_u9 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/assign_8_ch_csr -0.509380 -0.342891 1.491045 -0.107334 -1.210137 -1.585919 0.170389 0.118691 2.727703 4.728018 -2.044391 0.095739 2.929078 0.986479 -3.384687 0.397303 1.127938 -2.789861 -0.308492 -0.435849
wb_dma_ch_rf/wire_this_ptr_set 2.860731 -0.091128 -0.825386 -0.776700 -1.278300 0.277072 1.885208 0.211226 0.044513 -1.062002 1.876441 2.433205 -3.126777 -1.653067 -1.059973 0.746675 2.032632 1.701472 1.075795 -3.402861
wb_dma_ch_pri_enc/inst_u5 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u4 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u7 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u6 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u0 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u3 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u2 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma/wire_de_start 0.032649 2.223261 2.845030 -0.007146 -0.353042 -1.146581 -2.340926 0.231005 1.037660 1.887830 -3.235576 -1.003204 2.355708 -3.222540 2.506970 0.948605 -0.583293 -1.919543 0.879246 -2.562624
wb_dma_ch_sel/assign_130_req_p0/expr_1 -0.665851 -0.185035 3.038420 1.059199 -0.873237 2.045037 2.164931 -0.305491 3.884327 1.356003 -2.301633 -2.451965 2.667890 4.579115 0.921049 -0.254147 -0.890234 -0.544840 -2.968552 -2.060609
wb_dma_rf/wire_ch_stop -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_rf/input_de_adr0 0.708031 -0.146052 1.424733 -0.160868 1.232027 -4.390762 -1.268142 -1.122555 -0.112203 2.177869 1.770730 2.379137 -2.776144 2.709899 -0.608389 2.122385 0.802956 0.894011 4.190105 -1.342263
wb_dma_ch_rf/input_de_adr1 -0.246761 -0.522144 0.557289 -0.866604 1.878326 2.755861 2.157528 1.158364 1.167173 -0.845234 1.176455 -0.698778 -0.050620 0.830599 0.086664 -2.554465 0.733988 1.665935 0.544014 0.046135
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_wb_if/input_wbs_data_i 2.472881 -0.760813 -2.416894 1.624137 -2.277902 -0.981153 1.963090 -1.268578 0.576120 -2.872389 0.632356 3.488183 -3.184782 -1.041898 -2.533803 0.752872 0.240041 0.068087 -4.171775 -3.331190
wb_dma_de/reg_tsz_dec 2.287971 0.743794 1.162320 0.732983 2.811291 2.996430 0.762300 -1.915306 2.080040 0.460052 -1.813045 -0.524150 3.242999 2.167585 2.876441 2.422148 -2.453667 -0.036807 -2.137587 -0.873446
wb_dma_ch_sel/input_ch0_am0 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_ch_sel/input_ch0_am1 -1.094105 -1.190917 1.093321 -1.088768 2.659486 0.620808 0.342801 2.050756 2.302147 -0.560924 1.260993 1.470383 2.263909 -1.452550 1.380376 2.089596 -0.195723 1.361723 2.230549 -0.327986
wb_dma_ch_sel/assign_162_req_p1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.978042 0.963636 -0.153009 -1.062337 1.450295 3.967727 2.727158 -1.260068 0.915554 -1.377389 0.554462 -0.479064 0.163939 0.294504 2.038074 1.658634 0.787460 2.082032 -2.531337 -2.185634
wb_dma_rf/wire_ch5_csr 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma_ch_rf/wire_ch_am1_we -1.318043 -0.737493 0.666885 -0.898364 3.906046 -0.915530 -0.225194 2.995631 1.211470 -1.266838 -0.056372 1.662456 1.382562 -1.320517 3.179076 1.063961 -0.795223 1.913552 1.836877 1.191476
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/always_2/if_1/if_1/block_1 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma_inc30r/wire_out -2.744517 -3.694745 0.967169 -1.750376 1.959227 0.935515 1.648727 3.094482 3.708251 0.114957 3.199301 1.589374 1.657920 2.783834 -1.438742 0.610679 1.689964 1.454570 1.385533 1.040465
wb_dma_ch_pri_enc/reg_pri_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma/input_wb0_we_i -3.395708 -0.645735 0.836686 4.027264 -3.656939 -0.709176 -3.834543 -0.652050 2.510354 -2.535829 1.492958 2.909272 0.637255 2.562057 0.557666 0.296495 -3.103998 -2.397485 -0.888147 -3.938690
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.680352 -3.387886 0.575279 -1.641327 2.060828 -0.628299 0.003439 2.662032 3.133948 -0.189146 3.691483 3.642491 0.992082 1.042136 -0.254543 2.269961 1.263123 1.284567 2.840986 0.228396
wb_dma_ch_rf/wire_ch_txsz_dewe 3.534459 0.801598 0.830850 1.781473 0.353539 2.706726 0.735311 -2.635806 1.450736 -1.612887 -1.418804 -1.250929 0.712985 0.294152 2.622247 0.582887 -1.888929 0.004236 -3.338768 -1.850890
wb_dma_de/always_22/if_1/stmt_2 -0.067713 2.641592 1.532881 -0.842916 -1.741217 1.112216 -1.026406 -0.343651 1.625586 4.661184 -3.674678 0.169467 3.290759 -1.455360 -1.399659 -1.448334 0.793702 -4.109616 -1.236023 -3.461363
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 0.730630 -0.804875 2.685588 3.239398 -0.738028 -0.656469 -0.533135 -1.196533 3.832438 -1.001459 -1.125100 0.022487 0.216906 2.775650 2.448026 -2.341995 -2.845749 -0.505008 -1.210678 -1.808242
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -1.318043 -0.737493 0.666885 -0.898364 3.906046 -0.915530 -0.225194 2.995631 1.211470 -1.266838 -0.056372 1.662456 1.382562 -1.320517 3.179076 1.063961 -0.795223 1.913552 1.836877 1.191476
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma/wire_de_ack 2.857118 -0.543592 -0.786882 0.339119 -0.714993 -1.169346 0.419962 -0.787300 0.637174 -2.495536 0.869196 1.214832 -1.818879 -5.727082 -0.053821 2.719891 1.543496 0.889469 -0.910220 -2.386492
wb_dma_wb_mast/always_1/if_1 2.472881 -0.760813 -2.416894 1.624137 -2.277902 -0.981153 1.963090 -1.268578 0.576120 -2.872389 0.632356 3.488183 -3.184782 -1.041898 -2.533803 0.752872 0.240041 0.068087 -4.171775 -3.331190
wb_dma_wb_if/wire_wb_cyc_o -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel/assign_143_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_wb_mast/wire_mast_err -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma/wire_slv0_dout 2.460369 -3.706796 2.613967 3.796366 -3.224407 -0.644078 -3.381639 -1.942066 1.545404 -3.557000 0.293511 -3.679695 -0.108170 -3.714381 -1.030590 -1.774690 -2.243342 -3.135723 -0.468443 0.596970
wb_dma_ch_sel/reg_am1 -1.094105 -1.190917 1.093321 -1.088768 2.659486 0.620808 0.342801 2.050756 2.302147 -0.560924 1.260993 1.470383 2.263909 -1.452550 1.380376 2.089596 -0.195723 1.361723 2.230549 -0.327986
wb_dma_ch_sel/input_next_ch 1.298691 1.714309 0.381510 -1.940825 -0.691896 -1.015212 -0.886591 0.712410 0.754176 1.553509 -1.762152 1.917853 0.695382 -2.677471 2.052822 3.008567 1.809366 -0.609871 -0.713093 -2.998143
wb_dma_de/always_9 2.287971 0.743794 1.162320 0.732983 2.811291 2.996430 0.762300 -1.915306 2.080040 0.460052 -1.813045 -0.524150 3.242999 2.167585 2.876441 2.422148 -2.453667 -0.036807 -2.137587 -0.873446
wb_dma_de/always_8 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_wb_mast/always_1/if_1/cond 2.472881 -0.760813 -2.416894 1.624137 -2.277902 -0.981153 1.963090 -1.268578 0.576120 -2.872389 0.632356 3.488183 -3.184782 -1.041898 -2.533803 0.752872 0.240041 0.068087 -4.171775 -3.331190
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_rf/always_1/case_1/stmt_12 2.649416 -1.296385 -0.009200 1.497198 -0.474726 0.790659 -0.599356 -0.989527 -0.672644 -2.469824 2.430533 0.856202 -2.333091 1.492712 1.149682 -0.817914 -2.494592 1.299001 2.799565 0.017928
wb_dma_rf/always_1/case_1/stmt_13 -0.652384 -0.165411 0.160984 0.018057 2.753830 -1.495083 0.140443 1.864831 0.102130 -1.548937 0.549944 1.745557 -0.765914 -0.817228 3.152027 -0.481666 -0.942731 2.398435 1.879442 0.921429
wb_dma_de/always_3 -2.696575 -1.628487 1.543621 -0.002490 3.174019 2.912580 1.664781 2.264312 2.857308 -1.877762 0.427553 -1.903834 3.553501 -1.101367 0.326950 -0.531760 -0.882527 1.099142 0.355163 0.923082
wb_dma_de/always_2 0.332311 -3.287936 1.701613 -0.884310 1.679830 -4.169668 -1.099214 2.260058 2.541108 0.415802 1.717301 2.622262 -0.789893 0.170758 -1.043944 2.447224 1.447338 0.663199 3.723081 0.180113
wb_dma_de/always_5 3.486856 0.844686 3.315227 -0.199761 0.231864 0.662992 0.586441 -0.461987 2.837705 0.820538 -1.934319 -0.905859 -0.055214 0.822839 2.418974 0.918001 0.833104 0.211503 -0.458830 -4.041874
wb_dma_de/always_4 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_de/always_7 2.412320 1.177807 1.271317 -0.147098 1.856192 3.078417 1.775105 -1.507813 1.845540 0.934271 -1.763858 -0.975862 2.190639 2.294684 1.897433 2.401557 -0.670267 0.369667 -2.328208 -1.988966
wb_dma_de/always_6 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_ch_sel/input_ch3_txsz 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 2.661460 0.332841 1.156302 0.587784 1.908507 1.378205 -0.595232 -0.990111 0.540274 0.233568 -0.113979 0.551902 1.151974 1.383540 2.836066 1.478673 -2.319532 0.486259 1.632215 -0.392567
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/always_11/if_1 -2.441824 1.573282 2.731484 0.115269 -0.382253 1.014789 1.712932 1.014088 3.356548 1.787485 -1.211505 0.046407 1.116814 2.792624 2.577527 -3.406112 -0.137188 0.560102 -0.485605 -3.169916
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_sel/always_45/case_1/cond -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_de/assign_68_de_txsz 3.409394 1.541260 1.379724 0.125985 3.262934 2.714322 -0.189423 -2.432499 1.110981 0.395231 -1.998976 -1.702504 2.816943 -0.604956 3.322383 3.478172 -1.248169 0.045213 -1.292166 -0.985099
wb_dma_de/always_23/block_1/case_1/block_10/if_2 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_ch_rf/always_20/if_1 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma/input_wb0s_data_i 2.472881 -0.760813 -2.416894 1.624137 -2.277902 -0.981153 1.963090 -1.268578 0.576120 -2.872389 0.632356 3.488183 -3.184782 -1.041898 -2.533803 0.752872 0.240041 0.068087 -4.171775 -3.331190
wb_dma_de/reg_dma_done_d 1.987688 2.502915 0.152661 -0.723068 -2.408973 -0.073549 -0.338300 -0.876295 -0.084990 0.833634 -1.713935 0.599969 -0.735123 -2.571921 1.532687 1.097064 1.524341 -0.725019 -1.741084 -3.854153
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.093767 -1.549803 1.726729 2.270059 -0.267926 -3.568023 0.186582 -0.084158 2.170570 -1.057881 1.171502 1.021212 -1.503262 -0.730472 -0.349268 0.818564 -0.625383 0.982567 1.859416 -1.713140
wb_dma_wb_slv/assign_1_rf_sel -2.342383 2.572392 1.647791 5.943031 0.327232 -3.055096 3.278369 -2.056551 1.450041 1.430532 -0.160610 -0.244714 0.542768 0.864805 -1.344410 -1.031279 -3.696160 1.501656 1.347171 -2.059444
wb_dma_ch_rf/assign_23_ch_csr_dewe 3.317239 -0.663509 -1.339659 0.069368 -2.705752 2.833823 2.508945 -1.790421 2.404768 -1.007451 -0.396338 1.639386 -1.153053 2.392625 -1.742458 0.452646 1.336504 -0.497217 -5.399971 -3.716058
wb_dma_de/always_4/if_1/if_1/cond 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_ch_sel/assign_376_gnt_p1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_de/wire_wr_ack 1.661838 2.545897 1.137968 -1.046427 -1.024207 2.129825 0.398004 -0.437329 1.026658 0.918103 -1.756912 0.160863 0.349399 -0.183239 3.172187 -0.524506 0.665707 -0.144628 -1.741164 -3.654321
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.978042 0.963636 -0.153009 -1.062337 1.450295 3.967727 2.727158 -1.260068 0.915554 -1.377389 0.554462 -0.479064 0.163939 0.294504 2.038074 1.658634 0.787460 2.082032 -2.531337 -2.185634
wb_dma_ch_arb/always_1 -2.787958 -0.222332 0.595955 -2.352309 -1.234248 -0.550091 3.265702 3.116855 2.070528 0.830474 -1.256076 -1.151584 -0.640201 -0.358822 -2.386877 -1.948558 4.706669 0.349515 -3.311535 -1.667463
wb_dma_ch_arb/always_2 -2.787958 -0.222332 0.595955 -2.352309 -1.234248 -0.550091 3.265702 3.116855 2.070528 0.830474 -1.256076 -1.151584 -0.640201 -0.358822 -2.386877 -1.948558 4.706669 0.349515 -3.311535 -1.667463
wb_dma/wire_ch0_txsz 3.989637 1.100578 0.972337 -0.331153 1.213585 2.345488 -0.369561 -2.018810 0.635251 -0.928727 -1.856225 -1.945361 0.937142 -1.395535 2.586002 2.911927 0.174413 -0.144537 -2.389204 -1.715709
wb_dma_de/always_19 -4.726907 -1.500271 -0.119690 0.371228 1.639295 -1.694766 3.358784 2.126430 4.277793 0.562681 1.735695 4.880380 2.842242 -0.771094 -1.168933 1.993156 -1.196467 1.540585 0.209524 -1.924842
wb_dma_de/always_18 -0.987151 -1.914987 1.954091 2.235671 -0.063613 2.564842 0.793480 -2.487745 1.339331 -3.384185 3.050303 -4.044237 0.627691 -1.381041 -1.766316 2.000053 -0.616374 1.069514 0.746818 -1.297830
wb_dma_de/always_15 3.218178 0.855481 1.308685 -0.511205 0.278862 2.166711 1.246914 -1.262429 1.688732 -0.017381 -1.593506 -1.081538 0.408612 0.748049 1.473968 2.001213 0.834923 0.183598 -2.690805 -2.929330
wb_dma_de/always_14 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_de/always_11 -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_de/always_13 1.298691 1.714309 0.381510 -1.940825 -0.691896 -1.015212 -0.886591 0.712410 0.754176 1.553509 -1.762152 1.917853 0.695382 -2.677471 2.052822 3.008567 1.809366 -0.609871 -0.713093 -2.998143
wb_dma_de/always_12 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 0.968265 -0.098820 1.110274 2.621924 -2.796086 -3.251091 -3.374862 -0.804994 1.896173 -0.680325 -0.198993 2.867078 -0.190647 -0.096815 4.624374 0.806220 -2.474934 -1.069084 -0.496937 -1.616181
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_pri_enc/wire_pri13_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/reg_read_r 3.218178 0.855481 1.308685 -0.511205 0.278862 2.166711 1.246914 -1.262429 1.688732 -0.017381 -1.593506 -1.081538 0.408612 0.748049 1.473968 2.001213 0.834923 0.183598 -2.690805 -2.929330
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 0.008662 1.994475 0.873049 -0.961099 -2.253326 1.781127 1.528696 -0.239044 1.944385 -0.793286 -0.992779 -0.269983 -0.961125 -0.943176 2.536161 -1.504810 2.164531 0.577046 -3.808592 -4.563210
wb_dma/assign_9_slv0_pt_in -0.289899 1.744606 -0.516751 2.309189 0.867820 1.141602 1.468498 -1.504481 -0.008187 -2.270090 1.432041 0.439551 -0.478018 0.003465 1.992950 -1.603178 -2.454188 2.315857 0.630232 -0.600442
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_ch_rf/always_17/if_1/block_1 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -2.347653 0.058540 0.345265 -1.400260 -2.260434 -1.685677 0.741597 1.217615 0.640974 1.676782 1.323213 0.300870 -0.512561 -5.352379 -3.858195 -1.458543 3.710394 -0.550242 1.604365 -1.731675
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 3.486856 0.844686 3.315227 -0.199761 0.231864 0.662992 0.586441 -0.461987 2.837705 0.820538 -1.934319 -0.905859 -0.055214 0.822839 2.418974 0.918001 0.833104 0.211503 -0.458830 -4.041874
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_ch_pri_enc/wire_pri2_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/always_11/stmt_1 -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_ch_rf/wire_ch_adr1_we -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_ch_sel_checker/input_ch_sel 1.430879 -1.114780 -0.065383 0.696706 -1.503001 -0.944497 -0.820365 -0.285016 0.259827 -3.339398 1.846676 0.866941 -2.928442 -2.456277 0.981392 -0.744147 0.429844 0.893739 0.227579 -1.288974
wb_dma_ch_sel/input_ch1_adr1 -0.246761 -0.522144 0.557289 -0.866604 1.878326 2.755861 2.157528 1.158364 1.167173 -0.845234 1.176455 -0.698778 -0.050620 0.830599 0.086664 -2.554465 0.733988 1.665935 0.544014 0.046135
wb_dma/wire_slv0_pt_in -0.289899 1.744606 -0.516751 2.309189 0.867820 1.141602 1.468498 -1.504481 -0.008187 -2.270090 1.432041 0.439551 -0.478018 0.003465 1.992950 -1.603178 -2.454188 2.315857 0.630232 -0.600442
wb_dma_rf/always_2/if_1/if_1/cond 1.923483 1.623549 0.975219 -0.177252 -2.329041 -1.892030 0.578382 0.797057 0.499906 2.981557 -1.243170 2.565422 -1.273491 -0.063375 -0.666141 0.357340 0.943500 -0.463280 2.160601 -4.290941
wb_dma_pri_enc_sub/reg_pri_out_d 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/always_4/case_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/wire_pri29_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_de/wire_read_hold -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_rf/wire_sw_pointer -0.191404 2.368851 -0.209674 -0.404291 0.249553 -3.021593 -0.239024 1.621741 0.355097 0.150208 -4.374760 0.822155 0.735473 -3.677815 3.215144 3.333257 1.057900 -0.108965 -3.305738 -2.079195
wb_dma/wire_slv0_din 1.575692 -0.750659 2.317770 -0.536296 0.228600 -0.307019 0.155879 -0.604282 0.645452 0.242430 -0.777387 -1.144005 -0.063707 3.701787 -0.697367 -1.993357 -3.167414 1.595370 4.667568 1.921855
wb_dma_ch_rf/input_dma_err -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel/assign_158_req_p1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/assign_17_ch_am1_we -1.318043 -0.737493 0.666885 -0.898364 3.906046 -0.915530 -0.225194 2.995631 1.211470 -1.266838 -0.056372 1.662456 1.382562 -1.320517 3.179076 1.063961 -0.795223 1.913552 1.836877 1.191476
wb_dma_ch_rf/assign_7_pointer_s 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_wb_slv/always_5/stmt_1 -0.880638 -1.470545 3.267671 4.658183 -0.407438 -3.105410 -0.574768 -1.017696 3.508134 -1.918584 -0.685832 -1.384072 0.176855 0.046419 0.697983 -0.540804 -2.911987 -0.214370 0.026675 -1.486246
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_wb_mast/assign_1 -3.339730 -1.521026 -1.049345 1.523845 -2.054715 4.548103 0.291174 0.981625 3.613995 -4.462196 1.344819 1.624294 3.479321 -2.006850 0.745032 -2.299607 -2.376101 -1.445427 -3.468104 -2.056949
wb_dma_ch_sel/input_de_ack 2.857118 -0.543592 -0.786882 0.339119 -0.714993 -1.169346 0.419962 -0.787300 0.637174 -2.495536 0.869196 1.214832 -1.818879 -5.727082 -0.053821 2.719891 1.543496 0.889469 -0.910220 -2.386492
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_ch_sel/reg_valid_sel 0.032649 2.223261 2.845030 -0.007146 -0.353042 -1.146581 -2.340926 0.231005 1.037660 1.887830 -3.235576 -1.003204 2.355708 -3.222540 2.506970 0.948605 -0.583293 -1.919543 0.879246 -2.562624
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.830387 2.107341 1.425582 -2.184458 0.191033 2.698502 1.072784 0.556551 1.017966 1.623147 -1.871635 -1.253853 0.678798 0.696214 2.213949 -1.627614 1.928124 0.021207 -1.706831 -2.139247
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_wb_mast/always_4/stmt_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel/assign_375_gnt_p0 -0.994946 -1.380496 0.612289 -1.818003 0.654573 -0.231142 4.499209 2.806954 2.992712 0.103756 -1.499133 -1.329076 -0.083810 -0.156691 -3.511357 0.192386 4.311229 0.814408 -3.985031 -1.429904
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma/inst_u2 -0.662933 1.418759 1.646420 -0.509974 -1.599176 -1.529298 -0.423750 0.442652 1.468788 4.032367 -2.758295 -0.092736 1.487680 -1.212430 -2.551592 -0.896993 1.795074 -2.962380 -0.505644 -2.515260
wb_dma/inst_u1 0.673030 0.993395 1.215738 -1.236641 -1.579864 -0.841111 -0.474157 0.430415 1.031865 4.404372 -2.394167 0.218123 1.906013 -0.286535 -2.049493 1.251175 1.659958 -2.561643 0.194424 -1.859321
wb_dma/inst_u0 -0.261274 -1.412212 1.078516 -1.236451 0.411160 -3.331324 -2.137044 1.272916 1.393693 2.019810 -2.245923 -1.451203 1.107884 -1.379017 -1.049031 1.054690 2.553668 -2.371974 -0.161214 1.684235
wb_dma/inst_u4 -4.586203 0.380700 0.450886 1.112902 -5.384787 0.585822 1.243510 -0.649445 1.025757 -0.126136 -0.417639 -0.765839 -0.234612 2.424725 1.416394 -0.696195 -0.587296 -0.139242 -5.484717 -2.626125
wb_dma_ch_rf/assign_2_ch_adr1 -1.124160 -0.939307 2.472401 0.761548 2.732041 1.389332 0.010576 1.484131 0.668204 -3.775998 -0.705211 -4.833602 -0.662472 -1.844093 1.245974 -3.760797 0.391523 0.981612 -0.340177 0.704994
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_ch_rf/wire_pointer_s 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_ch_sel/always_40/case_1/stmt_1 1.448115 -0.173974 1.379338 -2.229010 0.711356 2.280282 2.584673 1.491472 1.805590 -1.195674 0.628407 -1.336308 -1.929358 -1.124633 0.047206 -2.104496 3.830444 1.881750 -0.638682 -2.534474
wb_dma_ch_sel/always_40/case_1/stmt_2 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_ch_sel/always_40/case_1/stmt_3 1.430879 -1.114780 -0.065383 0.696706 -1.503001 -0.944497 -0.820365 -0.285016 0.259827 -3.339398 1.846676 0.866941 -2.928442 -2.456277 0.981392 -0.744147 0.429844 0.893739 0.227579 -1.288974
wb_dma_ch_sel/always_40/case_1/stmt_4 2.860731 -0.091128 -0.825386 -0.776700 -1.278300 0.277072 1.885208 0.211226 0.044513 -1.062002 1.876441 2.433205 -3.126777 -1.653067 -1.059973 0.746675 2.032632 1.701472 1.075795 -3.402861
wb_dma_pri_enc_sub 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/reg_ch_am1_r -1.318043 -0.737493 0.666885 -0.898364 3.906046 -0.915530 -0.225194 2.995631 1.211470 -1.266838 -0.056372 1.662456 1.382562 -1.320517 3.179076 1.063961 -0.795223 1.913552 1.836877 1.191476
wb_dma_de/assign_72_dma_err -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_de/reg_ptr_adr_low -0.150587 -1.818974 0.757572 1.411262 -1.041758 2.394260 0.334924 -3.226833 1.076155 -2.660851 4.573543 -1.458806 -0.375832 -1.459145 -2.002159 1.653201 0.105242 1.058874 1.265875 -1.608908
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_de/reg_state -0.067713 2.641592 1.532881 -0.842916 -1.741217 1.112216 -1.026406 -0.343651 1.625586 4.661184 -3.674678 0.169467 3.290759 -1.455360 -1.399659 -1.448334 0.793702 -4.109616 -1.236023 -3.461363
wb_dma_ch_rf/always_26/if_1 -0.191404 2.368851 -0.209674 -0.404291 0.249553 -3.021593 -0.239024 1.621741 0.355097 0.150208 -4.374760 0.822155 0.735473 -3.677815 3.215144 3.333257 1.057900 -0.108965 -3.305738 -2.079195
wb_dma_de/always_23/block_1/case_1/block_5/if_1 2.298067 1.217357 0.007734 -4.868118 1.635397 1.666769 -3.230225 0.538451 0.485802 2.235727 -1.280579 4.104006 -0.410004 3.330556 1.238413 -1.470577 2.301783 -2.101925 -0.847568 -1.883477
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_ch_sel/assign_113_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.093767 -1.549803 1.726729 2.270059 -0.267926 -3.568023 0.186582 -0.084158 2.170570 -1.057881 1.171502 1.021212 -1.503262 -0.730472 -0.349268 0.818564 -0.625383 0.982567 1.859416 -1.713140
wb_dma_inc30r/always_1 1.766898 -4.658924 1.428692 -1.180930 2.349356 2.309792 -0.134406 3.620025 3.998091 -1.886628 0.712773 -0.715674 2.914378 -0.229092 1.220718 0.254899 -0.176196 1.364827 1.910146 3.904252
wb_dma_de/always_23/block_1/case_1/cond -0.067713 2.641592 1.532881 -0.842916 -1.741217 1.112216 -1.026406 -0.343651 1.625586 4.661184 -3.674678 0.169467 3.290759 -1.455360 -1.399659 -1.448334 0.793702 -4.109616 -1.236023 -3.461363
wb_dma_ch_sel/assign_128_req_p0/expr_1 -0.665851 -0.185035 3.038420 1.059199 -0.873237 2.045037 2.164931 -0.305491 3.884327 1.356003 -2.301633 -2.451965 2.667890 4.579115 0.921049 -0.254147 -0.890234 -0.544840 -2.968552 -2.060609
wb_dma_de/always_8/stmt_1/expr_1/expr_1 3.486856 0.844686 3.315227 -0.199761 0.231864 0.662992 0.586441 -0.461987 2.837705 0.820538 -1.934319 -0.905859 -0.055214 0.822839 2.418974 0.918001 0.833104 0.211503 -0.458830 -4.041874
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_de/always_9/stmt_1/expr_1/expr_1 1.377698 1.124712 0.453592 -1.101909 3.798573 3.522752 2.335695 -0.998693 1.245686 1.166228 -0.295381 0.277104 2.806273 1.679342 1.813307 3.342580 -0.688442 1.377426 -0.580411 -1.267214
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -1.909032 -1.001785 2.729240 0.667701 -1.192806 -1.139144 2.914017 0.701504 2.847095 -0.675010 -1.095797 -4.345327 -1.096646 0.606468 -1.925433 -1.183269 2.925720 0.776176 -2.932270 -1.771017
wb_dma_ch_sel/assign_148_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma/wire_ndr -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.860731 -0.091128 -0.825386 -0.776700 -1.278300 0.277072 1.885208 0.211226 0.044513 -1.062002 1.876441 2.433205 -3.126777 -1.653067 -1.059973 0.746675 2.032632 1.701472 1.075795 -3.402861
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.166535 -0.819535 1.494052 -2.672596 0.438313 -0.088053 2.298440 1.823097 1.424078 -1.070065 1.284299 -1.566468 -3.047808 -0.716671 -0.042725 -1.245220 5.004996 2.427180 -0.464256 -1.590753
wb_dma_rf/input_dma_done_all 3.218178 0.855481 1.308685 -0.511205 0.278862 2.166711 1.246914 -1.262429 1.688732 -0.017381 -1.593506 -1.081538 0.408612 0.748049 1.473968 2.001213 0.834923 0.183598 -2.690805 -2.929330
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_de/assign_66_dma_done 1.298691 1.714309 0.381510 -1.940825 -0.691896 -1.015212 -0.886591 0.712410 0.754176 1.553509 -1.762152 1.917853 0.695382 -2.677471 2.052822 3.008567 1.809366 -0.609871 -0.713093 -2.998143
wb_dma/wire_ch4_csr 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel/input_ch3_csr 2.147235 -0.467585 0.675326 -0.033062 -3.419254 -1.051810 -2.603604 -1.266069 2.240799 1.112613 -2.319606 0.377553 1.874636 0.254658 0.849002 5.447199 0.842552 -2.700390 -3.511278 -2.157744
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_de/wire_adr1_cnt_next -1.369726 -1.935715 0.339349 -1.416185 2.882770 3.838043 1.657491 2.627150 3.527785 -1.035690 0.641052 0.781556 3.762440 0.657570 1.071514 -0.644788 -0.538073 0.910455 -0.339337 1.078076
wb_dma/wire_de_adr0 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/reg_adr0_cnt 0.332311 -3.287936 1.701613 -0.884310 1.679830 -4.169668 -1.099214 2.260058 2.541108 0.415802 1.717301 2.622262 -0.789893 0.170758 -1.043944 2.447224 1.447338 0.663199 3.723081 0.180113
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma/wire_am0 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma/wire_am1 -1.094105 -1.190917 1.093321 -1.088768 2.659486 0.620808 0.342801 2.050756 2.302147 -0.560924 1.260993 1.470383 2.263909 -1.452550 1.380376 2.089596 -0.195723 1.361723 2.230549 -0.327986
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_rf/always_22/if_1/if_1 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_de/assign_69_de_adr0 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_de/wire_mast0_go -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_wb_slv/input_slv_din -1.345991 -2.901360 1.220084 2.331748 2.004873 0.459065 1.355453 -0.863447 2.750260 -0.385278 3.428501 0.733153 0.846320 2.410375 0.952162 -3.696368 -2.909465 1.912991 2.867133 2.947654
wb_dma_de/always_3/if_1/if_1 -2.696575 -1.628487 1.543621 -0.002490 3.174019 2.912580 1.664781 2.264312 2.857308 -1.877762 0.427553 -1.903834 3.553501 -1.101367 0.326950 -0.531760 -0.882527 1.099142 0.355163 0.923082
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_ch_sel/always_47/case_1 -1.094105 -1.190917 1.093321 -1.088768 2.659486 0.620808 0.342801 2.050756 2.302147 -0.560924 1.260993 1.470383 2.263909 -1.452550 1.380376 2.089596 -0.195723 1.361723 2.230549 -0.327986
wb_dma_ch_sel/assign_152_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_de/reg_de_adr0_we -0.093767 -1.549803 1.726729 2.270059 -0.267926 -3.568023 0.186582 -0.084158 2.170570 -1.057881 1.171502 1.021212 -1.503262 -0.730472 -0.349268 0.818564 -0.625383 0.982567 1.859416 -1.713140
wb_dma_ch_sel/assign_114_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_ch_rf/assign_4_ch_am1 -1.318043 -0.737493 0.666885 -0.898364 3.906046 -0.915530 -0.225194 2.995631 1.211470 -1.266838 -0.056372 1.662456 1.382562 -1.320517 3.179076 1.063961 -0.795223 1.913552 1.836877 1.191476
wb_dma_de/wire_dma_done_all 3.218178 0.855481 1.308685 -0.511205 0.278862 2.166711 1.246914 -1.262429 1.688732 -0.017381 -1.593506 -1.081538 0.408612 0.748049 1.473968 2.001213 0.834923 0.183598 -2.690805 -2.929330
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.032649 2.223261 2.845030 -0.007146 -0.353042 -1.146581 -2.340926 0.231005 1.037660 1.887830 -3.235576 -1.003204 2.355708 -3.222540 2.506970 0.948605 -0.583293 -1.919543 0.879246 -2.562624
wb_dma_wb_slv/input_wb_data_i 0.371288 -3.912659 1.577460 4.532790 -4.443975 -2.140013 -3.045878 -2.270107 2.160766 -4.482536 0.577518 -2.589394 -1.354587 -3.066202 -2.035625 -2.069188 -1.865337 -2.725697 -1.778251 -0.186738
wb_dma_de/input_nd -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_ch_sel/assign_126_ch_sel 0.124508 1.168493 1.377692 -2.052694 0.453847 -3.136078 1.613266 2.353215 2.240999 5.783026 -2.687541 0.966812 1.142613 -0.894389 -1.400925 -0.703054 3.739164 -1.019885 -0.131163 -0.696409
wb_dma/wire_mast1_err -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_de/wire_ptr_valid 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma/wire_ch_sel 5.325519 1.127599 -1.474738 1.547889 0.452571 -1.114953 4.298258 -3.115894 0.951728 4.429516 1.695965 4.520380 -0.021974 -3.733947 -1.335174 1.933483 0.088020 1.006204 1.179898 -1.805978
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.166535 -0.819535 1.494052 -2.672596 0.438313 -0.088053 2.298440 1.823097 1.424078 -1.070065 1.284299 -1.566468 -3.047808 -0.716671 -0.042725 -1.245220 5.004996 2.427180 -0.464256 -1.590753
wb_dma_de/always_12/stmt_1/expr_1 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma/wire_dma_req 2.857118 -0.543592 -0.786882 0.339119 -0.714993 -1.169346 0.419962 -0.787300 0.637174 -2.495536 0.869196 1.214832 -1.818879 -5.727082 -0.053821 2.719891 1.543496 0.889469 -0.910220 -2.386492
wb_dma_ch_sel/assign_136_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_rf/assign_5_sw_pointer -0.191404 2.368851 -0.209674 -0.404291 0.249553 -3.021593 -0.239024 1.621741 0.355097 0.150208 -4.374760 0.822155 0.735473 -3.677815 3.215144 3.333257 1.057900 -0.108965 -3.305738 -2.079195
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_ch_rf/always_25/if_1/if_1/cond -1.318043 -0.737493 0.666885 -0.898364 3.906046 -0.915530 -0.225194 2.995631 1.211470 -1.266838 -0.056372 1.662456 1.382562 -1.320517 3.179076 1.063961 -0.795223 1.913552 1.836877 1.191476
wb_dma_ch_sel/assign_97_valid/expr_1 0.349875 -2.133376 4.436143 2.149851 -1.027530 -3.228888 -3.421947 -0.980493 4.633165 0.963512 -1.799760 -2.019541 2.563266 -0.268311 -1.127494 4.280879 0.099196 -2.782504 0.622786 -2.163619
wb_dma_de/always_9/stmt_1 2.287971 0.743794 1.162320 0.732983 2.811291 2.996430 0.762300 -1.915306 2.080040 0.460052 -1.813045 -0.524150 3.242999 2.167585 2.876441 2.422148 -2.453667 -0.036807 -2.137587 -0.873446
wb_dma_de/input_pause_req 0.670450 3.195316 0.542641 0.844173 -2.256630 -1.532666 0.811843 0.260498 -0.606153 4.074550 -1.264872 2.858371 -0.690423 -1.298837 -0.332645 -2.705584 -0.734924 -0.814447 3.364219 -3.719263
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 3.041039 -0.003646 -1.130355 -1.333628 -0.816827 1.860734 2.025573 -0.735249 0.321786 -1.306093 1.440894 1.350063 -1.761841 -1.718215 -0.105726 2.054801 2.222934 1.503854 -1.375080 -2.775581
wb_dma_de/wire_dma_busy 4.176157 2.662662 0.563368 -0.278349 3.982014 -0.038575 2.751331 -2.003360 -0.143321 4.980608 0.726922 1.534572 -0.006322 -1.539473 1.374156 -0.531139 0.927079 1.581763 3.466814 -0.341553
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_ch_pri_enc/always_2/if_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/always_6/if_1/stmt_1 4.635358 1.405425 1.526933 -0.844803 4.360379 4.434900 0.493652 -2.209455 0.770819 1.076452 -2.044865 -3.342427 2.495450 -0.357032 1.947036 1.005083 0.056007 -0.011174 -0.828724 0.236354
wb_dma_ch_rf/input_de_txsz_we 3.534459 0.801598 0.830850 1.781473 0.353539 2.706726 0.735311 -2.635806 1.450736 -1.612887 -1.418804 -1.250929 0.712985 0.294152 2.622247 0.582887 -1.888929 0.004236 -3.338768 -1.850890
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_wb_if/input_wb_addr_i -1.161773 -0.024961 -1.061099 4.003376 -3.494843 -5.006544 -3.482703 0.301833 1.647738 -1.535965 -1.456338 2.963632 -0.875008 -1.913492 2.156694 -6.590703 -2.982797 -1.977277 -1.505665 2.418738
wb_dma_ch_sel/always_7/stmt_1 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -2.347653 0.058540 0.345265 -1.400260 -2.260434 -1.685677 0.741597 1.217615 0.640974 1.676782 1.323213 0.300870 -0.512561 -5.352379 -3.858195 -1.458543 3.710394 -0.550242 1.604365 -1.731675
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 1.110168 0.586869 -1.538029 -0.467265 -4.354263 2.546824 0.859558 -0.947998 1.556507 -0.534609 -0.209458 2.572864 -1.069385 1.800001 0.260636 -1.772029 0.969032 -1.007648 -4.485848 -3.687418
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_rf/always_4/if_1/block_1 2.175438 -2.324029 -0.774871 0.306485 0.901058 0.944191 0.097875 -0.928139 -0.506608 -2.932823 4.200929 0.144030 -2.934188 0.700167 0.694784 -0.682686 -0.584461 2.168260 3.709394 1.345699
wb_dma_de/reg_dma_abort_r -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel/input_ch2_txsz 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel/input_ch5_csr 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma_ch_sel/assign_150_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.093767 -1.549803 1.726729 2.270059 -0.267926 -3.568023 0.186582 -0.084158 2.170570 -1.057881 1.171502 1.021212 -1.503262 -0.730472 -0.349268 0.818564 -0.625383 0.982567 1.859416 -1.713140
wb_dma_ch_sel/assign_155_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_sel/always_43/case_1/stmt_4 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_ch_sel/always_43/case_1/stmt_3 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_ch_sel/always_43/case_1/stmt_2 0.668855 0.349506 -1.633584 -0.308378 -1.676980 2.577323 -1.057643 -0.708292 0.110284 -3.218126 1.936630 2.451846 -0.621011 -2.493601 3.796083 -1.669411 -0.894594 0.439478 -1.597348 -1.175781
wb_dma_ch_sel/always_43/case_1/stmt_1 3.989637 1.100578 0.972337 -0.331153 1.213585 2.345488 -0.369561 -2.018810 0.635251 -0.928727 -1.856225 -1.945361 0.937142 -1.395535 2.586002 2.911927 0.174413 -0.144537 -2.389204 -1.715709
wb_dma_de/always_19/stmt_1/expr_1 -4.726907 -1.500271 -0.119690 0.371228 1.639295 -1.694766 3.358784 2.126430 4.277793 0.562681 1.735695 4.880380 2.842242 -0.771094 -1.168933 1.993156 -1.196467 1.540585 0.209524 -1.924842
wb_dma_ch_rf/wire_ch_err_we -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.454196 -0.185012 -0.149506 0.847326 2.223312 0.461340 2.253878 0.453251 0.986032 1.349260 2.730323 2.784863 0.066730 0.387051 0.188650 -2.836701 -1.158968 1.858053 3.825776 0.404810
wb_dma_rf/wire_ch1_adr1 -0.246761 -0.522144 0.557289 -0.866604 1.878326 2.755861 2.157528 1.158364 1.167173 -0.845234 1.176455 -0.698778 -0.050620 0.830599 0.086664 -2.554465 0.733988 1.665935 0.544014 0.046135
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 3.188401 0.096754 2.293146 0.743014 -3.606730 2.069612 -3.526473 0.226685 1.034568 0.552231 -1.306234 -1.673266 -1.372315 3.598632 -4.305512 -0.882621 2.570396 -3.328233 2.090967 -4.644080
assert_wb_dma_wb_if/input_pt_sel_i -0.537825 -1.112879 0.467842 -0.594790 -0.387211 3.611229 1.223211 0.209797 -0.587856 -0.901846 2.717965 0.315768 -0.814109 2.600135 1.700617 -1.024087 -1.277373 2.016985 1.005597 -0.380125
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -1.566899 -1.759756 1.092679 1.392975 -0.937949 -2.126714 3.507373 0.446179 4.878850 1.953587 -0.092277 2.577035 0.876259 3.905832 -1.128288 0.263570 -0.478157 0.685069 -1.868687 -1.871288
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_rf/input_paused 0.492908 -0.077043 1.517684 2.301183 -0.001936 0.258944 -1.400934 -1.102819 0.266513 -1.567707 1.315706 0.610598 0.149623 -1.835262 1.340504 -0.323881 -3.375023 0.215705 3.777135 -1.674256
wb_dma/wire_mast0_adr -0.987151 -1.914987 1.954091 2.235671 -0.063613 2.564842 0.793480 -2.487745 1.339331 -3.384185 3.050303 -4.044237 0.627691 -1.381041 -1.766316 2.000053 -0.616374 1.069514 0.746818 -1.297830
wb_dma_ch_pri_enc/inst_u8 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 1.837555 -0.013625 1.590449 1.969055 1.154997 0.305070 -0.692803 -1.181153 1.530061 0.055602 -0.951717 0.134960 1.329044 1.929200 2.535833 0.463398 -3.032116 -0.155201 0.493613 -0.328307
wb_dma_ch_arb/always_2/block_1 -2.787958 -0.222332 0.595955 -2.352309 -1.234248 -0.550091 3.265702 3.116855 2.070528 0.830474 -1.256076 -1.151584 -0.640201 -0.358822 -2.386877 -1.948558 4.706669 0.349515 -3.311535 -1.667463
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 3.218178 0.855481 1.308685 -0.511205 0.278862 2.166711 1.246914 -1.262429 1.688732 -0.017381 -1.593506 -1.081538 0.408612 0.748049 1.473968 2.001213 0.834923 0.183598 -2.690805 -2.929330
wb_dma_ch_sel/always_40/case_1/cond 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma_ch_rf/assign_22_ch_err_we -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_rf/wire_pointer 6.660080 -1.096444 -0.060977 -0.346290 -1.328477 2.089500 0.927380 1.035681 -0.918542 -1.746020 -0.676763 -1.111165 -3.934814 -0.970637 -2.567068 -3.998784 1.177574 0.026710 1.555684 -0.969382
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/wire_pri19_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/assign_5_pri1 -0.199711 2.431026 0.996246 -1.336748 0.426303 2.697151 1.541967 0.617198 0.759304 0.988821 0.283848 1.073798 0.027592 0.936968 3.656600 -2.288940 0.183501 1.702121 0.938715 -2.757399
wb_dma_rf/inst_u26 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/inst_u27 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_de/always_23/block_1/case_1/block_10 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_de/always_23/block_1/case_1/block_11 0.740924 -0.586044 -0.014464 1.036424 -1.426619 -1.507089 1.402020 -2.052143 1.502955 -3.340158 1.183501 -0.070762 -2.281636 -2.401758 0.744232 2.919016 1.341424 1.458259 -4.287434 -2.833483
wb_dma_rf/inst_u22 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/inst_u23 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/inst_u20 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_de/assign_86_de_ack 2.857118 -0.543592 -0.786882 0.339119 -0.714993 -1.169346 0.419962 -0.787300 0.637174 -2.495536 0.869196 1.214832 -1.818879 -5.727082 -0.053821 2.719891 1.543496 0.889469 -0.910220 -2.386492
wb_dma_rf/inst_u28 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/inst_u29 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel/always_1/stmt_1 2.857118 -0.543592 -0.786882 0.339119 -0.714993 -1.169346 0.419962 -0.787300 0.637174 -2.495536 0.869196 1.214832 -1.818879 -5.727082 -0.053821 2.719891 1.543496 0.889469 -0.910220 -2.386492
wb_dma_de/always_6/if_1/if_1/cond/expr_1 3.266118 0.692183 -0.017816 -0.041713 2.635494 4.011132 0.579516 -1.730589 0.576298 -0.867033 -0.175488 0.261698 1.828013 0.328981 2.974247 1.553535 -1.929395 0.595319 -1.115894 -0.610577
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_rf/inst_check_wb_dma_rf -1.077811 -0.942213 0.948543 0.866267 2.653123 -1.906116 -1.204500 1.344101 0.544039 -3.402141 -0.053555 -0.222681 -1.053366 -1.724399 3.907883 -1.017789 -0.764089 1.748585 0.046473 1.253078
wb_dma_rf/reg_wb_rf_dout 1.653974 -0.661862 1.649671 -0.601934 2.129495 -0.671540 -1.641614 1.665668 -0.427045 -1.096806 -1.948191 0.344090 -0.736725 3.273877 1.219955 -2.745454 -3.080488 1.125127 3.626098 2.201797
wb_dma/input_dma_req_i 2.857118 -0.543592 -0.786882 0.339119 -0.714993 -1.169346 0.419962 -0.787300 0.637174 -2.495536 0.869196 1.214832 -1.818879 -5.727082 -0.053821 2.719891 1.543496 0.889469 -0.910220 -2.386492
wb_dma_de/input_am1 -1.094105 -1.190917 1.093321 -1.088768 2.659486 0.620808 0.342801 2.050756 2.302147 -0.560924 1.260993 1.470383 2.263909 -1.452550 1.380376 2.089596 -0.195723 1.361723 2.230549 -0.327986
wb_dma_de/input_am0 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_ch_sel/reg_next_start 1.264064 1.737608 2.269136 -1.794669 -0.222665 0.042041 -3.500841 0.250044 0.619524 1.777078 -1.697784 0.650985 2.022325 -3.093543 3.526435 1.303536 -0.217389 -1.731630 2.178483 -2.263071
wb_dma_ch_sel/input_ch4_csr 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma/wire_mast0_dout 2.472881 -0.760813 -2.416894 1.624137 -2.277902 -0.981153 1.963090 -1.268578 0.576120 -2.872389 0.632356 3.488183 -3.184782 -1.041898 -2.533803 0.752872 0.240041 0.068087 -4.171775 -3.331190
wb_dma_ch_sel/assign_107_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma/wire_next_ch 1.298691 1.714309 0.381510 -1.940825 -0.691896 -1.015212 -0.886591 0.712410 0.754176 1.553509 -1.762152 1.917853 0.695382 -2.677471 2.052822 3.008567 1.809366 -0.609871 -0.713093 -2.998143
wb_dma_rf/wire_ch2_txsz 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_ch_rf/wire_ch_am0 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_ch_rf/wire_ch_am1 -1.318043 -0.737493 0.666885 -0.898364 3.906046 -0.915530 -0.225194 2.995631 1.211470 -1.266838 -0.056372 1.662456 1.382562 -1.320517 3.179076 1.063961 -0.795223 1.913552 1.836877 1.191476
wb_dma/wire_ch6_csr 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/input_csr 1.459612 -2.088176 -1.584705 0.132963 -4.423331 0.139686 -1.689760 -0.205866 3.925726 -0.253738 0.048668 5.607005 -0.532425 1.991394 -1.242148 -2.518572 0.477236 -3.026254 -4.089069 -2.367803
wb_dma_de/reg_read 1.661838 2.545897 1.137968 -1.046427 -1.024207 2.129825 0.398004 -0.437329 1.026658 0.918103 -1.756912 0.160863 0.349399 -0.183239 3.172187 -0.524506 0.665707 -0.144628 -1.741164 -3.654321
wb_dma/input_wb1_cyc_i -0.537825 -1.112879 0.467842 -0.594790 -0.387211 3.611229 1.223211 0.209797 -0.587856 -0.901846 2.717965 0.315768 -0.814109 2.600135 1.700617 -1.024087 -1.277373 2.016985 1.005597 -0.380125
wb_dma_ch_rf/wire_ch_adr0_we 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_ch_sel/assign_140_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_rf/wire_ch3_txsz 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_rf/input_wb_rf_din 2.460369 -3.706796 2.613967 3.796366 -3.224407 -0.644078 -3.381639 -1.942066 1.545404 -3.557000 0.293511 -3.679695 -0.108170 -3.714381 -1.030590 -1.774690 -2.243342 -3.135723 -0.468443 0.596970
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_pri_enc_sub/reg_pri_out_d1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/always_19/if_1/block_1 2.661460 0.332841 1.156302 0.587784 1.908507 1.378205 -0.595232 -0.990111 0.540274 0.233568 -0.113979 0.551902 1.151974 1.383540 2.836066 1.478673 -2.319532 0.486259 1.632215 -0.392567
wb_dma_ch_rf/always_2 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma_ch_rf/always_1 2.836502 -0.366849 1.857739 2.273646 1.430009 -3.294813 -0.621800 -1.176664 0.854052 0.341645 0.220781 1.306906 -0.114569 -0.980622 1.306961 4.487120 -2.147314 0.842602 3.193004 -1.476755
wb_dma_de/input_mast0_drdy -0.672431 1.232419 1.777711 -0.700079 -3.327465 0.975940 -1.760674 -5.008634 -0.299987 1.376573 4.179483 -0.666425 -0.415902 -0.181239 1.042536 3.190977 1.461830 -0.423308 0.692027 -3.605891
wb_dma_ch_rf/always_6 -1.907063 -0.454065 -0.361438 -1.010514 -3.217093 0.015894 0.282035 0.977386 1.226710 1.187459 1.322911 1.604743 -0.088561 -3.743065 -4.039076 -2.485816 2.622386 -1.678568 0.489184 -2.294913
wb_dma_ch_rf/always_5 0.393545 -1.450580 -0.890133 -0.117593 1.780806 1.117536 1.069461 -0.357638 -0.065346 -3.422611 3.159577 -0.115051 -2.172898 -0.120301 1.389950 -0.107464 0.448006 2.649245 0.764072 0.711402
wb_dma_ch_rf/always_4 2.175438 -2.324029 -0.774871 0.306485 0.901058 0.944191 0.097875 -0.928139 -0.506608 -2.932823 4.200929 0.144030 -2.934188 0.700167 0.694784 -0.682686 -0.584461 2.168260 3.709394 1.345699
wb_dma_ch_rf/always_9 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_rf/always_8 2.451595 1.268230 0.474875 0.518042 4.045818 1.437689 2.410845 -0.915206 0.992899 4.156951 0.533042 2.055945 2.174452 1.175402 1.513642 -0.375576 -1.445119 0.997729 3.030901 0.386901
assert_wb_dma_rf/input_wb_rf_dout -1.077811 -0.942213 0.948543 0.866267 2.653123 -1.906116 -1.204500 1.344101 0.544039 -3.402141 -0.053555 -0.222681 -1.053366 -1.724399 3.907883 -1.017789 -0.764089 1.748585 0.046473 1.253078
wb_dma/wire_wb1_addr_o -1.482964 -2.657354 0.553000 0.969119 0.460566 1.283911 2.710903 0.527622 3.636881 -0.647815 1.666052 0.929177 1.236696 3.799590 -0.785185 -0.889779 -1.101031 1.098692 -0.877037 0.206044
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_wb_slv/always_5/stmt_1/expr_1 -0.880638 -1.470545 3.267671 4.658183 -0.407438 -3.105410 -0.574768 -1.017696 3.508134 -1.918584 -0.685832 -1.384072 0.176855 0.046419 0.697983 -0.540804 -2.911987 -0.214370 0.026675 -1.486246
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -3.141711 -1.832307 -0.804155 -1.680666 0.401987 -2.603843 0.569159 2.044034 2.657283 -0.430661 -0.429841 0.024807 -0.152643 -2.393805 -1.712264 -1.797304 4.717973 -0.637346 -3.883927 1.440331
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -4.330794 0.017426 2.427800 3.818695 -2.324144 -2.901734 -1.246122 0.300345 2.808770 -1.442985 -0.163692 -0.051717 0.271320 -0.184364 2.569824 -3.044971 -2.645486 -0.257001 -0.097902 -1.735186
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_wb_slv/reg_slv_dout 0.371288 -3.912659 1.577460 4.532790 -4.443975 -2.140013 -3.045878 -2.270107 2.160766 -4.482536 0.577518 -2.589394 -1.354587 -3.066202 -2.035625 -2.069188 -1.865337 -2.725697 -1.778251 -0.186738
wb_dma_ch_pri_enc/always_2 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/always_4 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma/inst_u3 -3.309912 0.220603 -0.656523 -0.303013 -1.018367 -1.742289 0.270345 1.217327 -0.105516 -0.264513 -0.545247 -0.486856 -1.143312 -2.440774 -2.127218 -3.744982 2.156789 -0.854750 -2.011199 0.279658
wb_dma_wb_slv/always_1/stmt_1 0.488497 -2.808592 -0.104363 3.324564 -2.900929 -3.899681 -3.597590 1.286497 2.256293 -1.467734 -1.493340 2.875506 -0.981575 -2.909600 1.490037 -6.882788 -2.711198 -3.375609 -0.936433 1.731526
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_rf/wire_ch0_am0 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_rf/wire_ch0_am1 -1.318043 -0.737493 0.666885 -0.898364 3.906046 -0.915530 -0.225194 2.995631 1.211470 -1.266838 -0.056372 1.662456 1.382562 -1.320517 3.179076 1.063961 -0.795223 1.913552 1.836877 1.191476
wb_dma_wb_mast/wire_mast_drdy -2.029581 0.503345 1.812790 -0.937613 -5.564119 1.471784 -2.095330 -4.745413 0.938653 -0.383171 3.630601 -2.608738 -1.362661 0.705675 0.434452 1.937287 3.187700 -0.490866 -1.448086 -4.083642
wb_dma_wb_if/wire_mast_pt_out -0.289899 1.744606 -0.516751 2.309189 0.867820 1.141602 1.468498 -1.504481 -0.008187 -2.270090 1.432041 0.439551 -0.478018 0.003465 1.992950 -1.603178 -2.454188 2.315857 0.630232 -0.600442
wb_dma_ch_sel/assign_95_valid/expr_1 -0.126891 -0.433769 4.084197 0.557550 -1.783891 -3.003439 -4.374216 -1.537689 3.848961 2.278932 -2.218898 -2.231593 2.537824 -0.345162 1.244865 4.033314 1.594320 -3.027818 -0.790282 -2.047620
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -1.909032 -1.001785 2.729240 0.667701 -1.192806 -1.139144 2.914017 0.701504 2.847095 -0.675010 -1.095797 -4.345327 -1.096646 0.606468 -1.925433 -1.183269 2.925720 0.776176 -2.932270 -1.771017
wb_dma/constraint_slv0_din 0.492908 -0.077043 1.517684 2.301183 -0.001936 0.258944 -1.400934 -1.102819 0.266513 -1.567707 1.315706 0.610598 0.149623 -1.835262 1.340504 -0.323881 -3.375023 0.215705 3.777135 -1.674256
wb_dma_de/always_4/if_1/if_1 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_rf/always_2 1.830454 1.847590 1.034822 0.676543 -4.131348 -1.561761 -0.978647 0.643968 -1.346590 1.125886 -1.936062 1.686428 -2.342784 -0.456581 -0.586295 -0.995005 -1.003136 -1.340534 2.775015 -4.825611
wb_dma_rf/inst_u24 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/always_1 1.653974 -0.661862 1.649671 -0.601934 2.129495 -0.671540 -1.641614 1.665668 -0.427045 -1.096806 -1.948191 0.344090 -0.736725 3.273877 1.219955 -2.745454 -3.080488 1.125127 3.626098 2.201797
wb_dma_ch_sel/always_38 0.032649 2.223261 2.845030 -0.007146 -0.353042 -1.146581 -2.340926 0.231005 1.037660 1.887830 -3.235576 -1.003204 2.355708 -3.222540 2.506970 0.948605 -0.583293 -1.919543 0.879246 -2.562624
wb_dma_ch_sel/always_39 -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_ch_sel/always_37 1.288921 0.656871 0.242028 -3.695593 0.106102 -2.195286 1.155481 2.376457 1.890379 5.663877 -0.971625 2.825193 0.402963 -1.685554 -1.179154 -0.819112 4.771398 -0.749261 0.617028 -0.515091
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.502389 -1.160184 1.189153 -4.100323 1.002186 1.956028 -2.731744 1.560625 3.453488 2.361444 -1.727396 2.205994 1.822201 4.268916 1.985385 -2.721655 2.163881 -2.874897 -2.703138 0.458303
wb_dma_ch_sel/assign_10_pri3 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_rf/inst_u21 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_rf/wire_ch3_adr0 -1.517769 -1.560764 0.265941 -0.813106 1.370908 -1.606937 2.795308 1.496667 1.272971 0.372569 3.211681 2.498691 -1.913234 1.773890 -1.434545 -0.293093 1.439418 2.732814 2.642847 -0.588764
wb_dma_ch_rf/input_dma_busy 2.451595 1.268230 0.474875 0.518042 4.045818 1.437689 2.410845 -0.915206 0.992899 4.156951 0.533042 2.055945 2.174452 1.175402 1.513642 -0.375576 -1.445119 0.997729 3.030901 0.386901
wb_dma_ch_sel/assign_134_req_p0 -0.221275 0.059330 3.972442 0.714754 -0.359487 -1.789766 2.519139 0.043915 2.048480 1.807296 -2.745301 -5.546393 -0.533160 2.191434 -1.427207 0.073244 2.439886 0.273043 -1.655301 -1.503185
wb_dma/wire_wb0m_data_o -1.345991 -2.901360 1.220084 2.331748 2.004873 0.459065 1.355453 -0.863447 2.750260 -0.385278 3.428501 0.733153 0.846320 2.410375 0.952162 -3.696368 -2.909465 1.912991 2.867133 2.947654
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_ch_rf/always_6/if_1 -1.907063 -0.454065 -0.361438 -1.010514 -3.217093 0.015894 0.282035 0.977386 1.226710 1.187459 1.322911 1.604743 -0.088561 -3.743065 -4.039076 -2.485816 2.622386 -1.678568 0.489184 -2.294913
wb_dma -0.300962 0.429135 -0.662404 -0.527832 -0.593909 -0.575877 -0.885555 -0.079858 -0.910581 1.662385 -1.711926 -0.654599 1.239378 -0.178102 -1.607463 1.078101 0.523560 -1.856335 -1.248613 1.026109
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.830387 2.107341 1.425582 -2.184458 0.191033 2.698502 1.072784 0.556551 1.017966 1.623147 -1.871635 -1.253853 0.678798 0.696214 2.213949 -1.627614 1.928124 0.021207 -1.706831 -2.139247
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 2.661460 0.332841 1.156302 0.587784 1.908507 1.378205 -0.595232 -0.990111 0.540274 0.233568 -0.113979 0.551902 1.151974 1.383540 2.836066 1.478673 -2.319532 0.486259 1.632215 -0.392567
assert_wb_dma_rf/input_wb_rf_adr -1.077811 -0.942213 0.948543 0.866267 2.653123 -1.906116 -1.204500 1.344101 0.544039 -3.402141 -0.053555 -0.222681 -1.053366 -1.724399 3.907883 -1.017789 -0.764089 1.748585 0.046473 1.253078
wb_dma_ch_rf/always_6/if_1/if_1 -1.907063 -0.454065 -0.361438 -1.010514 -3.217093 0.015894 0.282035 0.977386 1.226710 1.187459 1.322911 1.604743 -0.088561 -3.743065 -4.039076 -2.485816 2.622386 -1.678568 0.489184 -2.294913
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_arb/wire_gnt -2.787958 -0.222332 0.595955 -2.352309 -1.234248 -0.550091 3.265702 3.116855 2.070528 0.830474 -1.256076 -1.151584 -0.640201 -0.358822 -2.386877 -1.948558 4.706669 0.349515 -3.311535 -1.667463
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 0.492908 -0.077043 1.517684 2.301183 -0.001936 0.258944 -1.400934 -1.102819 0.266513 -1.567707 1.315706 0.610598 0.149623 -1.835262 1.340504 -0.323881 -3.375023 0.215705 3.777135 -1.674256
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_rf/always_1/case_1/cond 1.653974 -0.661862 1.649671 -0.601934 2.129495 -0.671540 -1.641614 1.665668 -0.427045 -1.096806 -1.948191 0.344090 -0.736725 3.273877 1.219955 -2.745454 -3.080488 1.125127 3.626098 2.201797
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_wb_slv/assign_4/expr_1 -1.424789 0.196509 -0.137252 4.113352 2.033073 -1.009560 2.354985 -2.143977 2.508598 -1.372708 2.319926 1.031386 0.621677 1.781307 -0.076493 -2.892444 -3.130049 2.465940 1.432019 1.620126
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.459947 0.651971 0.010585 -0.863974 -0.167260 2.263085 1.374452 -1.229937 0.502023 -2.433960 0.532618 -0.744796 -1.524466 -1.505331 1.967320 1.226376 1.630222 1.567196 -2.667584 -2.612913
wb_dma_de/always_3/if_1/stmt_1 -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_ch_sel/assign_104_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_ch_rf/always_9/stmt_1 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_wb_if/input_mast_adr -2.538075 -2.606362 1.978360 2.269501 1.117174 0.671803 2.216903 0.436310 3.252037 -1.848174 1.162310 -1.834878 1.414134 2.303714 -1.141687 -0.280154 -1.615713 1.131721 -0.260718 0.094273
assert_wb_dma_ch_arb/input_req -0.544484 -0.615392 3.764958 1.601959 0.542303 -0.321780 1.240252 0.211011 4.818207 0.755158 -1.261126 -0.481344 1.011477 3.898802 1.694638 -1.464448 -1.027523 0.358775 -0.465314 -2.647320
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_wb_if/input_wbm_data_i 0.371288 -3.912659 1.577460 4.532790 -4.443975 -2.140013 -3.045878 -2.270107 2.160766 -4.482536 0.577518 -2.589394 -1.354587 -3.066202 -2.035625 -2.069188 -1.865337 -2.725697 -1.778251 -0.186738
wb_dma_de/wire_tsz_cnt_is_0_d 0.830387 2.107341 1.425582 -2.184458 0.191033 2.698502 1.072784 0.556551 1.017966 1.623147 -1.871635 -1.253853 0.678798 0.696214 2.213949 -1.627614 1.928124 0.021207 -1.706831 -2.139247
wb_dma/wire_dma_err -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel_checker/input_ch_sel_r 1.430879 -1.114780 -0.065383 0.696706 -1.503001 -0.944497 -0.820365 -0.285016 0.259827 -3.339398 1.846676 0.866941 -2.928442 -2.456277 0.981392 -0.744147 0.429844 0.893739 0.227579 -1.288974
wb_dma_ch_sel/assign_119_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_inc30r/input_in -1.438223 -3.889805 1.797226 -2.297558 1.692123 -1.214926 0.798881 3.967265 2.224299 -1.914795 3.222230 -0.012625 -1.049776 -2.076179 -1.464337 0.005936 3.336260 2.390438 3.167074 0.996274
wb_dma_ch_pri_enc/inst_u15 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u14 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u17 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/wire_dma_err -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_pri_enc/inst_u11 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u10 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u13 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u12 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u19 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u18 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/assign_110_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_rf/inst_u30 -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.576343 -0.527451 1.371348 0.899991 -0.427462 -3.036842 -1.658686 -0.657688 0.546739 -2.702199 0.879714 -0.679234 -2.265290 -5.558107 1.306847 2.089325 1.249046 0.876804 1.293822 -1.887113
wb_dma/wire_pointer3 2.860731 -0.091128 -0.825386 -0.776700 -1.278300 0.277072 1.885208 0.211226 0.044513 -1.062002 1.876441 2.433205 -3.126777 -1.653067 -1.059973 0.746675 2.032632 1.701472 1.075795 -3.402861
wb_dma_ch_pri_enc/wire_pri6_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_rf/assign_6_csr_we 1.923483 1.623549 0.975219 -0.177252 -2.329041 -1.892030 0.578382 0.797057 0.499906 2.981557 -1.243170 2.565422 -1.273491 -0.063375 -0.666141 0.357340 0.943500 -0.463280 2.160601 -4.290941
wb_dma_de/assign_82_rd_ack 1.661838 2.545897 1.137968 -1.046427 -1.024207 2.129825 0.398004 -0.437329 1.026658 0.918103 -1.756912 0.160863 0.349399 -0.183239 3.172187 -0.524506 0.665707 -0.144628 -1.741164 -3.654321
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.860731 -0.091128 -0.825386 -0.776700 -1.278300 0.277072 1.885208 0.211226 0.044513 -1.062002 1.876441 2.433205 -3.126777 -1.653067 -1.059973 0.746675 2.032632 1.701472 1.075795 -3.402861
wb_dma_ch_sel/assign_96_valid -0.873749 -1.463941 1.751016 2.372789 -4.863134 -2.352686 -2.716866 0.959729 4.245974 0.665154 -0.600347 1.138766 1.935856 -1.709333 -2.036810 3.720408 0.921668 -2.182489 1.923304 -4.145636
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/reg_next_ch 1.298691 1.714309 0.381510 -1.940825 -0.691896 -1.015212 -0.886591 0.712410 0.754176 1.553509 -1.762152 1.917853 0.695382 -2.677471 2.052822 3.008567 1.809366 -0.609871 -0.713093 -2.998143
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.860731 -0.091128 -0.825386 -0.776700 -1.278300 0.277072 1.885208 0.211226 0.044513 -1.062002 1.876441 2.433205 -3.126777 -1.653067 -1.059973 0.746675 2.032632 1.701472 1.075795 -3.402861
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.534459 0.801598 0.830850 1.781473 0.353539 2.706726 0.735311 -2.635806 1.450736 -1.612887 -1.418804 -1.250929 0.712985 0.294152 2.622247 0.582887 -1.888929 0.004236 -3.338768 -1.850890
assert_wb_dma_ch_arb -0.544484 -0.615392 3.764958 1.601959 0.542303 -0.321780 1.240252 0.211011 4.818207 0.755158 -1.261126 -0.481344 1.011477 3.898802 1.694638 -1.464448 -1.027523 0.358775 -0.465314 -2.647320
wb_dma/wire_csr 3.760542 -1.037434 -0.862641 0.000961 -4.622162 0.388227 -0.325799 -0.071518 2.602291 2.512500 -2.148540 3.729793 0.807529 4.936530 -0.043290 1.049977 -0.570212 -2.627776 -3.138885 -1.806573
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_wb_if/input_mast_din 2.436396 -1.401787 -1.259437 0.589821 0.376512 3.948962 0.282995 -1.855473 2.165826 -2.919097 1.115948 1.509275 0.863623 0.293882 0.841595 -0.514411 -1.206251 -0.394758 -3.449064 -0.629989
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.093767 -1.549803 1.726729 2.270059 -0.267926 -3.568023 0.186582 -0.084158 2.170570 -1.057881 1.171502 1.021212 -1.503262 -0.730472 -0.349268 0.818564 -0.625383 0.982567 1.859416 -1.713140
wb_dma_ch_rf/reg_sw_pointer_r -0.191404 2.368851 -0.209674 -0.404291 0.249553 -3.021593 -0.239024 1.621741 0.355097 0.150208 -4.374760 0.822155 0.735473 -3.677815 3.215144 3.333257 1.057900 -0.108965 -3.305738 -2.079195
wb_dma_ch_sel/assign_142_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_rf -0.261274 -1.412212 1.078516 -1.236451 0.411160 -3.331324 -2.137044 1.272916 1.393693 2.019810 -2.245923 -1.451203 1.107884 -1.379017 -1.049031 1.054690 2.553668 -2.371974 -0.161214 1.684235
wb_dma_de/assign_6_adr0_cnt_next/expr_1 2.073990 -1.022472 0.630816 -1.575682 2.934657 0.486973 -0.396436 1.465790 1.175554 0.991779 0.536051 2.520679 0.157588 3.769440 1.577777 0.448613 -0.406942 1.344675 3.272340 0.944288
wb_dma_de/reg_chunk_cnt 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.502389 -1.160184 1.189153 -4.100323 1.002186 1.956028 -2.731744 1.560625 3.453488 2.361444 -1.727396 2.205994 1.822201 4.268916 1.985385 -2.721655 2.163881 -2.874897 -2.703138 0.458303
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.773118 -1.143292 1.747790 -3.154954 0.784047 2.942207 -1.805834 2.247919 3.711917 1.834928 -2.724926 0.194891 2.778221 4.377654 0.546133 -3.144053 1.721265 -3.217458 -2.836026 0.140359
wb_dma/input_wb0m_data_i 0.371288 -3.912659 1.577460 4.532790 -4.443975 -2.140013 -3.045878 -2.270107 2.160766 -4.482536 0.577518 -2.589394 -1.354587 -3.066202 -2.035625 -2.069188 -1.865337 -2.725697 -1.778251 -0.186738
wb_dma_de/always_15/stmt_1 3.218178 0.855481 1.308685 -0.511205 0.278862 2.166711 1.246914 -1.262429 1.688732 -0.017381 -1.593506 -1.081538 0.408612 0.748049 1.473968 2.001213 0.834923 0.183598 -2.690805 -2.929330
wb_dma/wire_ch7_csr 0.714988 -0.298590 0.901914 -1.644155 -2.089542 -0.658209 -0.260219 0.412350 1.551286 1.892828 -2.111679 -0.921447 0.784722 0.608967 -1.534341 2.540711 2.908888 -1.766535 -2.740086 -1.621393
wb_dma/input_wb0_ack_i 0.489944 0.681392 -1.511366 -0.542723 -3.780883 1.948714 -0.371545 -2.517798 -0.189050 -1.846059 2.065862 1.579334 -1.584773 -3.477631 -1.959159 1.319093 2.177756 -0.971852 -2.633034 -4.773715
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.649163 -1.526500 3.076879 2.909855 0.046296 -1.805428 1.512401 0.135610 3.929171 -0.454060 -0.942338 -2.275168 1.134168 1.647156 -0.922636 -0.793274 -1.065391 0.076961 -1.109136 -1.071229
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.730630 -0.804875 2.685588 3.239398 -0.738028 -0.656469 -0.533135 -1.196533 3.832438 -1.001459 -1.125100 0.022487 0.216906 2.775650 2.448026 -2.341995 -2.845749 -0.505008 -1.210678 -1.808242
wb_dma_ch_sel/assign_125_de_start 0.032649 2.223261 2.845030 -0.007146 -0.353042 -1.146581 -2.340926 0.231005 1.037660 1.887830 -3.235576 -1.003204 2.355708 -3.222540 2.506970 0.948605 -0.583293 -1.919543 0.879246 -2.562624
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.860731 -0.091128 -0.825386 -0.776700 -1.278300 0.277072 1.885208 0.211226 0.044513 -1.062002 1.876441 2.433205 -3.126777 -1.653067 -1.059973 0.746675 2.032632 1.701472 1.075795 -3.402861
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma_ch_sel/input_dma_busy 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_inc30r -2.744517 -3.694745 0.967169 -1.750376 1.959227 0.935515 1.648727 3.094482 3.708251 0.114957 3.199301 1.589374 1.657920 2.783834 -1.438742 0.610679 1.689964 1.454570 1.385533 1.040465
wb_dma_ch_sel/always_45/case_1 -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_ch_sel/assign_117_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 1.414254 -0.248793 0.371589 0.796426 -0.321663 -1.652438 -0.542495 -1.629401 0.819264 -3.639197 0.770566 -0.751940 -1.646143 -5.489397 1.908073 2.954851 1.138996 1.136549 -2.076899 -1.961246
wb_dma/wire_ch3_adr0 -1.517769 -1.560764 0.265941 -0.813106 1.370908 -1.606937 2.795308 1.496667 1.272971 0.372569 3.211681 2.498691 -1.913234 1.773890 -1.434545 -0.293093 1.439418 2.732814 2.642847 -0.588764
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_de/always_6/if_1/if_1/cond 2.287971 0.743794 1.162320 0.732983 2.811291 2.996430 0.762300 -1.915306 2.080040 0.460052 -1.813045 -0.524150 3.242999 2.167585 2.876441 2.422148 -2.453667 -0.036807 -2.137587 -0.873446
wb_dma/wire_mast1_pt_out -0.289899 1.744606 -0.516751 2.309189 0.867820 1.141602 1.468498 -1.504481 -0.008187 -2.270090 1.432041 0.439551 -0.478018 0.003465 1.992950 -1.603178 -2.454188 2.315857 0.630232 -0.600442
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.093767 -1.549803 1.726729 2.270059 -0.267926 -3.568023 0.186582 -0.084158 2.170570 -1.057881 1.171502 1.021212 -1.503262 -0.730472 -0.349268 0.818564 -0.625383 0.982567 1.859416 -1.713140
wb_dma_ch_sel/always_48 -2.787958 -0.222332 0.595955 -2.352309 -1.234248 -0.550091 3.265702 3.116855 2.070528 0.830474 -1.256076 -1.151584 -0.640201 -0.358822 -2.386877 -1.948558 4.706669 0.349515 -3.311535 -1.667463
wb_dma_ch_sel/always_43 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_ch_sel/always_42 3.760542 -1.037434 -0.862641 0.000961 -4.622162 0.388227 -0.325799 -0.071518 2.602291 2.512500 -2.148540 3.729793 0.807529 4.936530 -0.043290 1.049977 -0.570212 -2.627776 -3.138885 -1.806573
wb_dma_ch_sel/always_40 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma_ch_sel/always_47 -1.094105 -1.190917 1.093321 -1.088768 2.659486 0.620808 0.342801 2.050756 2.302147 -0.560924 1.260993 1.470383 2.263909 -1.452550 1.380376 2.089596 -0.195723 1.361723 2.230549 -0.327986
wb_dma_ch_sel/always_46 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_ch_sel/always_45 -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_ch_sel/always_44 0.371144 -3.082924 1.299734 0.634286 -0.160089 -4.823283 0.873444 1.261953 0.966509 -1.499596 1.541916 0.089486 -3.617664 -0.934381 -2.256428 -0.513948 1.416895 1.799717 2.248086 0.599737
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_rf/input_ndnr 1.029670 0.125346 1.347748 -1.679268 0.450530 2.542047 3.065667 0.139812 2.703022 -0.760549 -1.000993 -2.331758 -0.438858 0.552598 -0.002838 -0.175783 3.483384 1.070609 -4.204025 -2.768365
wb_dma_de/always_4/if_1/stmt_1 3.486856 0.844686 3.315227 -0.199761 0.231864 0.662992 0.586441 -0.461987 2.837705 0.820538 -1.934319 -0.905859 -0.055214 0.822839 2.418974 0.918001 0.833104 0.211503 -0.458830 -4.041874
wb_dma_ch_pri_enc/wire_pri4_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_ch_sel/assign_111_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_wb_slv/assign_2_pt_sel -2.271668 0.650575 -1.835018 1.050239 -2.224270 5.105958 2.202335 -2.395566 2.336719 0.107289 1.685709 2.211954 3.481585 2.012074 2.980710 -3.670543 -3.399925 0.548799 -4.186152 1.003893
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 1.130198 0.260251 2.262701 -0.009697 2.261170 -1.651362 -0.163214 0.418705 2.042451 -0.142292 -2.601608 -1.591691 1.743922 -3.128892 1.351663 4.096056 0.759333 -0.054411 -1.035064 -1.608801
wb_dma_ch_sel/assign_144_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_de/input_pointer 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 0.740924 -0.586044 -0.014464 1.036424 -1.426619 -1.507089 1.402020 -2.052143 1.502955 -3.340158 1.183501 -0.070762 -2.281636 -2.401758 0.744232 2.919016 1.341424 1.458259 -4.287434 -2.833483
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 2.772365 -0.549902 -0.132514 1.221789 -0.904792 -2.657854 -0.483441 -0.008992 0.368565 -2.002585 0.995812 1.795157 -2.287688 -5.817538 -0.789988 2.418681 0.915039 0.754249 2.272264 -2.832883
wb_dma_ch_rf/input_wb_rf_adr -0.232819 -2.362980 -0.595657 5.962856 1.599819 -0.093697 -1.171411 1.806979 0.545968 1.680365 3.268242 0.832905 0.303015 -1.670541 2.709648 -0.627725 1.868721 -4.619602 -2.000568 -1.524911
wb_dma_ch_sel/input_pointer0 1.448115 -0.173974 1.379338 -2.229010 0.711356 2.280282 2.584673 1.491472 1.805590 -1.195674 0.628407 -1.336308 -1.929358 -1.124633 0.047206 -2.104496 3.830444 1.881750 -0.638682 -2.534474
wb_dma_ch_sel/input_pointer1 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma_ch_sel/input_pointer2 1.430879 -1.114780 -0.065383 0.696706 -1.503001 -0.944497 -0.820365 -0.285016 0.259827 -3.339398 1.846676 0.866941 -2.928442 -2.456277 0.981392 -0.744147 0.429844 0.893739 0.227579 -1.288974
wb_dma_ch_sel/input_pointer3 2.860731 -0.091128 -0.825386 -0.776700 -1.278300 0.277072 1.885208 0.211226 0.044513 -1.062002 1.876441 2.433205 -3.126777 -1.653067 -1.059973 0.746675 2.032632 1.701472 1.075795 -3.402861
wb_dma_de/reg_chunk_0 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_sel/reg_am0 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma/assign_2_dma_req 2.857118 -0.543592 -0.786882 0.339119 -0.714993 -1.169346 0.419962 -0.787300 0.637174 -2.495536 0.869196 1.214832 -1.818879 -5.727082 -0.053821 2.719891 1.543496 0.889469 -0.910220 -2.386492
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -1.547465 0.601635 1.132262 -2.912433 -0.500941 -0.342748 1.003253 2.274701 0.200489 -0.097723 1.232344 -0.646009 -2.889418 -0.657521 1.803591 -3.308835 4.131136 2.060722 0.668725 -1.086895
wb_dma_ch_rf/wire_ch_csr -0.509380 -0.342891 1.491045 -0.107334 -1.210137 -1.585919 0.170389 0.118691 2.727703 4.728018 -2.044391 0.095739 2.929078 0.986479 -3.384687 0.397303 1.127938 -2.789861 -0.308492 -0.435849
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.243997 -5.149653 0.236316 1.108483 0.581673 -0.671126 0.112771 2.260824 3.253375 -4.352617 2.641346 1.379863 -0.066851 -1.282147 -0.761218 1.073571 -0.694492 1.341011 1.163098 1.246849
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_sel/assign_118_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_ch_rf/input_de_adr1_we -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_wb_mast/input_mast_din 2.436396 -1.401787 -1.259437 0.589821 0.376512 3.948962 0.282995 -1.855473 2.165826 -2.919097 1.115948 1.509275 0.863623 0.293882 0.841595 -0.514411 -1.206251 -0.394758 -3.449064 -0.629989
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -1.896808 -2.665117 -0.480226 -0.628643 2.714155 -2.668680 1.986290 1.623331 3.086216 -0.794652 -0.882813 -0.549151 0.039165 -2.743939 -3.344715 -0.928374 4.063261 -0.309738 -4.324448 1.730624
wb_dma_de/always_2/if_1/stmt_1 0.371144 -3.082924 1.299734 0.634286 -0.160089 -4.823283 0.873444 1.261953 0.966509 -1.499596 1.541916 0.089486 -3.617664 -0.934381 -2.256428 -0.513948 1.416895 1.799717 2.248086 0.599737
wb_dma_de/assign_65_done/expr_1 1.661838 2.545897 1.137968 -1.046427 -1.024207 2.129825 0.398004 -0.437329 1.026658 0.918103 -1.756912 0.160863 0.349399 -0.183239 3.172187 -0.524506 0.665707 -0.144628 -1.741164 -3.654321
wb_dma_ch_sel/reg_de_start_r -0.076105 1.453409 2.642007 -0.505522 0.234130 -2.153192 -1.501914 0.676470 1.934413 1.351505 -3.127879 -0.940437 1.694169 -2.511842 2.530725 2.431249 1.080621 -1.044839 -0.849651 -2.446688
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/input_dma_rest 1.788883 -1.329176 -1.590322 -0.524518 -0.456966 1.956599 1.965885 0.345393 0.705715 -1.065908 3.230196 3.432232 -1.039625 -1.155528 -1.242644 0.452317 0.467489 1.735263 1.899031 -1.533472
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 2.895716 -0.069968 -0.272651 -1.739239 -0.032758 3.062555 3.252241 1.569030 0.871580 -0.505496 1.096135 1.039166 -2.052226 -1.193205 -2.465652 -1.891370 2.902339 1.456755 1.039389 -3.313156
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_de/wire_de_csr 3.041039 -0.003646 -1.130355 -1.333628 -0.816827 1.860734 2.025573 -0.735249 0.321786 -1.306093 1.440894 1.350063 -1.761841 -1.718215 -0.105726 2.054801 2.222934 1.503854 -1.375080 -2.775581
wb_dma_ch_sel/reg_ndnr 1.029670 0.125346 1.347748 -1.679268 0.450530 2.542047 3.065667 0.139812 2.703022 -0.760549 -1.000993 -2.331758 -0.438858 0.552598 -0.002838 -0.175783 3.483384 1.070609 -4.204025 -2.768365
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_ch_sel/reg_txsz 1.617021 2.429671 1.120892 -1.900623 0.231470 2.985520 -0.696417 -0.639160 -0.099547 0.177653 -1.667356 -2.555700 0.432179 -2.063629 3.334628 -1.539442 1.768003 -0.300648 -1.716703 -1.321271
wb_dma_rf/always_1/case_1/stmt_10 -0.529150 -1.300449 1.091611 1.379088 1.776270 -0.097178 -0.930828 -0.512607 0.830342 -3.993376 0.879318 -1.845041 -1.561369 -1.063591 3.113175 -1.963026 -0.204225 1.280871 -1.259754 0.667310
wb_dma_ch_pri_enc/inst_u28 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u29 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma/wire_de_adr1 -0.246761 -0.522144 0.557289 -0.866604 1.878326 2.755861 2.157528 1.158364 1.167173 -0.845234 1.176455 -0.698778 -0.050620 0.830599 0.086664 -2.554465 0.733988 1.665935 0.544014 0.046135
wb_dma_ch_arb/always_2/block_1/case_1 -2.787958 -0.222332 0.595955 -2.352309 -1.234248 -0.550091 3.265702 3.116855 2.070528 0.830474 -1.256076 -1.151584 -0.640201 -0.358822 -2.386877 -1.948558 4.706669 0.349515 -3.311535 -1.667463
wb_dma_de/always_18/stmt_1/expr_1 -0.987151 -1.914987 1.954091 2.235671 -0.063613 2.564842 0.793480 -2.487745 1.339331 -3.384185 3.050303 -4.044237 0.627691 -1.381041 -1.766316 2.000053 -0.616374 1.069514 0.746818 -1.297830
wb_dma_ch_arb/always_1/if_1 -2.787958 -0.222332 0.595955 -2.352309 -1.234248 -0.550091 3.265702 3.116855 2.070528 0.830474 -1.256076 -1.151584 -0.640201 -0.358822 -2.386877 -1.948558 4.706669 0.349515 -3.311535 -1.667463
wb_dma_ch_pri_enc/inst_u20 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u21 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u22 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u23 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u24 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u25 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u26 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_pri_enc/inst_u27 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma/wire_dma_busy 4.176157 2.662662 0.563368 -0.278349 3.982014 -0.038575 2.751331 -2.003360 -0.143321 4.980608 0.726922 1.534572 -0.006322 -1.539473 1.374156 -0.531139 0.927079 1.581763 3.466814 -0.341553
wb_dma_ch_sel/reg_ack_o 2.857118 -0.543592 -0.786882 0.339119 -0.714993 -1.169346 0.419962 -0.787300 0.637174 -2.495536 0.869196 1.214832 -1.818879 -5.727082 -0.053821 2.719891 1.543496 0.889469 -0.910220 -2.386492
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_rf/reg_csr_r 1.830454 1.847590 1.034822 0.676543 -4.131348 -1.561761 -0.978647 0.643968 -1.346590 1.125886 -1.936062 1.686428 -2.342784 -0.456581 -0.586295 -0.995005 -1.003136 -1.340534 2.775015 -4.825611
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041847 -1.561707 3.670127 2.169051 -0.068541 -3.733866 0.350983 0.202625 4.831708 1.231281 -0.676273 1.150016 -0.113168 2.831089 0.291493 0.360549 -0.694870 0.090928 1.043607 -2.811026
assert_wb_dma_ch_sel 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.515013 2.318911 1.237821 -0.417478 -1.311380 -2.281104 -0.469036 0.456175 1.115854 1.502072 -3.569546 0.087292 0.957150 -3.383463 1.394603 3.162724 1.582296 -1.176643 -2.140469 -3.797536
wb_dma_ch_sel/inst_ch2 1.430879 -1.114780 -0.065383 0.696706 -1.503001 -0.944497 -0.820365 -0.285016 0.259827 -3.339398 1.846676 0.866941 -2.928442 -2.456277 0.981392 -0.744147 0.429844 0.893739 0.227579 -1.288974
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_ch_sel/assign_122_valid 2.545608 -0.177904 3.104866 0.458433 -0.233766 -1.897760 0.142603 -0.290404 3.224037 1.239017 -1.695021 -0.059718 -0.149678 0.342918 0.679877 2.009249 0.962620 -0.327780 -0.138344 -3.571106
wb_dma_rf/wire_dma_abort -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_de/assign_67_dma_done_all/expr_1 3.218178 0.855481 1.308685 -0.511205 0.278862 2.166711 1.246914 -1.262429 1.688732 -0.017381 -1.593506 -1.081538 0.408612 0.748049 1.473968 2.001213 0.834923 0.183598 -2.690805 -2.929330
wb_dma_de/always_4/if_1/cond 1.333004 2.155429 2.717665 -0.357798 -0.748910 0.715655 -0.362254 0.225960 1.974125 1.712273 -1.909881 0.359038 0.477174 0.455999 3.653332 -1.411157 -0.070665 -0.288768 0.480866 -3.778158
wb_dma_de/always_3/if_1/if_1/stmt_1 -1.369726 -1.935715 0.339349 -1.416185 2.882770 3.838043 1.657491 2.627150 3.527785 -1.035690 0.641052 0.781556 3.762440 0.657570 1.071514 -0.644788 -0.538073 0.910455 -0.339337 1.078076
wb_dma_wb_slv/always_3/stmt_1/expr_1 -3.141711 -1.832307 -0.804155 -1.680666 0.401987 -2.603843 0.569159 2.044034 2.657283 -0.430661 -0.429841 0.024807 -0.152643 -2.393805 -1.712264 -1.797304 4.717973 -0.637346 -3.883927 1.440331
wb_dma_ch_sel/assign_156_req_p0 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
assert_wb_dma_ch_arb/input_advance -0.544484 -0.615392 3.764958 1.601959 0.542303 -0.321780 1.240252 0.211011 4.818207 0.755158 -1.261126 -0.481344 1.011477 3.898802 1.694638 -1.464448 -1.027523 0.358775 -0.465314 -2.647320
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.093767 -1.549803 1.726729 2.270059 -0.267926 -3.568023 0.186582 -0.084158 2.170570 -1.057881 1.171502 1.021212 -1.503262 -0.730472 -0.349268 0.818564 -0.625383 0.982567 1.859416 -1.713140
wb_dma_ch_rf/reg_ch_tot_sz_r 4.635358 1.405425 1.526933 -0.844803 4.360379 4.434900 0.493652 -2.209455 0.770819 1.076452 -2.044865 -3.342427 2.495450 -0.357032 1.947036 1.005083 0.056007 -0.011174 -0.828724 0.236354
wb_dma_ch_rf/wire_ch_adr0 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_ch_rf/wire_ch_adr1 -1.124160 -0.939307 2.472401 0.761548 2.732041 1.389332 0.010576 1.484131 0.668204 -3.775998 -0.705211 -4.833602 -0.662472 -1.844093 1.245974 -3.760797 0.391523 0.981612 -0.340177 0.704994
wb_dma/wire_ch0_adr0 1.316408 -4.730590 0.999546 2.382025 -1.838232 -3.376511 -1.325530 -0.165546 3.738853 -2.380278 2.447700 2.642607 -1.649437 0.127811 -1.801476 1.068170 -0.504198 -0.520482 0.690579 -0.948985
wb_dma/wire_ch0_adr1 -1.792670 -1.094367 2.462240 2.678850 1.498597 -0.120375 0.912765 -0.144989 1.801342 -2.364826 0.465465 -2.911135 0.588606 -0.065645 0.498517 -0.506386 -1.843365 1.294306 0.796531 -0.146514
wb_dma_ch_pri_enc/wire_pri24_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma/input_dma_rest_i 1.788883 -1.329176 -1.590322 -0.524518 -0.456966 1.956599 1.965885 0.345393 0.705715 -1.065908 3.230196 3.432232 -1.039625 -1.155528 -1.242644 0.452317 0.467489 1.735263 1.899031 -1.533472
wb_dma_inc30r/assign_1_out 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_ch_sel/assign_133_req_p0 -0.221275 0.059330 3.972442 0.714754 -0.359487 -1.789766 2.519139 0.043915 2.048480 1.807296 -2.745301 -5.546393 -0.533160 2.191434 -1.427207 0.073244 2.439886 0.273043 -1.655301 -1.503185
wb_dma_ch_rf/always_23 -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_inc30r/reg_out_r 1.766898 -4.658924 1.428692 -1.180930 2.349356 2.309792 -0.134406 3.620025 3.998091 -1.886628 0.712773 -0.715674 2.914378 -0.229092 1.220718 0.254899 -0.176196 1.364827 1.910146 3.904252
wb_dma/wire_pointer2 1.430879 -1.114780 -0.065383 0.696706 -1.503001 -0.944497 -0.820365 -0.285016 0.259827 -3.339398 1.846676 0.866941 -2.928442 -2.456277 0.981392 -0.744147 0.429844 0.893739 0.227579 -1.288974
wb_dma_de/always_23/block_1/case_1/block_2 0.045564 0.047923 1.001902 1.618380 1.476727 0.128219 0.671298 -0.127262 0.397613 1.122822 2.032568 1.797755 0.481845 -0.853497 -0.238917 -1.901957 -2.496664 0.811213 5.361713 -0.514879
wb_dma/wire_pointer0 1.448115 -0.173974 1.379338 -2.229010 0.711356 2.280282 2.584673 1.491472 1.805590 -1.195674 0.628407 -1.336308 -1.929358 -1.124633 0.047206 -2.104496 3.830444 1.881750 -0.638682 -2.534474
wb_dma/wire_pointer1 1.956436 0.180556 1.419697 -0.645444 -0.631747 0.173399 1.564343 0.115592 1.839036 -1.520188 0.739820 0.208331 -2.445143 -1.539083 1.455337 -0.016451 2.299848 1.817184 -0.501105 -3.871972
wb_dma/wire_mast0_err -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_rf/always_26 -0.191404 2.368851 -0.209674 -0.404291 0.249553 -3.021593 -0.239024 1.621741 0.355097 0.150208 -4.374760 0.822155 0.735473 -3.677815 3.215144 3.333257 1.057900 -0.108965 -3.305738 -2.079195
wb_dma_de/always_23/block_1/case_1/block_5 2.298067 1.217357 0.007734 -4.868118 1.635397 1.666769 -3.230225 0.538451 0.485802 2.235727 -1.280579 4.104006 -0.410004 3.330556 1.238413 -1.470577 2.301783 -2.101925 -0.847568 -1.883477
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.721448 -0.234292 3.856380 1.805304 -0.390473 -2.572274 0.136538 -0.336320 3.365911 0.503734 -2.410033 -2.190264 0.321870 -0.296505 0.085483 1.357668 0.414799 -0.648036 -0.762301 -3.149782
wb_dma_ch_rf/wire_ch_am0_we 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma_ch_rf/always_25 -1.318043 -0.737493 0.666885 -0.898364 3.906046 -0.915530 -0.225194 2.995631 1.211470 -1.266838 -0.056372 1.662456 1.382562 -1.320517 3.179076 1.063961 -0.795223 1.913552 1.836877 1.191476
wb_dma/wire_dma_rest 1.788883 -1.329176 -1.590322 -0.524518 -0.456966 1.956599 1.965885 0.345393 0.705715 -1.065908 3.230196 3.432232 -1.039625 -1.155528 -1.242644 0.452317 0.467489 1.735263 1.899031 -1.533472
wb_dma_wb_mast/input_mast_adr -2.538075 -2.606362 1.978360 2.269501 1.117174 0.671803 2.216903 0.436310 3.252037 -1.848174 1.162310 -1.834878 1.414134 2.303714 -1.141687 -0.280154 -1.615713 1.131721 -0.260718 0.094273
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.723333 -0.877869 1.089310 -2.320675 -0.497663 -2.062155 1.177601 1.026758 0.736408 -1.016835 2.056498 0.134607 -4.130959 -0.360053 0.899477 0.583639 4.477178 2.598750 0.356102 -1.859473
wb_dma_ch_sel/always_44/case_1 0.371144 -3.082924 1.299734 0.634286 -0.160089 -4.823283 0.873444 1.261953 0.966509 -1.499596 1.541916 0.089486 -3.617664 -0.934381 -2.256428 -0.513948 1.416895 1.799717 2.248086 0.599737
wb_dma/wire_ch0_am0 0.968429 -2.784336 1.163412 1.681810 -0.300186 0.475509 -1.207695 -0.944966 3.140680 -0.468280 2.592766 2.561488 0.430507 3.188262 -0.265105 -0.048578 -1.913073 -0.632253 1.686063 -0.891394
wb_dma/wire_ch0_am1 -1.094105 -1.190917 1.093321 -1.088768 2.659486 0.620808 0.342801 2.050756 2.302147 -0.560924 1.260993 1.470383 2.263909 -1.452550 1.380376 2.089596 -0.195723 1.361723 2.230549 -0.327986
wb_dma_ch_rf/always_19/if_1 2.661460 0.332841 1.156302 0.587784 1.908507 1.378205 -0.595232 -0.990111 0.540274 0.233568 -0.113979 0.551902 1.151974 1.383540 2.836066 1.478673 -2.319532 0.486259 1.632215 -0.392567
wb_dma_ch_rf/always_20/if_1/block_1/if_1 0.989313 -3.243649 1.255627 0.821199 0.054820 -4.547146 -0.641400 0.684280 2.001495 0.232597 1.979494 2.405627 -2.418303 1.728194 -2.039647 0.883225 0.694978 0.448976 3.034285 -0.038841
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 3.188401 0.096754 2.293146 0.743014 -3.606730 2.069612 -3.526473 0.226685 1.034568 0.552231 -1.306234 -1.673266 -1.372315 3.598632 -4.305512 -0.882621 2.570396 -3.328233 2.090967 -4.644080
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.150587 -1.818974 0.757572 1.411262 -1.041758 2.394260 0.334924 -3.226833 1.076155 -2.660851 4.573543 -1.458806 -0.375832 -1.459145 -2.002159 1.653201 0.105242 1.058874 1.265875 -1.608908
wb_dma_de/always_3/if_1 -2.696575 -1.628487 1.543621 -0.002490 3.174019 2.912580 1.664781 2.264312 2.857308 -1.877762 0.427553 -1.903834 3.553501 -1.101367 0.326950 -0.531760 -0.882527 1.099142 0.355163 0.923082
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/assign_16_ch_adr1_we -1.670423 -0.086414 2.316913 0.937405 2.333478 1.736374 1.656226 0.852835 0.939460 -2.166580 0.000500 -4.391640 0.339476 -1.623364 0.113706 -2.494580 0.118550 1.537830 0.715226 -0.025528
wb_dma_wb_if/wire_wbm_data_o -1.345991 -2.901360 1.220084 2.331748 2.004873 0.459065 1.355453 -0.863447 2.750260 -0.385278 3.428501 0.733153 0.846320 2.410375 0.952162 -3.696368 -2.909465 1.912991 2.867133 2.947654
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_ch_sel/always_2/stmt_1/expr_1 -0.030754 0.098700 3.820192 0.405442 0.600090 0.521434 2.433982 0.457376 4.665262 0.784830 -1.356457 -1.209560 0.532732 2.665223 1.565527 -0.943101 0.823191 1.011386 -1.179360 -3.816526
wb_dma_ch_sel/always_48/case_1/stmt_1 -0.994946 -1.380496 0.612289 -1.818003 0.654573 -0.231142 4.499209 2.806954 2.992712 0.103756 -1.499133 -1.329076 -0.083810 -0.156691 -3.511357 0.192386 4.311229 0.814408 -3.985031 -1.429904
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
assert_wb_dma_ch_arb/input_grant0 -0.544484 -0.615392 3.764958 1.601959 0.542303 -0.321780 1.240252 0.211011 4.818207 0.755158 -1.261126 -0.481344 1.011477 3.898802 1.694638 -1.464448 -1.027523 0.358775 -0.465314 -2.647320
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_pri_enc/wire_pri18_out 0.633944 1.795007 0.669436 -1.066262 -1.337032 0.943333 0.460201 0.546665 0.454127 -0.468291 0.600336 1.356945 -1.837841 -1.508782 3.048390 -2.187252 1.187392 1.276794 0.574410 -3.410638
wb_dma_de/assign_6_adr0_cnt_next 2.073990 -1.022472 0.630816 -1.575682 2.934657 0.486973 -0.396436 1.465790 1.175554 0.991779 0.536051 2.520679 0.157588 3.769440 1.577777 0.448613 -0.406942 1.344675 3.272340 0.944288
wb_dma_ch_rf/reg_ch_err -0.909882 0.650725 2.180918 -0.200988 -2.304613 -2.079270 0.498846 1.071370 2.633351 0.585715 -0.720481 0.512056 -1.454984 -1.166526 0.833613 -1.647853 2.242836 0.095149 -0.527575 -4.023853
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 1.268880 0.601498 2.230971 -0.706832 0.902233 1.347891 2.583305 0.330124 2.585759 -0.288363 0.487852 -0.036986 -1.045109 0.670658 2.164892 -0.307234 1.469052 2.358656 0.139746 -3.723259
wb_dma_wb_slv/input_wb_addr_i -1.161773 -0.024961 -1.061099 4.003376 -3.494843 -5.006544 -3.482703 0.301833 1.647738 -1.535965 -1.456338 2.963632 -0.875008 -1.913492 2.156694 -6.590703 -2.982797 -1.977277 -1.505665 2.418738
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.787701 1.113289 0.026934 -0.224636 -0.341676 1.650588 -0.345591 0.505506 0.044649 -0.636357 1.209957 1.766379 -0.358176 0.353964 3.504607 -2.847965 -1.242298 1.028998 1.390716 -0.967460
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 3.218178 0.855481 1.308685 -0.511205 0.278862 2.166711 1.246914 -1.262429 1.688732 -0.017381 -1.593506 -1.081538 0.408612 0.748049 1.473968 2.001213 0.834923 0.183598 -2.690805 -2.929330
