# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--public --compiler msvc --converge-limit 2000 -Wno-PINMISSING -Wno-WIDTH -Wno-IMPLICIT -Wno-MODDUP -Wno-UNSIGNED -Wno-CASEINCOMPLETE -Wno-CASEX -Wno-SYMRSVDWORD -Wno-COMBDLY -Wno-INITIALDLY -Wno-BLKANDNBLK -I. -Irtl -Irtl/verilog-6502 -Irtl/via6522 -Irtl/attiny -Irtl/vera/source -Irtl/vera/source -Irtl/vera/source/audio -Irtl/vera/source/graphics -Irtl/vera/source/spi -Irtl/vera/source/video -Irtl/vera/source/generated/palette_ram/rtl -Irtl/vera/source/generated/sprite_ram/rtl --top-module x16_main -Mdir out --cc x16_main.v --exe sim_main.cpp"
S  15080512   284148  1725536195   526721045  1725536195   526721045 "/usr/local/share/verilator/bin/verilator_bin"
S      5218   284212  1725536196   676759706  1725536196   676759706 "/usr/local/share/verilator/include/verilated_std.sv"
T      3791 8162774326050932  1739060742   169179400  1739060742   169179400 "out/Vx16_main.cpp"
T      3977 11258999069868147  1739060742   167179700  1739060742   167179700 "out/Vx16_main.h"
T      1975 8725724279472337  1739060742   247172800  1739060742   247172800 "out/Vx16_main.mk"
T    263513 27021597764781607  1739060742   143179000  1739060742   143179000 "out/Vx16_main__ConstPool_0.cpp"
T    184607 25332747905400909  1739060742   150179900  1739060742   150179900 "out/Vx16_main__ConstPool_1.cpp"
T    161528 22517998138294359  1739060742   158179000  1739060742   158179000 "out/Vx16_main__ConstPool_2.cpp"
T    138176 7881299349340251  1739060742   165179900  1739060742   165179900 "out/Vx16_main__ConstPool_3.cpp"
T       839 92605267337901244  1739060742   129179300  1739060742   129179300 "out/Vx16_main__Syms.cpp"
T       957 24769797951095487  1739060742   131179600  1739060742   131179600 "out/Vx16_main__Syms.h"
T    190222 5910974512365690  1739060742   177180600  1739060742   177180600 "out/Vx16_main___024root.h"
T    740279 32088147346456769  1739060742   230172000  1739060742   230172000 "out/Vx16_main___024root__DepSet_h30238828__0.cpp"
T    762306 25895697858822298  1739060742   201172100  1739060742   201172100 "out/Vx16_main___024root__DepSet_h30238828__0__Slow.cpp"
T    579871 15762598697238722  1739060742   243169700  1739060742   243169700 "out/Vx16_main___024root__DepSet_h30238828__1.cpp"
T    365382 16325548650660011  1739060742   209170100  1739060742   209170100 "out/Vx16_main___024root__DepSet_h30238828__1__Slow.cpp"
T     27709 14918173767106734  1739060742   215171600  1739060742   215171600 "out/Vx16_main___024root__DepSet_h85e20ccd__0.cpp"
T       951 23643898045137026  1739060742   186171800  1739060742   186171800 "out/Vx16_main___024root__DepSet_h85e20ccd__0__Slow.cpp"
T     20029 14636698790396029  1739060742   180180300  1739060742   180180300 "out/Vx16_main___024root__Slow.cpp"
T       771 9851624186314870  1739060742   171177600  1739060742   171177600 "out/Vx16_main__pch.h"
T      1835 9288674232893654  1739060742   249171600  1739060742   249171600 "out/Vx16_main__ver.d"
T         0        0  1739060742   250173400  1739060742   250173400 "out/Vx16_main__verFiles.dat"
T      1859 7036874419208400  1739060742   245171600  1739060742   245171600 "out/Vx16_main_classes.mk"
S    101988 10696049116447293  1739060502   969568100  1715435676           0 "rtl/attiny/mega_core.v"
S     59134 16044073673949778  1739060502   970569100  1715208584           0 "rtl/vera/source/addr_data.v"
S      3040 11258999069868658  1739060502   970569100  1715208736           0 "rtl/vera/source/audio/audio.v"
S      1178 11258999069868663  1739060502   971568000  1715208738           0 "rtl/vera/source/audio/audio_fifo.v"
S      2030 10133099163026040  1739060502   971568000  1715208742           0 "rtl/vera/source/audio/dacif.v"
S      6776 7881299349340812  1739060502   971568000  1715208746           0 "rtl/vera/source/audio/pcm.v"
S      9446 7599824372630169  1739060502   971568000  1715208748           0 "rtl/vera/source/audio/psg.v"
S       791 6755399442498227  1739060502   972568600  1715208756           0 "rtl/vera/source/dpram.v"
S      7035 8162774326057944  1739060502   976567900  1715208618           0 "rtl/vera/source/graphics/composer.v"
S      2163 7599824372636760  1739060502   977567700  1715208622           0 "rtl/vera/source/graphics/layer_line_buffer.v"
S     22984 46161896181997201  1739060502   977567700  1715208624           0 "rtl/vera/source/graphics/layer_renderer.v"
S      6542 6192449489084079  1739060502   977567700  1715208628           0 "rtl/vera/source/graphics/sprite_line_buffer.v"
S     15856 10696049116454576  1739060502   977567700  1715208630           0 "rtl/vera/source/graphics/sprite_renderer.v"
S      4508 8444249302769446  1739060502   977567700  1715209376           0 "rtl/vera/source/main_ram.v"
S      2498 5910974512373555  1739060502   977567700  1715209086           0 "rtl/vera/source/mult_accum.v"
S       457 10696049116454737  1739060502   977567700  1715208580           0 "rtl/vera/source/reset_sync.v"
S      1723 8444249302869367  1739060502   979567400  1715208714           0 "rtl/vera/source/spi/spictrl.v"
S     48951 20829148278141833  1739060502   980567800  1715423752           0 "rtl/vera/source/top.v"
S      6615 14355223813798018  1739060502   980567800  1715208640           0 "rtl/vera/source/video/video_composite.v"
S      5558 24488322975381638  1739060502   981568900  1715208642           0 "rtl/vera/source/video/video_modulator.v"
S     16758 15199648743929994  1739060502   981568900  1715208646           0 "rtl/vera/source/video/video_modulator_coslut.v"
S      1416 26177172835645593  1739060502   981568900  1715209120           0 "rtl/vera/source/video/video_modulator_mult_u8xu8_pair.v"
S     16758 27021597765777586  1739060502   981568900  1715208652           0 "rtl/vera/source/video/video_modulator_sinlut.v"
S      3099 39125021764335800  1739060502   981568900  1715208660           0 "rtl/vera/source/video/video_vga.v"
S      7371 25332747905513678  1739060502   981568900  1715209550           0 "rtl/vera/source/vram_if.v"
S      2250 61080069947767016  1739060502   982568100  1715207824           0 "rtl/verilog-6502/ALU.v"
S     39988 16044073674062063  1739060502   982568100  1715400170           0 "rtl/verilog-6502/cpu_65c02.v"
S      2601 16325548650772732  1739060502   982568100  1715313952           0 "rtl/via6522/ack_gen.sv"
S      1978 21110623254853885  1739060502   982568100  1715313954           0 "rtl/via6522/edge_det.v"
S      2043 76842668643563774  1739060502   982568100  1715313958           0 "rtl/via6522/ready_gen.v"
S     17145 15762598697351424  1739060502   983568100  1715321940           0 "rtl/via6522/via6522_x12.sv"
S      8699 14073748837087515  1739060502   983568100  1716058730           0 "rtl/x16_main.v"
